
LCD1602_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000487c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08004a0c  08004a0c  00014a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b08  08004b08  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004b08  08004b08  00014b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b10  08004b10  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b10  08004b10  00014b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b14  08004b14  00014b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004b18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  20000070  08004b88  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000190  08004b88  00020190  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012553  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023e0  00000000  00000000  000325f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d20  00000000  00000000  000349d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c38  00000000  00000000  000356f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000215dd  00000000  00000000  00036330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ff2b  00000000  00000000  0005790d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c3bd0  00000000  00000000  00067838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012b408  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d54  00000000  00000000  0012b45c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080049f4 	.word	0x080049f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080049f4 	.word	0x080049f4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <LCD_Begin>:
#include <stdint.h>

//INSERT MCU STDLIB HERE
#include "stm32l4xx_hal.h"

HAL_StatusTypeDef LCD_Begin(I2C_HandleTypeDef* hi2c, uint8_t address, uint8_t rows, uint8_t columns, uint8_t backlight){
 8000568:	b580      	push	{r7, lr}
 800056a:	b084      	sub	sp, #16
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
 8000570:	4608      	mov	r0, r1
 8000572:	4611      	mov	r1, r2
 8000574:	461a      	mov	r2, r3
 8000576:	4603      	mov	r3, r0
 8000578:	70fb      	strb	r3, [r7, #3]
 800057a:	460b      	mov	r3, r1
 800057c:	70bb      	strb	r3, [r7, #2]
 800057e:	4613      	mov	r3, r2
 8000580:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 8000582:	2300      	movs	r3, #0
 8000584:	73fb      	strb	r3, [r7, #15]

	lcd_hi2c = hi2c;
 8000586:	4a23      	ldr	r2, [pc, #140]	; (8000614 <LCD_Begin+0xac>)
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	6013      	str	r3, [r2, #0]
	lcd_address = address<<1;
 800058c:	78fb      	ldrb	r3, [r7, #3]
 800058e:	005b      	lsls	r3, r3, #1
 8000590:	b2da      	uxtb	r2, r3
 8000592:	4b21      	ldr	r3, [pc, #132]	; (8000618 <LCD_Begin+0xb0>)
 8000594:	701a      	strb	r2, [r3, #0]
	lcd_rows = rows;
 8000596:	4a21      	ldr	r2, [pc, #132]	; (800061c <LCD_Begin+0xb4>)
 8000598:	78bb      	ldrb	r3, [r7, #2]
 800059a:	7013      	strb	r3, [r2, #0]
	lcd_columns = columns;
 800059c:	4a20      	ldr	r2, [pc, #128]	; (8000620 <LCD_Begin+0xb8>)
 800059e:	787b      	ldrb	r3, [r7, #1]
 80005a0:	7013      	strb	r3, [r2, #0]
	lcd_data = 0x00;
 80005a2:	4b20      	ldr	r3, [pc, #128]	; (8000624 <LCD_Begin+0xbc>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	701a      	strb	r2, [r3, #0]

	LCD_BackLight(backlight);
 80005a8:	7e3b      	ldrb	r3, [r7, #24]
 80005aa:	4618      	mov	r0, r3
 80005ac:	f000 f88a 	bl	80006c4 <LCD_BackLight>
	LCD_SendCmd(0);
 80005b0:	2000      	movs	r0, #0
 80005b2:	f000 f8cf 	bl	8000754 <LCD_SendCmd>

	//init screen
	if(rows == 2){
 80005b6:	78bb      	ldrb	r3, [r7, #2]
 80005b8:	2b02      	cmp	r3, #2
 80005ba:	d108      	bne.n	80005ce <LCD_Begin+0x66>
		status |= LCD_SendCmd(0x28); //4bits 2 rows
 80005bc:	2028      	movs	r0, #40	; 0x28
 80005be:	f000 f8c9 	bl	8000754 <LCD_SendCmd>
 80005c2:	4603      	mov	r3, r0
 80005c4:	461a      	mov	r2, r3
 80005c6:	7bfb      	ldrb	r3, [r7, #15]
 80005c8:	4313      	orrs	r3, r2
 80005ca:	73fb      	strb	r3, [r7, #15]
 80005cc:	e00d      	b.n	80005ea <LCD_Begin+0x82>
	}
	else if(rows == 1){
 80005ce:	78bb      	ldrb	r3, [r7, #2]
 80005d0:	2b01      	cmp	r3, #1
 80005d2:	d108      	bne.n	80005e6 <LCD_Begin+0x7e>
		status |= LCD_SendCmd(0x20); //4bits 1 row
 80005d4:	2020      	movs	r0, #32
 80005d6:	f000 f8bd 	bl	8000754 <LCD_SendCmd>
 80005da:	4603      	mov	r3, r0
 80005dc:	461a      	mov	r2, r3
 80005de:	7bfb      	ldrb	r3, [r7, #15]
 80005e0:	4313      	orrs	r3, r2
 80005e2:	73fb      	strb	r3, [r7, #15]
 80005e4:	e001      	b.n	80005ea <LCD_Begin+0x82>
	}
	else{
		return HAL_ERROR;
 80005e6:	2301      	movs	r3, #1
 80005e8:	e010      	b.n	800060c <LCD_Begin+0xa4>
	}

	//move to first position in first row
	status |= LCD_SendCmd(TURNON_BLINK);
 80005ea:	200f      	movs	r0, #15
 80005ec:	f000 f8b2 	bl	8000754 <LCD_SendCmd>
 80005f0:	4603      	mov	r3, r0
 80005f2:	461a      	mov	r2, r3
 80005f4:	7bfb      	ldrb	r3, [r7, #15]
 80005f6:	4313      	orrs	r3, r2
 80005f8:	73fb      	strb	r3, [r7, #15]
	status |= LCD_SendCmd(FIRST_ROW_START);
 80005fa:	2080      	movs	r0, #128	; 0x80
 80005fc:	f000 f8aa 	bl	8000754 <LCD_SendCmd>
 8000600:	4603      	mov	r3, r0
 8000602:	461a      	mov	r2, r3
 8000604:	7bfb      	ldrb	r3, [r7, #15]
 8000606:	4313      	orrs	r3, r2
 8000608:	73fb      	strb	r3, [r7, #15]

	return status;
 800060a:	7bfb      	ldrb	r3, [r7, #15]
}
 800060c:	4618      	mov	r0, r3
 800060e:	3710      	adds	r7, #16
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	2000009c 	.word	0x2000009c
 8000618:	200000a1 	.word	0x200000a1
 800061c:	20000098 	.word	0x20000098
 8000620:	200000a0 	.word	0x200000a0
 8000624:	20000099 	.word	0x20000099

08000628 <LCD_Write>:

HAL_StatusTypeDef LCD_Write(){
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af02      	add	r7, sp, #8
	return HAL_I2C_Master_Transmit(lcd_hi2c, lcd_address, &lcd_data, 1, 100);
 800062e:	4b07      	ldr	r3, [pc, #28]	; (800064c <LCD_Write+0x24>)
 8000630:	6818      	ldr	r0, [r3, #0]
 8000632:	4b07      	ldr	r3, [pc, #28]	; (8000650 <LCD_Write+0x28>)
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	b299      	uxth	r1, r3
 8000638:	2364      	movs	r3, #100	; 0x64
 800063a:	9300      	str	r3, [sp, #0]
 800063c:	2301      	movs	r3, #1
 800063e:	4a05      	ldr	r2, [pc, #20]	; (8000654 <LCD_Write+0x2c>)
 8000640:	f001 f814 	bl	800166c <HAL_I2C_Master_Transmit>
 8000644:	4603      	mov	r3, r0
}
 8000646:	4618      	mov	r0, r3
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	2000009c 	.word	0x2000009c
 8000650:	200000a1 	.word	0x200000a1
 8000654:	20000099 	.word	0x20000099

08000658 <LCD_SetPin>:

HAL_StatusTypeDef LCD_SetPin(uint8_t pin, uint8_t state){
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	4603      	mov	r3, r0
 8000660:	460a      	mov	r2, r1
 8000662:	71fb      	strb	r3, [r7, #7]
 8000664:	4613      	mov	r3, r2
 8000666:	71bb      	strb	r3, [r7, #6]
	if(pin>7) return HAL_ERROR;
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	2b07      	cmp	r3, #7
 800066c:	d901      	bls.n	8000672 <LCD_SetPin+0x1a>
 800066e:	2301      	movs	r3, #1
 8000670:	e020      	b.n	80006b4 <LCD_SetPin+0x5c>

	if(state > 0)
 8000672:	79bb      	ldrb	r3, [r7, #6]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d00d      	beq.n	8000694 <LCD_SetPin+0x3c>
		lcd_data |= (1<<pin);
 8000678:	79fb      	ldrb	r3, [r7, #7]
 800067a:	2201      	movs	r2, #1
 800067c:	fa02 f303 	lsl.w	r3, r2, r3
 8000680:	b25a      	sxtb	r2, r3
 8000682:	4b0f      	ldr	r3, [pc, #60]	; (80006c0 <LCD_SetPin+0x68>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	b25b      	sxtb	r3, r3
 8000688:	4313      	orrs	r3, r2
 800068a:	b25b      	sxtb	r3, r3
 800068c:	b2da      	uxtb	r2, r3
 800068e:	4b0c      	ldr	r3, [pc, #48]	; (80006c0 <LCD_SetPin+0x68>)
 8000690:	701a      	strb	r2, [r3, #0]
 8000692:	e00e      	b.n	80006b2 <LCD_SetPin+0x5a>
	else
		lcd_data &= ~(1<<pin);
 8000694:	79fb      	ldrb	r3, [r7, #7]
 8000696:	2201      	movs	r2, #1
 8000698:	fa02 f303 	lsl.w	r3, r2, r3
 800069c:	b25b      	sxtb	r3, r3
 800069e:	43db      	mvns	r3, r3
 80006a0:	b25a      	sxtb	r2, r3
 80006a2:	4b07      	ldr	r3, [pc, #28]	; (80006c0 <LCD_SetPin+0x68>)
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	b25b      	sxtb	r3, r3
 80006a8:	4013      	ands	r3, r2
 80006aa:	b25b      	sxtb	r3, r3
 80006ac:	b2da      	uxtb	r2, r3
 80006ae:	4b04      	ldr	r3, [pc, #16]	; (80006c0 <LCD_SetPin+0x68>)
 80006b0:	701a      	strb	r2, [r3, #0]

	return HAL_OK;
 80006b2:	2300      	movs	r3, #0
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	370c      	adds	r7, #12
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr
 80006c0:	20000099 	.word	0x20000099

080006c4 <LCD_BackLight>:

HAL_StatusTypeDef LCD_BackLight(uint8_t on){
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4603      	mov	r3, r0
 80006cc:	71fb      	strb	r3, [r7, #7]
	if(on){
 80006ce:	79fb      	ldrb	r3, [r7, #7]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d005      	beq.n	80006e0 <LCD_BackLight+0x1c>
		return LCD_SetPin(BL, 1);
 80006d4:	2101      	movs	r1, #1
 80006d6:	2003      	movs	r0, #3
 80006d8:	f7ff ffbe 	bl	8000658 <LCD_SetPin>
 80006dc:	4603      	mov	r3, r0
 80006de:	e004      	b.n	80006ea <LCD_BackLight+0x26>
	}
	else{
		return LCD_SetPin(BL, 0);
 80006e0:	2100      	movs	r1, #0
 80006e2:	2003      	movs	r0, #3
 80006e4:	f7ff ffb8 	bl	8000658 <LCD_SetPin>
 80006e8:	4603      	mov	r3, r0
	}
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <LCD_PulseEnable>:

HAL_StatusTypeDef LCD_PulseEnable(){
 80006f2:	b580      	push	{r7, lr}
 80006f4:	b082      	sub	sp, #8
 80006f6:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = HAL_OK;
 80006f8:	2300      	movs	r3, #0
 80006fa:	71fb      	strb	r3, [r7, #7]

	status |= LCD_SetPin(EN, EN_ENABLE);
 80006fc:	2101      	movs	r1, #1
 80006fe:	2002      	movs	r0, #2
 8000700:	f7ff ffaa 	bl	8000658 <LCD_SetPin>
 8000704:	4603      	mov	r3, r0
 8000706:	461a      	mov	r2, r3
 8000708:	79fb      	ldrb	r3, [r7, #7]
 800070a:	4313      	orrs	r3, r2
 800070c:	71fb      	strb	r3, [r7, #7]
	status |= LCD_Write();
 800070e:	f7ff ff8b 	bl	8000628 <LCD_Write>
 8000712:	4603      	mov	r3, r0
 8000714:	461a      	mov	r2, r3
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	4313      	orrs	r3, r2
 800071a:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(100);
 800071c:	2064      	movs	r0, #100	; 0x64
 800071e:	f000 fc89 	bl	8001034 <HAL_Delay>
	status |= LCD_SetPin(EN, EN_DISABLE);
 8000722:	2100      	movs	r1, #0
 8000724:	2002      	movs	r0, #2
 8000726:	f7ff ff97 	bl	8000658 <LCD_SetPin>
 800072a:	4603      	mov	r3, r0
 800072c:	461a      	mov	r2, r3
 800072e:	79fb      	ldrb	r3, [r7, #7]
 8000730:	4313      	orrs	r3, r2
 8000732:	71fb      	strb	r3, [r7, #7]
	status |= LCD_Write();
 8000734:	f7ff ff78 	bl	8000628 <LCD_Write>
 8000738:	4603      	mov	r3, r0
 800073a:	461a      	mov	r2, r3
 800073c:	79fb      	ldrb	r3, [r7, #7]
 800073e:	4313      	orrs	r3, r2
 8000740:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(100);
 8000742:	2064      	movs	r0, #100	; 0x64
 8000744:	f000 fc76 	bl	8001034 <HAL_Delay>

	return status;
 8000748:	79fb      	ldrb	r3, [r7, #7]
}
 800074a:	4618      	mov	r0, r3
 800074c:	3708      	adds	r7, #8
 800074e:	46bd      	mov	sp, r7
 8000750:	bd80      	pop	{r7, pc}
	...

08000754 <LCD_SendCmd>:

HAL_StatusTypeDef LCD_SendCmd(uint8_t cmd){
 8000754:	b580      	push	{r7, lr}
 8000756:	b084      	sub	sp, #16
 8000758:	af00      	add	r7, sp, #0
 800075a:	4603      	mov	r3, r0
 800075c:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status = HAL_OK;
 800075e:	2300      	movs	r3, #0
 8000760:	73fb      	strb	r3, [r7, #15]

	uint8_t hn = (cmd>>4)&0x0F;
 8000762:	79fb      	ldrb	r3, [r7, #7]
 8000764:	091b      	lsrs	r3, r3, #4
 8000766:	73bb      	strb	r3, [r7, #14]
	uint8_t ln = cmd&0x0F;
 8000768:	79fb      	ldrb	r3, [r7, #7]
 800076a:	f003 030f 	and.w	r3, r3, #15
 800076e:	737b      	strb	r3, [r7, #13]

	status |= LCD_SetPin(RW, RW_WRITE);
 8000770:	2100      	movs	r1, #0
 8000772:	2001      	movs	r0, #1
 8000774:	f7ff ff70 	bl	8000658 <LCD_SetPin>
 8000778:	4603      	mov	r3, r0
 800077a:	461a      	mov	r2, r3
 800077c:	7bfb      	ldrb	r3, [r7, #15]
 800077e:	4313      	orrs	r3, r2
 8000780:	73fb      	strb	r3, [r7, #15]
	status |= LCD_SetPin(RS, RS_CMD);
 8000782:	2100      	movs	r1, #0
 8000784:	2000      	movs	r0, #0
 8000786:	f7ff ff67 	bl	8000658 <LCD_SetPin>
 800078a:	4603      	mov	r3, r0
 800078c:	461a      	mov	r2, r3
 800078e:	7bfb      	ldrb	r3, [r7, #15]
 8000790:	4313      	orrs	r3, r2
 8000792:	73fb      	strb	r3, [r7, #15]

	lcd_data &= 0x0F; //clear data bits
 8000794:	4b44      	ldr	r3, [pc, #272]	; (80008a8 <LCD_SendCmd+0x154>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	f003 030f 	and.w	r3, r3, #15
 800079c:	b2da      	uxtb	r2, r3
 800079e:	4b42      	ldr	r3, [pc, #264]	; (80008a8 <LCD_SendCmd+0x154>)
 80007a0:	701a      	strb	r2, [r3, #0]
	status |= LCD_SetPin(D4, hn&0b0001);
 80007a2:	7bbb      	ldrb	r3, [r7, #14]
 80007a4:	f003 0301 	and.w	r3, r3, #1
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	4619      	mov	r1, r3
 80007ac:	2004      	movs	r0, #4
 80007ae:	f7ff ff53 	bl	8000658 <LCD_SetPin>
 80007b2:	4603      	mov	r3, r0
 80007b4:	461a      	mov	r2, r3
 80007b6:	7bfb      	ldrb	r3, [r7, #15]
 80007b8:	4313      	orrs	r3, r2
 80007ba:	73fb      	strb	r3, [r7, #15]
	status |= LCD_SetPin(D5, hn&0b0010);
 80007bc:	7bbb      	ldrb	r3, [r7, #14]
 80007be:	f003 0302 	and.w	r3, r3, #2
 80007c2:	b2db      	uxtb	r3, r3
 80007c4:	4619      	mov	r1, r3
 80007c6:	2005      	movs	r0, #5
 80007c8:	f7ff ff46 	bl	8000658 <LCD_SetPin>
 80007cc:	4603      	mov	r3, r0
 80007ce:	461a      	mov	r2, r3
 80007d0:	7bfb      	ldrb	r3, [r7, #15]
 80007d2:	4313      	orrs	r3, r2
 80007d4:	73fb      	strb	r3, [r7, #15]
	status |= LCD_SetPin(D6, hn&0b0100);
 80007d6:	7bbb      	ldrb	r3, [r7, #14]
 80007d8:	f003 0304 	and.w	r3, r3, #4
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	4619      	mov	r1, r3
 80007e0:	2006      	movs	r0, #6
 80007e2:	f7ff ff39 	bl	8000658 <LCD_SetPin>
 80007e6:	4603      	mov	r3, r0
 80007e8:	461a      	mov	r2, r3
 80007ea:	7bfb      	ldrb	r3, [r7, #15]
 80007ec:	4313      	orrs	r3, r2
 80007ee:	73fb      	strb	r3, [r7, #15]
	status |= LCD_SetPin(D7, hn&0b1000);
 80007f0:	7bbb      	ldrb	r3, [r7, #14]
 80007f2:	f003 0308 	and.w	r3, r3, #8
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	4619      	mov	r1, r3
 80007fa:	2007      	movs	r0, #7
 80007fc:	f7ff ff2c 	bl	8000658 <LCD_SetPin>
 8000800:	4603      	mov	r3, r0
 8000802:	461a      	mov	r2, r3
 8000804:	7bfb      	ldrb	r3, [r7, #15]
 8000806:	4313      	orrs	r3, r2
 8000808:	73fb      	strb	r3, [r7, #15]
	status |= LCD_PulseEnable();
 800080a:	f7ff ff72 	bl	80006f2 <LCD_PulseEnable>
 800080e:	4603      	mov	r3, r0
 8000810:	461a      	mov	r2, r3
 8000812:	7bfb      	ldrb	r3, [r7, #15]
 8000814:	4313      	orrs	r3, r2
 8000816:	73fb      	strb	r3, [r7, #15]

	lcd_data &= 0x0F; //clear data bits
 8000818:	4b23      	ldr	r3, [pc, #140]	; (80008a8 <LCD_SendCmd+0x154>)
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	f003 030f 	and.w	r3, r3, #15
 8000820:	b2da      	uxtb	r2, r3
 8000822:	4b21      	ldr	r3, [pc, #132]	; (80008a8 <LCD_SendCmd+0x154>)
 8000824:	701a      	strb	r2, [r3, #0]
	status |= LCD_SetPin(D4, ln&0b0001);
 8000826:	7b7b      	ldrb	r3, [r7, #13]
 8000828:	f003 0301 	and.w	r3, r3, #1
 800082c:	b2db      	uxtb	r3, r3
 800082e:	4619      	mov	r1, r3
 8000830:	2004      	movs	r0, #4
 8000832:	f7ff ff11 	bl	8000658 <LCD_SetPin>
 8000836:	4603      	mov	r3, r0
 8000838:	461a      	mov	r2, r3
 800083a:	7bfb      	ldrb	r3, [r7, #15]
 800083c:	4313      	orrs	r3, r2
 800083e:	73fb      	strb	r3, [r7, #15]
	status |= LCD_SetPin(D5, ln&0b0010);
 8000840:	7b7b      	ldrb	r3, [r7, #13]
 8000842:	f003 0302 	and.w	r3, r3, #2
 8000846:	b2db      	uxtb	r3, r3
 8000848:	4619      	mov	r1, r3
 800084a:	2005      	movs	r0, #5
 800084c:	f7ff ff04 	bl	8000658 <LCD_SetPin>
 8000850:	4603      	mov	r3, r0
 8000852:	461a      	mov	r2, r3
 8000854:	7bfb      	ldrb	r3, [r7, #15]
 8000856:	4313      	orrs	r3, r2
 8000858:	73fb      	strb	r3, [r7, #15]
	status |= LCD_SetPin(D6, ln&0b0100);
 800085a:	7b7b      	ldrb	r3, [r7, #13]
 800085c:	f003 0304 	and.w	r3, r3, #4
 8000860:	b2db      	uxtb	r3, r3
 8000862:	4619      	mov	r1, r3
 8000864:	2006      	movs	r0, #6
 8000866:	f7ff fef7 	bl	8000658 <LCD_SetPin>
 800086a:	4603      	mov	r3, r0
 800086c:	461a      	mov	r2, r3
 800086e:	7bfb      	ldrb	r3, [r7, #15]
 8000870:	4313      	orrs	r3, r2
 8000872:	73fb      	strb	r3, [r7, #15]
	status |= LCD_SetPin(D7, ln&0b1000);
 8000874:	7b7b      	ldrb	r3, [r7, #13]
 8000876:	f003 0308 	and.w	r3, r3, #8
 800087a:	b2db      	uxtb	r3, r3
 800087c:	4619      	mov	r1, r3
 800087e:	2007      	movs	r0, #7
 8000880:	f7ff feea 	bl	8000658 <LCD_SetPin>
 8000884:	4603      	mov	r3, r0
 8000886:	461a      	mov	r2, r3
 8000888:	7bfb      	ldrb	r3, [r7, #15]
 800088a:	4313      	orrs	r3, r2
 800088c:	73fb      	strb	r3, [r7, #15]
	status |= LCD_PulseEnable();
 800088e:	f7ff ff30 	bl	80006f2 <LCD_PulseEnable>
 8000892:	4603      	mov	r3, r0
 8000894:	461a      	mov	r2, r3
 8000896:	7bfb      	ldrb	r3, [r7, #15]
 8000898:	4313      	orrs	r3, r2
 800089a:	73fb      	strb	r3, [r7, #15]

	return status;
 800089c:	7bfb      	ldrb	r3, [r7, #15]
}
 800089e:	4618      	mov	r0, r3
 80008a0:	3710      	adds	r7, #16
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	20000099 	.word	0x20000099

080008ac <__io_putchar>:
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_I2C1_Init(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 1000);
 80008b4:	1d39      	adds	r1, r7, #4
 80008b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008ba:	2201      	movs	r2, #1
 80008bc:	4803      	ldr	r0, [pc, #12]	; (80008cc <__io_putchar+0x20>)
 80008be:	f002 fc4d 	bl	800315c <HAL_UART_Transmit>
	return ch;
 80008c2:	687b      	ldr	r3, [r7, #4]
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	3708      	adds	r7, #8
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	200000f8 	.word	0x200000f8

080008d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008d6:	f000 fb38 	bl	8000f4a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008da:	f000 f825 	bl	8000928 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008de:	f000 f8f5 	bl	8000acc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80008e2:	f000 f8c3 	bl	8000a6c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80008e6:	f000 f881 	bl	80009ec <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  printf("Device Started!\r\n");
 80008ea:	480b      	ldr	r0, [pc, #44]	; (8000918 <main+0x48>)
 80008ec:	f003 f93c 	bl	8003b68 <puts>
  LCD_Begin(&hi2c1, 0x27, 2, 16, 1);
 80008f0:	2301      	movs	r3, #1
 80008f2:	9300      	str	r3, [sp, #0]
 80008f4:	2310      	movs	r3, #16
 80008f6:	2202      	movs	r2, #2
 80008f8:	2127      	movs	r1, #39	; 0x27
 80008fa:	4808      	ldr	r0, [pc, #32]	; (800091c <main+0x4c>)
 80008fc:	f7ff fe34 	bl	8000568 <LCD_Begin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	printf("%X\r\n", lcd_data);
 8000900:	4b07      	ldr	r3, [pc, #28]	; (8000920 <main+0x50>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	4619      	mov	r1, r3
 8000906:	4807      	ldr	r0, [pc, #28]	; (8000924 <main+0x54>)
 8000908:	f003 f8a8 	bl	8003a5c <iprintf>
	HAL_Delay(2000);
 800090c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000910:	f000 fb90 	bl	8001034 <HAL_Delay>
	printf("%X\r\n", lcd_data);
 8000914:	e7f4      	b.n	8000900 <main+0x30>
 8000916:	bf00      	nop
 8000918:	08004a0c 	.word	0x08004a0c
 800091c:	200000a4 	.word	0x200000a4
 8000920:	20000099 	.word	0x20000099
 8000924:	08004a20 	.word	0x08004a20

08000928 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b096      	sub	sp, #88	; 0x58
 800092c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800092e:	f107 0314 	add.w	r3, r7, #20
 8000932:	2244      	movs	r2, #68	; 0x44
 8000934:	2100      	movs	r1, #0
 8000936:	4618      	mov	r0, r3
 8000938:	f003 f888 	bl	8003a4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800093c:	463b      	mov	r3, r7
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]
 8000946:	60da      	str	r2, [r3, #12]
 8000948:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800094a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800094e:	f001 fa35 	bl	8001dbc <HAL_PWREx_ControlVoltageScaling>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000958:	f000 f902 	bl	8000b60 <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800095c:	f001 fa10 	bl	8001d80 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000960:	4b21      	ldr	r3, [pc, #132]	; (80009e8 <SystemClock_Config+0xc0>)
 8000962:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000966:	4a20      	ldr	r2, [pc, #128]	; (80009e8 <SystemClock_Config+0xc0>)
 8000968:	f023 0318 	bic.w	r3, r3, #24
 800096c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000970:	2314      	movs	r3, #20
 8000972:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000974:	2301      	movs	r3, #1
 8000976:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000978:	2301      	movs	r3, #1
 800097a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000980:	2360      	movs	r3, #96	; 0x60
 8000982:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000984:	2302      	movs	r3, #2
 8000986:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000988:	2301      	movs	r3, #1
 800098a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800098c:	2301      	movs	r3, #1
 800098e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000990:	2310      	movs	r3, #16
 8000992:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000994:	2307      	movs	r3, #7
 8000996:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000998:	2302      	movs	r3, #2
 800099a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800099c:	2302      	movs	r3, #2
 800099e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009a0:	f107 0314 	add.w	r3, r7, #20
 80009a4:	4618      	mov	r0, r3
 80009a6:	f001 fa5f 	bl	8001e68 <HAL_RCC_OscConfig>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80009b0:	f000 f8d6 	bl	8000b60 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009b4:	230f      	movs	r3, #15
 80009b6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009b8:	2303      	movs	r3, #3
 80009ba:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009bc:	2300      	movs	r3, #0
 80009be:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009c0:	2300      	movs	r3, #0
 80009c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009c4:	2300      	movs	r3, #0
 80009c6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80009c8:	463b      	mov	r3, r7
 80009ca:	2101      	movs	r1, #1
 80009cc:	4618      	mov	r0, r3
 80009ce:	f001 fe5d 	bl	800268c <HAL_RCC_ClockConfig>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80009d8:	f000 f8c2 	bl	8000b60 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80009dc:	f002 fa6e 	bl	8002ebc <HAL_RCCEx_EnableMSIPLLMode>
}
 80009e0:	bf00      	nop
 80009e2:	3758      	adds	r7, #88	; 0x58
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	40021000 	.word	0x40021000

080009ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009f0:	4b1b      	ldr	r3, [pc, #108]	; (8000a60 <MX_I2C1_Init+0x74>)
 80009f2:	4a1c      	ldr	r2, [pc, #112]	; (8000a64 <MX_I2C1_Init+0x78>)
 80009f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 80009f6:	4b1a      	ldr	r3, [pc, #104]	; (8000a60 <MX_I2C1_Init+0x74>)
 80009f8:	4a1b      	ldr	r2, [pc, #108]	; (8000a68 <MX_I2C1_Init+0x7c>)
 80009fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80009fc:	4b18      	ldr	r3, [pc, #96]	; (8000a60 <MX_I2C1_Init+0x74>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a02:	4b17      	ldr	r3, [pc, #92]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a08:	4b15      	ldr	r3, [pc, #84]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000a0e:	4b14      	ldr	r3, [pc, #80]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a14:	4b12      	ldr	r3, [pc, #72]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a1a:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a20:	4b0f      	ldr	r3, [pc, #60]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a26:	480e      	ldr	r0, [pc, #56]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a28:	f000 fd90 	bl	800154c <HAL_I2C_Init>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000a32:	f000 f895 	bl	8000b60 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a36:	2100      	movs	r1, #0
 8000a38:	4809      	ldr	r0, [pc, #36]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a3a:	f001 f909 	bl	8001c50 <HAL_I2CEx_ConfigAnalogFilter>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000a44:	f000 f88c 	bl	8000b60 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000a48:	2100      	movs	r1, #0
 8000a4a:	4805      	ldr	r0, [pc, #20]	; (8000a60 <MX_I2C1_Init+0x74>)
 8000a4c:	f001 f94b 	bl	8001ce6 <HAL_I2CEx_ConfigDigitalFilter>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000a56:	f000 f883 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	200000a4 	.word	0x200000a4
 8000a64:	40005400 	.word	0x40005400
 8000a68:	00707cbb 	.word	0x00707cbb

08000a6c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a70:	4b14      	ldr	r3, [pc, #80]	; (8000ac4 <MX_USART2_UART_Init+0x58>)
 8000a72:	4a15      	ldr	r2, [pc, #84]	; (8000ac8 <MX_USART2_UART_Init+0x5c>)
 8000a74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000a76:	4b13      	ldr	r3, [pc, #76]	; (8000ac4 <MX_USART2_UART_Init+0x58>)
 8000a78:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000a7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a7e:	4b11      	ldr	r3, [pc, #68]	; (8000ac4 <MX_USART2_UART_Init+0x58>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a84:	4b0f      	ldr	r3, [pc, #60]	; (8000ac4 <MX_USART2_UART_Init+0x58>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a8a:	4b0e      	ldr	r3, [pc, #56]	; (8000ac4 <MX_USART2_UART_Init+0x58>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a90:	4b0c      	ldr	r3, [pc, #48]	; (8000ac4 <MX_USART2_UART_Init+0x58>)
 8000a92:	220c      	movs	r2, #12
 8000a94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a96:	4b0b      	ldr	r3, [pc, #44]	; (8000ac4 <MX_USART2_UART_Init+0x58>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a9c:	4b09      	ldr	r3, [pc, #36]	; (8000ac4 <MX_USART2_UART_Init+0x58>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000aa2:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <MX_USART2_UART_Init+0x58>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000aa8:	4b06      	ldr	r3, [pc, #24]	; (8000ac4 <MX_USART2_UART_Init+0x58>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000aae:	4805      	ldr	r0, [pc, #20]	; (8000ac4 <MX_USART2_UART_Init+0x58>)
 8000ab0:	f002 fb06 	bl	80030c0 <HAL_UART_Init>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000aba:	f000 f851 	bl	8000b60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000abe:	bf00      	nop
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	200000f8 	.word	0x200000f8
 8000ac8:	40004400 	.word	0x40004400

08000acc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b088      	sub	sp, #32
 8000ad0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ad2:	f107 030c 	add.w	r3, r7, #12
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	601a      	str	r2, [r3, #0]
 8000ada:	605a      	str	r2, [r3, #4]
 8000adc:	609a      	str	r2, [r3, #8]
 8000ade:	60da      	str	r2, [r3, #12]
 8000ae0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ae2:	4b1d      	ldr	r3, [pc, #116]	; (8000b58 <MX_GPIO_Init+0x8c>)
 8000ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ae6:	4a1c      	ldr	r2, [pc, #112]	; (8000b58 <MX_GPIO_Init+0x8c>)
 8000ae8:	f043 0304 	orr.w	r3, r3, #4
 8000aec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aee:	4b1a      	ldr	r3, [pc, #104]	; (8000b58 <MX_GPIO_Init+0x8c>)
 8000af0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000af2:	f003 0304 	and.w	r3, r3, #4
 8000af6:	60bb      	str	r3, [r7, #8]
 8000af8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afa:	4b17      	ldr	r3, [pc, #92]	; (8000b58 <MX_GPIO_Init+0x8c>)
 8000afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000afe:	4a16      	ldr	r2, [pc, #88]	; (8000b58 <MX_GPIO_Init+0x8c>)
 8000b00:	f043 0301 	orr.w	r3, r3, #1
 8000b04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b06:	4b14      	ldr	r3, [pc, #80]	; (8000b58 <MX_GPIO_Init+0x8c>)
 8000b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b0a:	f003 0301 	and.w	r3, r3, #1
 8000b0e:	607b      	str	r3, [r7, #4]
 8000b10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b12:	4b11      	ldr	r3, [pc, #68]	; (8000b58 <MX_GPIO_Init+0x8c>)
 8000b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b16:	4a10      	ldr	r2, [pc, #64]	; (8000b58 <MX_GPIO_Init+0x8c>)
 8000b18:	f043 0302 	orr.w	r3, r3, #2
 8000b1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b1e:	4b0e      	ldr	r3, [pc, #56]	; (8000b58 <MX_GPIO_Init+0x8c>)
 8000b20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b22:	f003 0302 	and.w	r3, r3, #2
 8000b26:	603b      	str	r3, [r7, #0]
 8000b28:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	2108      	movs	r1, #8
 8000b2e:	480b      	ldr	r0, [pc, #44]	; (8000b5c <MX_GPIO_Init+0x90>)
 8000b30:	f000 fcf4 	bl	800151c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000b34:	2308      	movs	r3, #8
 8000b36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b40:	2300      	movs	r3, #0
 8000b42:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000b44:	f107 030c 	add.w	r3, r7, #12
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4804      	ldr	r0, [pc, #16]	; (8000b5c <MX_GPIO_Init+0x90>)
 8000b4c:	f000 fb7c 	bl	8001248 <HAL_GPIO_Init>

}
 8000b50:	bf00      	nop
 8000b52:	3720      	adds	r7, #32
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40021000 	.word	0x40021000
 8000b5c:	48000400 	.word	0x48000400

08000b60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b64:	b672      	cpsid	i
}
 8000b66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b68:	e7fe      	b.n	8000b68 <Error_Handler+0x8>
	...

08000b6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b72:	4b0f      	ldr	r3, [pc, #60]	; (8000bb0 <HAL_MspInit+0x44>)
 8000b74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b76:	4a0e      	ldr	r2, [pc, #56]	; (8000bb0 <HAL_MspInit+0x44>)
 8000b78:	f043 0301 	orr.w	r3, r3, #1
 8000b7c:	6613      	str	r3, [r2, #96]	; 0x60
 8000b7e:	4b0c      	ldr	r3, [pc, #48]	; (8000bb0 <HAL_MspInit+0x44>)
 8000b80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	607b      	str	r3, [r7, #4]
 8000b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b8a:	4b09      	ldr	r3, [pc, #36]	; (8000bb0 <HAL_MspInit+0x44>)
 8000b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b8e:	4a08      	ldr	r2, [pc, #32]	; (8000bb0 <HAL_MspInit+0x44>)
 8000b90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b94:	6593      	str	r3, [r2, #88]	; 0x58
 8000b96:	4b06      	ldr	r3, [pc, #24]	; (8000bb0 <HAL_MspInit+0x44>)
 8000b98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b9e:	603b      	str	r3, [r7, #0]
 8000ba0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	370c      	adds	r7, #12
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	40021000 	.word	0x40021000

08000bb4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b09e      	sub	sp, #120	; 0x78
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bbc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	601a      	str	r2, [r3, #0]
 8000bc4:	605a      	str	r2, [r3, #4]
 8000bc6:	609a      	str	r2, [r3, #8]
 8000bc8:	60da      	str	r2, [r3, #12]
 8000bca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bcc:	f107 0310 	add.w	r3, r7, #16
 8000bd0:	2254      	movs	r2, #84	; 0x54
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f002 ff39 	bl	8003a4c <memset>
  if(hi2c->Instance==I2C1)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a1f      	ldr	r2, [pc, #124]	; (8000c5c <HAL_I2C_MspInit+0xa8>)
 8000be0:	4293      	cmp	r3, r2
 8000be2:	d137      	bne.n	8000c54 <HAL_I2C_MspInit+0xa0>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000be4:	2340      	movs	r3, #64	; 0x40
 8000be6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000be8:	2300      	movs	r3, #0
 8000bea:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bec:	f107 0310 	add.w	r3, r7, #16
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f001 ff6f 	bl	8002ad4 <HAL_RCCEx_PeriphCLKConfig>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d001      	beq.n	8000c00 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000bfc:	f7ff ffb0 	bl	8000b60 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c00:	4b17      	ldr	r3, [pc, #92]	; (8000c60 <HAL_I2C_MspInit+0xac>)
 8000c02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c04:	4a16      	ldr	r2, [pc, #88]	; (8000c60 <HAL_I2C_MspInit+0xac>)
 8000c06:	f043 0301 	orr.w	r3, r3, #1
 8000c0a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c0c:	4b14      	ldr	r3, [pc, #80]	; (8000c60 <HAL_I2C_MspInit+0xac>)
 8000c0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c10:	f003 0301 	and.w	r3, r3, #1
 8000c14:	60fb      	str	r3, [r7, #12]
 8000c16:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000c18:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000c1c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c1e:	2312      	movs	r3, #18
 8000c20:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c22:	2301      	movs	r3, #1
 8000c24:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c26:	2300      	movs	r3, #0
 8000c28:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c2a:	2304      	movs	r3, #4
 8000c2c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c2e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000c32:	4619      	mov	r1, r3
 8000c34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c38:	f000 fb06 	bl	8001248 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c3c:	4b08      	ldr	r3, [pc, #32]	; (8000c60 <HAL_I2C_MspInit+0xac>)
 8000c3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c40:	4a07      	ldr	r2, [pc, #28]	; (8000c60 <HAL_I2C_MspInit+0xac>)
 8000c42:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c46:	6593      	str	r3, [r2, #88]	; 0x58
 8000c48:	4b05      	ldr	r3, [pc, #20]	; (8000c60 <HAL_I2C_MspInit+0xac>)
 8000c4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c50:	60bb      	str	r3, [r7, #8]
 8000c52:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000c54:	bf00      	nop
 8000c56:	3778      	adds	r7, #120	; 0x78
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	40005400 	.word	0x40005400
 8000c60:	40021000 	.word	0x40021000

08000c64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b09e      	sub	sp, #120	; 0x78
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c6c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	609a      	str	r2, [r3, #8]
 8000c78:	60da      	str	r2, [r3, #12]
 8000c7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c7c:	f107 0310 	add.w	r3, r7, #16
 8000c80:	2254      	movs	r2, #84	; 0x54
 8000c82:	2100      	movs	r1, #0
 8000c84:	4618      	mov	r0, r3
 8000c86:	f002 fee1 	bl	8003a4c <memset>
  if(huart->Instance==USART2)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a28      	ldr	r2, [pc, #160]	; (8000d30 <HAL_UART_MspInit+0xcc>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d148      	bne.n	8000d26 <HAL_UART_MspInit+0xc2>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c94:	2302      	movs	r3, #2
 8000c96:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c9c:	f107 0310 	add.w	r3, r7, #16
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f001 ff17 	bl	8002ad4 <HAL_RCCEx_PeriphCLKConfig>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000cac:	f7ff ff58 	bl	8000b60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cb0:	4b20      	ldr	r3, [pc, #128]	; (8000d34 <HAL_UART_MspInit+0xd0>)
 8000cb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cb4:	4a1f      	ldr	r2, [pc, #124]	; (8000d34 <HAL_UART_MspInit+0xd0>)
 8000cb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cba:	6593      	str	r3, [r2, #88]	; 0x58
 8000cbc:	4b1d      	ldr	r3, [pc, #116]	; (8000d34 <HAL_UART_MspInit+0xd0>)
 8000cbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cc4:	60fb      	str	r3, [r7, #12]
 8000cc6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc8:	4b1a      	ldr	r3, [pc, #104]	; (8000d34 <HAL_UART_MspInit+0xd0>)
 8000cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ccc:	4a19      	ldr	r2, [pc, #100]	; (8000d34 <HAL_UART_MspInit+0xd0>)
 8000cce:	f043 0301 	orr.w	r3, r3, #1
 8000cd2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cd4:	4b17      	ldr	r3, [pc, #92]	; (8000d34 <HAL_UART_MspInit+0xd0>)
 8000cd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cd8:	f003 0301 	and.w	r3, r3, #1
 8000cdc:	60bb      	str	r3, [r7, #8]
 8000cde:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000ce0:	2304      	movs	r3, #4
 8000ce2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cec:	2303      	movs	r3, #3
 8000cee:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000cf0:	2307      	movs	r3, #7
 8000cf2:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000cf4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cfe:	f000 faa3 	bl	8001248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000d02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d06:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d10:	2303      	movs	r3, #3
 8000d12:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000d14:	2303      	movs	r3, #3
 8000d16:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000d18:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d22:	f000 fa91 	bl	8001248 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d26:	bf00      	nop
 8000d28:	3778      	adds	r7, #120	; 0x78
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	40004400 	.word	0x40004400
 8000d34:	40021000 	.word	0x40021000

08000d38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d3c:	e7fe      	b.n	8000d3c <NMI_Handler+0x4>

08000d3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d3e:	b480      	push	{r7}
 8000d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d42:	e7fe      	b.n	8000d42 <HardFault_Handler+0x4>

08000d44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d48:	e7fe      	b.n	8000d48 <MemManage_Handler+0x4>

08000d4a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d4e:	e7fe      	b.n	8000d4e <BusFault_Handler+0x4>

08000d50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d54:	e7fe      	b.n	8000d54 <UsageFault_Handler+0x4>

08000d56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d56:	b480      	push	{r7}
 8000d58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d5a:	bf00      	nop
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr

08000d64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr

08000d72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d72:	b480      	push	{r7}
 8000d74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d76:	bf00      	nop
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr

08000d80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d84:	f000 f936 	bl	8000ff4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d88:	bf00      	nop
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b086      	sub	sp, #24
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	60f8      	str	r0, [r7, #12]
 8000d94:	60b9      	str	r1, [r7, #8]
 8000d96:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d98:	2300      	movs	r3, #0
 8000d9a:	617b      	str	r3, [r7, #20]
 8000d9c:	e00a      	b.n	8000db4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000d9e:	f3af 8000 	nop.w
 8000da2:	4601      	mov	r1, r0
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	1c5a      	adds	r2, r3, #1
 8000da8:	60ba      	str	r2, [r7, #8]
 8000daa:	b2ca      	uxtb	r2, r1
 8000dac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	3301      	adds	r3, #1
 8000db2:	617b      	str	r3, [r7, #20]
 8000db4:	697a      	ldr	r2, [r7, #20]
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	dbf0      	blt.n	8000d9e <_read+0x12>
	}

return len;
 8000dbc:	687b      	ldr	r3, [r7, #4]
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	3718      	adds	r7, #24
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}

08000dc6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000dc6:	b580      	push	{r7, lr}
 8000dc8:	b086      	sub	sp, #24
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	60f8      	str	r0, [r7, #12]
 8000dce:	60b9      	str	r1, [r7, #8]
 8000dd0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	617b      	str	r3, [r7, #20]
 8000dd6:	e009      	b.n	8000dec <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	1c5a      	adds	r2, r3, #1
 8000ddc:	60ba      	str	r2, [r7, #8]
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff fd63 	bl	80008ac <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	3301      	adds	r3, #1
 8000dea:	617b      	str	r3, [r7, #20]
 8000dec:	697a      	ldr	r2, [r7, #20]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	429a      	cmp	r2, r3
 8000df2:	dbf1      	blt.n	8000dd8 <_write+0x12>
	}
	return len;
 8000df4:	687b      	ldr	r3, [r7, #4]
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3718      	adds	r7, #24
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}

08000dfe <_close>:

int _close(int file)
{
 8000dfe:	b480      	push	{r7}
 8000e00:	b083      	sub	sp, #12
 8000e02:	af00      	add	r7, sp, #0
 8000e04:	6078      	str	r0, [r7, #4]
	return -1;
 8000e06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	370c      	adds	r7, #12
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr

08000e16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e16:	b480      	push	{r7}
 8000e18:	b083      	sub	sp, #12
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	6078      	str	r0, [r7, #4]
 8000e1e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e26:	605a      	str	r2, [r3, #4]
	return 0;
 8000e28:	2300      	movs	r3, #0
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	370c      	adds	r7, #12
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr

08000e36 <_isatty>:

int _isatty(int file)
{
 8000e36:	b480      	push	{r7}
 8000e38:	b083      	sub	sp, #12
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
	return 1;
 8000e3e:	2301      	movs	r3, #1
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr

08000e4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b085      	sub	sp, #20
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	60f8      	str	r0, [r7, #12]
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
	return 0;
 8000e58:	2300      	movs	r3, #0
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3714      	adds	r7, #20
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
	...

08000e68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e70:	4a14      	ldr	r2, [pc, #80]	; (8000ec4 <_sbrk+0x5c>)
 8000e72:	4b15      	ldr	r3, [pc, #84]	; (8000ec8 <_sbrk+0x60>)
 8000e74:	1ad3      	subs	r3, r2, r3
 8000e76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e7c:	4b13      	ldr	r3, [pc, #76]	; (8000ecc <_sbrk+0x64>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d102      	bne.n	8000e8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e84:	4b11      	ldr	r3, [pc, #68]	; (8000ecc <_sbrk+0x64>)
 8000e86:	4a12      	ldr	r2, [pc, #72]	; (8000ed0 <_sbrk+0x68>)
 8000e88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e8a:	4b10      	ldr	r3, [pc, #64]	; (8000ecc <_sbrk+0x64>)
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4413      	add	r3, r2
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d207      	bcs.n	8000ea8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e98:	f002 fdae 	bl	80039f8 <__errno>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	220c      	movs	r2, #12
 8000ea0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ea6:	e009      	b.n	8000ebc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ea8:	4b08      	ldr	r3, [pc, #32]	; (8000ecc <_sbrk+0x64>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eae:	4b07      	ldr	r3, [pc, #28]	; (8000ecc <_sbrk+0x64>)
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	4a05      	ldr	r2, [pc, #20]	; (8000ecc <_sbrk+0x64>)
 8000eb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eba:	68fb      	ldr	r3, [r7, #12]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3718      	adds	r7, #24
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20010000 	.word	0x20010000
 8000ec8:	00000400 	.word	0x00000400
 8000ecc:	2000008c 	.word	0x2000008c
 8000ed0:	20000190 	.word	0x20000190

08000ed4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000ed8:	4b06      	ldr	r3, [pc, #24]	; (8000ef4 <SystemInit+0x20>)
 8000eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ede:	4a05      	ldr	r2, [pc, #20]	; (8000ef4 <SystemInit+0x20>)
 8000ee0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ee4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000ee8:	bf00      	nop
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000ef8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f30 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000efc:	f7ff ffea 	bl	8000ed4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f00:	480c      	ldr	r0, [pc, #48]	; (8000f34 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f02:	490d      	ldr	r1, [pc, #52]	; (8000f38 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f04:	4a0d      	ldr	r2, [pc, #52]	; (8000f3c <LoopForever+0xe>)
  movs r3, #0
 8000f06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f08:	e002      	b.n	8000f10 <LoopCopyDataInit>

08000f0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f0e:	3304      	adds	r3, #4

08000f10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f14:	d3f9      	bcc.n	8000f0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f16:	4a0a      	ldr	r2, [pc, #40]	; (8000f40 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f18:	4c0a      	ldr	r4, [pc, #40]	; (8000f44 <LoopForever+0x16>)
  movs r3, #0
 8000f1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f1c:	e001      	b.n	8000f22 <LoopFillZerobss>

08000f1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f20:	3204      	adds	r2, #4

08000f22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f24:	d3fb      	bcc.n	8000f1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f26:	f002 fd6d 	bl	8003a04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f2a:	f7ff fcd1 	bl	80008d0 <main>

08000f2e <LoopForever>:

LoopForever:
    b LoopForever
 8000f2e:	e7fe      	b.n	8000f2e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000f30:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000f34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f38:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000f3c:	08004b18 	.word	0x08004b18
  ldr r2, =_sbss
 8000f40:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000f44:	20000190 	.word	0x20000190

08000f48 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f48:	e7fe      	b.n	8000f48 <ADC1_IRQHandler>

08000f4a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	b082      	sub	sp, #8
 8000f4e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f50:	2300      	movs	r3, #0
 8000f52:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f54:	2003      	movs	r0, #3
 8000f56:	f000 f943 	bl	80011e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	f000 f80e 	bl	8000f7c <HAL_InitTick>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d002      	beq.n	8000f6c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	71fb      	strb	r3, [r7, #7]
 8000f6a:	e001      	b.n	8000f70 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f6c:	f7ff fdfe 	bl	8000b6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f70:	79fb      	ldrb	r3, [r7, #7]
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
	...

08000f7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f84:	2300      	movs	r3, #0
 8000f86:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000f88:	4b17      	ldr	r3, [pc, #92]	; (8000fe8 <HAL_InitTick+0x6c>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d023      	beq.n	8000fd8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000f90:	4b16      	ldr	r3, [pc, #88]	; (8000fec <HAL_InitTick+0x70>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	4b14      	ldr	r3, [pc, #80]	; (8000fe8 <HAL_InitTick+0x6c>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	4619      	mov	r1, r3
 8000f9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f000 f941 	bl	800122e <HAL_SYSTICK_Config>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d10f      	bne.n	8000fd2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2b0f      	cmp	r3, #15
 8000fb6:	d809      	bhi.n	8000fcc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	6879      	ldr	r1, [r7, #4]
 8000fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc0:	f000 f919 	bl	80011f6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fc4:	4a0a      	ldr	r2, [pc, #40]	; (8000ff0 <HAL_InitTick+0x74>)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6013      	str	r3, [r2, #0]
 8000fca:	e007      	b.n	8000fdc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	73fb      	strb	r3, [r7, #15]
 8000fd0:	e004      	b.n	8000fdc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	73fb      	strb	r3, [r7, #15]
 8000fd6:	e001      	b.n	8000fdc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20000008 	.word	0x20000008
 8000fec:	20000000 	.word	0x20000000
 8000ff0:	20000004 	.word	0x20000004

08000ff4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ff8:	4b06      	ldr	r3, [pc, #24]	; (8001014 <HAL_IncTick+0x20>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4b06      	ldr	r3, [pc, #24]	; (8001018 <HAL_IncTick+0x24>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4413      	add	r3, r2
 8001004:	4a04      	ldr	r2, [pc, #16]	; (8001018 <HAL_IncTick+0x24>)
 8001006:	6013      	str	r3, [r2, #0]
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	20000008 	.word	0x20000008
 8001018:	2000017c 	.word	0x2000017c

0800101c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  return uwTick;
 8001020:	4b03      	ldr	r3, [pc, #12]	; (8001030 <HAL_GetTick+0x14>)
 8001022:	681b      	ldr	r3, [r3, #0]
}
 8001024:	4618      	mov	r0, r3
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	2000017c 	.word	0x2000017c

08001034 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800103c:	f7ff ffee 	bl	800101c <HAL_GetTick>
 8001040:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800104c:	d005      	beq.n	800105a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800104e:	4b0a      	ldr	r3, [pc, #40]	; (8001078 <HAL_Delay+0x44>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	461a      	mov	r2, r3
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	4413      	add	r3, r2
 8001058:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800105a:	bf00      	nop
 800105c:	f7ff ffde 	bl	800101c <HAL_GetTick>
 8001060:	4602      	mov	r2, r0
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	429a      	cmp	r2, r3
 800106a:	d8f7      	bhi.n	800105c <HAL_Delay+0x28>
  {
  }
}
 800106c:	bf00      	nop
 800106e:	bf00      	nop
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000008 	.word	0x20000008

0800107c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f003 0307 	and.w	r3, r3, #7
 800108a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800108c:	4b0c      	ldr	r3, [pc, #48]	; (80010c0 <__NVIC_SetPriorityGrouping+0x44>)
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001092:	68ba      	ldr	r2, [r7, #8]
 8001094:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001098:	4013      	ands	r3, r2
 800109a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010ae:	4a04      	ldr	r2, [pc, #16]	; (80010c0 <__NVIC_SetPriorityGrouping+0x44>)
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	60d3      	str	r3, [r2, #12]
}
 80010b4:	bf00      	nop
 80010b6:	3714      	adds	r7, #20
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr
 80010c0:	e000ed00 	.word	0xe000ed00

080010c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010c8:	4b04      	ldr	r3, [pc, #16]	; (80010dc <__NVIC_GetPriorityGrouping+0x18>)
 80010ca:	68db      	ldr	r3, [r3, #12]
 80010cc:	0a1b      	lsrs	r3, r3, #8
 80010ce:	f003 0307 	and.w	r3, r3, #7
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	e000ed00 	.word	0xe000ed00

080010e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	6039      	str	r1, [r7, #0]
 80010ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	db0a      	blt.n	800110a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	b2da      	uxtb	r2, r3
 80010f8:	490c      	ldr	r1, [pc, #48]	; (800112c <__NVIC_SetPriority+0x4c>)
 80010fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fe:	0112      	lsls	r2, r2, #4
 8001100:	b2d2      	uxtb	r2, r2
 8001102:	440b      	add	r3, r1
 8001104:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001108:	e00a      	b.n	8001120 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	b2da      	uxtb	r2, r3
 800110e:	4908      	ldr	r1, [pc, #32]	; (8001130 <__NVIC_SetPriority+0x50>)
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	f003 030f 	and.w	r3, r3, #15
 8001116:	3b04      	subs	r3, #4
 8001118:	0112      	lsls	r2, r2, #4
 800111a:	b2d2      	uxtb	r2, r2
 800111c:	440b      	add	r3, r1
 800111e:	761a      	strb	r2, [r3, #24]
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	e000e100 	.word	0xe000e100
 8001130:	e000ed00 	.word	0xe000ed00

08001134 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001134:	b480      	push	{r7}
 8001136:	b089      	sub	sp, #36	; 0x24
 8001138:	af00      	add	r7, sp, #0
 800113a:	60f8      	str	r0, [r7, #12]
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f003 0307 	and.w	r3, r3, #7
 8001146:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	f1c3 0307 	rsb	r3, r3, #7
 800114e:	2b04      	cmp	r3, #4
 8001150:	bf28      	it	cs
 8001152:	2304      	movcs	r3, #4
 8001154:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	3304      	adds	r3, #4
 800115a:	2b06      	cmp	r3, #6
 800115c:	d902      	bls.n	8001164 <NVIC_EncodePriority+0x30>
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	3b03      	subs	r3, #3
 8001162:	e000      	b.n	8001166 <NVIC_EncodePriority+0x32>
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001168:	f04f 32ff 	mov.w	r2, #4294967295
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	43da      	mvns	r2, r3
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	401a      	ands	r2, r3
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800117c:	f04f 31ff 	mov.w	r1, #4294967295
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	fa01 f303 	lsl.w	r3, r1, r3
 8001186:	43d9      	mvns	r1, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800118c:	4313      	orrs	r3, r2
         );
}
 800118e:	4618      	mov	r0, r3
 8001190:	3724      	adds	r7, #36	; 0x24
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
	...

0800119c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	3b01      	subs	r3, #1
 80011a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011ac:	d301      	bcc.n	80011b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011ae:	2301      	movs	r3, #1
 80011b0:	e00f      	b.n	80011d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011b2:	4a0a      	ldr	r2, [pc, #40]	; (80011dc <SysTick_Config+0x40>)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	3b01      	subs	r3, #1
 80011b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011ba:	210f      	movs	r1, #15
 80011bc:	f04f 30ff 	mov.w	r0, #4294967295
 80011c0:	f7ff ff8e 	bl	80010e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011c4:	4b05      	ldr	r3, [pc, #20]	; (80011dc <SysTick_Config+0x40>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011ca:	4b04      	ldr	r3, [pc, #16]	; (80011dc <SysTick_Config+0x40>)
 80011cc:	2207      	movs	r2, #7
 80011ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011d0:	2300      	movs	r3, #0
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	e000e010 	.word	0xe000e010

080011e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f7ff ff47 	bl	800107c <__NVIC_SetPriorityGrouping>
}
 80011ee:	bf00      	nop
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b086      	sub	sp, #24
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	4603      	mov	r3, r0
 80011fe:	60b9      	str	r1, [r7, #8]
 8001200:	607a      	str	r2, [r7, #4]
 8001202:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001204:	2300      	movs	r3, #0
 8001206:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001208:	f7ff ff5c 	bl	80010c4 <__NVIC_GetPriorityGrouping>
 800120c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	68b9      	ldr	r1, [r7, #8]
 8001212:	6978      	ldr	r0, [r7, #20]
 8001214:	f7ff ff8e 	bl	8001134 <NVIC_EncodePriority>
 8001218:	4602      	mov	r2, r0
 800121a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800121e:	4611      	mov	r1, r2
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff ff5d 	bl	80010e0 <__NVIC_SetPriority>
}
 8001226:	bf00      	nop
 8001228:	3718      	adds	r7, #24
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	b082      	sub	sp, #8
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f7ff ffb0 	bl	800119c <SysTick_Config>
 800123c:	4603      	mov	r3, r0
}
 800123e:	4618      	mov	r0, r3
 8001240:	3708      	adds	r7, #8
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
	...

08001248 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001248:	b480      	push	{r7}
 800124a:	b087      	sub	sp, #28
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001252:	2300      	movs	r3, #0
 8001254:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001256:	e148      	b.n	80014ea <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	2101      	movs	r1, #1
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	fa01 f303 	lsl.w	r3, r1, r3
 8001264:	4013      	ands	r3, r2
 8001266:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	2b00      	cmp	r3, #0
 800126c:	f000 813a 	beq.w	80014e4 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f003 0303 	and.w	r3, r3, #3
 8001278:	2b01      	cmp	r3, #1
 800127a:	d005      	beq.n	8001288 <HAL_GPIO_Init+0x40>
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f003 0303 	and.w	r3, r3, #3
 8001284:	2b02      	cmp	r3, #2
 8001286:	d130      	bne.n	80012ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	2203      	movs	r2, #3
 8001294:	fa02 f303 	lsl.w	r3, r2, r3
 8001298:	43db      	mvns	r3, r3
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	4013      	ands	r3, r2
 800129e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	68da      	ldr	r2, [r3, #12]
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ac:	693a      	ldr	r2, [r7, #16]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	693a      	ldr	r2, [r7, #16]
 80012b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80012be:	2201      	movs	r2, #1
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	fa02 f303 	lsl.w	r3, r2, r3
 80012c6:	43db      	mvns	r3, r3
 80012c8:	693a      	ldr	r2, [r7, #16]
 80012ca:	4013      	ands	r3, r2
 80012cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	091b      	lsrs	r3, r3, #4
 80012d4:	f003 0201 	and.w	r2, r3, #1
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	fa02 f303 	lsl.w	r3, r2, r3
 80012de:	693a      	ldr	r2, [r7, #16]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	693a      	ldr	r2, [r7, #16]
 80012e8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f003 0303 	and.w	r3, r3, #3
 80012f2:	2b03      	cmp	r3, #3
 80012f4:	d017      	beq.n	8001326 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	68db      	ldr	r3, [r3, #12]
 80012fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	2203      	movs	r2, #3
 8001302:	fa02 f303 	lsl.w	r3, r2, r3
 8001306:	43db      	mvns	r3, r3
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	4013      	ands	r3, r2
 800130c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	689a      	ldr	r2, [r3, #8]
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	4313      	orrs	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f003 0303 	and.w	r3, r3, #3
 800132e:	2b02      	cmp	r3, #2
 8001330:	d123      	bne.n	800137a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	08da      	lsrs	r2, r3, #3
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	3208      	adds	r2, #8
 800133a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800133e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	f003 0307 	and.w	r3, r3, #7
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	220f      	movs	r2, #15
 800134a:	fa02 f303 	lsl.w	r3, r2, r3
 800134e:	43db      	mvns	r3, r3
 8001350:	693a      	ldr	r2, [r7, #16]
 8001352:	4013      	ands	r3, r2
 8001354:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	691a      	ldr	r2, [r3, #16]
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	f003 0307 	and.w	r3, r3, #7
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	fa02 f303 	lsl.w	r3, r2, r3
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	4313      	orrs	r3, r2
 800136a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	08da      	lsrs	r2, r3, #3
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	3208      	adds	r2, #8
 8001374:	6939      	ldr	r1, [r7, #16]
 8001376:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	2203      	movs	r2, #3
 8001386:	fa02 f303 	lsl.w	r3, r2, r3
 800138a:	43db      	mvns	r3, r3
 800138c:	693a      	ldr	r2, [r7, #16]
 800138e:	4013      	ands	r3, r2
 8001390:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f003 0203 	and.w	r2, r3, #3
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	fa02 f303 	lsl.w	r3, r2, r3
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	f000 8094 	beq.w	80014e4 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013bc:	4b52      	ldr	r3, [pc, #328]	; (8001508 <HAL_GPIO_Init+0x2c0>)
 80013be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013c0:	4a51      	ldr	r2, [pc, #324]	; (8001508 <HAL_GPIO_Init+0x2c0>)
 80013c2:	f043 0301 	orr.w	r3, r3, #1
 80013c6:	6613      	str	r3, [r2, #96]	; 0x60
 80013c8:	4b4f      	ldr	r3, [pc, #316]	; (8001508 <HAL_GPIO_Init+0x2c0>)
 80013ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013cc:	f003 0301 	and.w	r3, r3, #1
 80013d0:	60bb      	str	r3, [r7, #8]
 80013d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80013d4:	4a4d      	ldr	r2, [pc, #308]	; (800150c <HAL_GPIO_Init+0x2c4>)
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	089b      	lsrs	r3, r3, #2
 80013da:	3302      	adds	r3, #2
 80013dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	f003 0303 	and.w	r3, r3, #3
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	220f      	movs	r2, #15
 80013ec:	fa02 f303 	lsl.w	r3, r2, r3
 80013f0:	43db      	mvns	r3, r3
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	4013      	ands	r3, r2
 80013f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80013fe:	d00d      	beq.n	800141c <HAL_GPIO_Init+0x1d4>
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4a43      	ldr	r2, [pc, #268]	; (8001510 <HAL_GPIO_Init+0x2c8>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d007      	beq.n	8001418 <HAL_GPIO_Init+0x1d0>
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	4a42      	ldr	r2, [pc, #264]	; (8001514 <HAL_GPIO_Init+0x2cc>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d101      	bne.n	8001414 <HAL_GPIO_Init+0x1cc>
 8001410:	2302      	movs	r3, #2
 8001412:	e004      	b.n	800141e <HAL_GPIO_Init+0x1d6>
 8001414:	2307      	movs	r3, #7
 8001416:	e002      	b.n	800141e <HAL_GPIO_Init+0x1d6>
 8001418:	2301      	movs	r3, #1
 800141a:	e000      	b.n	800141e <HAL_GPIO_Init+0x1d6>
 800141c:	2300      	movs	r3, #0
 800141e:	697a      	ldr	r2, [r7, #20]
 8001420:	f002 0203 	and.w	r2, r2, #3
 8001424:	0092      	lsls	r2, r2, #2
 8001426:	4093      	lsls	r3, r2
 8001428:	693a      	ldr	r2, [r7, #16]
 800142a:	4313      	orrs	r3, r2
 800142c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800142e:	4937      	ldr	r1, [pc, #220]	; (800150c <HAL_GPIO_Init+0x2c4>)
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	089b      	lsrs	r3, r3, #2
 8001434:	3302      	adds	r3, #2
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800143c:	4b36      	ldr	r3, [pc, #216]	; (8001518 <HAL_GPIO_Init+0x2d0>)
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	43db      	mvns	r3, r3
 8001446:	693a      	ldr	r2, [r7, #16]
 8001448:	4013      	ands	r3, r2
 800144a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001454:	2b00      	cmp	r3, #0
 8001456:	d003      	beq.n	8001460 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001458:	693a      	ldr	r2, [r7, #16]
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	4313      	orrs	r3, r2
 800145e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001460:	4a2d      	ldr	r2, [pc, #180]	; (8001518 <HAL_GPIO_Init+0x2d0>)
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001466:	4b2c      	ldr	r3, [pc, #176]	; (8001518 <HAL_GPIO_Init+0x2d0>)
 8001468:	68db      	ldr	r3, [r3, #12]
 800146a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	43db      	mvns	r3, r3
 8001470:	693a      	ldr	r2, [r7, #16]
 8001472:	4013      	ands	r3, r2
 8001474:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d003      	beq.n	800148a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001482:	693a      	ldr	r2, [r7, #16]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	4313      	orrs	r3, r2
 8001488:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800148a:	4a23      	ldr	r2, [pc, #140]	; (8001518 <HAL_GPIO_Init+0x2d0>)
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001490:	4b21      	ldr	r3, [pc, #132]	; (8001518 <HAL_GPIO_Init+0x2d0>)
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	43db      	mvns	r3, r3
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	4013      	ands	r3, r2
 800149e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d003      	beq.n	80014b4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80014ac:	693a      	ldr	r2, [r7, #16]
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80014b4:	4a18      	ldr	r2, [pc, #96]	; (8001518 <HAL_GPIO_Init+0x2d0>)
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80014ba:	4b17      	ldr	r3, [pc, #92]	; (8001518 <HAL_GPIO_Init+0x2d0>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	43db      	mvns	r3, r3
 80014c4:	693a      	ldr	r2, [r7, #16]
 80014c6:	4013      	ands	r3, r2
 80014c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d003      	beq.n	80014de <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80014d6:	693a      	ldr	r2, [r7, #16]
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	4313      	orrs	r3, r2
 80014dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80014de:	4a0e      	ldr	r2, [pc, #56]	; (8001518 <HAL_GPIO_Init+0x2d0>)
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	3301      	adds	r3, #1
 80014e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	fa22 f303 	lsr.w	r3, r2, r3
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	f47f aeaf 	bne.w	8001258 <HAL_GPIO_Init+0x10>
  }
}
 80014fa:	bf00      	nop
 80014fc:	bf00      	nop
 80014fe:	371c      	adds	r7, #28
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	40021000 	.word	0x40021000
 800150c:	40010000 	.word	0x40010000
 8001510:	48000400 	.word	0x48000400
 8001514:	48000800 	.word	0x48000800
 8001518:	40010400 	.word	0x40010400

0800151c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	460b      	mov	r3, r1
 8001526:	807b      	strh	r3, [r7, #2]
 8001528:	4613      	mov	r3, r2
 800152a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800152c:	787b      	ldrb	r3, [r7, #1]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d003      	beq.n	800153a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001532:	887a      	ldrh	r2, [r7, #2]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001538:	e002      	b.n	8001540 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800153a:	887a      	ldrh	r2, [r7, #2]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001540:	bf00      	nop
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d101      	bne.n	800155e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e081      	b.n	8001662 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001564:	b2db      	uxtb	r3, r3
 8001566:	2b00      	cmp	r3, #0
 8001568:	d106      	bne.n	8001578 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2200      	movs	r2, #0
 800156e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f7ff fb1e 	bl	8000bb4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2224      	movs	r2, #36	; 0x24
 800157c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f022 0201 	bic.w	r2, r2, #1
 800158e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685a      	ldr	r2, [r3, #4]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800159c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	689a      	ldr	r2, [r3, #8]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80015ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	68db      	ldr	r3, [r3, #12]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d107      	bne.n	80015c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	689a      	ldr	r2, [r3, #8]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	e006      	b.n	80015d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	689a      	ldr	r2, [r3, #8]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80015d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d104      	bne.n	80015e6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80015e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	6812      	ldr	r2, [r2, #0]
 80015f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	68da      	ldr	r2, [r3, #12]
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001608:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	691a      	ldr	r2, [r3, #16]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	695b      	ldr	r3, [r3, #20]
 8001612:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	699b      	ldr	r3, [r3, #24]
 800161a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	430a      	orrs	r2, r1
 8001622:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	69d9      	ldr	r1, [r3, #28]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6a1a      	ldr	r2, [r3, #32]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	430a      	orrs	r2, r1
 8001632:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f042 0201 	orr.w	r2, r2, #1
 8001642:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2200      	movs	r2, #0
 8001648:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2220      	movs	r2, #32
 800164e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2200      	movs	r2, #0
 8001656:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2200      	movs	r2, #0
 800165c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001660:	2300      	movs	r3, #0
}
 8001662:	4618      	mov	r0, r3
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
	...

0800166c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b088      	sub	sp, #32
 8001670:	af02      	add	r7, sp, #8
 8001672:	60f8      	str	r0, [r7, #12]
 8001674:	607a      	str	r2, [r7, #4]
 8001676:	461a      	mov	r2, r3
 8001678:	460b      	mov	r3, r1
 800167a:	817b      	strh	r3, [r7, #10]
 800167c:	4613      	mov	r3, r2
 800167e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001686:	b2db      	uxtb	r3, r3
 8001688:	2b20      	cmp	r3, #32
 800168a:	f040 80da 	bne.w	8001842 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001694:	2b01      	cmp	r3, #1
 8001696:	d101      	bne.n	800169c <HAL_I2C_Master_Transmit+0x30>
 8001698:	2302      	movs	r3, #2
 800169a:	e0d3      	b.n	8001844 <HAL_I2C_Master_Transmit+0x1d8>
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	2201      	movs	r2, #1
 80016a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80016a4:	f7ff fcba 	bl	800101c <HAL_GetTick>
 80016a8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	9300      	str	r3, [sp, #0]
 80016ae:	2319      	movs	r3, #25
 80016b0:	2201      	movs	r2, #1
 80016b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016b6:	68f8      	ldr	r0, [r7, #12]
 80016b8:	f000 f8f0 	bl	800189c <I2C_WaitOnFlagUntilTimeout>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e0be      	b.n	8001844 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	2221      	movs	r2, #33	; 0x21
 80016ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	2210      	movs	r2, #16
 80016d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	2200      	movs	r2, #0
 80016da:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	687a      	ldr	r2, [r7, #4]
 80016e0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	893a      	ldrh	r2, [r7, #8]
 80016e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2200      	movs	r2, #0
 80016ec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	2bff      	cmp	r3, #255	; 0xff
 80016f6:	d90e      	bls.n	8001716 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	22ff      	movs	r2, #255	; 0xff
 80016fc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001702:	b2da      	uxtb	r2, r3
 8001704:	8979      	ldrh	r1, [r7, #10]
 8001706:	4b51      	ldr	r3, [pc, #324]	; (800184c <HAL_I2C_Master_Transmit+0x1e0>)
 8001708:	9300      	str	r3, [sp, #0]
 800170a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800170e:	68f8      	ldr	r0, [r7, #12]
 8001710:	f000 fa6c 	bl	8001bec <I2C_TransferConfig>
 8001714:	e06c      	b.n	80017f0 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800171a:	b29a      	uxth	r2, r3
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001724:	b2da      	uxtb	r2, r3
 8001726:	8979      	ldrh	r1, [r7, #10]
 8001728:	4b48      	ldr	r3, [pc, #288]	; (800184c <HAL_I2C_Master_Transmit+0x1e0>)
 800172a:	9300      	str	r3, [sp, #0]
 800172c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001730:	68f8      	ldr	r0, [r7, #12]
 8001732:	f000 fa5b 	bl	8001bec <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001736:	e05b      	b.n	80017f0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001738:	697a      	ldr	r2, [r7, #20]
 800173a:	6a39      	ldr	r1, [r7, #32]
 800173c:	68f8      	ldr	r0, [r7, #12]
 800173e:	f000 f8ed 	bl	800191c <I2C_WaitOnTXISFlagUntilTimeout>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e07b      	b.n	8001844 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001750:	781a      	ldrb	r2, [r3, #0]
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175c:	1c5a      	adds	r2, r3, #1
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001766:	b29b      	uxth	r3, r3
 8001768:	3b01      	subs	r3, #1
 800176a:	b29a      	uxth	r2, r3
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001774:	3b01      	subs	r3, #1
 8001776:	b29a      	uxth	r2, r3
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001780:	b29b      	uxth	r3, r3
 8001782:	2b00      	cmp	r3, #0
 8001784:	d034      	beq.n	80017f0 <HAL_I2C_Master_Transmit+0x184>
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800178a:	2b00      	cmp	r3, #0
 800178c:	d130      	bne.n	80017f0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	9300      	str	r3, [sp, #0]
 8001792:	6a3b      	ldr	r3, [r7, #32]
 8001794:	2200      	movs	r2, #0
 8001796:	2180      	movs	r1, #128	; 0x80
 8001798:	68f8      	ldr	r0, [r7, #12]
 800179a:	f000 f87f 	bl	800189c <I2C_WaitOnFlagUntilTimeout>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e04d      	b.n	8001844 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	2bff      	cmp	r3, #255	; 0xff
 80017b0:	d90e      	bls.n	80017d0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	22ff      	movs	r2, #255	; 0xff
 80017b6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017bc:	b2da      	uxtb	r2, r3
 80017be:	8979      	ldrh	r1, [r7, #10]
 80017c0:	2300      	movs	r3, #0
 80017c2:	9300      	str	r3, [sp, #0]
 80017c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80017c8:	68f8      	ldr	r0, [r7, #12]
 80017ca:	f000 fa0f 	bl	8001bec <I2C_TransferConfig>
 80017ce:	e00f      	b.n	80017f0 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017d4:	b29a      	uxth	r2, r3
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017de:	b2da      	uxtb	r2, r3
 80017e0:	8979      	ldrh	r1, [r7, #10]
 80017e2:	2300      	movs	r3, #0
 80017e4:	9300      	str	r3, [sp, #0]
 80017e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80017ea:	68f8      	ldr	r0, [r7, #12]
 80017ec:	f000 f9fe 	bl	8001bec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d19e      	bne.n	8001738 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017fa:	697a      	ldr	r2, [r7, #20]
 80017fc:	6a39      	ldr	r1, [r7, #32]
 80017fe:	68f8      	ldr	r0, [r7, #12]
 8001800:	f000 f8cc 	bl	800199c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e01a      	b.n	8001844 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2220      	movs	r2, #32
 8001814:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	6859      	ldr	r1, [r3, #4]
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	4b0b      	ldr	r3, [pc, #44]	; (8001850 <HAL_I2C_Master_Transmit+0x1e4>)
 8001822:	400b      	ands	r3, r1
 8001824:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	2220      	movs	r2, #32
 800182a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2200      	movs	r2, #0
 8001832:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2200      	movs	r2, #0
 800183a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800183e:	2300      	movs	r3, #0
 8001840:	e000      	b.n	8001844 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8001842:	2302      	movs	r3, #2
  }
}
 8001844:	4618      	mov	r0, r3
 8001846:	3718      	adds	r7, #24
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	80002000 	.word	0x80002000
 8001850:	fe00e800 	.word	0xfe00e800

08001854 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	699b      	ldr	r3, [r3, #24]
 8001862:	f003 0302 	and.w	r3, r3, #2
 8001866:	2b02      	cmp	r3, #2
 8001868:	d103      	bne.n	8001872 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	2200      	movs	r2, #0
 8001870:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	f003 0301 	and.w	r3, r3, #1
 800187c:	2b01      	cmp	r3, #1
 800187e:	d007      	beq.n	8001890 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	699a      	ldr	r2, [r3, #24]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f042 0201 	orr.w	r2, r2, #1
 800188e:	619a      	str	r2, [r3, #24]
  }
}
 8001890:	bf00      	nop
 8001892:	370c      	adds	r7, #12
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	60b9      	str	r1, [r7, #8]
 80018a6:	603b      	str	r3, [r7, #0]
 80018a8:	4613      	mov	r3, r2
 80018aa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80018ac:	e022      	b.n	80018f4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018b4:	d01e      	beq.n	80018f4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018b6:	f7ff fbb1 	bl	800101c <HAL_GetTick>
 80018ba:	4602      	mov	r2, r0
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d302      	bcc.n	80018cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d113      	bne.n	80018f4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d0:	f043 0220 	orr.w	r2, r3, #32
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	2220      	movs	r2, #32
 80018dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	2200      	movs	r2, #0
 80018e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	2200      	movs	r2, #0
 80018ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e00f      	b.n	8001914 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	699a      	ldr	r2, [r3, #24]
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	4013      	ands	r3, r2
 80018fe:	68ba      	ldr	r2, [r7, #8]
 8001900:	429a      	cmp	r2, r3
 8001902:	bf0c      	ite	eq
 8001904:	2301      	moveq	r3, #1
 8001906:	2300      	movne	r3, #0
 8001908:	b2db      	uxtb	r3, r3
 800190a:	461a      	mov	r2, r3
 800190c:	79fb      	ldrb	r3, [r7, #7]
 800190e:	429a      	cmp	r2, r3
 8001910:	d0cd      	beq.n	80018ae <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001912:	2300      	movs	r3, #0
}
 8001914:	4618      	mov	r0, r3
 8001916:	3710      	adds	r7, #16
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	60f8      	str	r0, [r7, #12]
 8001924:	60b9      	str	r1, [r7, #8]
 8001926:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001928:	e02c      	b.n	8001984 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	68b9      	ldr	r1, [r7, #8]
 800192e:	68f8      	ldr	r0, [r7, #12]
 8001930:	f000 f870 	bl	8001a14 <I2C_IsErrorOccurred>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e02a      	b.n	8001994 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001944:	d01e      	beq.n	8001984 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001946:	f7ff fb69 	bl	800101c <HAL_GetTick>
 800194a:	4602      	mov	r2, r0
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	68ba      	ldr	r2, [r7, #8]
 8001952:	429a      	cmp	r2, r3
 8001954:	d302      	bcc.n	800195c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d113      	bne.n	8001984 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001960:	f043 0220 	orr.w	r2, r3, #32
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	2220      	movs	r2, #32
 800196c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2200      	movs	r2, #0
 8001974:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2200      	movs	r2, #0
 800197c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e007      	b.n	8001994 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	699b      	ldr	r3, [r3, #24]
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	2b02      	cmp	r3, #2
 8001990:	d1cb      	bne.n	800192a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001992:	2300      	movs	r3, #0
}
 8001994:	4618      	mov	r0, r3
 8001996:	3710      	adds	r7, #16
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80019a8:	e028      	b.n	80019fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	68b9      	ldr	r1, [r7, #8]
 80019ae:	68f8      	ldr	r0, [r7, #12]
 80019b0:	f000 f830 	bl	8001a14 <I2C_IsErrorOccurred>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e026      	b.n	8001a0c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019be:	f7ff fb2d 	bl	800101c <HAL_GetTick>
 80019c2:	4602      	mov	r2, r0
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	1ad3      	subs	r3, r2, r3
 80019c8:	68ba      	ldr	r2, [r7, #8]
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d302      	bcc.n	80019d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d113      	bne.n	80019fc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019d8:	f043 0220 	orr.w	r2, r3, #32
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	2220      	movs	r2, #32
 80019e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2200      	movs	r2, #0
 80019ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2200      	movs	r2, #0
 80019f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e007      	b.n	8001a0c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	699b      	ldr	r3, [r3, #24]
 8001a02:	f003 0320 	and.w	r3, r3, #32
 8001a06:	2b20      	cmp	r3, #32
 8001a08:	d1cf      	bne.n	80019aa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3710      	adds	r7, #16
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b08a      	sub	sp, #40	; 0x28
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	60f8      	str	r0, [r7, #12]
 8001a1c:	60b9      	str	r1, [r7, #8]
 8001a1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a20:	2300      	movs	r3, #0
 8001a22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	f003 0310 	and.w	r3, r3, #16
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d075      	beq.n	8001b2c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2210      	movs	r2, #16
 8001a46:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001a48:	e056      	b.n	8001af8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a50:	d052      	beq.n	8001af8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001a52:	f7ff fae3 	bl	800101c <HAL_GetTick>
 8001a56:	4602      	mov	r2, r0
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	68ba      	ldr	r2, [r7, #8]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d302      	bcc.n	8001a68 <I2C_IsErrorOccurred+0x54>
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d147      	bne.n	8001af8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a72:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001a7a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	699b      	ldr	r3, [r3, #24]
 8001a82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a8a:	d12e      	bne.n	8001aea <I2C_IsErrorOccurred+0xd6>
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a92:	d02a      	beq.n	8001aea <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8001a94:	7cfb      	ldrb	r3, [r7, #19]
 8001a96:	2b20      	cmp	r3, #32
 8001a98:	d027      	beq.n	8001aea <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	685a      	ldr	r2, [r3, #4]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001aa8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001aaa:	f7ff fab7 	bl	800101c <HAL_GetTick>
 8001aae:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ab0:	e01b      	b.n	8001aea <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001ab2:	f7ff fab3 	bl	800101c <HAL_GetTick>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	1ad3      	subs	r3, r2, r3
 8001abc:	2b19      	cmp	r3, #25
 8001abe:	d914      	bls.n	8001aea <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac4:	f043 0220 	orr.w	r2, r3, #32
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	2220      	movs	r2, #32
 8001ad0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	699b      	ldr	r3, [r3, #24]
 8001af0:	f003 0320 	and.w	r3, r3, #32
 8001af4:	2b20      	cmp	r3, #32
 8001af6:	d1dc      	bne.n	8001ab2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	699b      	ldr	r3, [r3, #24]
 8001afe:	f003 0320 	and.w	r3, r3, #32
 8001b02:	2b20      	cmp	r3, #32
 8001b04:	d003      	beq.n	8001b0e <I2C_IsErrorOccurred+0xfa>
 8001b06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d09d      	beq.n	8001a4a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001b0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d103      	bne.n	8001b1e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2220      	movs	r2, #32
 8001b1c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001b1e:	6a3b      	ldr	r3, [r7, #32]
 8001b20:	f043 0304 	orr.w	r3, r3, #4
 8001b24:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	699b      	ldr	r3, [r3, #24]
 8001b32:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001b34:	69bb      	ldr	r3, [r7, #24]
 8001b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d00b      	beq.n	8001b56 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001b3e:	6a3b      	ldr	r3, [r7, #32]
 8001b40:	f043 0301 	orr.w	r3, r3, #1
 8001b44:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b4e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d00b      	beq.n	8001b78 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001b60:	6a3b      	ldr	r3, [r7, #32]
 8001b62:	f043 0308 	orr.w	r3, r3, #8
 8001b66:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b70:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001b78:	69bb      	ldr	r3, [r7, #24]
 8001b7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d00b      	beq.n	8001b9a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001b82:	6a3b      	ldr	r3, [r7, #32]
 8001b84:	f043 0302 	orr.w	r3, r3, #2
 8001b88:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b92:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8001b9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d01c      	beq.n	8001bdc <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001ba2:	68f8      	ldr	r0, [r7, #12]
 8001ba4:	f7ff fe56 	bl	8001854 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	6859      	ldr	r1, [r3, #4]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	4b0d      	ldr	r3, [pc, #52]	; (8001be8 <I2C_IsErrorOccurred+0x1d4>)
 8001bb4:	400b      	ands	r3, r1
 8001bb6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001bbc:	6a3b      	ldr	r3, [r7, #32]
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2220      	movs	r2, #32
 8001bc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2200      	movs	r2, #0
 8001bd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8001bdc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3728      	adds	r7, #40	; 0x28
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	fe00e800 	.word	0xfe00e800

08001bec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b087      	sub	sp, #28
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	607b      	str	r3, [r7, #4]
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	817b      	strh	r3, [r7, #10]
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001bfe:	897b      	ldrh	r3, [r7, #10]
 8001c00:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001c04:	7a7b      	ldrb	r3, [r7, #9]
 8001c06:	041b      	lsls	r3, r3, #16
 8001c08:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001c0c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001c12:	6a3b      	ldr	r3, [r7, #32]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001c1a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	685a      	ldr	r2, [r3, #4]
 8001c22:	6a3b      	ldr	r3, [r7, #32]
 8001c24:	0d5b      	lsrs	r3, r3, #21
 8001c26:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001c2a:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <I2C_TransferConfig+0x60>)
 8001c2c:	430b      	orrs	r3, r1
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	ea02 0103 	and.w	r1, r2, r3
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	697a      	ldr	r2, [r7, #20]
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001c3e:	bf00      	nop
 8001c40:	371c      	adds	r7, #28
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	03ff63ff 	.word	0x03ff63ff

08001c50 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	2b20      	cmp	r3, #32
 8001c64:	d138      	bne.n	8001cd8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d101      	bne.n	8001c74 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001c70:	2302      	movs	r3, #2
 8001c72:	e032      	b.n	8001cda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2201      	movs	r2, #1
 8001c78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2224      	movs	r2, #36	; 0x24
 8001c80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f022 0201 	bic.w	r2, r2, #1
 8001c92:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001ca2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	6819      	ldr	r1, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	683a      	ldr	r2, [r7, #0]
 8001cb0:	430a      	orrs	r2, r1
 8001cb2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f042 0201 	orr.w	r2, r2, #1
 8001cc2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	e000      	b.n	8001cda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001cd8:	2302      	movs	r3, #2
  }
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b085      	sub	sp, #20
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
 8001cee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	2b20      	cmp	r3, #32
 8001cfa:	d139      	bne.n	8001d70 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d101      	bne.n	8001d0a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001d06:	2302      	movs	r3, #2
 8001d08:	e033      	b.n	8001d72 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2224      	movs	r2, #36	; 0x24
 8001d16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f022 0201 	bic.w	r2, r2, #1
 8001d28:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001d38:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	021b      	lsls	r3, r3, #8
 8001d3e:	68fa      	ldr	r2, [r7, #12]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	68fa      	ldr	r2, [r7, #12]
 8001d4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f042 0201 	orr.w	r2, r2, #1
 8001d5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2220      	movs	r2, #32
 8001d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	e000      	b.n	8001d72 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001d70:	2302      	movs	r3, #2
  }
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3714      	adds	r7, #20
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
	...

08001d80 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d84:	4b05      	ldr	r3, [pc, #20]	; (8001d9c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a04      	ldr	r2, [pc, #16]	; (8001d9c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001d8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d8e:	6013      	str	r3, [r2, #0]
}
 8001d90:	bf00      	nop
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	40007000 	.word	0x40007000

08001da0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001da4:	4b04      	ldr	r3, [pc, #16]	; (8001db8 <HAL_PWREx_GetVoltageRange+0x18>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	40007000 	.word	0x40007000

08001dbc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001dca:	d130      	bne.n	8001e2e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001dcc:	4b23      	ldr	r3, [pc, #140]	; (8001e5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001dd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001dd8:	d038      	beq.n	8001e4c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dda:	4b20      	ldr	r3, [pc, #128]	; (8001e5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001de2:	4a1e      	ldr	r2, [pc, #120]	; (8001e5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001de4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001de8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001dea:	4b1d      	ldr	r3, [pc, #116]	; (8001e60 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	2232      	movs	r2, #50	; 0x32
 8001df0:	fb02 f303 	mul.w	r3, r2, r3
 8001df4:	4a1b      	ldr	r2, [pc, #108]	; (8001e64 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001df6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfa:	0c9b      	lsrs	r3, r3, #18
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e00:	e002      	b.n	8001e08 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	3b01      	subs	r3, #1
 8001e06:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e08:	4b14      	ldr	r3, [pc, #80]	; (8001e5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e0a:	695b      	ldr	r3, [r3, #20]
 8001e0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e14:	d102      	bne.n	8001e1c <HAL_PWREx_ControlVoltageScaling+0x60>
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d1f2      	bne.n	8001e02 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e1c:	4b0f      	ldr	r3, [pc, #60]	; (8001e5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e1e:	695b      	ldr	r3, [r3, #20]
 8001e20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e28:	d110      	bne.n	8001e4c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e00f      	b.n	8001e4e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001e2e:	4b0b      	ldr	r3, [pc, #44]	; (8001e5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001e36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e3a:	d007      	beq.n	8001e4c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e3c:	4b07      	ldr	r3, [pc, #28]	; (8001e5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001e44:	4a05      	ldr	r2, [pc, #20]	; (8001e5c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001e46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e4a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001e4c:	2300      	movs	r3, #0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3714      	adds	r7, #20
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	40007000 	.word	0x40007000
 8001e60:	20000000 	.word	0x20000000
 8001e64:	431bde83 	.word	0x431bde83

08001e68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b088      	sub	sp, #32
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d101      	bne.n	8001e7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e3fe      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e7a:	4ba1      	ldr	r3, [pc, #644]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f003 030c 	and.w	r3, r3, #12
 8001e82:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e84:	4b9e      	ldr	r3, [pc, #632]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	f003 0303 	and.w	r3, r3, #3
 8001e8c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 0310 	and.w	r3, r3, #16
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	f000 80e4 	beq.w	8002064 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d007      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x4a>
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	2b0c      	cmp	r3, #12
 8001ea6:	f040 808b 	bne.w	8001fc0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	f040 8087 	bne.w	8001fc0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001eb2:	4b93      	ldr	r3, [pc, #588]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d005      	beq.n	8001eca <HAL_RCC_OscConfig+0x62>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d101      	bne.n	8001eca <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e3d6      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6a1a      	ldr	r2, [r3, #32]
 8001ece:	4b8c      	ldr	r3, [pc, #560]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0308 	and.w	r3, r3, #8
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d004      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x7c>
 8001eda:	4b89      	ldr	r3, [pc, #548]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ee2:	e005      	b.n	8001ef0 <HAL_RCC_OscConfig+0x88>
 8001ee4:	4b86      	ldr	r3, [pc, #536]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001ee6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eea:	091b      	lsrs	r3, r3, #4
 8001eec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d223      	bcs.n	8001f3c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6a1b      	ldr	r3, [r3, #32]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f000 fd8b 	bl	8002a14 <RCC_SetFlashLatencyFromMSIRange>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e3b7      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f08:	4b7d      	ldr	r3, [pc, #500]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a7c      	ldr	r2, [pc, #496]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001f0e:	f043 0308 	orr.w	r3, r3, #8
 8001f12:	6013      	str	r3, [r2, #0]
 8001f14:	4b7a      	ldr	r3, [pc, #488]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a1b      	ldr	r3, [r3, #32]
 8001f20:	4977      	ldr	r1, [pc, #476]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001f22:	4313      	orrs	r3, r2
 8001f24:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f26:	4b76      	ldr	r3, [pc, #472]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	69db      	ldr	r3, [r3, #28]
 8001f32:	021b      	lsls	r3, r3, #8
 8001f34:	4972      	ldr	r1, [pc, #456]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001f36:	4313      	orrs	r3, r2
 8001f38:	604b      	str	r3, [r1, #4]
 8001f3a:	e025      	b.n	8001f88 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f3c:	4b70      	ldr	r3, [pc, #448]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a6f      	ldr	r2, [pc, #444]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001f42:	f043 0308 	orr.w	r3, r3, #8
 8001f46:	6013      	str	r3, [r2, #0]
 8001f48:	4b6d      	ldr	r3, [pc, #436]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a1b      	ldr	r3, [r3, #32]
 8001f54:	496a      	ldr	r1, [pc, #424]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001f56:	4313      	orrs	r3, r2
 8001f58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f5a:	4b69      	ldr	r3, [pc, #420]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	69db      	ldr	r3, [r3, #28]
 8001f66:	021b      	lsls	r3, r3, #8
 8001f68:	4965      	ldr	r1, [pc, #404]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f6e:	69bb      	ldr	r3, [r7, #24]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d109      	bne.n	8001f88 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6a1b      	ldr	r3, [r3, #32]
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f000 fd4b 	bl	8002a14 <RCC_SetFlashLatencyFromMSIRange>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e377      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f88:	f000 fc80 	bl	800288c <HAL_RCC_GetSysClockFreq>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	4b5c      	ldr	r3, [pc, #368]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	091b      	lsrs	r3, r3, #4
 8001f94:	f003 030f 	and.w	r3, r3, #15
 8001f98:	495a      	ldr	r1, [pc, #360]	; (8002104 <HAL_RCC_OscConfig+0x29c>)
 8001f9a:	5ccb      	ldrb	r3, [r1, r3]
 8001f9c:	f003 031f 	and.w	r3, r3, #31
 8001fa0:	fa22 f303 	lsr.w	r3, r2, r3
 8001fa4:	4a58      	ldr	r2, [pc, #352]	; (8002108 <HAL_RCC_OscConfig+0x2a0>)
 8001fa6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001fa8:	4b58      	ldr	r3, [pc, #352]	; (800210c <HAL_RCC_OscConfig+0x2a4>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7fe ffe5 	bl	8000f7c <HAL_InitTick>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001fb6:	7bfb      	ldrb	r3, [r7, #15]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d052      	beq.n	8002062 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001fbc:	7bfb      	ldrb	r3, [r7, #15]
 8001fbe:	e35b      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	699b      	ldr	r3, [r3, #24]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d032      	beq.n	800202e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001fc8:	4b4d      	ldr	r3, [pc, #308]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a4c      	ldr	r2, [pc, #304]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001fce:	f043 0301 	orr.w	r3, r3, #1
 8001fd2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001fd4:	f7ff f822 	bl	800101c <HAL_GetTick>
 8001fd8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fda:	e008      	b.n	8001fee <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001fdc:	f7ff f81e 	bl	800101c <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e344      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fee:	4b44      	ldr	r3, [pc, #272]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d0f0      	beq.n	8001fdc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ffa:	4b41      	ldr	r3, [pc, #260]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a40      	ldr	r2, [pc, #256]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8002000:	f043 0308 	orr.w	r3, r3, #8
 8002004:	6013      	str	r3, [r2, #0]
 8002006:	4b3e      	ldr	r3, [pc, #248]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6a1b      	ldr	r3, [r3, #32]
 8002012:	493b      	ldr	r1, [pc, #236]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8002014:	4313      	orrs	r3, r2
 8002016:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002018:	4b39      	ldr	r3, [pc, #228]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	69db      	ldr	r3, [r3, #28]
 8002024:	021b      	lsls	r3, r3, #8
 8002026:	4936      	ldr	r1, [pc, #216]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8002028:	4313      	orrs	r3, r2
 800202a:	604b      	str	r3, [r1, #4]
 800202c:	e01a      	b.n	8002064 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800202e:	4b34      	ldr	r3, [pc, #208]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a33      	ldr	r2, [pc, #204]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8002034:	f023 0301 	bic.w	r3, r3, #1
 8002038:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800203a:	f7fe ffef 	bl	800101c <HAL_GetTick>
 800203e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002040:	e008      	b.n	8002054 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002042:	f7fe ffeb 	bl	800101c <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	2b02      	cmp	r3, #2
 800204e:	d901      	bls.n	8002054 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e311      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002054:	4b2a      	ldr	r3, [pc, #168]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0302 	and.w	r3, r3, #2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d1f0      	bne.n	8002042 <HAL_RCC_OscConfig+0x1da>
 8002060:	e000      	b.n	8002064 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002062:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	2b00      	cmp	r3, #0
 800206e:	d074      	beq.n	800215a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	2b08      	cmp	r3, #8
 8002074:	d005      	beq.n	8002082 <HAL_RCC_OscConfig+0x21a>
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	2b0c      	cmp	r3, #12
 800207a:	d10e      	bne.n	800209a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	2b03      	cmp	r3, #3
 8002080:	d10b      	bne.n	800209a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002082:	4b1f      	ldr	r3, [pc, #124]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d064      	beq.n	8002158 <HAL_RCC_OscConfig+0x2f0>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d160      	bne.n	8002158 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e2ee      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020a2:	d106      	bne.n	80020b2 <HAL_RCC_OscConfig+0x24a>
 80020a4:	4b16      	ldr	r3, [pc, #88]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a15      	ldr	r2, [pc, #84]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 80020aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020ae:	6013      	str	r3, [r2, #0]
 80020b0:	e01d      	b.n	80020ee <HAL_RCC_OscConfig+0x286>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020ba:	d10c      	bne.n	80020d6 <HAL_RCC_OscConfig+0x26e>
 80020bc:	4b10      	ldr	r3, [pc, #64]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a0f      	ldr	r2, [pc, #60]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 80020c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020c6:	6013      	str	r3, [r2, #0]
 80020c8:	4b0d      	ldr	r3, [pc, #52]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a0c      	ldr	r2, [pc, #48]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 80020ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020d2:	6013      	str	r3, [r2, #0]
 80020d4:	e00b      	b.n	80020ee <HAL_RCC_OscConfig+0x286>
 80020d6:	4b0a      	ldr	r3, [pc, #40]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a09      	ldr	r2, [pc, #36]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 80020dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020e0:	6013      	str	r3, [r2, #0]
 80020e2:	4b07      	ldr	r3, [pc, #28]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a06      	ldr	r2, [pc, #24]	; (8002100 <HAL_RCC_OscConfig+0x298>)
 80020e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020ec:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d01c      	beq.n	8002130 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020f6:	f7fe ff91 	bl	800101c <HAL_GetTick>
 80020fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020fc:	e011      	b.n	8002122 <HAL_RCC_OscConfig+0x2ba>
 80020fe:	bf00      	nop
 8002100:	40021000 	.word	0x40021000
 8002104:	08004a28 	.word	0x08004a28
 8002108:	20000000 	.word	0x20000000
 800210c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002110:	f7fe ff84 	bl	800101c <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b64      	cmp	r3, #100	; 0x64
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e2aa      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002122:	4baf      	ldr	r3, [pc, #700]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d0f0      	beq.n	8002110 <HAL_RCC_OscConfig+0x2a8>
 800212e:	e014      	b.n	800215a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002130:	f7fe ff74 	bl	800101c <HAL_GetTick>
 8002134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002136:	e008      	b.n	800214a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002138:	f7fe ff70 	bl	800101c <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b64      	cmp	r3, #100	; 0x64
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e296      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800214a:	4ba5      	ldr	r3, [pc, #660]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d1f0      	bne.n	8002138 <HAL_RCC_OscConfig+0x2d0>
 8002156:	e000      	b.n	800215a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002158:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	2b00      	cmp	r3, #0
 8002164:	d060      	beq.n	8002228 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	2b04      	cmp	r3, #4
 800216a:	d005      	beq.n	8002178 <HAL_RCC_OscConfig+0x310>
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	2b0c      	cmp	r3, #12
 8002170:	d119      	bne.n	80021a6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	2b02      	cmp	r3, #2
 8002176:	d116      	bne.n	80021a6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002178:	4b99      	ldr	r3, [pc, #612]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002180:	2b00      	cmp	r3, #0
 8002182:	d005      	beq.n	8002190 <HAL_RCC_OscConfig+0x328>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d101      	bne.n	8002190 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e273      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002190:	4b93      	ldr	r3, [pc, #588]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	691b      	ldr	r3, [r3, #16]
 800219c:	061b      	lsls	r3, r3, #24
 800219e:	4990      	ldr	r1, [pc, #576]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 80021a0:	4313      	orrs	r3, r2
 80021a2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021a4:	e040      	b.n	8002228 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	68db      	ldr	r3, [r3, #12]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d023      	beq.n	80021f6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021ae:	4b8c      	ldr	r3, [pc, #560]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a8b      	ldr	r2, [pc, #556]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 80021b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ba:	f7fe ff2f 	bl	800101c <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021c0:	e008      	b.n	80021d4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021c2:	f7fe ff2b 	bl	800101c <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d901      	bls.n	80021d4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e251      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021d4:	4b82      	ldr	r3, [pc, #520]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d0f0      	beq.n	80021c2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021e0:	4b7f      	ldr	r3, [pc, #508]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	061b      	lsls	r3, r3, #24
 80021ee:	497c      	ldr	r1, [pc, #496]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 80021f0:	4313      	orrs	r3, r2
 80021f2:	604b      	str	r3, [r1, #4]
 80021f4:	e018      	b.n	8002228 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021f6:	4b7a      	ldr	r3, [pc, #488]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a79      	ldr	r2, [pc, #484]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 80021fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002200:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002202:	f7fe ff0b 	bl	800101c <HAL_GetTick>
 8002206:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002208:	e008      	b.n	800221c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800220a:	f7fe ff07 	bl	800101c <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b02      	cmp	r3, #2
 8002216:	d901      	bls.n	800221c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e22d      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800221c:	4b70      	ldr	r3, [pc, #448]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1f0      	bne.n	800220a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0308 	and.w	r3, r3, #8
 8002230:	2b00      	cmp	r3, #0
 8002232:	d03c      	beq.n	80022ae <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	695b      	ldr	r3, [r3, #20]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d01c      	beq.n	8002276 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800223c:	4b68      	ldr	r3, [pc, #416]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 800223e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002242:	4a67      	ldr	r2, [pc, #412]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 8002244:	f043 0301 	orr.w	r3, r3, #1
 8002248:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800224c:	f7fe fee6 	bl	800101c <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002252:	e008      	b.n	8002266 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002254:	f7fe fee2 	bl	800101c <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b02      	cmp	r3, #2
 8002260:	d901      	bls.n	8002266 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e208      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002266:	4b5e      	ldr	r3, [pc, #376]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 8002268:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d0ef      	beq.n	8002254 <HAL_RCC_OscConfig+0x3ec>
 8002274:	e01b      	b.n	80022ae <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002276:	4b5a      	ldr	r3, [pc, #360]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 8002278:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800227c:	4a58      	ldr	r2, [pc, #352]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 800227e:	f023 0301 	bic.w	r3, r3, #1
 8002282:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002286:	f7fe fec9 	bl	800101c <HAL_GetTick>
 800228a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800228c:	e008      	b.n	80022a0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800228e:	f7fe fec5 	bl	800101c <HAL_GetTick>
 8002292:	4602      	mov	r2, r0
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	1ad3      	subs	r3, r2, r3
 8002298:	2b02      	cmp	r3, #2
 800229a:	d901      	bls.n	80022a0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800229c:	2303      	movs	r3, #3
 800229e:	e1eb      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022a0:	4b4f      	ldr	r3, [pc, #316]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 80022a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022a6:	f003 0302 	and.w	r3, r3, #2
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d1ef      	bne.n	800228e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0304 	and.w	r3, r3, #4
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	f000 80a6 	beq.w	8002408 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022bc:	2300      	movs	r3, #0
 80022be:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80022c0:	4b47      	ldr	r3, [pc, #284]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 80022c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d10d      	bne.n	80022e8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022cc:	4b44      	ldr	r3, [pc, #272]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 80022ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d0:	4a43      	ldr	r2, [pc, #268]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 80022d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022d6:	6593      	str	r3, [r2, #88]	; 0x58
 80022d8:	4b41      	ldr	r3, [pc, #260]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 80022da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022e0:	60bb      	str	r3, [r7, #8]
 80022e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022e4:	2301      	movs	r3, #1
 80022e6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022e8:	4b3e      	ldr	r3, [pc, #248]	; (80023e4 <HAL_RCC_OscConfig+0x57c>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d118      	bne.n	8002326 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022f4:	4b3b      	ldr	r3, [pc, #236]	; (80023e4 <HAL_RCC_OscConfig+0x57c>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a3a      	ldr	r2, [pc, #232]	; (80023e4 <HAL_RCC_OscConfig+0x57c>)
 80022fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022fe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002300:	f7fe fe8c 	bl	800101c <HAL_GetTick>
 8002304:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002306:	e008      	b.n	800231a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002308:	f7fe fe88 	bl	800101c <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	2b02      	cmp	r3, #2
 8002314:	d901      	bls.n	800231a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e1ae      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800231a:	4b32      	ldr	r3, [pc, #200]	; (80023e4 <HAL_RCC_OscConfig+0x57c>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002322:	2b00      	cmp	r3, #0
 8002324:	d0f0      	beq.n	8002308 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	2b01      	cmp	r3, #1
 800232c:	d108      	bne.n	8002340 <HAL_RCC_OscConfig+0x4d8>
 800232e:	4b2c      	ldr	r3, [pc, #176]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 8002330:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002334:	4a2a      	ldr	r2, [pc, #168]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 8002336:	f043 0301 	orr.w	r3, r3, #1
 800233a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800233e:	e024      	b.n	800238a <HAL_RCC_OscConfig+0x522>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	2b05      	cmp	r3, #5
 8002346:	d110      	bne.n	800236a <HAL_RCC_OscConfig+0x502>
 8002348:	4b25      	ldr	r3, [pc, #148]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 800234a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800234e:	4a24      	ldr	r2, [pc, #144]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 8002350:	f043 0304 	orr.w	r3, r3, #4
 8002354:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002358:	4b21      	ldr	r3, [pc, #132]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 800235a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800235e:	4a20      	ldr	r2, [pc, #128]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 8002360:	f043 0301 	orr.w	r3, r3, #1
 8002364:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002368:	e00f      	b.n	800238a <HAL_RCC_OscConfig+0x522>
 800236a:	4b1d      	ldr	r3, [pc, #116]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 800236c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002370:	4a1b      	ldr	r2, [pc, #108]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 8002372:	f023 0301 	bic.w	r3, r3, #1
 8002376:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800237a:	4b19      	ldr	r3, [pc, #100]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 800237c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002380:	4a17      	ldr	r2, [pc, #92]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 8002382:	f023 0304 	bic.w	r3, r3, #4
 8002386:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d016      	beq.n	80023c0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002392:	f7fe fe43 	bl	800101c <HAL_GetTick>
 8002396:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002398:	e00a      	b.n	80023b0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800239a:	f7fe fe3f 	bl	800101c <HAL_GetTick>
 800239e:	4602      	mov	r2, r0
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d901      	bls.n	80023b0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e163      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023b0:	4b0b      	ldr	r3, [pc, #44]	; (80023e0 <HAL_RCC_OscConfig+0x578>)
 80023b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d0ed      	beq.n	800239a <HAL_RCC_OscConfig+0x532>
 80023be:	e01a      	b.n	80023f6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c0:	f7fe fe2c 	bl	800101c <HAL_GetTick>
 80023c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023c6:	e00f      	b.n	80023e8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023c8:	f7fe fe28 	bl	800101c <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d906      	bls.n	80023e8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e14c      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
 80023de:	bf00      	nop
 80023e0:	40021000 	.word	0x40021000
 80023e4:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023e8:	4ba5      	ldr	r3, [pc, #660]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 80023ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d1e8      	bne.n	80023c8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023f6:	7ffb      	ldrb	r3, [r7, #31]
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d105      	bne.n	8002408 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023fc:	4ba0      	ldr	r3, [pc, #640]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 80023fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002400:	4a9f      	ldr	r2, [pc, #636]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 8002402:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002406:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0320 	and.w	r3, r3, #32
 8002410:	2b00      	cmp	r3, #0
 8002412:	d03c      	beq.n	800248e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002418:	2b00      	cmp	r3, #0
 800241a:	d01c      	beq.n	8002456 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800241c:	4b98      	ldr	r3, [pc, #608]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 800241e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002422:	4a97      	ldr	r2, [pc, #604]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 8002424:	f043 0301 	orr.w	r3, r3, #1
 8002428:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800242c:	f7fe fdf6 	bl	800101c <HAL_GetTick>
 8002430:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002434:	f7fe fdf2 	bl	800101c <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e118      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002446:	4b8e      	ldr	r3, [pc, #568]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 8002448:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800244c:	f003 0302 	and.w	r3, r3, #2
 8002450:	2b00      	cmp	r3, #0
 8002452:	d0ef      	beq.n	8002434 <HAL_RCC_OscConfig+0x5cc>
 8002454:	e01b      	b.n	800248e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002456:	4b8a      	ldr	r3, [pc, #552]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 8002458:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800245c:	4a88      	ldr	r2, [pc, #544]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 800245e:	f023 0301 	bic.w	r3, r3, #1
 8002462:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002466:	f7fe fdd9 	bl	800101c <HAL_GetTick>
 800246a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800246c:	e008      	b.n	8002480 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800246e:	f7fe fdd5 	bl	800101c <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d901      	bls.n	8002480 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e0fb      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002480:	4b7f      	ldr	r3, [pc, #508]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 8002482:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	2b00      	cmp	r3, #0
 800248c:	d1ef      	bne.n	800246e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002492:	2b00      	cmp	r3, #0
 8002494:	f000 80ef 	beq.w	8002676 <HAL_RCC_OscConfig+0x80e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800249c:	2b02      	cmp	r3, #2
 800249e:	f040 80c5 	bne.w	800262c <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80024a2:	4b77      	ldr	r3, [pc, #476]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	f003 0203 	and.w	r2, r3, #3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d12c      	bne.n	8002510 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c0:	3b01      	subs	r3, #1
 80024c2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d123      	bne.n	8002510 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024d2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d11b      	bne.n	8002510 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d113      	bne.n	8002510 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024f2:	085b      	lsrs	r3, r3, #1
 80024f4:	3b01      	subs	r3, #1
 80024f6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d109      	bne.n	8002510 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002506:	085b      	lsrs	r3, r3, #1
 8002508:	3b01      	subs	r3, #1
 800250a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800250c:	429a      	cmp	r2, r3
 800250e:	d067      	beq.n	80025e0 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	2b0c      	cmp	r3, #12
 8002514:	d062      	beq.n	80025dc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002516:	4b5a      	ldr	r3, [pc, #360]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e0a8      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002526:	4b56      	ldr	r3, [pc, #344]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a55      	ldr	r2, [pc, #340]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 800252c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002530:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002532:	f7fe fd73 	bl	800101c <HAL_GetTick>
 8002536:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002538:	e008      	b.n	800254c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800253a:	f7fe fd6f 	bl	800101c <HAL_GetTick>
 800253e:	4602      	mov	r2, r0
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	2b02      	cmp	r3, #2
 8002546:	d901      	bls.n	800254c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002548:	2303      	movs	r3, #3
 800254a:	e095      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800254c:	4b4c      	ldr	r3, [pc, #304]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d1f0      	bne.n	800253a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002558:	4b49      	ldr	r3, [pc, #292]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 800255a:	68da      	ldr	r2, [r3, #12]
 800255c:	4b49      	ldr	r3, [pc, #292]	; (8002684 <HAL_RCC_OscConfig+0x81c>)
 800255e:	4013      	ands	r3, r2
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002568:	3a01      	subs	r2, #1
 800256a:	0112      	lsls	r2, r2, #4
 800256c:	4311      	orrs	r1, r2
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002572:	0212      	lsls	r2, r2, #8
 8002574:	4311      	orrs	r1, r2
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800257a:	0852      	lsrs	r2, r2, #1
 800257c:	3a01      	subs	r2, #1
 800257e:	0552      	lsls	r2, r2, #21
 8002580:	4311      	orrs	r1, r2
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002586:	0852      	lsrs	r2, r2, #1
 8002588:	3a01      	subs	r2, #1
 800258a:	0652      	lsls	r2, r2, #25
 800258c:	4311      	orrs	r1, r2
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002592:	06d2      	lsls	r2, r2, #27
 8002594:	430a      	orrs	r2, r1
 8002596:	493a      	ldr	r1, [pc, #232]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 8002598:	4313      	orrs	r3, r2
 800259a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800259c:	4b38      	ldr	r3, [pc, #224]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a37      	ldr	r2, [pc, #220]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 80025a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025a6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80025a8:	4b35      	ldr	r3, [pc, #212]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	4a34      	ldr	r2, [pc, #208]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 80025ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025b2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025b4:	f7fe fd32 	bl	800101c <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025ba:	e008      	b.n	80025ce <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025bc:	f7fe fd2e 	bl	800101c <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d901      	bls.n	80025ce <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e054      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025ce:	4b2c      	ldr	r3, [pc, #176]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d0f0      	beq.n	80025bc <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025da:	e04c      	b.n	8002676 <HAL_RCC_OscConfig+0x80e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e04b      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025e0:	4b27      	ldr	r3, [pc, #156]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d144      	bne.n	8002676 <HAL_RCC_OscConfig+0x80e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80025ec:	4b24      	ldr	r3, [pc, #144]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a23      	ldr	r2, [pc, #140]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 80025f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025f6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80025f8:	4b21      	ldr	r3, [pc, #132]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	4a20      	ldr	r2, [pc, #128]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 80025fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002602:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002604:	f7fe fd0a 	bl	800101c <HAL_GetTick>
 8002608:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800260a:	e008      	b.n	800261e <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800260c:	f7fe fd06 	bl	800101c <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b02      	cmp	r3, #2
 8002618:	d901      	bls.n	800261e <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e02c      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800261e:	4b18      	ldr	r3, [pc, #96]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d0f0      	beq.n	800260c <HAL_RCC_OscConfig+0x7a4>
 800262a:	e024      	b.n	8002676 <HAL_RCC_OscConfig+0x80e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800262c:	69bb      	ldr	r3, [r7, #24]
 800262e:	2b0c      	cmp	r3, #12
 8002630:	d01f      	beq.n	8002672 <HAL_RCC_OscConfig+0x80a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002632:	4b13      	ldr	r3, [pc, #76]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a12      	ldr	r2, [pc, #72]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 8002638:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800263c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263e:	f7fe fced 	bl	800101c <HAL_GetTick>
 8002642:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002644:	e008      	b.n	8002658 <HAL_RCC_OscConfig+0x7f0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002646:	f7fe fce9 	bl	800101c <HAL_GetTick>
 800264a:	4602      	mov	r2, r0
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	1ad3      	subs	r3, r2, r3
 8002650:	2b02      	cmp	r3, #2
 8002652:	d901      	bls.n	8002658 <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 8002654:	2303      	movs	r3, #3
 8002656:	e00f      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002658:	4b09      	ldr	r3, [pc, #36]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002660:	2b00      	cmp	r3, #0
 8002662:	d1f0      	bne.n	8002646 <HAL_RCC_OscConfig+0x7de>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002664:	4b06      	ldr	r3, [pc, #24]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 8002666:	68da      	ldr	r2, [r3, #12]
 8002668:	4905      	ldr	r1, [pc, #20]	; (8002680 <HAL_RCC_OscConfig+0x818>)
 800266a:	4b07      	ldr	r3, [pc, #28]	; (8002688 <HAL_RCC_OscConfig+0x820>)
 800266c:	4013      	ands	r3, r2
 800266e:	60cb      	str	r3, [r1, #12]
 8002670:	e001      	b.n	8002676 <HAL_RCC_OscConfig+0x80e>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e000      	b.n	8002678 <HAL_RCC_OscConfig+0x810>
      }
    }
  }
  return HAL_OK;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	3720      	adds	r7, #32
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	40021000 	.word	0x40021000
 8002684:	019d808c 	.word	0x019d808c
 8002688:	feeefffc 	.word	0xfeeefffc

0800268c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d101      	bne.n	80026a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e0e7      	b.n	8002870 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026a0:	4b75      	ldr	r3, [pc, #468]	; (8002878 <HAL_RCC_ClockConfig+0x1ec>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f003 0307 	and.w	r3, r3, #7
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d910      	bls.n	80026d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ae:	4b72      	ldr	r3, [pc, #456]	; (8002878 <HAL_RCC_ClockConfig+0x1ec>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f023 0207 	bic.w	r2, r3, #7
 80026b6:	4970      	ldr	r1, [pc, #448]	; (8002878 <HAL_RCC_ClockConfig+0x1ec>)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026be:	4b6e      	ldr	r3, [pc, #440]	; (8002878 <HAL_RCC_ClockConfig+0x1ec>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0307 	and.w	r3, r3, #7
 80026c6:	683a      	ldr	r2, [r7, #0]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d001      	beq.n	80026d0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	e0cf      	b.n	8002870 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d010      	beq.n	80026fe <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	689a      	ldr	r2, [r3, #8]
 80026e0:	4b66      	ldr	r3, [pc, #408]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d908      	bls.n	80026fe <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026ec:	4b63      	ldr	r3, [pc, #396]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	4960      	ldr	r1, [pc, #384]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	2b00      	cmp	r3, #0
 8002708:	d04c      	beq.n	80027a4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	2b03      	cmp	r3, #3
 8002710:	d107      	bne.n	8002722 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002712:	4b5a      	ldr	r3, [pc, #360]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d121      	bne.n	8002762 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e0a6      	b.n	8002870 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2b02      	cmp	r3, #2
 8002728:	d107      	bne.n	800273a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800272a:	4b54      	ldr	r3, [pc, #336]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d115      	bne.n	8002762 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e09a      	b.n	8002870 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d107      	bne.n	8002752 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002742:	4b4e      	ldr	r3, [pc, #312]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	2b00      	cmp	r3, #0
 800274c:	d109      	bne.n	8002762 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e08e      	b.n	8002870 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002752:	4b4a      	ldr	r3, [pc, #296]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e086      	b.n	8002870 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002762:	4b46      	ldr	r3, [pc, #280]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f023 0203 	bic.w	r2, r3, #3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	4943      	ldr	r1, [pc, #268]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 8002770:	4313      	orrs	r3, r2
 8002772:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002774:	f7fe fc52 	bl	800101c <HAL_GetTick>
 8002778:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800277a:	e00a      	b.n	8002792 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800277c:	f7fe fc4e 	bl	800101c <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	f241 3288 	movw	r2, #5000	; 0x1388
 800278a:	4293      	cmp	r3, r2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e06e      	b.n	8002870 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002792:	4b3a      	ldr	r3, [pc, #232]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	f003 020c 	and.w	r2, r3, #12
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d1eb      	bne.n	800277c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d010      	beq.n	80027d2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689a      	ldr	r2, [r3, #8]
 80027b4:	4b31      	ldr	r3, [pc, #196]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027bc:	429a      	cmp	r2, r3
 80027be:	d208      	bcs.n	80027d2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027c0:	4b2e      	ldr	r3, [pc, #184]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	492b      	ldr	r1, [pc, #172]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 80027ce:	4313      	orrs	r3, r2
 80027d0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027d2:	4b29      	ldr	r3, [pc, #164]	; (8002878 <HAL_RCC_ClockConfig+0x1ec>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0307 	and.w	r3, r3, #7
 80027da:	683a      	ldr	r2, [r7, #0]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d210      	bcs.n	8002802 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027e0:	4b25      	ldr	r3, [pc, #148]	; (8002878 <HAL_RCC_ClockConfig+0x1ec>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f023 0207 	bic.w	r2, r3, #7
 80027e8:	4923      	ldr	r1, [pc, #140]	; (8002878 <HAL_RCC_ClockConfig+0x1ec>)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027f0:	4b21      	ldr	r3, [pc, #132]	; (8002878 <HAL_RCC_ClockConfig+0x1ec>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0307 	and.w	r3, r3, #7
 80027f8:	683a      	ldr	r2, [r7, #0]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d001      	beq.n	8002802 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e036      	b.n	8002870 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0304 	and.w	r3, r3, #4
 800280a:	2b00      	cmp	r3, #0
 800280c:	d008      	beq.n	8002820 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800280e:	4b1b      	ldr	r3, [pc, #108]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	4918      	ldr	r1, [pc, #96]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 800281c:	4313      	orrs	r3, r2
 800281e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 0308 	and.w	r3, r3, #8
 8002828:	2b00      	cmp	r3, #0
 800282a:	d009      	beq.n	8002840 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800282c:	4b13      	ldr	r3, [pc, #76]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	691b      	ldr	r3, [r3, #16]
 8002838:	00db      	lsls	r3, r3, #3
 800283a:	4910      	ldr	r1, [pc, #64]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 800283c:	4313      	orrs	r3, r2
 800283e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002840:	f000 f824 	bl	800288c <HAL_RCC_GetSysClockFreq>
 8002844:	4602      	mov	r2, r0
 8002846:	4b0d      	ldr	r3, [pc, #52]	; (800287c <HAL_RCC_ClockConfig+0x1f0>)
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	091b      	lsrs	r3, r3, #4
 800284c:	f003 030f 	and.w	r3, r3, #15
 8002850:	490b      	ldr	r1, [pc, #44]	; (8002880 <HAL_RCC_ClockConfig+0x1f4>)
 8002852:	5ccb      	ldrb	r3, [r1, r3]
 8002854:	f003 031f 	and.w	r3, r3, #31
 8002858:	fa22 f303 	lsr.w	r3, r2, r3
 800285c:	4a09      	ldr	r2, [pc, #36]	; (8002884 <HAL_RCC_ClockConfig+0x1f8>)
 800285e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002860:	4b09      	ldr	r3, [pc, #36]	; (8002888 <HAL_RCC_ClockConfig+0x1fc>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4618      	mov	r0, r3
 8002866:	f7fe fb89 	bl	8000f7c <HAL_InitTick>
 800286a:	4603      	mov	r3, r0
 800286c:	72fb      	strb	r3, [r7, #11]

  return status;
 800286e:	7afb      	ldrb	r3, [r7, #11]
}
 8002870:	4618      	mov	r0, r3
 8002872:	3710      	adds	r7, #16
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	40022000 	.word	0x40022000
 800287c:	40021000 	.word	0x40021000
 8002880:	08004a28 	.word	0x08004a28
 8002884:	20000000 	.word	0x20000000
 8002888:	20000004 	.word	0x20000004

0800288c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800288c:	b480      	push	{r7}
 800288e:	b089      	sub	sp, #36	; 0x24
 8002890:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002892:	2300      	movs	r3, #0
 8002894:	61fb      	str	r3, [r7, #28]
 8002896:	2300      	movs	r3, #0
 8002898:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800289a:	4b3e      	ldr	r3, [pc, #248]	; (8002994 <HAL_RCC_GetSysClockFreq+0x108>)
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	f003 030c 	and.w	r3, r3, #12
 80028a2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028a4:	4b3b      	ldr	r3, [pc, #236]	; (8002994 <HAL_RCC_GetSysClockFreq+0x108>)
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	f003 0303 	and.w	r3, r3, #3
 80028ac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d005      	beq.n	80028c0 <HAL_RCC_GetSysClockFreq+0x34>
 80028b4:	693b      	ldr	r3, [r7, #16]
 80028b6:	2b0c      	cmp	r3, #12
 80028b8:	d121      	bne.n	80028fe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d11e      	bne.n	80028fe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80028c0:	4b34      	ldr	r3, [pc, #208]	; (8002994 <HAL_RCC_GetSysClockFreq+0x108>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0308 	and.w	r3, r3, #8
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d107      	bne.n	80028dc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80028cc:	4b31      	ldr	r3, [pc, #196]	; (8002994 <HAL_RCC_GetSysClockFreq+0x108>)
 80028ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028d2:	0a1b      	lsrs	r3, r3, #8
 80028d4:	f003 030f 	and.w	r3, r3, #15
 80028d8:	61fb      	str	r3, [r7, #28]
 80028da:	e005      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80028dc:	4b2d      	ldr	r3, [pc, #180]	; (8002994 <HAL_RCC_GetSysClockFreq+0x108>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	091b      	lsrs	r3, r3, #4
 80028e2:	f003 030f 	and.w	r3, r3, #15
 80028e6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80028e8:	4a2b      	ldr	r2, [pc, #172]	; (8002998 <HAL_RCC_GetSysClockFreq+0x10c>)
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028f0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d10d      	bne.n	8002914 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028fc:	e00a      	b.n	8002914 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	2b04      	cmp	r3, #4
 8002902:	d102      	bne.n	800290a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002904:	4b25      	ldr	r3, [pc, #148]	; (800299c <HAL_RCC_GetSysClockFreq+0x110>)
 8002906:	61bb      	str	r3, [r7, #24]
 8002908:	e004      	b.n	8002914 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	2b08      	cmp	r3, #8
 800290e:	d101      	bne.n	8002914 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002910:	4b23      	ldr	r3, [pc, #140]	; (80029a0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002912:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	2b0c      	cmp	r3, #12
 8002918:	d134      	bne.n	8002984 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800291a:	4b1e      	ldr	r3, [pc, #120]	; (8002994 <HAL_RCC_GetSysClockFreq+0x108>)
 800291c:	68db      	ldr	r3, [r3, #12]
 800291e:	f003 0303 	and.w	r3, r3, #3
 8002922:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	2b02      	cmp	r3, #2
 8002928:	d003      	beq.n	8002932 <HAL_RCC_GetSysClockFreq+0xa6>
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	2b03      	cmp	r3, #3
 800292e:	d003      	beq.n	8002938 <HAL_RCC_GetSysClockFreq+0xac>
 8002930:	e005      	b.n	800293e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002932:	4b1a      	ldr	r3, [pc, #104]	; (800299c <HAL_RCC_GetSysClockFreq+0x110>)
 8002934:	617b      	str	r3, [r7, #20]
      break;
 8002936:	e005      	b.n	8002944 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002938:	4b19      	ldr	r3, [pc, #100]	; (80029a0 <HAL_RCC_GetSysClockFreq+0x114>)
 800293a:	617b      	str	r3, [r7, #20]
      break;
 800293c:	e002      	b.n	8002944 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	617b      	str	r3, [r7, #20]
      break;
 8002942:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002944:	4b13      	ldr	r3, [pc, #76]	; (8002994 <HAL_RCC_GetSysClockFreq+0x108>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	091b      	lsrs	r3, r3, #4
 800294a:	f003 0307 	and.w	r3, r3, #7
 800294e:	3301      	adds	r3, #1
 8002950:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002952:	4b10      	ldr	r3, [pc, #64]	; (8002994 <HAL_RCC_GetSysClockFreq+0x108>)
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	0a1b      	lsrs	r3, r3, #8
 8002958:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800295c:	697a      	ldr	r2, [r7, #20]
 800295e:	fb02 f203 	mul.w	r2, r2, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	fbb2 f3f3 	udiv	r3, r2, r3
 8002968:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800296a:	4b0a      	ldr	r3, [pc, #40]	; (8002994 <HAL_RCC_GetSysClockFreq+0x108>)
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	0e5b      	lsrs	r3, r3, #25
 8002970:	f003 0303 	and.w	r3, r3, #3
 8002974:	3301      	adds	r3, #1
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002982:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002984:	69bb      	ldr	r3, [r7, #24]
}
 8002986:	4618      	mov	r0, r3
 8002988:	3724      	adds	r7, #36	; 0x24
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	40021000 	.word	0x40021000
 8002998:	08004a40 	.word	0x08004a40
 800299c:	00f42400 	.word	0x00f42400
 80029a0:	007a1200 	.word	0x007a1200

080029a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029a8:	4b03      	ldr	r3, [pc, #12]	; (80029b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80029aa:	681b      	ldr	r3, [r3, #0]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	20000000 	.word	0x20000000

080029bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80029c0:	f7ff fff0 	bl	80029a4 <HAL_RCC_GetHCLKFreq>
 80029c4:	4602      	mov	r2, r0
 80029c6:	4b06      	ldr	r3, [pc, #24]	; (80029e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	0a1b      	lsrs	r3, r3, #8
 80029cc:	f003 0307 	and.w	r3, r3, #7
 80029d0:	4904      	ldr	r1, [pc, #16]	; (80029e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80029d2:	5ccb      	ldrb	r3, [r1, r3]
 80029d4:	f003 031f 	and.w	r3, r3, #31
 80029d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029dc:	4618      	mov	r0, r3
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	40021000 	.word	0x40021000
 80029e4:	08004a38 	.word	0x08004a38

080029e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80029ec:	f7ff ffda 	bl	80029a4 <HAL_RCC_GetHCLKFreq>
 80029f0:	4602      	mov	r2, r0
 80029f2:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <HAL_RCC_GetPCLK2Freq+0x24>)
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	0adb      	lsrs	r3, r3, #11
 80029f8:	f003 0307 	and.w	r3, r3, #7
 80029fc:	4904      	ldr	r1, [pc, #16]	; (8002a10 <HAL_RCC_GetPCLK2Freq+0x28>)
 80029fe:	5ccb      	ldrb	r3, [r1, r3]
 8002a00:	f003 031f 	and.w	r3, r3, #31
 8002a04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	08004a38 	.word	0x08004a38

08002a14 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b086      	sub	sp, #24
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002a20:	4b2a      	ldr	r3, [pc, #168]	; (8002acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d003      	beq.n	8002a34 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002a2c:	f7ff f9b8 	bl	8001da0 <HAL_PWREx_GetVoltageRange>
 8002a30:	6178      	str	r0, [r7, #20]
 8002a32:	e014      	b.n	8002a5e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a34:	4b25      	ldr	r3, [pc, #148]	; (8002acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a38:	4a24      	ldr	r2, [pc, #144]	; (8002acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a3e:	6593      	str	r3, [r2, #88]	; 0x58
 8002a40:	4b22      	ldr	r3, [pc, #136]	; (8002acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002a4c:	f7ff f9a8 	bl	8001da0 <HAL_PWREx_GetVoltageRange>
 8002a50:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002a52:	4b1e      	ldr	r3, [pc, #120]	; (8002acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a56:	4a1d      	ldr	r2, [pc, #116]	; (8002acc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a5c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a64:	d10b      	bne.n	8002a7e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2b80      	cmp	r3, #128	; 0x80
 8002a6a:	d919      	bls.n	8002aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2ba0      	cmp	r3, #160	; 0xa0
 8002a70:	d902      	bls.n	8002a78 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a72:	2302      	movs	r3, #2
 8002a74:	613b      	str	r3, [r7, #16]
 8002a76:	e013      	b.n	8002aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a78:	2301      	movs	r3, #1
 8002a7a:	613b      	str	r3, [r7, #16]
 8002a7c:	e010      	b.n	8002aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2b80      	cmp	r3, #128	; 0x80
 8002a82:	d902      	bls.n	8002a8a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002a84:	2303      	movs	r3, #3
 8002a86:	613b      	str	r3, [r7, #16]
 8002a88:	e00a      	b.n	8002aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2b80      	cmp	r3, #128	; 0x80
 8002a8e:	d102      	bne.n	8002a96 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a90:	2302      	movs	r3, #2
 8002a92:	613b      	str	r3, [r7, #16]
 8002a94:	e004      	b.n	8002aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2b70      	cmp	r3, #112	; 0x70
 8002a9a:	d101      	bne.n	8002aa0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002aa0:	4b0b      	ldr	r3, [pc, #44]	; (8002ad0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f023 0207 	bic.w	r2, r3, #7
 8002aa8:	4909      	ldr	r1, [pc, #36]	; (8002ad0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ab0:	4b07      	ldr	r3, [pc, #28]	; (8002ad0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0307 	and.w	r3, r3, #7
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d001      	beq.n	8002ac2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e000      	b.n	8002ac4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3718      	adds	r7, #24
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	40022000 	.word	0x40022000

08002ad4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b086      	sub	sp, #24
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002adc:	2300      	movs	r3, #0
 8002ade:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d031      	beq.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002af4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002af8:	d01a      	beq.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002afa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002afe:	d814      	bhi.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d009      	beq.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002b04:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002b08:	d10f      	bne.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002b0a:	4bac      	ldr	r3, [pc, #688]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002b0c:	68db      	ldr	r3, [r3, #12]
 8002b0e:	4aab      	ldr	r2, [pc, #684]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002b10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b14:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b16:	e00c      	b.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	3304      	adds	r3, #4
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f000 f9dc 	bl	8002edc <RCCEx_PLLSAI1_Config>
 8002b24:	4603      	mov	r3, r0
 8002b26:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b28:	e003      	b.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	74fb      	strb	r3, [r7, #19]
      break;
 8002b2e:	e000      	b.n	8002b32 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002b30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b32:	7cfb      	ldrb	r3, [r7, #19]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d10b      	bne.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b38:	4ba0      	ldr	r3, [pc, #640]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b3e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b46:	499d      	ldr	r1, [pc, #628]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002b4e:	e001      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b50:	7cfb      	ldrb	r3, [r7, #19]
 8002b52:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	f000 8099 	beq.w	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b62:	2300      	movs	r3, #0
 8002b64:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b66:	4b95      	ldr	r3, [pc, #596]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002b68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002b72:	2301      	movs	r3, #1
 8002b74:	e000      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002b76:	2300      	movs	r3, #0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d00d      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b7c:	4b8f      	ldr	r3, [pc, #572]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b80:	4a8e      	ldr	r2, [pc, #568]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002b82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b86:	6593      	str	r3, [r2, #88]	; 0x58
 8002b88:	4b8c      	ldr	r3, [pc, #560]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b90:	60bb      	str	r3, [r7, #8]
 8002b92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b94:	2301      	movs	r3, #1
 8002b96:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b98:	4b89      	ldr	r3, [pc, #548]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a88      	ldr	r2, [pc, #544]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002b9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ba2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ba4:	f7fe fa3a 	bl	800101c <HAL_GetTick>
 8002ba8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002baa:	e009      	b.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bac:	f7fe fa36 	bl	800101c <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d902      	bls.n	8002bc0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	74fb      	strb	r3, [r7, #19]
        break;
 8002bbe:	e005      	b.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002bc0:	4b7f      	ldr	r3, [pc, #508]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d0ef      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002bcc:	7cfb      	ldrb	r3, [r7, #19]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d155      	bne.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002bd2:	4b7a      	ldr	r3, [pc, #488]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bdc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d01e      	beq.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002be8:	697a      	ldr	r2, [r7, #20]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d019      	beq.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002bee:	4b73      	ldr	r3, [pc, #460]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bf4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bf8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002bfa:	4b70      	ldr	r3, [pc, #448]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c00:	4a6e      	ldr	r2, [pc, #440]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c0a:	4b6c      	ldr	r3, [pc, #432]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c10:	4a6a      	ldr	r2, [pc, #424]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002c1a:	4a68      	ldr	r2, [pc, #416]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	f003 0301 	and.w	r3, r3, #1
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d016      	beq.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c2c:	f7fe f9f6 	bl	800101c <HAL_GetTick>
 8002c30:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c32:	e00b      	b.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c34:	f7fe f9f2 	bl	800101c <HAL_GetTick>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	1ad3      	subs	r3, r2, r3
 8002c3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d902      	bls.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002c46:	2303      	movs	r3, #3
 8002c48:	74fb      	strb	r3, [r7, #19]
            break;
 8002c4a:	e006      	b.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c4c:	4b5b      	ldr	r3, [pc, #364]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d0ec      	beq.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002c5a:	7cfb      	ldrb	r3, [r7, #19]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d10b      	bne.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c60:	4b56      	ldr	r3, [pc, #344]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c66:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c6e:	4953      	ldr	r1, [pc, #332]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002c76:	e004      	b.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c78:	7cfb      	ldrb	r3, [r7, #19]
 8002c7a:	74bb      	strb	r3, [r7, #18]
 8002c7c:	e001      	b.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c7e:	7cfb      	ldrb	r3, [r7, #19]
 8002c80:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c82:	7c7b      	ldrb	r3, [r7, #17]
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d105      	bne.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c88:	4b4c      	ldr	r3, [pc, #304]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c8c:	4a4b      	ldr	r2, [pc, #300]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002c8e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c92:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0301 	and.w	r3, r3, #1
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00a      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ca0:	4b46      	ldr	r3, [pc, #280]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ca6:	f023 0203 	bic.w	r2, r3, #3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a1b      	ldr	r3, [r3, #32]
 8002cae:	4943      	ldr	r1, [pc, #268]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00a      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002cc2:	4b3e      	ldr	r3, [pc, #248]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc8:	f023 020c 	bic.w	r2, r3, #12
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd0:	493a      	ldr	r1, [pc, #232]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0320 	and.w	r3, r3, #32
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d00a      	beq.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ce4:	4b35      	ldr	r3, [pc, #212]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cea:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf2:	4932      	ldr	r1, [pc, #200]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d00a      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d06:	4b2d      	ldr	r3, [pc, #180]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d0c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d14:	4929      	ldr	r1, [pc, #164]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d16:	4313      	orrs	r3, r2
 8002d18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00a      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002d28:	4b24      	ldr	r3, [pc, #144]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d2e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d36:	4921      	ldr	r1, [pc, #132]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d00a      	beq.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d4a:	4b1c      	ldr	r3, [pc, #112]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d50:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d58:	4918      	ldr	r1, [pc, #96]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00a      	beq.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d6c:	4b13      	ldr	r3, [pc, #76]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d72:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d7a:	4910      	ldr	r1, [pc, #64]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d02c      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d8e:	4b0b      	ldr	r3, [pc, #44]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d94:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9c:	4907      	ldr	r1, [pc, #28]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002dac:	d10a      	bne.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002dae:	4b03      	ldr	r3, [pc, #12]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	4a02      	ldr	r2, [pc, #8]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8002db4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002db8:	60d3      	str	r3, [r2, #12]
 8002dba:	e015      	b.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8002dbc:	40021000 	.word	0x40021000
 8002dc0:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002dcc:	d10c      	bne.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x314>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	3304      	adds	r3, #4
 8002dd2:	2101      	movs	r1, #1
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f000 f881 	bl	8002edc <RCCEx_PLLSAI1_Config>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002dde:	7cfb      	ldrb	r3, [r7, #19]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d001      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x314>
        {
          /* set overall return value */
          status = ret;
 8002de4:	7cfb      	ldrb	r3, [r7, #19]
 8002de6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d028      	beq.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002df4:	4b30      	ldr	r3, [pc, #192]	; (8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dfa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e02:	492d      	ldr	r1, [pc, #180]	; (8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002e04:	4313      	orrs	r3, r2
 8002e06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e12:	d106      	bne.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e14:	4b28      	ldr	r3, [pc, #160]	; (8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	4a27      	ldr	r2, [pc, #156]	; (8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002e1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002e1e:	60d3      	str	r3, [r2, #12]
 8002e20:	e011      	b.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x372>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e26:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002e2a:	d10c      	bne.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3304      	adds	r3, #4
 8002e30:	2101      	movs	r1, #1
 8002e32:	4618      	mov	r0, r3
 8002e34:	f000 f852 	bl	8002edc <RCCEx_PLLSAI1_Config>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e3c:	7cfb      	ldrb	r3, [r7, #19]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x372>
      {
        /* set overall return value */
        status = ret;
 8002e42:	7cfb      	ldrb	r3, [r7, #19]
 8002e44:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d01c      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e52:	4b19      	ldr	r3, [pc, #100]	; (8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e58:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e60:	4915      	ldr	r1, [pc, #84]	; (8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e6c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e70:	d10c      	bne.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	3304      	adds	r3, #4
 8002e76:	2102      	movs	r1, #2
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f000 f82f 	bl	8002edc <RCCEx_PLLSAI1_Config>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e82:	7cfb      	ldrb	r3, [r7, #19]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d001      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8002e88:	7cfb      	ldrb	r3, [r7, #19]
 8002e8a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d00a      	beq.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002e98:	4b07      	ldr	r3, [pc, #28]	; (8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e9e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ea6:	4904      	ldr	r1, [pc, #16]	; (8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002eae:	7cbb      	ldrb	r3, [r7, #18]
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3718      	adds	r7, #24
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	40021000 	.word	0x40021000

08002ebc <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002ec0:	4b05      	ldr	r3, [pc, #20]	; (8002ed8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a04      	ldr	r2, [pc, #16]	; (8002ed8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002ec6:	f043 0304 	orr.w	r3, r3, #4
 8002eca:	6013      	str	r3, [r2, #0]
}
 8002ecc:	bf00      	nop
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	40021000 	.word	0x40021000

08002edc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002eea:	4b74      	ldr	r3, [pc, #464]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002eec:	68db      	ldr	r3, [r3, #12]
 8002eee:	f003 0303 	and.w	r3, r3, #3
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d018      	beq.n	8002f28 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002ef6:	4b71      	ldr	r3, [pc, #452]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	f003 0203 	and.w	r2, r3, #3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d10d      	bne.n	8002f22 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
       ||
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d009      	beq.n	8002f22 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002f0e:	4b6b      	ldr	r3, [pc, #428]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	091b      	lsrs	r3, r3, #4
 8002f14:	f003 0307 	and.w	r3, r3, #7
 8002f18:	1c5a      	adds	r2, r3, #1
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
       ||
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d047      	beq.n	8002fb2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	73fb      	strb	r3, [r7, #15]
 8002f26:	e044      	b.n	8002fb2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2b03      	cmp	r3, #3
 8002f2e:	d018      	beq.n	8002f62 <RCCEx_PLLSAI1_Config+0x86>
 8002f30:	2b03      	cmp	r3, #3
 8002f32:	d825      	bhi.n	8002f80 <RCCEx_PLLSAI1_Config+0xa4>
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d002      	beq.n	8002f3e <RCCEx_PLLSAI1_Config+0x62>
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d009      	beq.n	8002f50 <RCCEx_PLLSAI1_Config+0x74>
 8002f3c:	e020      	b.n	8002f80 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f3e:	4b5f      	ldr	r3, [pc, #380]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0302 	and.w	r3, r3, #2
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d11d      	bne.n	8002f86 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f4e:	e01a      	b.n	8002f86 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f50:	4b5a      	ldr	r3, [pc, #360]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d116      	bne.n	8002f8a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f60:	e013      	b.n	8002f8a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f62:	4b56      	ldr	r3, [pc, #344]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d10f      	bne.n	8002f8e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f6e:	4b53      	ldr	r3, [pc, #332]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d109      	bne.n	8002f8e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002f7e:	e006      	b.n	8002f8e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	73fb      	strb	r3, [r7, #15]
      break;
 8002f84:	e004      	b.n	8002f90 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002f86:	bf00      	nop
 8002f88:	e002      	b.n	8002f90 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002f8a:	bf00      	nop
 8002f8c:	e000      	b.n	8002f90 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002f8e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f90:	7bfb      	ldrb	r3, [r7, #15]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d10d      	bne.n	8002fb2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002f96:	4b49      	ldr	r3, [pc, #292]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6819      	ldr	r1, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	3b01      	subs	r3, #1
 8002fa8:	011b      	lsls	r3, r3, #4
 8002faa:	430b      	orrs	r3, r1
 8002fac:	4943      	ldr	r1, [pc, #268]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002fb2:	7bfb      	ldrb	r3, [r7, #15]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d17c      	bne.n	80030b2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002fb8:	4b40      	ldr	r3, [pc, #256]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a3f      	ldr	r2, [pc, #252]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fbe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002fc2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fc4:	f7fe f82a 	bl	800101c <HAL_GetTick>
 8002fc8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002fca:	e009      	b.n	8002fe0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002fcc:	f7fe f826 	bl	800101c <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d902      	bls.n	8002fe0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	73fb      	strb	r3, [r7, #15]
        break;
 8002fde:	e005      	b.n	8002fec <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002fe0:	4b36      	ldr	r3, [pc, #216]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1ef      	bne.n	8002fcc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002fec:	7bfb      	ldrb	r3, [r7, #15]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d15f      	bne.n	80030b2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d110      	bne.n	800301a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ff8:	4b30      	ldr	r3, [pc, #192]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ffa:	691b      	ldr	r3, [r3, #16]
 8002ffc:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003000:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	6892      	ldr	r2, [r2, #8]
 8003008:	0211      	lsls	r1, r2, #8
 800300a:	687a      	ldr	r2, [r7, #4]
 800300c:	68d2      	ldr	r2, [r2, #12]
 800300e:	06d2      	lsls	r2, r2, #27
 8003010:	430a      	orrs	r2, r1
 8003012:	492a      	ldr	r1, [pc, #168]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8003014:	4313      	orrs	r3, r2
 8003016:	610b      	str	r3, [r1, #16]
 8003018:	e027      	b.n	800306a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	2b01      	cmp	r3, #1
 800301e:	d112      	bne.n	8003046 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003020:	4b26      	ldr	r3, [pc, #152]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003028:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	6892      	ldr	r2, [r2, #8]
 8003030:	0211      	lsls	r1, r2, #8
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	6912      	ldr	r2, [r2, #16]
 8003036:	0852      	lsrs	r2, r2, #1
 8003038:	3a01      	subs	r2, #1
 800303a:	0552      	lsls	r2, r2, #21
 800303c:	430a      	orrs	r2, r1
 800303e:	491f      	ldr	r1, [pc, #124]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8003040:	4313      	orrs	r3, r2
 8003042:	610b      	str	r3, [r1, #16]
 8003044:	e011      	b.n	800306a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003046:	4b1d      	ldr	r3, [pc, #116]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8003048:	691b      	ldr	r3, [r3, #16]
 800304a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800304e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	6892      	ldr	r2, [r2, #8]
 8003056:	0211      	lsls	r1, r2, #8
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	6952      	ldr	r2, [r2, #20]
 800305c:	0852      	lsrs	r2, r2, #1
 800305e:	3a01      	subs	r2, #1
 8003060:	0652      	lsls	r2, r2, #25
 8003062:	430a      	orrs	r2, r1
 8003064:	4915      	ldr	r1, [pc, #84]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8003066:	4313      	orrs	r3, r2
 8003068:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800306a:	4b14      	ldr	r3, [pc, #80]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a13      	ldr	r2, [pc, #76]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8003070:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003074:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003076:	f7fd ffd1 	bl	800101c <HAL_GetTick>
 800307a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800307c:	e009      	b.n	8003092 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800307e:	f7fd ffcd 	bl	800101c <HAL_GetTick>
 8003082:	4602      	mov	r2, r0
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	1ad3      	subs	r3, r2, r3
 8003088:	2b02      	cmp	r3, #2
 800308a:	d902      	bls.n	8003092 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800308c:	2303      	movs	r3, #3
 800308e:	73fb      	strb	r3, [r7, #15]
          break;
 8003090:	e005      	b.n	800309e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003092:	4b0a      	ldr	r3, [pc, #40]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d0ef      	beq.n	800307e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800309e:	7bfb      	ldrb	r3, [r7, #15]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d106      	bne.n	80030b2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80030a4:	4b05      	ldr	r3, [pc, #20]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 80030a6:	691a      	ldr	r2, [r3, #16]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	699b      	ldr	r3, [r3, #24]
 80030ac:	4903      	ldr	r1, [pc, #12]	; (80030bc <RCCEx_PLLSAI1_Config+0x1e0>)
 80030ae:	4313      	orrs	r3, r2
 80030b0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80030b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3710      	adds	r7, #16
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	40021000 	.word	0x40021000

080030c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e040      	b.n	8003154 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d106      	bne.n	80030e8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f7fd fdbe 	bl	8000c64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2224      	movs	r2, #36	; 0x24
 80030ec:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f022 0201 	bic.w	r2, r2, #1
 80030fc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f000 f8c0 	bl	8003284 <UART_SetConfig>
 8003104:	4603      	mov	r3, r0
 8003106:	2b01      	cmp	r3, #1
 8003108:	d101      	bne.n	800310e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e022      	b.n	8003154 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003112:	2b00      	cmp	r3, #0
 8003114:	d002      	beq.n	800311c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f000 fabe 	bl	8003698 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	685a      	ldr	r2, [r3, #4]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800312a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	689a      	ldr	r2, [r3, #8]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800313a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f042 0201 	orr.w	r2, r2, #1
 800314a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f000 fb45 	bl	80037dc <UART_CheckIdleState>
 8003152:	4603      	mov	r3, r0
}
 8003154:	4618      	mov	r0, r3
 8003156:	3708      	adds	r7, #8
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b08a      	sub	sp, #40	; 0x28
 8003160:	af02      	add	r7, sp, #8
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	603b      	str	r3, [r7, #0]
 8003168:	4613      	mov	r3, r2
 800316a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003170:	2b20      	cmp	r3, #32
 8003172:	f040 8082 	bne.w	800327a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d002      	beq.n	8003182 <HAL_UART_Transmit+0x26>
 800317c:	88fb      	ldrh	r3, [r7, #6]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d101      	bne.n	8003186 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e07a      	b.n	800327c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800318c:	2b01      	cmp	r3, #1
 800318e:	d101      	bne.n	8003194 <HAL_UART_Transmit+0x38>
 8003190:	2302      	movs	r3, #2
 8003192:	e073      	b.n	800327c <HAL_UART_Transmit+0x120>
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2200      	movs	r2, #0
 80031a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2221      	movs	r2, #33	; 0x21
 80031a8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031aa:	f7fd ff37 	bl	800101c <HAL_GetTick>
 80031ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	88fa      	ldrh	r2, [r7, #6]
 80031b4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	88fa      	ldrh	r2, [r7, #6]
 80031bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031c8:	d108      	bne.n	80031dc <HAL_UART_Transmit+0x80>
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	691b      	ldr	r3, [r3, #16]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d104      	bne.n	80031dc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80031d2:	2300      	movs	r3, #0
 80031d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	61bb      	str	r3, [r7, #24]
 80031da:	e003      	b.n	80031e4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031e0:	2300      	movs	r3, #0
 80031e2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80031ec:	e02d      	b.n	800324a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	9300      	str	r3, [sp, #0]
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	2200      	movs	r2, #0
 80031f6:	2180      	movs	r1, #128	; 0x80
 80031f8:	68f8      	ldr	r0, [r7, #12]
 80031fa:	f000 fb38 	bl	800386e <UART_WaitOnFlagUntilTimeout>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d001      	beq.n	8003208 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e039      	b.n	800327c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10b      	bne.n	8003226 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	881a      	ldrh	r2, [r3, #0]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800321a:	b292      	uxth	r2, r2
 800321c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	3302      	adds	r3, #2
 8003222:	61bb      	str	r3, [r7, #24]
 8003224:	e008      	b.n	8003238 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	781a      	ldrb	r2, [r3, #0]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	b292      	uxth	r2, r2
 8003230:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	3301      	adds	r3, #1
 8003236:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800323e:	b29b      	uxth	r3, r3
 8003240:	3b01      	subs	r3, #1
 8003242:	b29a      	uxth	r2, r3
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003250:	b29b      	uxth	r3, r3
 8003252:	2b00      	cmp	r3, #0
 8003254:	d1cb      	bne.n	80031ee <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	9300      	str	r3, [sp, #0]
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	2200      	movs	r2, #0
 800325e:	2140      	movs	r1, #64	; 0x40
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f000 fb04 	bl	800386e <UART_WaitOnFlagUntilTimeout>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e005      	b.n	800327c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2220      	movs	r2, #32
 8003274:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003276:	2300      	movs	r3, #0
 8003278:	e000      	b.n	800327c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800327a:	2302      	movs	r3, #2
  }
}
 800327c:	4618      	mov	r0, r3
 800327e:	3720      	adds	r7, #32
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003284:	b5b0      	push	{r4, r5, r7, lr}
 8003286:	b088      	sub	sp, #32
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800328c:	2300      	movs	r3, #0
 800328e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689a      	ldr	r2, [r3, #8]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	431a      	orrs	r2, r3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	431a      	orrs	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	69db      	ldr	r3, [r3, #28]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	4baf      	ldr	r3, [pc, #700]	; (800356c <UART_SetConfig+0x2e8>)
 80032b0:	4013      	ands	r3, r2
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	6812      	ldr	r2, [r2, #0]
 80032b6:	69f9      	ldr	r1, [r7, #28]
 80032b8:	430b      	orrs	r3, r1
 80032ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	68da      	ldr	r2, [r3, #12]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	430a      	orrs	r2, r1
 80032d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	699b      	ldr	r3, [r3, #24]
 80032d6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4aa4      	ldr	r2, [pc, #656]	; (8003570 <UART_SetConfig+0x2ec>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d004      	beq.n	80032ec <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	69fa      	ldr	r2, [r7, #28]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	69fa      	ldr	r2, [r7, #28]
 80032fc:	430a      	orrs	r2, r1
 80032fe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a9b      	ldr	r2, [pc, #620]	; (8003574 <UART_SetConfig+0x2f0>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d121      	bne.n	800334e <UART_SetConfig+0xca>
 800330a:	4b9b      	ldr	r3, [pc, #620]	; (8003578 <UART_SetConfig+0x2f4>)
 800330c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003310:	f003 0303 	and.w	r3, r3, #3
 8003314:	2b03      	cmp	r3, #3
 8003316:	d817      	bhi.n	8003348 <UART_SetConfig+0xc4>
 8003318:	a201      	add	r2, pc, #4	; (adr r2, 8003320 <UART_SetConfig+0x9c>)
 800331a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800331e:	bf00      	nop
 8003320:	08003331 	.word	0x08003331
 8003324:	0800333d 	.word	0x0800333d
 8003328:	08003337 	.word	0x08003337
 800332c:	08003343 	.word	0x08003343
 8003330:	2301      	movs	r3, #1
 8003332:	76fb      	strb	r3, [r7, #27]
 8003334:	e070      	b.n	8003418 <UART_SetConfig+0x194>
 8003336:	2302      	movs	r3, #2
 8003338:	76fb      	strb	r3, [r7, #27]
 800333a:	e06d      	b.n	8003418 <UART_SetConfig+0x194>
 800333c:	2304      	movs	r3, #4
 800333e:	76fb      	strb	r3, [r7, #27]
 8003340:	e06a      	b.n	8003418 <UART_SetConfig+0x194>
 8003342:	2308      	movs	r3, #8
 8003344:	76fb      	strb	r3, [r7, #27]
 8003346:	e067      	b.n	8003418 <UART_SetConfig+0x194>
 8003348:	2310      	movs	r3, #16
 800334a:	76fb      	strb	r3, [r7, #27]
 800334c:	e064      	b.n	8003418 <UART_SetConfig+0x194>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	4a8a      	ldr	r2, [pc, #552]	; (800357c <UART_SetConfig+0x2f8>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d132      	bne.n	80033be <UART_SetConfig+0x13a>
 8003358:	4b87      	ldr	r3, [pc, #540]	; (8003578 <UART_SetConfig+0x2f4>)
 800335a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800335e:	f003 030c 	and.w	r3, r3, #12
 8003362:	2b0c      	cmp	r3, #12
 8003364:	d828      	bhi.n	80033b8 <UART_SetConfig+0x134>
 8003366:	a201      	add	r2, pc, #4	; (adr r2, 800336c <UART_SetConfig+0xe8>)
 8003368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800336c:	080033a1 	.word	0x080033a1
 8003370:	080033b9 	.word	0x080033b9
 8003374:	080033b9 	.word	0x080033b9
 8003378:	080033b9 	.word	0x080033b9
 800337c:	080033ad 	.word	0x080033ad
 8003380:	080033b9 	.word	0x080033b9
 8003384:	080033b9 	.word	0x080033b9
 8003388:	080033b9 	.word	0x080033b9
 800338c:	080033a7 	.word	0x080033a7
 8003390:	080033b9 	.word	0x080033b9
 8003394:	080033b9 	.word	0x080033b9
 8003398:	080033b9 	.word	0x080033b9
 800339c:	080033b3 	.word	0x080033b3
 80033a0:	2300      	movs	r3, #0
 80033a2:	76fb      	strb	r3, [r7, #27]
 80033a4:	e038      	b.n	8003418 <UART_SetConfig+0x194>
 80033a6:	2302      	movs	r3, #2
 80033a8:	76fb      	strb	r3, [r7, #27]
 80033aa:	e035      	b.n	8003418 <UART_SetConfig+0x194>
 80033ac:	2304      	movs	r3, #4
 80033ae:	76fb      	strb	r3, [r7, #27]
 80033b0:	e032      	b.n	8003418 <UART_SetConfig+0x194>
 80033b2:	2308      	movs	r3, #8
 80033b4:	76fb      	strb	r3, [r7, #27]
 80033b6:	e02f      	b.n	8003418 <UART_SetConfig+0x194>
 80033b8:	2310      	movs	r3, #16
 80033ba:	76fb      	strb	r3, [r7, #27]
 80033bc:	e02c      	b.n	8003418 <UART_SetConfig+0x194>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a6b      	ldr	r2, [pc, #428]	; (8003570 <UART_SetConfig+0x2ec>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d125      	bne.n	8003414 <UART_SetConfig+0x190>
 80033c8:	4b6b      	ldr	r3, [pc, #428]	; (8003578 <UART_SetConfig+0x2f4>)
 80033ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033ce:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80033d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80033d6:	d017      	beq.n	8003408 <UART_SetConfig+0x184>
 80033d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80033dc:	d817      	bhi.n	800340e <UART_SetConfig+0x18a>
 80033de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033e2:	d00b      	beq.n	80033fc <UART_SetConfig+0x178>
 80033e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033e8:	d811      	bhi.n	800340e <UART_SetConfig+0x18a>
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <UART_SetConfig+0x172>
 80033ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033f2:	d006      	beq.n	8003402 <UART_SetConfig+0x17e>
 80033f4:	e00b      	b.n	800340e <UART_SetConfig+0x18a>
 80033f6:	2300      	movs	r3, #0
 80033f8:	76fb      	strb	r3, [r7, #27]
 80033fa:	e00d      	b.n	8003418 <UART_SetConfig+0x194>
 80033fc:	2302      	movs	r3, #2
 80033fe:	76fb      	strb	r3, [r7, #27]
 8003400:	e00a      	b.n	8003418 <UART_SetConfig+0x194>
 8003402:	2304      	movs	r3, #4
 8003404:	76fb      	strb	r3, [r7, #27]
 8003406:	e007      	b.n	8003418 <UART_SetConfig+0x194>
 8003408:	2308      	movs	r3, #8
 800340a:	76fb      	strb	r3, [r7, #27]
 800340c:	e004      	b.n	8003418 <UART_SetConfig+0x194>
 800340e:	2310      	movs	r3, #16
 8003410:	76fb      	strb	r3, [r7, #27]
 8003412:	e001      	b.n	8003418 <UART_SetConfig+0x194>
 8003414:	2310      	movs	r3, #16
 8003416:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a54      	ldr	r2, [pc, #336]	; (8003570 <UART_SetConfig+0x2ec>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d173      	bne.n	800350a <UART_SetConfig+0x286>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003422:	7efb      	ldrb	r3, [r7, #27]
 8003424:	2b08      	cmp	r3, #8
 8003426:	d824      	bhi.n	8003472 <UART_SetConfig+0x1ee>
 8003428:	a201      	add	r2, pc, #4	; (adr r2, 8003430 <UART_SetConfig+0x1ac>)
 800342a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800342e:	bf00      	nop
 8003430:	08003455 	.word	0x08003455
 8003434:	08003473 	.word	0x08003473
 8003438:	0800345d 	.word	0x0800345d
 800343c:	08003473 	.word	0x08003473
 8003440:	08003463 	.word	0x08003463
 8003444:	08003473 	.word	0x08003473
 8003448:	08003473 	.word	0x08003473
 800344c:	08003473 	.word	0x08003473
 8003450:	0800346b 	.word	0x0800346b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003454:	f7ff fab2 	bl	80029bc <HAL_RCC_GetPCLK1Freq>
 8003458:	6178      	str	r0, [r7, #20]
        break;
 800345a:	e00f      	b.n	800347c <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800345c:	4b48      	ldr	r3, [pc, #288]	; (8003580 <UART_SetConfig+0x2fc>)
 800345e:	617b      	str	r3, [r7, #20]
        break;
 8003460:	e00c      	b.n	800347c <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003462:	f7ff fa13 	bl	800288c <HAL_RCC_GetSysClockFreq>
 8003466:	6178      	str	r0, [r7, #20]
        break;
 8003468:	e008      	b.n	800347c <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800346a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800346e:	617b      	str	r3, [r7, #20]
        break;
 8003470:	e004      	b.n	800347c <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 8003472:	2300      	movs	r3, #0
 8003474:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	76bb      	strb	r3, [r7, #26]
        break;
 800347a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	2b00      	cmp	r3, #0
 8003480:	f000 80fc 	beq.w	800367c <UART_SetConfig+0x3f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	4613      	mov	r3, r2
 800348a:	005b      	lsls	r3, r3, #1
 800348c:	4413      	add	r3, r2
 800348e:	697a      	ldr	r2, [r7, #20]
 8003490:	429a      	cmp	r2, r3
 8003492:	d305      	bcc.n	80034a0 <UART_SetConfig+0x21c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800349a:	697a      	ldr	r2, [r7, #20]
 800349c:	429a      	cmp	r2, r3
 800349e:	d902      	bls.n	80034a6 <UART_SetConfig+0x222>
      {
        ret = HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	76bb      	strb	r3, [r7, #26]
 80034a4:	e0ea      	b.n	800367c <UART_SetConfig+0x3f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f04f 0100 	mov.w	r1, #0
 80034ae:	f04f 0200 	mov.w	r2, #0
 80034b2:	f04f 0300 	mov.w	r3, #0
 80034b6:	020b      	lsls	r3, r1, #8
 80034b8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80034bc:	0202      	lsls	r2, r0, #8
 80034be:	6879      	ldr	r1, [r7, #4]
 80034c0:	6849      	ldr	r1, [r1, #4]
 80034c2:	0849      	lsrs	r1, r1, #1
 80034c4:	4608      	mov	r0, r1
 80034c6:	f04f 0100 	mov.w	r1, #0
 80034ca:	1814      	adds	r4, r2, r0
 80034cc:	eb43 0501 	adc.w	r5, r3, r1
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	461a      	mov	r2, r3
 80034d6:	f04f 0300 	mov.w	r3, #0
 80034da:	4620      	mov	r0, r4
 80034dc:	4629      	mov	r1, r5
 80034de:	f7fc fec7 	bl	8000270 <__aeabi_uldivmod>
 80034e2:	4602      	mov	r2, r0
 80034e4:	460b      	mov	r3, r1
 80034e6:	4613      	mov	r3, r2
 80034e8:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80034f0:	d308      	bcc.n	8003504 <UART_SetConfig+0x280>
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034f8:	d204      	bcs.n	8003504 <UART_SetConfig+0x280>
        {
          huart->Instance->BRR = usartdiv;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	60da      	str	r2, [r3, #12]
 8003502:	e0bb      	b.n	800367c <UART_SetConfig+0x3f8>
        }
        else
        {
          ret = HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	76bb      	strb	r3, [r7, #26]
 8003508:	e0b8      	b.n	800367c <UART_SetConfig+0x3f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	69db      	ldr	r3, [r3, #28]
 800350e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003512:	d167      	bne.n	80035e4 <UART_SetConfig+0x360>
  {
    switch (clocksource)
 8003514:	7efb      	ldrb	r3, [r7, #27]
 8003516:	2b08      	cmp	r3, #8
 8003518:	d834      	bhi.n	8003584 <UART_SetConfig+0x300>
 800351a:	a201      	add	r2, pc, #4	; (adr r2, 8003520 <UART_SetConfig+0x29c>)
 800351c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003520:	08003545 	.word	0x08003545
 8003524:	0800354d 	.word	0x0800354d
 8003528:	08003555 	.word	0x08003555
 800352c:	08003585 	.word	0x08003585
 8003530:	0800355b 	.word	0x0800355b
 8003534:	08003585 	.word	0x08003585
 8003538:	08003585 	.word	0x08003585
 800353c:	08003585 	.word	0x08003585
 8003540:	08003563 	.word	0x08003563
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003544:	f7ff fa3a 	bl	80029bc <HAL_RCC_GetPCLK1Freq>
 8003548:	6178      	str	r0, [r7, #20]
        break;
 800354a:	e020      	b.n	800358e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800354c:	f7ff fa4c 	bl	80029e8 <HAL_RCC_GetPCLK2Freq>
 8003550:	6178      	str	r0, [r7, #20]
        break;
 8003552:	e01c      	b.n	800358e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003554:	4b0a      	ldr	r3, [pc, #40]	; (8003580 <UART_SetConfig+0x2fc>)
 8003556:	617b      	str	r3, [r7, #20]
        break;
 8003558:	e019      	b.n	800358e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800355a:	f7ff f997 	bl	800288c <HAL_RCC_GetSysClockFreq>
 800355e:	6178      	str	r0, [r7, #20]
        break;
 8003560:	e015      	b.n	800358e <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003562:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003566:	617b      	str	r3, [r7, #20]
        break;
 8003568:	e011      	b.n	800358e <UART_SetConfig+0x30a>
 800356a:	bf00      	nop
 800356c:	efff69f3 	.word	0xefff69f3
 8003570:	40008000 	.word	0x40008000
 8003574:	40013800 	.word	0x40013800
 8003578:	40021000 	.word	0x40021000
 800357c:	40004400 	.word	0x40004400
 8003580:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003584:	2300      	movs	r3, #0
 8003586:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	76bb      	strb	r3, [r7, #26]
        break;
 800358c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d073      	beq.n	800367c <UART_SetConfig+0x3f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	005a      	lsls	r2, r3, #1
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	085b      	lsrs	r3, r3, #1
 800359e:	441a      	add	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80035a8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	2b0f      	cmp	r3, #15
 80035ae:	d916      	bls.n	80035de <UART_SetConfig+0x35a>
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035b6:	d212      	bcs.n	80035de <UART_SetConfig+0x35a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	f023 030f 	bic.w	r3, r3, #15
 80035c0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	085b      	lsrs	r3, r3, #1
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	f003 0307 	and.w	r3, r3, #7
 80035cc:	b29a      	uxth	r2, r3
 80035ce:	89fb      	ldrh	r3, [r7, #14]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	89fa      	ldrh	r2, [r7, #14]
 80035da:	60da      	str	r2, [r3, #12]
 80035dc:	e04e      	b.n	800367c <UART_SetConfig+0x3f8>
      }
      else
      {
        ret = HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	76bb      	strb	r3, [r7, #26]
 80035e2:	e04b      	b.n	800367c <UART_SetConfig+0x3f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80035e4:	7efb      	ldrb	r3, [r7, #27]
 80035e6:	2b08      	cmp	r3, #8
 80035e8:	d827      	bhi.n	800363a <UART_SetConfig+0x3b6>
 80035ea:	a201      	add	r2, pc, #4	; (adr r2, 80035f0 <UART_SetConfig+0x36c>)
 80035ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035f0:	08003615 	.word	0x08003615
 80035f4:	0800361d 	.word	0x0800361d
 80035f8:	08003625 	.word	0x08003625
 80035fc:	0800363b 	.word	0x0800363b
 8003600:	0800362b 	.word	0x0800362b
 8003604:	0800363b 	.word	0x0800363b
 8003608:	0800363b 	.word	0x0800363b
 800360c:	0800363b 	.word	0x0800363b
 8003610:	08003633 	.word	0x08003633
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003614:	f7ff f9d2 	bl	80029bc <HAL_RCC_GetPCLK1Freq>
 8003618:	6178      	str	r0, [r7, #20]
        break;
 800361a:	e013      	b.n	8003644 <UART_SetConfig+0x3c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800361c:	f7ff f9e4 	bl	80029e8 <HAL_RCC_GetPCLK2Freq>
 8003620:	6178      	str	r0, [r7, #20]
        break;
 8003622:	e00f      	b.n	8003644 <UART_SetConfig+0x3c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003624:	4b1b      	ldr	r3, [pc, #108]	; (8003694 <UART_SetConfig+0x410>)
 8003626:	617b      	str	r3, [r7, #20]
        break;
 8003628:	e00c      	b.n	8003644 <UART_SetConfig+0x3c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800362a:	f7ff f92f 	bl	800288c <HAL_RCC_GetSysClockFreq>
 800362e:	6178      	str	r0, [r7, #20]
        break;
 8003630:	e008      	b.n	8003644 <UART_SetConfig+0x3c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003632:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003636:	617b      	str	r3, [r7, #20]
        break;
 8003638:	e004      	b.n	8003644 <UART_SetConfig+0x3c0>
      default:
        pclk = 0U;
 800363a:	2300      	movs	r3, #0
 800363c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	76bb      	strb	r3, [r7, #26]
        break;
 8003642:	bf00      	nop
    }

    if (pclk != 0U)
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d018      	beq.n	800367c <UART_SetConfig+0x3f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	085a      	lsrs	r2, r3, #1
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	441a      	add	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	fbb2 f3f3 	udiv	r3, r2, r3
 800365c:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	2b0f      	cmp	r3, #15
 8003662:	d909      	bls.n	8003678 <UART_SetConfig+0x3f4>
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800366a:	d205      	bcs.n	8003678 <UART_SetConfig+0x3f4>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	b29a      	uxth	r2, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	60da      	str	r2, [r3, #12]
 8003676:	e001      	b.n	800367c <UART_SetConfig+0x3f8>
      }
      else
      {
        ret = HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003688:	7ebb      	ldrb	r3, [r7, #26]
}
 800368a:	4618      	mov	r0, r3
 800368c:	3720      	adds	r7, #32
 800368e:	46bd      	mov	sp, r7
 8003690:	bdb0      	pop	{r4, r5, r7, pc}
 8003692:	bf00      	nop
 8003694:	00f42400 	.word	0x00f42400

08003698 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a4:	f003 0301 	and.w	r3, r3, #1
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00a      	beq.n	80036c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	430a      	orrs	r2, r1
 80036c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d00a      	beq.n	80036e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	430a      	orrs	r2, r1
 80036e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036e8:	f003 0304 	and.w	r3, r3, #4
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00a      	beq.n	8003706 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	430a      	orrs	r2, r1
 8003704:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800370a:	f003 0308 	and.w	r3, r3, #8
 800370e:	2b00      	cmp	r3, #0
 8003710:	d00a      	beq.n	8003728 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	430a      	orrs	r2, r1
 8003726:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372c:	f003 0310 	and.w	r3, r3, #16
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00a      	beq.n	800374a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	430a      	orrs	r2, r1
 8003748:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374e:	f003 0320 	and.w	r3, r3, #32
 8003752:	2b00      	cmp	r3, #0
 8003754:	d00a      	beq.n	800376c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	430a      	orrs	r2, r1
 800376a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003774:	2b00      	cmp	r3, #0
 8003776:	d01a      	beq.n	80037ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	430a      	orrs	r2, r1
 800378c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003792:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003796:	d10a      	bne.n	80037ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	430a      	orrs	r2, r1
 80037ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00a      	beq.n	80037d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	430a      	orrs	r2, r1
 80037ce:	605a      	str	r2, [r3, #4]
  }
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b086      	sub	sp, #24
 80037e0:	af02      	add	r7, sp, #8
 80037e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80037ec:	f7fd fc16 	bl	800101c <HAL_GetTick>
 80037f0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0308 	and.w	r3, r3, #8
 80037fc:	2b08      	cmp	r3, #8
 80037fe:	d10e      	bne.n	800381e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003800:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003804:	9300      	str	r3, [sp, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2200      	movs	r2, #0
 800380a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f000 f82d 	bl	800386e <UART_WaitOnFlagUntilTimeout>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e023      	b.n	8003866 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0304 	and.w	r3, r3, #4
 8003828:	2b04      	cmp	r3, #4
 800382a:	d10e      	bne.n	800384a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800382c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003830:	9300      	str	r3, [sp, #0]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2200      	movs	r2, #0
 8003836:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f000 f817 	bl	800386e <UART_WaitOnFlagUntilTimeout>
 8003840:	4603      	mov	r3, r0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d001      	beq.n	800384a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e00d      	b.n	8003866 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2220      	movs	r2, #32
 800384e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2220      	movs	r2, #32
 8003854:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3710      	adds	r7, #16
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}

0800386e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800386e:	b580      	push	{r7, lr}
 8003870:	b09c      	sub	sp, #112	; 0x70
 8003872:	af00      	add	r7, sp, #0
 8003874:	60f8      	str	r0, [r7, #12]
 8003876:	60b9      	str	r1, [r7, #8]
 8003878:	603b      	str	r3, [r7, #0]
 800387a:	4613      	mov	r3, r2
 800387c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800387e:	e0a5      	b.n	80039cc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003880:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003886:	f000 80a1 	beq.w	80039cc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800388a:	f7fd fbc7 	bl	800101c <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003896:	429a      	cmp	r2, r3
 8003898:	d302      	bcc.n	80038a0 <UART_WaitOnFlagUntilTimeout+0x32>
 800389a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800389c:	2b00      	cmp	r3, #0
 800389e:	d13e      	bne.n	800391e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038a8:	e853 3f00 	ldrex	r3, [r3]
 80038ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80038ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80038b4:	667b      	str	r3, [r7, #100]	; 0x64
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	461a      	mov	r2, r3
 80038bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80038be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80038c0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80038c4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80038c6:	e841 2300 	strex	r3, r2, [r1]
 80038ca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80038cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1e6      	bne.n	80038a0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	3308      	adds	r3, #8
 80038d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038dc:	e853 3f00 	ldrex	r3, [r3]
 80038e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80038e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038e4:	f023 0301 	bic.w	r3, r3, #1
 80038e8:	663b      	str	r3, [r7, #96]	; 0x60
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	3308      	adds	r3, #8
 80038f0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80038f2:	64ba      	str	r2, [r7, #72]	; 0x48
 80038f4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038f6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80038f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80038fa:	e841 2300 	strex	r3, r2, [r1]
 80038fe:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003900:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003902:	2b00      	cmp	r3, #0
 8003904:	d1e5      	bne.n	80038d2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2220      	movs	r2, #32
 800390a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2220      	movs	r2, #32
 8003910:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800391a:	2303      	movs	r3, #3
 800391c:	e067      	b.n	80039ee <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0304 	and.w	r3, r3, #4
 8003928:	2b00      	cmp	r3, #0
 800392a:	d04f      	beq.n	80039cc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	69db      	ldr	r3, [r3, #28]
 8003932:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003936:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800393a:	d147      	bne.n	80039cc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003944:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800394c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800394e:	e853 3f00 	ldrex	r3, [r3]
 8003952:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003956:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800395a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	461a      	mov	r2, r3
 8003962:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003964:	637b      	str	r3, [r7, #52]	; 0x34
 8003966:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003968:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800396a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800396c:	e841 2300 	strex	r3, r2, [r1]
 8003970:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003974:	2b00      	cmp	r3, #0
 8003976:	d1e6      	bne.n	8003946 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	3308      	adds	r3, #8
 800397e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	e853 3f00 	ldrex	r3, [r3]
 8003986:	613b      	str	r3, [r7, #16]
   return(result);
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	f023 0301 	bic.w	r3, r3, #1
 800398e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	3308      	adds	r3, #8
 8003996:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003998:	623a      	str	r2, [r7, #32]
 800399a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800399c:	69f9      	ldr	r1, [r7, #28]
 800399e:	6a3a      	ldr	r2, [r7, #32]
 80039a0:	e841 2300 	strex	r3, r2, [r1]
 80039a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80039a6:	69bb      	ldr	r3, [r7, #24]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d1e5      	bne.n	8003978 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2220      	movs	r2, #32
 80039b0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2220      	movs	r2, #32
 80039b6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2220      	movs	r2, #32
 80039bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2200      	movs	r2, #0
 80039c4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e010      	b.n	80039ee <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	69da      	ldr	r2, [r3, #28]
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	4013      	ands	r3, r2
 80039d6:	68ba      	ldr	r2, [r7, #8]
 80039d8:	429a      	cmp	r2, r3
 80039da:	bf0c      	ite	eq
 80039dc:	2301      	moveq	r3, #1
 80039de:	2300      	movne	r3, #0
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	461a      	mov	r2, r3
 80039e4:	79fb      	ldrb	r3, [r7, #7]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	f43f af4a 	beq.w	8003880 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3770      	adds	r7, #112	; 0x70
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
	...

080039f8 <__errno>:
 80039f8:	4b01      	ldr	r3, [pc, #4]	; (8003a00 <__errno+0x8>)
 80039fa:	6818      	ldr	r0, [r3, #0]
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	2000000c 	.word	0x2000000c

08003a04 <__libc_init_array>:
 8003a04:	b570      	push	{r4, r5, r6, lr}
 8003a06:	4d0d      	ldr	r5, [pc, #52]	; (8003a3c <__libc_init_array+0x38>)
 8003a08:	4c0d      	ldr	r4, [pc, #52]	; (8003a40 <__libc_init_array+0x3c>)
 8003a0a:	1b64      	subs	r4, r4, r5
 8003a0c:	10a4      	asrs	r4, r4, #2
 8003a0e:	2600      	movs	r6, #0
 8003a10:	42a6      	cmp	r6, r4
 8003a12:	d109      	bne.n	8003a28 <__libc_init_array+0x24>
 8003a14:	4d0b      	ldr	r5, [pc, #44]	; (8003a44 <__libc_init_array+0x40>)
 8003a16:	4c0c      	ldr	r4, [pc, #48]	; (8003a48 <__libc_init_array+0x44>)
 8003a18:	f000 ffec 	bl	80049f4 <_init>
 8003a1c:	1b64      	subs	r4, r4, r5
 8003a1e:	10a4      	asrs	r4, r4, #2
 8003a20:	2600      	movs	r6, #0
 8003a22:	42a6      	cmp	r6, r4
 8003a24:	d105      	bne.n	8003a32 <__libc_init_array+0x2e>
 8003a26:	bd70      	pop	{r4, r5, r6, pc}
 8003a28:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a2c:	4798      	blx	r3
 8003a2e:	3601      	adds	r6, #1
 8003a30:	e7ee      	b.n	8003a10 <__libc_init_array+0xc>
 8003a32:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a36:	4798      	blx	r3
 8003a38:	3601      	adds	r6, #1
 8003a3a:	e7f2      	b.n	8003a22 <__libc_init_array+0x1e>
 8003a3c:	08004b10 	.word	0x08004b10
 8003a40:	08004b10 	.word	0x08004b10
 8003a44:	08004b10 	.word	0x08004b10
 8003a48:	08004b14 	.word	0x08004b14

08003a4c <memset>:
 8003a4c:	4402      	add	r2, r0
 8003a4e:	4603      	mov	r3, r0
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d100      	bne.n	8003a56 <memset+0xa>
 8003a54:	4770      	bx	lr
 8003a56:	f803 1b01 	strb.w	r1, [r3], #1
 8003a5a:	e7f9      	b.n	8003a50 <memset+0x4>

08003a5c <iprintf>:
 8003a5c:	b40f      	push	{r0, r1, r2, r3}
 8003a5e:	4b0a      	ldr	r3, [pc, #40]	; (8003a88 <iprintf+0x2c>)
 8003a60:	b513      	push	{r0, r1, r4, lr}
 8003a62:	681c      	ldr	r4, [r3, #0]
 8003a64:	b124      	cbz	r4, 8003a70 <iprintf+0x14>
 8003a66:	69a3      	ldr	r3, [r4, #24]
 8003a68:	b913      	cbnz	r3, 8003a70 <iprintf+0x14>
 8003a6a:	4620      	mov	r0, r4
 8003a6c:	f000 fa5e 	bl	8003f2c <__sinit>
 8003a70:	ab05      	add	r3, sp, #20
 8003a72:	9a04      	ldr	r2, [sp, #16]
 8003a74:	68a1      	ldr	r1, [r4, #8]
 8003a76:	9301      	str	r3, [sp, #4]
 8003a78:	4620      	mov	r0, r4
 8003a7a:	f000 fc2f 	bl	80042dc <_vfiprintf_r>
 8003a7e:	b002      	add	sp, #8
 8003a80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a84:	b004      	add	sp, #16
 8003a86:	4770      	bx	lr
 8003a88:	2000000c 	.word	0x2000000c

08003a8c <_puts_r>:
 8003a8c:	b570      	push	{r4, r5, r6, lr}
 8003a8e:	460e      	mov	r6, r1
 8003a90:	4605      	mov	r5, r0
 8003a92:	b118      	cbz	r0, 8003a9c <_puts_r+0x10>
 8003a94:	6983      	ldr	r3, [r0, #24]
 8003a96:	b90b      	cbnz	r3, 8003a9c <_puts_r+0x10>
 8003a98:	f000 fa48 	bl	8003f2c <__sinit>
 8003a9c:	69ab      	ldr	r3, [r5, #24]
 8003a9e:	68ac      	ldr	r4, [r5, #8]
 8003aa0:	b913      	cbnz	r3, 8003aa8 <_puts_r+0x1c>
 8003aa2:	4628      	mov	r0, r5
 8003aa4:	f000 fa42 	bl	8003f2c <__sinit>
 8003aa8:	4b2c      	ldr	r3, [pc, #176]	; (8003b5c <_puts_r+0xd0>)
 8003aaa:	429c      	cmp	r4, r3
 8003aac:	d120      	bne.n	8003af0 <_puts_r+0x64>
 8003aae:	686c      	ldr	r4, [r5, #4]
 8003ab0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003ab2:	07db      	lsls	r3, r3, #31
 8003ab4:	d405      	bmi.n	8003ac2 <_puts_r+0x36>
 8003ab6:	89a3      	ldrh	r3, [r4, #12]
 8003ab8:	0598      	lsls	r0, r3, #22
 8003aba:	d402      	bmi.n	8003ac2 <_puts_r+0x36>
 8003abc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003abe:	f000 fad3 	bl	8004068 <__retarget_lock_acquire_recursive>
 8003ac2:	89a3      	ldrh	r3, [r4, #12]
 8003ac4:	0719      	lsls	r1, r3, #28
 8003ac6:	d51d      	bpl.n	8003b04 <_puts_r+0x78>
 8003ac8:	6923      	ldr	r3, [r4, #16]
 8003aca:	b1db      	cbz	r3, 8003b04 <_puts_r+0x78>
 8003acc:	3e01      	subs	r6, #1
 8003ace:	68a3      	ldr	r3, [r4, #8]
 8003ad0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	60a3      	str	r3, [r4, #8]
 8003ad8:	bb39      	cbnz	r1, 8003b2a <_puts_r+0x9e>
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	da38      	bge.n	8003b50 <_puts_r+0xc4>
 8003ade:	4622      	mov	r2, r4
 8003ae0:	210a      	movs	r1, #10
 8003ae2:	4628      	mov	r0, r5
 8003ae4:	f000 f848 	bl	8003b78 <__swbuf_r>
 8003ae8:	3001      	adds	r0, #1
 8003aea:	d011      	beq.n	8003b10 <_puts_r+0x84>
 8003aec:	250a      	movs	r5, #10
 8003aee:	e011      	b.n	8003b14 <_puts_r+0x88>
 8003af0:	4b1b      	ldr	r3, [pc, #108]	; (8003b60 <_puts_r+0xd4>)
 8003af2:	429c      	cmp	r4, r3
 8003af4:	d101      	bne.n	8003afa <_puts_r+0x6e>
 8003af6:	68ac      	ldr	r4, [r5, #8]
 8003af8:	e7da      	b.n	8003ab0 <_puts_r+0x24>
 8003afa:	4b1a      	ldr	r3, [pc, #104]	; (8003b64 <_puts_r+0xd8>)
 8003afc:	429c      	cmp	r4, r3
 8003afe:	bf08      	it	eq
 8003b00:	68ec      	ldreq	r4, [r5, #12]
 8003b02:	e7d5      	b.n	8003ab0 <_puts_r+0x24>
 8003b04:	4621      	mov	r1, r4
 8003b06:	4628      	mov	r0, r5
 8003b08:	f000 f888 	bl	8003c1c <__swsetup_r>
 8003b0c:	2800      	cmp	r0, #0
 8003b0e:	d0dd      	beq.n	8003acc <_puts_r+0x40>
 8003b10:	f04f 35ff 	mov.w	r5, #4294967295
 8003b14:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b16:	07da      	lsls	r2, r3, #31
 8003b18:	d405      	bmi.n	8003b26 <_puts_r+0x9a>
 8003b1a:	89a3      	ldrh	r3, [r4, #12]
 8003b1c:	059b      	lsls	r3, r3, #22
 8003b1e:	d402      	bmi.n	8003b26 <_puts_r+0x9a>
 8003b20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b22:	f000 faa2 	bl	800406a <__retarget_lock_release_recursive>
 8003b26:	4628      	mov	r0, r5
 8003b28:	bd70      	pop	{r4, r5, r6, pc}
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	da04      	bge.n	8003b38 <_puts_r+0xac>
 8003b2e:	69a2      	ldr	r2, [r4, #24]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	dc06      	bgt.n	8003b42 <_puts_r+0xb6>
 8003b34:	290a      	cmp	r1, #10
 8003b36:	d004      	beq.n	8003b42 <_puts_r+0xb6>
 8003b38:	6823      	ldr	r3, [r4, #0]
 8003b3a:	1c5a      	adds	r2, r3, #1
 8003b3c:	6022      	str	r2, [r4, #0]
 8003b3e:	7019      	strb	r1, [r3, #0]
 8003b40:	e7c5      	b.n	8003ace <_puts_r+0x42>
 8003b42:	4622      	mov	r2, r4
 8003b44:	4628      	mov	r0, r5
 8003b46:	f000 f817 	bl	8003b78 <__swbuf_r>
 8003b4a:	3001      	adds	r0, #1
 8003b4c:	d1bf      	bne.n	8003ace <_puts_r+0x42>
 8003b4e:	e7df      	b.n	8003b10 <_puts_r+0x84>
 8003b50:	6823      	ldr	r3, [r4, #0]
 8003b52:	250a      	movs	r5, #10
 8003b54:	1c5a      	adds	r2, r3, #1
 8003b56:	6022      	str	r2, [r4, #0]
 8003b58:	701d      	strb	r5, [r3, #0]
 8003b5a:	e7db      	b.n	8003b14 <_puts_r+0x88>
 8003b5c:	08004a94 	.word	0x08004a94
 8003b60:	08004ab4 	.word	0x08004ab4
 8003b64:	08004a74 	.word	0x08004a74

08003b68 <puts>:
 8003b68:	4b02      	ldr	r3, [pc, #8]	; (8003b74 <puts+0xc>)
 8003b6a:	4601      	mov	r1, r0
 8003b6c:	6818      	ldr	r0, [r3, #0]
 8003b6e:	f7ff bf8d 	b.w	8003a8c <_puts_r>
 8003b72:	bf00      	nop
 8003b74:	2000000c 	.word	0x2000000c

08003b78 <__swbuf_r>:
 8003b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b7a:	460e      	mov	r6, r1
 8003b7c:	4614      	mov	r4, r2
 8003b7e:	4605      	mov	r5, r0
 8003b80:	b118      	cbz	r0, 8003b8a <__swbuf_r+0x12>
 8003b82:	6983      	ldr	r3, [r0, #24]
 8003b84:	b90b      	cbnz	r3, 8003b8a <__swbuf_r+0x12>
 8003b86:	f000 f9d1 	bl	8003f2c <__sinit>
 8003b8a:	4b21      	ldr	r3, [pc, #132]	; (8003c10 <__swbuf_r+0x98>)
 8003b8c:	429c      	cmp	r4, r3
 8003b8e:	d12b      	bne.n	8003be8 <__swbuf_r+0x70>
 8003b90:	686c      	ldr	r4, [r5, #4]
 8003b92:	69a3      	ldr	r3, [r4, #24]
 8003b94:	60a3      	str	r3, [r4, #8]
 8003b96:	89a3      	ldrh	r3, [r4, #12]
 8003b98:	071a      	lsls	r2, r3, #28
 8003b9a:	d52f      	bpl.n	8003bfc <__swbuf_r+0x84>
 8003b9c:	6923      	ldr	r3, [r4, #16]
 8003b9e:	b36b      	cbz	r3, 8003bfc <__swbuf_r+0x84>
 8003ba0:	6923      	ldr	r3, [r4, #16]
 8003ba2:	6820      	ldr	r0, [r4, #0]
 8003ba4:	1ac0      	subs	r0, r0, r3
 8003ba6:	6963      	ldr	r3, [r4, #20]
 8003ba8:	b2f6      	uxtb	r6, r6
 8003baa:	4283      	cmp	r3, r0
 8003bac:	4637      	mov	r7, r6
 8003bae:	dc04      	bgt.n	8003bba <__swbuf_r+0x42>
 8003bb0:	4621      	mov	r1, r4
 8003bb2:	4628      	mov	r0, r5
 8003bb4:	f000 f926 	bl	8003e04 <_fflush_r>
 8003bb8:	bb30      	cbnz	r0, 8003c08 <__swbuf_r+0x90>
 8003bba:	68a3      	ldr	r3, [r4, #8]
 8003bbc:	3b01      	subs	r3, #1
 8003bbe:	60a3      	str	r3, [r4, #8]
 8003bc0:	6823      	ldr	r3, [r4, #0]
 8003bc2:	1c5a      	adds	r2, r3, #1
 8003bc4:	6022      	str	r2, [r4, #0]
 8003bc6:	701e      	strb	r6, [r3, #0]
 8003bc8:	6963      	ldr	r3, [r4, #20]
 8003bca:	3001      	adds	r0, #1
 8003bcc:	4283      	cmp	r3, r0
 8003bce:	d004      	beq.n	8003bda <__swbuf_r+0x62>
 8003bd0:	89a3      	ldrh	r3, [r4, #12]
 8003bd2:	07db      	lsls	r3, r3, #31
 8003bd4:	d506      	bpl.n	8003be4 <__swbuf_r+0x6c>
 8003bd6:	2e0a      	cmp	r6, #10
 8003bd8:	d104      	bne.n	8003be4 <__swbuf_r+0x6c>
 8003bda:	4621      	mov	r1, r4
 8003bdc:	4628      	mov	r0, r5
 8003bde:	f000 f911 	bl	8003e04 <_fflush_r>
 8003be2:	b988      	cbnz	r0, 8003c08 <__swbuf_r+0x90>
 8003be4:	4638      	mov	r0, r7
 8003be6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003be8:	4b0a      	ldr	r3, [pc, #40]	; (8003c14 <__swbuf_r+0x9c>)
 8003bea:	429c      	cmp	r4, r3
 8003bec:	d101      	bne.n	8003bf2 <__swbuf_r+0x7a>
 8003bee:	68ac      	ldr	r4, [r5, #8]
 8003bf0:	e7cf      	b.n	8003b92 <__swbuf_r+0x1a>
 8003bf2:	4b09      	ldr	r3, [pc, #36]	; (8003c18 <__swbuf_r+0xa0>)
 8003bf4:	429c      	cmp	r4, r3
 8003bf6:	bf08      	it	eq
 8003bf8:	68ec      	ldreq	r4, [r5, #12]
 8003bfa:	e7ca      	b.n	8003b92 <__swbuf_r+0x1a>
 8003bfc:	4621      	mov	r1, r4
 8003bfe:	4628      	mov	r0, r5
 8003c00:	f000 f80c 	bl	8003c1c <__swsetup_r>
 8003c04:	2800      	cmp	r0, #0
 8003c06:	d0cb      	beq.n	8003ba0 <__swbuf_r+0x28>
 8003c08:	f04f 37ff 	mov.w	r7, #4294967295
 8003c0c:	e7ea      	b.n	8003be4 <__swbuf_r+0x6c>
 8003c0e:	bf00      	nop
 8003c10:	08004a94 	.word	0x08004a94
 8003c14:	08004ab4 	.word	0x08004ab4
 8003c18:	08004a74 	.word	0x08004a74

08003c1c <__swsetup_r>:
 8003c1c:	4b32      	ldr	r3, [pc, #200]	; (8003ce8 <__swsetup_r+0xcc>)
 8003c1e:	b570      	push	{r4, r5, r6, lr}
 8003c20:	681d      	ldr	r5, [r3, #0]
 8003c22:	4606      	mov	r6, r0
 8003c24:	460c      	mov	r4, r1
 8003c26:	b125      	cbz	r5, 8003c32 <__swsetup_r+0x16>
 8003c28:	69ab      	ldr	r3, [r5, #24]
 8003c2a:	b913      	cbnz	r3, 8003c32 <__swsetup_r+0x16>
 8003c2c:	4628      	mov	r0, r5
 8003c2e:	f000 f97d 	bl	8003f2c <__sinit>
 8003c32:	4b2e      	ldr	r3, [pc, #184]	; (8003cec <__swsetup_r+0xd0>)
 8003c34:	429c      	cmp	r4, r3
 8003c36:	d10f      	bne.n	8003c58 <__swsetup_r+0x3c>
 8003c38:	686c      	ldr	r4, [r5, #4]
 8003c3a:	89a3      	ldrh	r3, [r4, #12]
 8003c3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003c40:	0719      	lsls	r1, r3, #28
 8003c42:	d42c      	bmi.n	8003c9e <__swsetup_r+0x82>
 8003c44:	06dd      	lsls	r5, r3, #27
 8003c46:	d411      	bmi.n	8003c6c <__swsetup_r+0x50>
 8003c48:	2309      	movs	r3, #9
 8003c4a:	6033      	str	r3, [r6, #0]
 8003c4c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003c50:	81a3      	strh	r3, [r4, #12]
 8003c52:	f04f 30ff 	mov.w	r0, #4294967295
 8003c56:	e03e      	b.n	8003cd6 <__swsetup_r+0xba>
 8003c58:	4b25      	ldr	r3, [pc, #148]	; (8003cf0 <__swsetup_r+0xd4>)
 8003c5a:	429c      	cmp	r4, r3
 8003c5c:	d101      	bne.n	8003c62 <__swsetup_r+0x46>
 8003c5e:	68ac      	ldr	r4, [r5, #8]
 8003c60:	e7eb      	b.n	8003c3a <__swsetup_r+0x1e>
 8003c62:	4b24      	ldr	r3, [pc, #144]	; (8003cf4 <__swsetup_r+0xd8>)
 8003c64:	429c      	cmp	r4, r3
 8003c66:	bf08      	it	eq
 8003c68:	68ec      	ldreq	r4, [r5, #12]
 8003c6a:	e7e6      	b.n	8003c3a <__swsetup_r+0x1e>
 8003c6c:	0758      	lsls	r0, r3, #29
 8003c6e:	d512      	bpl.n	8003c96 <__swsetup_r+0x7a>
 8003c70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003c72:	b141      	cbz	r1, 8003c86 <__swsetup_r+0x6a>
 8003c74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c78:	4299      	cmp	r1, r3
 8003c7a:	d002      	beq.n	8003c82 <__swsetup_r+0x66>
 8003c7c:	4630      	mov	r0, r6
 8003c7e:	f000 fa59 	bl	8004134 <_free_r>
 8003c82:	2300      	movs	r3, #0
 8003c84:	6363      	str	r3, [r4, #52]	; 0x34
 8003c86:	89a3      	ldrh	r3, [r4, #12]
 8003c88:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003c8c:	81a3      	strh	r3, [r4, #12]
 8003c8e:	2300      	movs	r3, #0
 8003c90:	6063      	str	r3, [r4, #4]
 8003c92:	6923      	ldr	r3, [r4, #16]
 8003c94:	6023      	str	r3, [r4, #0]
 8003c96:	89a3      	ldrh	r3, [r4, #12]
 8003c98:	f043 0308 	orr.w	r3, r3, #8
 8003c9c:	81a3      	strh	r3, [r4, #12]
 8003c9e:	6923      	ldr	r3, [r4, #16]
 8003ca0:	b94b      	cbnz	r3, 8003cb6 <__swsetup_r+0x9a>
 8003ca2:	89a3      	ldrh	r3, [r4, #12]
 8003ca4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003ca8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cac:	d003      	beq.n	8003cb6 <__swsetup_r+0x9a>
 8003cae:	4621      	mov	r1, r4
 8003cb0:	4630      	mov	r0, r6
 8003cb2:	f000 f9ff 	bl	80040b4 <__smakebuf_r>
 8003cb6:	89a0      	ldrh	r0, [r4, #12]
 8003cb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003cbc:	f010 0301 	ands.w	r3, r0, #1
 8003cc0:	d00a      	beq.n	8003cd8 <__swsetup_r+0xbc>
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	60a3      	str	r3, [r4, #8]
 8003cc6:	6963      	ldr	r3, [r4, #20]
 8003cc8:	425b      	negs	r3, r3
 8003cca:	61a3      	str	r3, [r4, #24]
 8003ccc:	6923      	ldr	r3, [r4, #16]
 8003cce:	b943      	cbnz	r3, 8003ce2 <__swsetup_r+0xc6>
 8003cd0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003cd4:	d1ba      	bne.n	8003c4c <__swsetup_r+0x30>
 8003cd6:	bd70      	pop	{r4, r5, r6, pc}
 8003cd8:	0781      	lsls	r1, r0, #30
 8003cda:	bf58      	it	pl
 8003cdc:	6963      	ldrpl	r3, [r4, #20]
 8003cde:	60a3      	str	r3, [r4, #8]
 8003ce0:	e7f4      	b.n	8003ccc <__swsetup_r+0xb0>
 8003ce2:	2000      	movs	r0, #0
 8003ce4:	e7f7      	b.n	8003cd6 <__swsetup_r+0xba>
 8003ce6:	bf00      	nop
 8003ce8:	2000000c 	.word	0x2000000c
 8003cec:	08004a94 	.word	0x08004a94
 8003cf0:	08004ab4 	.word	0x08004ab4
 8003cf4:	08004a74 	.word	0x08004a74

08003cf8 <__sflush_r>:
 8003cf8:	898a      	ldrh	r2, [r1, #12]
 8003cfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cfe:	4605      	mov	r5, r0
 8003d00:	0710      	lsls	r0, r2, #28
 8003d02:	460c      	mov	r4, r1
 8003d04:	d458      	bmi.n	8003db8 <__sflush_r+0xc0>
 8003d06:	684b      	ldr	r3, [r1, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	dc05      	bgt.n	8003d18 <__sflush_r+0x20>
 8003d0c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	dc02      	bgt.n	8003d18 <__sflush_r+0x20>
 8003d12:	2000      	movs	r0, #0
 8003d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003d1a:	2e00      	cmp	r6, #0
 8003d1c:	d0f9      	beq.n	8003d12 <__sflush_r+0x1a>
 8003d1e:	2300      	movs	r3, #0
 8003d20:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003d24:	682f      	ldr	r7, [r5, #0]
 8003d26:	602b      	str	r3, [r5, #0]
 8003d28:	d032      	beq.n	8003d90 <__sflush_r+0x98>
 8003d2a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003d2c:	89a3      	ldrh	r3, [r4, #12]
 8003d2e:	075a      	lsls	r2, r3, #29
 8003d30:	d505      	bpl.n	8003d3e <__sflush_r+0x46>
 8003d32:	6863      	ldr	r3, [r4, #4]
 8003d34:	1ac0      	subs	r0, r0, r3
 8003d36:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003d38:	b10b      	cbz	r3, 8003d3e <__sflush_r+0x46>
 8003d3a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d3c:	1ac0      	subs	r0, r0, r3
 8003d3e:	2300      	movs	r3, #0
 8003d40:	4602      	mov	r2, r0
 8003d42:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003d44:	6a21      	ldr	r1, [r4, #32]
 8003d46:	4628      	mov	r0, r5
 8003d48:	47b0      	blx	r6
 8003d4a:	1c43      	adds	r3, r0, #1
 8003d4c:	89a3      	ldrh	r3, [r4, #12]
 8003d4e:	d106      	bne.n	8003d5e <__sflush_r+0x66>
 8003d50:	6829      	ldr	r1, [r5, #0]
 8003d52:	291d      	cmp	r1, #29
 8003d54:	d82c      	bhi.n	8003db0 <__sflush_r+0xb8>
 8003d56:	4a2a      	ldr	r2, [pc, #168]	; (8003e00 <__sflush_r+0x108>)
 8003d58:	40ca      	lsrs	r2, r1
 8003d5a:	07d6      	lsls	r6, r2, #31
 8003d5c:	d528      	bpl.n	8003db0 <__sflush_r+0xb8>
 8003d5e:	2200      	movs	r2, #0
 8003d60:	6062      	str	r2, [r4, #4]
 8003d62:	04d9      	lsls	r1, r3, #19
 8003d64:	6922      	ldr	r2, [r4, #16]
 8003d66:	6022      	str	r2, [r4, #0]
 8003d68:	d504      	bpl.n	8003d74 <__sflush_r+0x7c>
 8003d6a:	1c42      	adds	r2, r0, #1
 8003d6c:	d101      	bne.n	8003d72 <__sflush_r+0x7a>
 8003d6e:	682b      	ldr	r3, [r5, #0]
 8003d70:	b903      	cbnz	r3, 8003d74 <__sflush_r+0x7c>
 8003d72:	6560      	str	r0, [r4, #84]	; 0x54
 8003d74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d76:	602f      	str	r7, [r5, #0]
 8003d78:	2900      	cmp	r1, #0
 8003d7a:	d0ca      	beq.n	8003d12 <__sflush_r+0x1a>
 8003d7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d80:	4299      	cmp	r1, r3
 8003d82:	d002      	beq.n	8003d8a <__sflush_r+0x92>
 8003d84:	4628      	mov	r0, r5
 8003d86:	f000 f9d5 	bl	8004134 <_free_r>
 8003d8a:	2000      	movs	r0, #0
 8003d8c:	6360      	str	r0, [r4, #52]	; 0x34
 8003d8e:	e7c1      	b.n	8003d14 <__sflush_r+0x1c>
 8003d90:	6a21      	ldr	r1, [r4, #32]
 8003d92:	2301      	movs	r3, #1
 8003d94:	4628      	mov	r0, r5
 8003d96:	47b0      	blx	r6
 8003d98:	1c41      	adds	r1, r0, #1
 8003d9a:	d1c7      	bne.n	8003d2c <__sflush_r+0x34>
 8003d9c:	682b      	ldr	r3, [r5, #0]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d0c4      	beq.n	8003d2c <__sflush_r+0x34>
 8003da2:	2b1d      	cmp	r3, #29
 8003da4:	d001      	beq.n	8003daa <__sflush_r+0xb2>
 8003da6:	2b16      	cmp	r3, #22
 8003da8:	d101      	bne.n	8003dae <__sflush_r+0xb6>
 8003daa:	602f      	str	r7, [r5, #0]
 8003dac:	e7b1      	b.n	8003d12 <__sflush_r+0x1a>
 8003dae:	89a3      	ldrh	r3, [r4, #12]
 8003db0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003db4:	81a3      	strh	r3, [r4, #12]
 8003db6:	e7ad      	b.n	8003d14 <__sflush_r+0x1c>
 8003db8:	690f      	ldr	r7, [r1, #16]
 8003dba:	2f00      	cmp	r7, #0
 8003dbc:	d0a9      	beq.n	8003d12 <__sflush_r+0x1a>
 8003dbe:	0793      	lsls	r3, r2, #30
 8003dc0:	680e      	ldr	r6, [r1, #0]
 8003dc2:	bf08      	it	eq
 8003dc4:	694b      	ldreq	r3, [r1, #20]
 8003dc6:	600f      	str	r7, [r1, #0]
 8003dc8:	bf18      	it	ne
 8003dca:	2300      	movne	r3, #0
 8003dcc:	eba6 0807 	sub.w	r8, r6, r7
 8003dd0:	608b      	str	r3, [r1, #8]
 8003dd2:	f1b8 0f00 	cmp.w	r8, #0
 8003dd6:	dd9c      	ble.n	8003d12 <__sflush_r+0x1a>
 8003dd8:	6a21      	ldr	r1, [r4, #32]
 8003dda:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003ddc:	4643      	mov	r3, r8
 8003dde:	463a      	mov	r2, r7
 8003de0:	4628      	mov	r0, r5
 8003de2:	47b0      	blx	r6
 8003de4:	2800      	cmp	r0, #0
 8003de6:	dc06      	bgt.n	8003df6 <__sflush_r+0xfe>
 8003de8:	89a3      	ldrh	r3, [r4, #12]
 8003dea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dee:	81a3      	strh	r3, [r4, #12]
 8003df0:	f04f 30ff 	mov.w	r0, #4294967295
 8003df4:	e78e      	b.n	8003d14 <__sflush_r+0x1c>
 8003df6:	4407      	add	r7, r0
 8003df8:	eba8 0800 	sub.w	r8, r8, r0
 8003dfc:	e7e9      	b.n	8003dd2 <__sflush_r+0xda>
 8003dfe:	bf00      	nop
 8003e00:	20400001 	.word	0x20400001

08003e04 <_fflush_r>:
 8003e04:	b538      	push	{r3, r4, r5, lr}
 8003e06:	690b      	ldr	r3, [r1, #16]
 8003e08:	4605      	mov	r5, r0
 8003e0a:	460c      	mov	r4, r1
 8003e0c:	b913      	cbnz	r3, 8003e14 <_fflush_r+0x10>
 8003e0e:	2500      	movs	r5, #0
 8003e10:	4628      	mov	r0, r5
 8003e12:	bd38      	pop	{r3, r4, r5, pc}
 8003e14:	b118      	cbz	r0, 8003e1e <_fflush_r+0x1a>
 8003e16:	6983      	ldr	r3, [r0, #24]
 8003e18:	b90b      	cbnz	r3, 8003e1e <_fflush_r+0x1a>
 8003e1a:	f000 f887 	bl	8003f2c <__sinit>
 8003e1e:	4b14      	ldr	r3, [pc, #80]	; (8003e70 <_fflush_r+0x6c>)
 8003e20:	429c      	cmp	r4, r3
 8003e22:	d11b      	bne.n	8003e5c <_fflush_r+0x58>
 8003e24:	686c      	ldr	r4, [r5, #4]
 8003e26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d0ef      	beq.n	8003e0e <_fflush_r+0xa>
 8003e2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003e30:	07d0      	lsls	r0, r2, #31
 8003e32:	d404      	bmi.n	8003e3e <_fflush_r+0x3a>
 8003e34:	0599      	lsls	r1, r3, #22
 8003e36:	d402      	bmi.n	8003e3e <_fflush_r+0x3a>
 8003e38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003e3a:	f000 f915 	bl	8004068 <__retarget_lock_acquire_recursive>
 8003e3e:	4628      	mov	r0, r5
 8003e40:	4621      	mov	r1, r4
 8003e42:	f7ff ff59 	bl	8003cf8 <__sflush_r>
 8003e46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003e48:	07da      	lsls	r2, r3, #31
 8003e4a:	4605      	mov	r5, r0
 8003e4c:	d4e0      	bmi.n	8003e10 <_fflush_r+0xc>
 8003e4e:	89a3      	ldrh	r3, [r4, #12]
 8003e50:	059b      	lsls	r3, r3, #22
 8003e52:	d4dd      	bmi.n	8003e10 <_fflush_r+0xc>
 8003e54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003e56:	f000 f908 	bl	800406a <__retarget_lock_release_recursive>
 8003e5a:	e7d9      	b.n	8003e10 <_fflush_r+0xc>
 8003e5c:	4b05      	ldr	r3, [pc, #20]	; (8003e74 <_fflush_r+0x70>)
 8003e5e:	429c      	cmp	r4, r3
 8003e60:	d101      	bne.n	8003e66 <_fflush_r+0x62>
 8003e62:	68ac      	ldr	r4, [r5, #8]
 8003e64:	e7df      	b.n	8003e26 <_fflush_r+0x22>
 8003e66:	4b04      	ldr	r3, [pc, #16]	; (8003e78 <_fflush_r+0x74>)
 8003e68:	429c      	cmp	r4, r3
 8003e6a:	bf08      	it	eq
 8003e6c:	68ec      	ldreq	r4, [r5, #12]
 8003e6e:	e7da      	b.n	8003e26 <_fflush_r+0x22>
 8003e70:	08004a94 	.word	0x08004a94
 8003e74:	08004ab4 	.word	0x08004ab4
 8003e78:	08004a74 	.word	0x08004a74

08003e7c <std>:
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	b510      	push	{r4, lr}
 8003e80:	4604      	mov	r4, r0
 8003e82:	e9c0 3300 	strd	r3, r3, [r0]
 8003e86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e8a:	6083      	str	r3, [r0, #8]
 8003e8c:	8181      	strh	r1, [r0, #12]
 8003e8e:	6643      	str	r3, [r0, #100]	; 0x64
 8003e90:	81c2      	strh	r2, [r0, #14]
 8003e92:	6183      	str	r3, [r0, #24]
 8003e94:	4619      	mov	r1, r3
 8003e96:	2208      	movs	r2, #8
 8003e98:	305c      	adds	r0, #92	; 0x5c
 8003e9a:	f7ff fdd7 	bl	8003a4c <memset>
 8003e9e:	4b05      	ldr	r3, [pc, #20]	; (8003eb4 <std+0x38>)
 8003ea0:	6263      	str	r3, [r4, #36]	; 0x24
 8003ea2:	4b05      	ldr	r3, [pc, #20]	; (8003eb8 <std+0x3c>)
 8003ea4:	62a3      	str	r3, [r4, #40]	; 0x28
 8003ea6:	4b05      	ldr	r3, [pc, #20]	; (8003ebc <std+0x40>)
 8003ea8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003eaa:	4b05      	ldr	r3, [pc, #20]	; (8003ec0 <std+0x44>)
 8003eac:	6224      	str	r4, [r4, #32]
 8003eae:	6323      	str	r3, [r4, #48]	; 0x30
 8003eb0:	bd10      	pop	{r4, pc}
 8003eb2:	bf00      	nop
 8003eb4:	08004885 	.word	0x08004885
 8003eb8:	080048a7 	.word	0x080048a7
 8003ebc:	080048df 	.word	0x080048df
 8003ec0:	08004903 	.word	0x08004903

08003ec4 <_cleanup_r>:
 8003ec4:	4901      	ldr	r1, [pc, #4]	; (8003ecc <_cleanup_r+0x8>)
 8003ec6:	f000 b8af 	b.w	8004028 <_fwalk_reent>
 8003eca:	bf00      	nop
 8003ecc:	08003e05 	.word	0x08003e05

08003ed0 <__sfmoreglue>:
 8003ed0:	b570      	push	{r4, r5, r6, lr}
 8003ed2:	1e4a      	subs	r2, r1, #1
 8003ed4:	2568      	movs	r5, #104	; 0x68
 8003ed6:	4355      	muls	r5, r2
 8003ed8:	460e      	mov	r6, r1
 8003eda:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003ede:	f000 f979 	bl	80041d4 <_malloc_r>
 8003ee2:	4604      	mov	r4, r0
 8003ee4:	b140      	cbz	r0, 8003ef8 <__sfmoreglue+0x28>
 8003ee6:	2100      	movs	r1, #0
 8003ee8:	e9c0 1600 	strd	r1, r6, [r0]
 8003eec:	300c      	adds	r0, #12
 8003eee:	60a0      	str	r0, [r4, #8]
 8003ef0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003ef4:	f7ff fdaa 	bl	8003a4c <memset>
 8003ef8:	4620      	mov	r0, r4
 8003efa:	bd70      	pop	{r4, r5, r6, pc}

08003efc <__sfp_lock_acquire>:
 8003efc:	4801      	ldr	r0, [pc, #4]	; (8003f04 <__sfp_lock_acquire+0x8>)
 8003efe:	f000 b8b3 	b.w	8004068 <__retarget_lock_acquire_recursive>
 8003f02:	bf00      	nop
 8003f04:	20000188 	.word	0x20000188

08003f08 <__sfp_lock_release>:
 8003f08:	4801      	ldr	r0, [pc, #4]	; (8003f10 <__sfp_lock_release+0x8>)
 8003f0a:	f000 b8ae 	b.w	800406a <__retarget_lock_release_recursive>
 8003f0e:	bf00      	nop
 8003f10:	20000188 	.word	0x20000188

08003f14 <__sinit_lock_acquire>:
 8003f14:	4801      	ldr	r0, [pc, #4]	; (8003f1c <__sinit_lock_acquire+0x8>)
 8003f16:	f000 b8a7 	b.w	8004068 <__retarget_lock_acquire_recursive>
 8003f1a:	bf00      	nop
 8003f1c:	20000183 	.word	0x20000183

08003f20 <__sinit_lock_release>:
 8003f20:	4801      	ldr	r0, [pc, #4]	; (8003f28 <__sinit_lock_release+0x8>)
 8003f22:	f000 b8a2 	b.w	800406a <__retarget_lock_release_recursive>
 8003f26:	bf00      	nop
 8003f28:	20000183 	.word	0x20000183

08003f2c <__sinit>:
 8003f2c:	b510      	push	{r4, lr}
 8003f2e:	4604      	mov	r4, r0
 8003f30:	f7ff fff0 	bl	8003f14 <__sinit_lock_acquire>
 8003f34:	69a3      	ldr	r3, [r4, #24]
 8003f36:	b11b      	cbz	r3, 8003f40 <__sinit+0x14>
 8003f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f3c:	f7ff bff0 	b.w	8003f20 <__sinit_lock_release>
 8003f40:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003f44:	6523      	str	r3, [r4, #80]	; 0x50
 8003f46:	4b13      	ldr	r3, [pc, #76]	; (8003f94 <__sinit+0x68>)
 8003f48:	4a13      	ldr	r2, [pc, #76]	; (8003f98 <__sinit+0x6c>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	62a2      	str	r2, [r4, #40]	; 0x28
 8003f4e:	42a3      	cmp	r3, r4
 8003f50:	bf04      	itt	eq
 8003f52:	2301      	moveq	r3, #1
 8003f54:	61a3      	streq	r3, [r4, #24]
 8003f56:	4620      	mov	r0, r4
 8003f58:	f000 f820 	bl	8003f9c <__sfp>
 8003f5c:	6060      	str	r0, [r4, #4]
 8003f5e:	4620      	mov	r0, r4
 8003f60:	f000 f81c 	bl	8003f9c <__sfp>
 8003f64:	60a0      	str	r0, [r4, #8]
 8003f66:	4620      	mov	r0, r4
 8003f68:	f000 f818 	bl	8003f9c <__sfp>
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	60e0      	str	r0, [r4, #12]
 8003f70:	2104      	movs	r1, #4
 8003f72:	6860      	ldr	r0, [r4, #4]
 8003f74:	f7ff ff82 	bl	8003e7c <std>
 8003f78:	68a0      	ldr	r0, [r4, #8]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	2109      	movs	r1, #9
 8003f7e:	f7ff ff7d 	bl	8003e7c <std>
 8003f82:	68e0      	ldr	r0, [r4, #12]
 8003f84:	2202      	movs	r2, #2
 8003f86:	2112      	movs	r1, #18
 8003f88:	f7ff ff78 	bl	8003e7c <std>
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	61a3      	str	r3, [r4, #24]
 8003f90:	e7d2      	b.n	8003f38 <__sinit+0xc>
 8003f92:	bf00      	nop
 8003f94:	08004a70 	.word	0x08004a70
 8003f98:	08003ec5 	.word	0x08003ec5

08003f9c <__sfp>:
 8003f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f9e:	4607      	mov	r7, r0
 8003fa0:	f7ff ffac 	bl	8003efc <__sfp_lock_acquire>
 8003fa4:	4b1e      	ldr	r3, [pc, #120]	; (8004020 <__sfp+0x84>)
 8003fa6:	681e      	ldr	r6, [r3, #0]
 8003fa8:	69b3      	ldr	r3, [r6, #24]
 8003faa:	b913      	cbnz	r3, 8003fb2 <__sfp+0x16>
 8003fac:	4630      	mov	r0, r6
 8003fae:	f7ff ffbd 	bl	8003f2c <__sinit>
 8003fb2:	3648      	adds	r6, #72	; 0x48
 8003fb4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003fb8:	3b01      	subs	r3, #1
 8003fba:	d503      	bpl.n	8003fc4 <__sfp+0x28>
 8003fbc:	6833      	ldr	r3, [r6, #0]
 8003fbe:	b30b      	cbz	r3, 8004004 <__sfp+0x68>
 8003fc0:	6836      	ldr	r6, [r6, #0]
 8003fc2:	e7f7      	b.n	8003fb4 <__sfp+0x18>
 8003fc4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003fc8:	b9d5      	cbnz	r5, 8004000 <__sfp+0x64>
 8003fca:	4b16      	ldr	r3, [pc, #88]	; (8004024 <__sfp+0x88>)
 8003fcc:	60e3      	str	r3, [r4, #12]
 8003fce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003fd2:	6665      	str	r5, [r4, #100]	; 0x64
 8003fd4:	f000 f847 	bl	8004066 <__retarget_lock_init_recursive>
 8003fd8:	f7ff ff96 	bl	8003f08 <__sfp_lock_release>
 8003fdc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003fe0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003fe4:	6025      	str	r5, [r4, #0]
 8003fe6:	61a5      	str	r5, [r4, #24]
 8003fe8:	2208      	movs	r2, #8
 8003fea:	4629      	mov	r1, r5
 8003fec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003ff0:	f7ff fd2c 	bl	8003a4c <memset>
 8003ff4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003ff8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003ffc:	4620      	mov	r0, r4
 8003ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004000:	3468      	adds	r4, #104	; 0x68
 8004002:	e7d9      	b.n	8003fb8 <__sfp+0x1c>
 8004004:	2104      	movs	r1, #4
 8004006:	4638      	mov	r0, r7
 8004008:	f7ff ff62 	bl	8003ed0 <__sfmoreglue>
 800400c:	4604      	mov	r4, r0
 800400e:	6030      	str	r0, [r6, #0]
 8004010:	2800      	cmp	r0, #0
 8004012:	d1d5      	bne.n	8003fc0 <__sfp+0x24>
 8004014:	f7ff ff78 	bl	8003f08 <__sfp_lock_release>
 8004018:	230c      	movs	r3, #12
 800401a:	603b      	str	r3, [r7, #0]
 800401c:	e7ee      	b.n	8003ffc <__sfp+0x60>
 800401e:	bf00      	nop
 8004020:	08004a70 	.word	0x08004a70
 8004024:	ffff0001 	.word	0xffff0001

08004028 <_fwalk_reent>:
 8004028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800402c:	4606      	mov	r6, r0
 800402e:	4688      	mov	r8, r1
 8004030:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004034:	2700      	movs	r7, #0
 8004036:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800403a:	f1b9 0901 	subs.w	r9, r9, #1
 800403e:	d505      	bpl.n	800404c <_fwalk_reent+0x24>
 8004040:	6824      	ldr	r4, [r4, #0]
 8004042:	2c00      	cmp	r4, #0
 8004044:	d1f7      	bne.n	8004036 <_fwalk_reent+0xe>
 8004046:	4638      	mov	r0, r7
 8004048:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800404c:	89ab      	ldrh	r3, [r5, #12]
 800404e:	2b01      	cmp	r3, #1
 8004050:	d907      	bls.n	8004062 <_fwalk_reent+0x3a>
 8004052:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004056:	3301      	adds	r3, #1
 8004058:	d003      	beq.n	8004062 <_fwalk_reent+0x3a>
 800405a:	4629      	mov	r1, r5
 800405c:	4630      	mov	r0, r6
 800405e:	47c0      	blx	r8
 8004060:	4307      	orrs	r7, r0
 8004062:	3568      	adds	r5, #104	; 0x68
 8004064:	e7e9      	b.n	800403a <_fwalk_reent+0x12>

08004066 <__retarget_lock_init_recursive>:
 8004066:	4770      	bx	lr

08004068 <__retarget_lock_acquire_recursive>:
 8004068:	4770      	bx	lr

0800406a <__retarget_lock_release_recursive>:
 800406a:	4770      	bx	lr

0800406c <__swhatbuf_r>:
 800406c:	b570      	push	{r4, r5, r6, lr}
 800406e:	460e      	mov	r6, r1
 8004070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004074:	2900      	cmp	r1, #0
 8004076:	b096      	sub	sp, #88	; 0x58
 8004078:	4614      	mov	r4, r2
 800407a:	461d      	mov	r5, r3
 800407c:	da07      	bge.n	800408e <__swhatbuf_r+0x22>
 800407e:	2300      	movs	r3, #0
 8004080:	602b      	str	r3, [r5, #0]
 8004082:	89b3      	ldrh	r3, [r6, #12]
 8004084:	061a      	lsls	r2, r3, #24
 8004086:	d410      	bmi.n	80040aa <__swhatbuf_r+0x3e>
 8004088:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800408c:	e00e      	b.n	80040ac <__swhatbuf_r+0x40>
 800408e:	466a      	mov	r2, sp
 8004090:	f000 fc5e 	bl	8004950 <_fstat_r>
 8004094:	2800      	cmp	r0, #0
 8004096:	dbf2      	blt.n	800407e <__swhatbuf_r+0x12>
 8004098:	9a01      	ldr	r2, [sp, #4]
 800409a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800409e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80040a2:	425a      	negs	r2, r3
 80040a4:	415a      	adcs	r2, r3
 80040a6:	602a      	str	r2, [r5, #0]
 80040a8:	e7ee      	b.n	8004088 <__swhatbuf_r+0x1c>
 80040aa:	2340      	movs	r3, #64	; 0x40
 80040ac:	2000      	movs	r0, #0
 80040ae:	6023      	str	r3, [r4, #0]
 80040b0:	b016      	add	sp, #88	; 0x58
 80040b2:	bd70      	pop	{r4, r5, r6, pc}

080040b4 <__smakebuf_r>:
 80040b4:	898b      	ldrh	r3, [r1, #12]
 80040b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80040b8:	079d      	lsls	r5, r3, #30
 80040ba:	4606      	mov	r6, r0
 80040bc:	460c      	mov	r4, r1
 80040be:	d507      	bpl.n	80040d0 <__smakebuf_r+0x1c>
 80040c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80040c4:	6023      	str	r3, [r4, #0]
 80040c6:	6123      	str	r3, [r4, #16]
 80040c8:	2301      	movs	r3, #1
 80040ca:	6163      	str	r3, [r4, #20]
 80040cc:	b002      	add	sp, #8
 80040ce:	bd70      	pop	{r4, r5, r6, pc}
 80040d0:	ab01      	add	r3, sp, #4
 80040d2:	466a      	mov	r2, sp
 80040d4:	f7ff ffca 	bl	800406c <__swhatbuf_r>
 80040d8:	9900      	ldr	r1, [sp, #0]
 80040da:	4605      	mov	r5, r0
 80040dc:	4630      	mov	r0, r6
 80040de:	f000 f879 	bl	80041d4 <_malloc_r>
 80040e2:	b948      	cbnz	r0, 80040f8 <__smakebuf_r+0x44>
 80040e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040e8:	059a      	lsls	r2, r3, #22
 80040ea:	d4ef      	bmi.n	80040cc <__smakebuf_r+0x18>
 80040ec:	f023 0303 	bic.w	r3, r3, #3
 80040f0:	f043 0302 	orr.w	r3, r3, #2
 80040f4:	81a3      	strh	r3, [r4, #12]
 80040f6:	e7e3      	b.n	80040c0 <__smakebuf_r+0xc>
 80040f8:	4b0d      	ldr	r3, [pc, #52]	; (8004130 <__smakebuf_r+0x7c>)
 80040fa:	62b3      	str	r3, [r6, #40]	; 0x28
 80040fc:	89a3      	ldrh	r3, [r4, #12]
 80040fe:	6020      	str	r0, [r4, #0]
 8004100:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004104:	81a3      	strh	r3, [r4, #12]
 8004106:	9b00      	ldr	r3, [sp, #0]
 8004108:	6163      	str	r3, [r4, #20]
 800410a:	9b01      	ldr	r3, [sp, #4]
 800410c:	6120      	str	r0, [r4, #16]
 800410e:	b15b      	cbz	r3, 8004128 <__smakebuf_r+0x74>
 8004110:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004114:	4630      	mov	r0, r6
 8004116:	f000 fc2d 	bl	8004974 <_isatty_r>
 800411a:	b128      	cbz	r0, 8004128 <__smakebuf_r+0x74>
 800411c:	89a3      	ldrh	r3, [r4, #12]
 800411e:	f023 0303 	bic.w	r3, r3, #3
 8004122:	f043 0301 	orr.w	r3, r3, #1
 8004126:	81a3      	strh	r3, [r4, #12]
 8004128:	89a0      	ldrh	r0, [r4, #12]
 800412a:	4305      	orrs	r5, r0
 800412c:	81a5      	strh	r5, [r4, #12]
 800412e:	e7cd      	b.n	80040cc <__smakebuf_r+0x18>
 8004130:	08003ec5 	.word	0x08003ec5

08004134 <_free_r>:
 8004134:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004136:	2900      	cmp	r1, #0
 8004138:	d048      	beq.n	80041cc <_free_r+0x98>
 800413a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800413e:	9001      	str	r0, [sp, #4]
 8004140:	2b00      	cmp	r3, #0
 8004142:	f1a1 0404 	sub.w	r4, r1, #4
 8004146:	bfb8      	it	lt
 8004148:	18e4      	addlt	r4, r4, r3
 800414a:	f000 fc35 	bl	80049b8 <__malloc_lock>
 800414e:	4a20      	ldr	r2, [pc, #128]	; (80041d0 <_free_r+0x9c>)
 8004150:	9801      	ldr	r0, [sp, #4]
 8004152:	6813      	ldr	r3, [r2, #0]
 8004154:	4615      	mov	r5, r2
 8004156:	b933      	cbnz	r3, 8004166 <_free_r+0x32>
 8004158:	6063      	str	r3, [r4, #4]
 800415a:	6014      	str	r4, [r2, #0]
 800415c:	b003      	add	sp, #12
 800415e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004162:	f000 bc2f 	b.w	80049c4 <__malloc_unlock>
 8004166:	42a3      	cmp	r3, r4
 8004168:	d90b      	bls.n	8004182 <_free_r+0x4e>
 800416a:	6821      	ldr	r1, [r4, #0]
 800416c:	1862      	adds	r2, r4, r1
 800416e:	4293      	cmp	r3, r2
 8004170:	bf04      	itt	eq
 8004172:	681a      	ldreq	r2, [r3, #0]
 8004174:	685b      	ldreq	r3, [r3, #4]
 8004176:	6063      	str	r3, [r4, #4]
 8004178:	bf04      	itt	eq
 800417a:	1852      	addeq	r2, r2, r1
 800417c:	6022      	streq	r2, [r4, #0]
 800417e:	602c      	str	r4, [r5, #0]
 8004180:	e7ec      	b.n	800415c <_free_r+0x28>
 8004182:	461a      	mov	r2, r3
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	b10b      	cbz	r3, 800418c <_free_r+0x58>
 8004188:	42a3      	cmp	r3, r4
 800418a:	d9fa      	bls.n	8004182 <_free_r+0x4e>
 800418c:	6811      	ldr	r1, [r2, #0]
 800418e:	1855      	adds	r5, r2, r1
 8004190:	42a5      	cmp	r5, r4
 8004192:	d10b      	bne.n	80041ac <_free_r+0x78>
 8004194:	6824      	ldr	r4, [r4, #0]
 8004196:	4421      	add	r1, r4
 8004198:	1854      	adds	r4, r2, r1
 800419a:	42a3      	cmp	r3, r4
 800419c:	6011      	str	r1, [r2, #0]
 800419e:	d1dd      	bne.n	800415c <_free_r+0x28>
 80041a0:	681c      	ldr	r4, [r3, #0]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	6053      	str	r3, [r2, #4]
 80041a6:	4421      	add	r1, r4
 80041a8:	6011      	str	r1, [r2, #0]
 80041aa:	e7d7      	b.n	800415c <_free_r+0x28>
 80041ac:	d902      	bls.n	80041b4 <_free_r+0x80>
 80041ae:	230c      	movs	r3, #12
 80041b0:	6003      	str	r3, [r0, #0]
 80041b2:	e7d3      	b.n	800415c <_free_r+0x28>
 80041b4:	6825      	ldr	r5, [r4, #0]
 80041b6:	1961      	adds	r1, r4, r5
 80041b8:	428b      	cmp	r3, r1
 80041ba:	bf04      	itt	eq
 80041bc:	6819      	ldreq	r1, [r3, #0]
 80041be:	685b      	ldreq	r3, [r3, #4]
 80041c0:	6063      	str	r3, [r4, #4]
 80041c2:	bf04      	itt	eq
 80041c4:	1949      	addeq	r1, r1, r5
 80041c6:	6021      	streq	r1, [r4, #0]
 80041c8:	6054      	str	r4, [r2, #4]
 80041ca:	e7c7      	b.n	800415c <_free_r+0x28>
 80041cc:	b003      	add	sp, #12
 80041ce:	bd30      	pop	{r4, r5, pc}
 80041d0:	20000090 	.word	0x20000090

080041d4 <_malloc_r>:
 80041d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041d6:	1ccd      	adds	r5, r1, #3
 80041d8:	f025 0503 	bic.w	r5, r5, #3
 80041dc:	3508      	adds	r5, #8
 80041de:	2d0c      	cmp	r5, #12
 80041e0:	bf38      	it	cc
 80041e2:	250c      	movcc	r5, #12
 80041e4:	2d00      	cmp	r5, #0
 80041e6:	4606      	mov	r6, r0
 80041e8:	db01      	blt.n	80041ee <_malloc_r+0x1a>
 80041ea:	42a9      	cmp	r1, r5
 80041ec:	d903      	bls.n	80041f6 <_malloc_r+0x22>
 80041ee:	230c      	movs	r3, #12
 80041f0:	6033      	str	r3, [r6, #0]
 80041f2:	2000      	movs	r0, #0
 80041f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041f6:	f000 fbdf 	bl	80049b8 <__malloc_lock>
 80041fa:	4921      	ldr	r1, [pc, #132]	; (8004280 <_malloc_r+0xac>)
 80041fc:	680a      	ldr	r2, [r1, #0]
 80041fe:	4614      	mov	r4, r2
 8004200:	b99c      	cbnz	r4, 800422a <_malloc_r+0x56>
 8004202:	4f20      	ldr	r7, [pc, #128]	; (8004284 <_malloc_r+0xb0>)
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	b923      	cbnz	r3, 8004212 <_malloc_r+0x3e>
 8004208:	4621      	mov	r1, r4
 800420a:	4630      	mov	r0, r6
 800420c:	f000 fb2a 	bl	8004864 <_sbrk_r>
 8004210:	6038      	str	r0, [r7, #0]
 8004212:	4629      	mov	r1, r5
 8004214:	4630      	mov	r0, r6
 8004216:	f000 fb25 	bl	8004864 <_sbrk_r>
 800421a:	1c43      	adds	r3, r0, #1
 800421c:	d123      	bne.n	8004266 <_malloc_r+0x92>
 800421e:	230c      	movs	r3, #12
 8004220:	6033      	str	r3, [r6, #0]
 8004222:	4630      	mov	r0, r6
 8004224:	f000 fbce 	bl	80049c4 <__malloc_unlock>
 8004228:	e7e3      	b.n	80041f2 <_malloc_r+0x1e>
 800422a:	6823      	ldr	r3, [r4, #0]
 800422c:	1b5b      	subs	r3, r3, r5
 800422e:	d417      	bmi.n	8004260 <_malloc_r+0x8c>
 8004230:	2b0b      	cmp	r3, #11
 8004232:	d903      	bls.n	800423c <_malloc_r+0x68>
 8004234:	6023      	str	r3, [r4, #0]
 8004236:	441c      	add	r4, r3
 8004238:	6025      	str	r5, [r4, #0]
 800423a:	e004      	b.n	8004246 <_malloc_r+0x72>
 800423c:	6863      	ldr	r3, [r4, #4]
 800423e:	42a2      	cmp	r2, r4
 8004240:	bf0c      	ite	eq
 8004242:	600b      	streq	r3, [r1, #0]
 8004244:	6053      	strne	r3, [r2, #4]
 8004246:	4630      	mov	r0, r6
 8004248:	f000 fbbc 	bl	80049c4 <__malloc_unlock>
 800424c:	f104 000b 	add.w	r0, r4, #11
 8004250:	1d23      	adds	r3, r4, #4
 8004252:	f020 0007 	bic.w	r0, r0, #7
 8004256:	1ac2      	subs	r2, r0, r3
 8004258:	d0cc      	beq.n	80041f4 <_malloc_r+0x20>
 800425a:	1a1b      	subs	r3, r3, r0
 800425c:	50a3      	str	r3, [r4, r2]
 800425e:	e7c9      	b.n	80041f4 <_malloc_r+0x20>
 8004260:	4622      	mov	r2, r4
 8004262:	6864      	ldr	r4, [r4, #4]
 8004264:	e7cc      	b.n	8004200 <_malloc_r+0x2c>
 8004266:	1cc4      	adds	r4, r0, #3
 8004268:	f024 0403 	bic.w	r4, r4, #3
 800426c:	42a0      	cmp	r0, r4
 800426e:	d0e3      	beq.n	8004238 <_malloc_r+0x64>
 8004270:	1a21      	subs	r1, r4, r0
 8004272:	4630      	mov	r0, r6
 8004274:	f000 faf6 	bl	8004864 <_sbrk_r>
 8004278:	3001      	adds	r0, #1
 800427a:	d1dd      	bne.n	8004238 <_malloc_r+0x64>
 800427c:	e7cf      	b.n	800421e <_malloc_r+0x4a>
 800427e:	bf00      	nop
 8004280:	20000090 	.word	0x20000090
 8004284:	20000094 	.word	0x20000094

08004288 <__sfputc_r>:
 8004288:	6893      	ldr	r3, [r2, #8]
 800428a:	3b01      	subs	r3, #1
 800428c:	2b00      	cmp	r3, #0
 800428e:	b410      	push	{r4}
 8004290:	6093      	str	r3, [r2, #8]
 8004292:	da08      	bge.n	80042a6 <__sfputc_r+0x1e>
 8004294:	6994      	ldr	r4, [r2, #24]
 8004296:	42a3      	cmp	r3, r4
 8004298:	db01      	blt.n	800429e <__sfputc_r+0x16>
 800429a:	290a      	cmp	r1, #10
 800429c:	d103      	bne.n	80042a6 <__sfputc_r+0x1e>
 800429e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042a2:	f7ff bc69 	b.w	8003b78 <__swbuf_r>
 80042a6:	6813      	ldr	r3, [r2, #0]
 80042a8:	1c58      	adds	r0, r3, #1
 80042aa:	6010      	str	r0, [r2, #0]
 80042ac:	7019      	strb	r1, [r3, #0]
 80042ae:	4608      	mov	r0, r1
 80042b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042b4:	4770      	bx	lr

080042b6 <__sfputs_r>:
 80042b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042b8:	4606      	mov	r6, r0
 80042ba:	460f      	mov	r7, r1
 80042bc:	4614      	mov	r4, r2
 80042be:	18d5      	adds	r5, r2, r3
 80042c0:	42ac      	cmp	r4, r5
 80042c2:	d101      	bne.n	80042c8 <__sfputs_r+0x12>
 80042c4:	2000      	movs	r0, #0
 80042c6:	e007      	b.n	80042d8 <__sfputs_r+0x22>
 80042c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042cc:	463a      	mov	r2, r7
 80042ce:	4630      	mov	r0, r6
 80042d0:	f7ff ffda 	bl	8004288 <__sfputc_r>
 80042d4:	1c43      	adds	r3, r0, #1
 80042d6:	d1f3      	bne.n	80042c0 <__sfputs_r+0xa>
 80042d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080042dc <_vfiprintf_r>:
 80042dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042e0:	460d      	mov	r5, r1
 80042e2:	b09d      	sub	sp, #116	; 0x74
 80042e4:	4614      	mov	r4, r2
 80042e6:	4698      	mov	r8, r3
 80042e8:	4606      	mov	r6, r0
 80042ea:	b118      	cbz	r0, 80042f4 <_vfiprintf_r+0x18>
 80042ec:	6983      	ldr	r3, [r0, #24]
 80042ee:	b90b      	cbnz	r3, 80042f4 <_vfiprintf_r+0x18>
 80042f0:	f7ff fe1c 	bl	8003f2c <__sinit>
 80042f4:	4b89      	ldr	r3, [pc, #548]	; (800451c <_vfiprintf_r+0x240>)
 80042f6:	429d      	cmp	r5, r3
 80042f8:	d11b      	bne.n	8004332 <_vfiprintf_r+0x56>
 80042fa:	6875      	ldr	r5, [r6, #4]
 80042fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80042fe:	07d9      	lsls	r1, r3, #31
 8004300:	d405      	bmi.n	800430e <_vfiprintf_r+0x32>
 8004302:	89ab      	ldrh	r3, [r5, #12]
 8004304:	059a      	lsls	r2, r3, #22
 8004306:	d402      	bmi.n	800430e <_vfiprintf_r+0x32>
 8004308:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800430a:	f7ff fead 	bl	8004068 <__retarget_lock_acquire_recursive>
 800430e:	89ab      	ldrh	r3, [r5, #12]
 8004310:	071b      	lsls	r3, r3, #28
 8004312:	d501      	bpl.n	8004318 <_vfiprintf_r+0x3c>
 8004314:	692b      	ldr	r3, [r5, #16]
 8004316:	b9eb      	cbnz	r3, 8004354 <_vfiprintf_r+0x78>
 8004318:	4629      	mov	r1, r5
 800431a:	4630      	mov	r0, r6
 800431c:	f7ff fc7e 	bl	8003c1c <__swsetup_r>
 8004320:	b1c0      	cbz	r0, 8004354 <_vfiprintf_r+0x78>
 8004322:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004324:	07dc      	lsls	r4, r3, #31
 8004326:	d50e      	bpl.n	8004346 <_vfiprintf_r+0x6a>
 8004328:	f04f 30ff 	mov.w	r0, #4294967295
 800432c:	b01d      	add	sp, #116	; 0x74
 800432e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004332:	4b7b      	ldr	r3, [pc, #492]	; (8004520 <_vfiprintf_r+0x244>)
 8004334:	429d      	cmp	r5, r3
 8004336:	d101      	bne.n	800433c <_vfiprintf_r+0x60>
 8004338:	68b5      	ldr	r5, [r6, #8]
 800433a:	e7df      	b.n	80042fc <_vfiprintf_r+0x20>
 800433c:	4b79      	ldr	r3, [pc, #484]	; (8004524 <_vfiprintf_r+0x248>)
 800433e:	429d      	cmp	r5, r3
 8004340:	bf08      	it	eq
 8004342:	68f5      	ldreq	r5, [r6, #12]
 8004344:	e7da      	b.n	80042fc <_vfiprintf_r+0x20>
 8004346:	89ab      	ldrh	r3, [r5, #12]
 8004348:	0598      	lsls	r0, r3, #22
 800434a:	d4ed      	bmi.n	8004328 <_vfiprintf_r+0x4c>
 800434c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800434e:	f7ff fe8c 	bl	800406a <__retarget_lock_release_recursive>
 8004352:	e7e9      	b.n	8004328 <_vfiprintf_r+0x4c>
 8004354:	2300      	movs	r3, #0
 8004356:	9309      	str	r3, [sp, #36]	; 0x24
 8004358:	2320      	movs	r3, #32
 800435a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800435e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004362:	2330      	movs	r3, #48	; 0x30
 8004364:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004528 <_vfiprintf_r+0x24c>
 8004368:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800436c:	f04f 0901 	mov.w	r9, #1
 8004370:	4623      	mov	r3, r4
 8004372:	469a      	mov	sl, r3
 8004374:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004378:	b10a      	cbz	r2, 800437e <_vfiprintf_r+0xa2>
 800437a:	2a25      	cmp	r2, #37	; 0x25
 800437c:	d1f9      	bne.n	8004372 <_vfiprintf_r+0x96>
 800437e:	ebba 0b04 	subs.w	fp, sl, r4
 8004382:	d00b      	beq.n	800439c <_vfiprintf_r+0xc0>
 8004384:	465b      	mov	r3, fp
 8004386:	4622      	mov	r2, r4
 8004388:	4629      	mov	r1, r5
 800438a:	4630      	mov	r0, r6
 800438c:	f7ff ff93 	bl	80042b6 <__sfputs_r>
 8004390:	3001      	adds	r0, #1
 8004392:	f000 80aa 	beq.w	80044ea <_vfiprintf_r+0x20e>
 8004396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004398:	445a      	add	r2, fp
 800439a:	9209      	str	r2, [sp, #36]	; 0x24
 800439c:	f89a 3000 	ldrb.w	r3, [sl]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 80a2 	beq.w	80044ea <_vfiprintf_r+0x20e>
 80043a6:	2300      	movs	r3, #0
 80043a8:	f04f 32ff 	mov.w	r2, #4294967295
 80043ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80043b0:	f10a 0a01 	add.w	sl, sl, #1
 80043b4:	9304      	str	r3, [sp, #16]
 80043b6:	9307      	str	r3, [sp, #28]
 80043b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80043bc:	931a      	str	r3, [sp, #104]	; 0x68
 80043be:	4654      	mov	r4, sl
 80043c0:	2205      	movs	r2, #5
 80043c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043c6:	4858      	ldr	r0, [pc, #352]	; (8004528 <_vfiprintf_r+0x24c>)
 80043c8:	f7fb ff02 	bl	80001d0 <memchr>
 80043cc:	9a04      	ldr	r2, [sp, #16]
 80043ce:	b9d8      	cbnz	r0, 8004408 <_vfiprintf_r+0x12c>
 80043d0:	06d1      	lsls	r1, r2, #27
 80043d2:	bf44      	itt	mi
 80043d4:	2320      	movmi	r3, #32
 80043d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043da:	0713      	lsls	r3, r2, #28
 80043dc:	bf44      	itt	mi
 80043de:	232b      	movmi	r3, #43	; 0x2b
 80043e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80043e4:	f89a 3000 	ldrb.w	r3, [sl]
 80043e8:	2b2a      	cmp	r3, #42	; 0x2a
 80043ea:	d015      	beq.n	8004418 <_vfiprintf_r+0x13c>
 80043ec:	9a07      	ldr	r2, [sp, #28]
 80043ee:	4654      	mov	r4, sl
 80043f0:	2000      	movs	r0, #0
 80043f2:	f04f 0c0a 	mov.w	ip, #10
 80043f6:	4621      	mov	r1, r4
 80043f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043fc:	3b30      	subs	r3, #48	; 0x30
 80043fe:	2b09      	cmp	r3, #9
 8004400:	d94e      	bls.n	80044a0 <_vfiprintf_r+0x1c4>
 8004402:	b1b0      	cbz	r0, 8004432 <_vfiprintf_r+0x156>
 8004404:	9207      	str	r2, [sp, #28]
 8004406:	e014      	b.n	8004432 <_vfiprintf_r+0x156>
 8004408:	eba0 0308 	sub.w	r3, r0, r8
 800440c:	fa09 f303 	lsl.w	r3, r9, r3
 8004410:	4313      	orrs	r3, r2
 8004412:	9304      	str	r3, [sp, #16]
 8004414:	46a2      	mov	sl, r4
 8004416:	e7d2      	b.n	80043be <_vfiprintf_r+0xe2>
 8004418:	9b03      	ldr	r3, [sp, #12]
 800441a:	1d19      	adds	r1, r3, #4
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	9103      	str	r1, [sp, #12]
 8004420:	2b00      	cmp	r3, #0
 8004422:	bfbb      	ittet	lt
 8004424:	425b      	neglt	r3, r3
 8004426:	f042 0202 	orrlt.w	r2, r2, #2
 800442a:	9307      	strge	r3, [sp, #28]
 800442c:	9307      	strlt	r3, [sp, #28]
 800442e:	bfb8      	it	lt
 8004430:	9204      	strlt	r2, [sp, #16]
 8004432:	7823      	ldrb	r3, [r4, #0]
 8004434:	2b2e      	cmp	r3, #46	; 0x2e
 8004436:	d10c      	bne.n	8004452 <_vfiprintf_r+0x176>
 8004438:	7863      	ldrb	r3, [r4, #1]
 800443a:	2b2a      	cmp	r3, #42	; 0x2a
 800443c:	d135      	bne.n	80044aa <_vfiprintf_r+0x1ce>
 800443e:	9b03      	ldr	r3, [sp, #12]
 8004440:	1d1a      	adds	r2, r3, #4
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	9203      	str	r2, [sp, #12]
 8004446:	2b00      	cmp	r3, #0
 8004448:	bfb8      	it	lt
 800444a:	f04f 33ff 	movlt.w	r3, #4294967295
 800444e:	3402      	adds	r4, #2
 8004450:	9305      	str	r3, [sp, #20]
 8004452:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004538 <_vfiprintf_r+0x25c>
 8004456:	7821      	ldrb	r1, [r4, #0]
 8004458:	2203      	movs	r2, #3
 800445a:	4650      	mov	r0, sl
 800445c:	f7fb feb8 	bl	80001d0 <memchr>
 8004460:	b140      	cbz	r0, 8004474 <_vfiprintf_r+0x198>
 8004462:	2340      	movs	r3, #64	; 0x40
 8004464:	eba0 000a 	sub.w	r0, r0, sl
 8004468:	fa03 f000 	lsl.w	r0, r3, r0
 800446c:	9b04      	ldr	r3, [sp, #16]
 800446e:	4303      	orrs	r3, r0
 8004470:	3401      	adds	r4, #1
 8004472:	9304      	str	r3, [sp, #16]
 8004474:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004478:	482c      	ldr	r0, [pc, #176]	; (800452c <_vfiprintf_r+0x250>)
 800447a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800447e:	2206      	movs	r2, #6
 8004480:	f7fb fea6 	bl	80001d0 <memchr>
 8004484:	2800      	cmp	r0, #0
 8004486:	d03f      	beq.n	8004508 <_vfiprintf_r+0x22c>
 8004488:	4b29      	ldr	r3, [pc, #164]	; (8004530 <_vfiprintf_r+0x254>)
 800448a:	bb1b      	cbnz	r3, 80044d4 <_vfiprintf_r+0x1f8>
 800448c:	9b03      	ldr	r3, [sp, #12]
 800448e:	3307      	adds	r3, #7
 8004490:	f023 0307 	bic.w	r3, r3, #7
 8004494:	3308      	adds	r3, #8
 8004496:	9303      	str	r3, [sp, #12]
 8004498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800449a:	443b      	add	r3, r7
 800449c:	9309      	str	r3, [sp, #36]	; 0x24
 800449e:	e767      	b.n	8004370 <_vfiprintf_r+0x94>
 80044a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80044a4:	460c      	mov	r4, r1
 80044a6:	2001      	movs	r0, #1
 80044a8:	e7a5      	b.n	80043f6 <_vfiprintf_r+0x11a>
 80044aa:	2300      	movs	r3, #0
 80044ac:	3401      	adds	r4, #1
 80044ae:	9305      	str	r3, [sp, #20]
 80044b0:	4619      	mov	r1, r3
 80044b2:	f04f 0c0a 	mov.w	ip, #10
 80044b6:	4620      	mov	r0, r4
 80044b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80044bc:	3a30      	subs	r2, #48	; 0x30
 80044be:	2a09      	cmp	r2, #9
 80044c0:	d903      	bls.n	80044ca <_vfiprintf_r+0x1ee>
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d0c5      	beq.n	8004452 <_vfiprintf_r+0x176>
 80044c6:	9105      	str	r1, [sp, #20]
 80044c8:	e7c3      	b.n	8004452 <_vfiprintf_r+0x176>
 80044ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80044ce:	4604      	mov	r4, r0
 80044d0:	2301      	movs	r3, #1
 80044d2:	e7f0      	b.n	80044b6 <_vfiprintf_r+0x1da>
 80044d4:	ab03      	add	r3, sp, #12
 80044d6:	9300      	str	r3, [sp, #0]
 80044d8:	462a      	mov	r2, r5
 80044da:	4b16      	ldr	r3, [pc, #88]	; (8004534 <_vfiprintf_r+0x258>)
 80044dc:	a904      	add	r1, sp, #16
 80044de:	4630      	mov	r0, r6
 80044e0:	f3af 8000 	nop.w
 80044e4:	4607      	mov	r7, r0
 80044e6:	1c78      	adds	r0, r7, #1
 80044e8:	d1d6      	bne.n	8004498 <_vfiprintf_r+0x1bc>
 80044ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80044ec:	07d9      	lsls	r1, r3, #31
 80044ee:	d405      	bmi.n	80044fc <_vfiprintf_r+0x220>
 80044f0:	89ab      	ldrh	r3, [r5, #12]
 80044f2:	059a      	lsls	r2, r3, #22
 80044f4:	d402      	bmi.n	80044fc <_vfiprintf_r+0x220>
 80044f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80044f8:	f7ff fdb7 	bl	800406a <__retarget_lock_release_recursive>
 80044fc:	89ab      	ldrh	r3, [r5, #12]
 80044fe:	065b      	lsls	r3, r3, #25
 8004500:	f53f af12 	bmi.w	8004328 <_vfiprintf_r+0x4c>
 8004504:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004506:	e711      	b.n	800432c <_vfiprintf_r+0x50>
 8004508:	ab03      	add	r3, sp, #12
 800450a:	9300      	str	r3, [sp, #0]
 800450c:	462a      	mov	r2, r5
 800450e:	4b09      	ldr	r3, [pc, #36]	; (8004534 <_vfiprintf_r+0x258>)
 8004510:	a904      	add	r1, sp, #16
 8004512:	4630      	mov	r0, r6
 8004514:	f000 f880 	bl	8004618 <_printf_i>
 8004518:	e7e4      	b.n	80044e4 <_vfiprintf_r+0x208>
 800451a:	bf00      	nop
 800451c:	08004a94 	.word	0x08004a94
 8004520:	08004ab4 	.word	0x08004ab4
 8004524:	08004a74 	.word	0x08004a74
 8004528:	08004ad4 	.word	0x08004ad4
 800452c:	08004ade 	.word	0x08004ade
 8004530:	00000000 	.word	0x00000000
 8004534:	080042b7 	.word	0x080042b7
 8004538:	08004ada 	.word	0x08004ada

0800453c <_printf_common>:
 800453c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004540:	4616      	mov	r6, r2
 8004542:	4699      	mov	r9, r3
 8004544:	688a      	ldr	r2, [r1, #8]
 8004546:	690b      	ldr	r3, [r1, #16]
 8004548:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800454c:	4293      	cmp	r3, r2
 800454e:	bfb8      	it	lt
 8004550:	4613      	movlt	r3, r2
 8004552:	6033      	str	r3, [r6, #0]
 8004554:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004558:	4607      	mov	r7, r0
 800455a:	460c      	mov	r4, r1
 800455c:	b10a      	cbz	r2, 8004562 <_printf_common+0x26>
 800455e:	3301      	adds	r3, #1
 8004560:	6033      	str	r3, [r6, #0]
 8004562:	6823      	ldr	r3, [r4, #0]
 8004564:	0699      	lsls	r1, r3, #26
 8004566:	bf42      	ittt	mi
 8004568:	6833      	ldrmi	r3, [r6, #0]
 800456a:	3302      	addmi	r3, #2
 800456c:	6033      	strmi	r3, [r6, #0]
 800456e:	6825      	ldr	r5, [r4, #0]
 8004570:	f015 0506 	ands.w	r5, r5, #6
 8004574:	d106      	bne.n	8004584 <_printf_common+0x48>
 8004576:	f104 0a19 	add.w	sl, r4, #25
 800457a:	68e3      	ldr	r3, [r4, #12]
 800457c:	6832      	ldr	r2, [r6, #0]
 800457e:	1a9b      	subs	r3, r3, r2
 8004580:	42ab      	cmp	r3, r5
 8004582:	dc26      	bgt.n	80045d2 <_printf_common+0x96>
 8004584:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004588:	1e13      	subs	r3, r2, #0
 800458a:	6822      	ldr	r2, [r4, #0]
 800458c:	bf18      	it	ne
 800458e:	2301      	movne	r3, #1
 8004590:	0692      	lsls	r2, r2, #26
 8004592:	d42b      	bmi.n	80045ec <_printf_common+0xb0>
 8004594:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004598:	4649      	mov	r1, r9
 800459a:	4638      	mov	r0, r7
 800459c:	47c0      	blx	r8
 800459e:	3001      	adds	r0, #1
 80045a0:	d01e      	beq.n	80045e0 <_printf_common+0xa4>
 80045a2:	6823      	ldr	r3, [r4, #0]
 80045a4:	68e5      	ldr	r5, [r4, #12]
 80045a6:	6832      	ldr	r2, [r6, #0]
 80045a8:	f003 0306 	and.w	r3, r3, #6
 80045ac:	2b04      	cmp	r3, #4
 80045ae:	bf08      	it	eq
 80045b0:	1aad      	subeq	r5, r5, r2
 80045b2:	68a3      	ldr	r3, [r4, #8]
 80045b4:	6922      	ldr	r2, [r4, #16]
 80045b6:	bf0c      	ite	eq
 80045b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80045bc:	2500      	movne	r5, #0
 80045be:	4293      	cmp	r3, r2
 80045c0:	bfc4      	itt	gt
 80045c2:	1a9b      	subgt	r3, r3, r2
 80045c4:	18ed      	addgt	r5, r5, r3
 80045c6:	2600      	movs	r6, #0
 80045c8:	341a      	adds	r4, #26
 80045ca:	42b5      	cmp	r5, r6
 80045cc:	d11a      	bne.n	8004604 <_printf_common+0xc8>
 80045ce:	2000      	movs	r0, #0
 80045d0:	e008      	b.n	80045e4 <_printf_common+0xa8>
 80045d2:	2301      	movs	r3, #1
 80045d4:	4652      	mov	r2, sl
 80045d6:	4649      	mov	r1, r9
 80045d8:	4638      	mov	r0, r7
 80045da:	47c0      	blx	r8
 80045dc:	3001      	adds	r0, #1
 80045de:	d103      	bne.n	80045e8 <_printf_common+0xac>
 80045e0:	f04f 30ff 	mov.w	r0, #4294967295
 80045e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045e8:	3501      	adds	r5, #1
 80045ea:	e7c6      	b.n	800457a <_printf_common+0x3e>
 80045ec:	18e1      	adds	r1, r4, r3
 80045ee:	1c5a      	adds	r2, r3, #1
 80045f0:	2030      	movs	r0, #48	; 0x30
 80045f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80045f6:	4422      	add	r2, r4
 80045f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80045fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004600:	3302      	adds	r3, #2
 8004602:	e7c7      	b.n	8004594 <_printf_common+0x58>
 8004604:	2301      	movs	r3, #1
 8004606:	4622      	mov	r2, r4
 8004608:	4649      	mov	r1, r9
 800460a:	4638      	mov	r0, r7
 800460c:	47c0      	blx	r8
 800460e:	3001      	adds	r0, #1
 8004610:	d0e6      	beq.n	80045e0 <_printf_common+0xa4>
 8004612:	3601      	adds	r6, #1
 8004614:	e7d9      	b.n	80045ca <_printf_common+0x8e>
	...

08004618 <_printf_i>:
 8004618:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800461c:	460c      	mov	r4, r1
 800461e:	4691      	mov	r9, r2
 8004620:	7e27      	ldrb	r7, [r4, #24]
 8004622:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004624:	2f78      	cmp	r7, #120	; 0x78
 8004626:	4680      	mov	r8, r0
 8004628:	469a      	mov	sl, r3
 800462a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800462e:	d807      	bhi.n	8004640 <_printf_i+0x28>
 8004630:	2f62      	cmp	r7, #98	; 0x62
 8004632:	d80a      	bhi.n	800464a <_printf_i+0x32>
 8004634:	2f00      	cmp	r7, #0
 8004636:	f000 80d8 	beq.w	80047ea <_printf_i+0x1d2>
 800463a:	2f58      	cmp	r7, #88	; 0x58
 800463c:	f000 80a3 	beq.w	8004786 <_printf_i+0x16e>
 8004640:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004644:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004648:	e03a      	b.n	80046c0 <_printf_i+0xa8>
 800464a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800464e:	2b15      	cmp	r3, #21
 8004650:	d8f6      	bhi.n	8004640 <_printf_i+0x28>
 8004652:	a001      	add	r0, pc, #4	; (adr r0, 8004658 <_printf_i+0x40>)
 8004654:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004658:	080046b1 	.word	0x080046b1
 800465c:	080046c5 	.word	0x080046c5
 8004660:	08004641 	.word	0x08004641
 8004664:	08004641 	.word	0x08004641
 8004668:	08004641 	.word	0x08004641
 800466c:	08004641 	.word	0x08004641
 8004670:	080046c5 	.word	0x080046c5
 8004674:	08004641 	.word	0x08004641
 8004678:	08004641 	.word	0x08004641
 800467c:	08004641 	.word	0x08004641
 8004680:	08004641 	.word	0x08004641
 8004684:	080047d1 	.word	0x080047d1
 8004688:	080046f5 	.word	0x080046f5
 800468c:	080047b3 	.word	0x080047b3
 8004690:	08004641 	.word	0x08004641
 8004694:	08004641 	.word	0x08004641
 8004698:	080047f3 	.word	0x080047f3
 800469c:	08004641 	.word	0x08004641
 80046a0:	080046f5 	.word	0x080046f5
 80046a4:	08004641 	.word	0x08004641
 80046a8:	08004641 	.word	0x08004641
 80046ac:	080047bb 	.word	0x080047bb
 80046b0:	680b      	ldr	r3, [r1, #0]
 80046b2:	1d1a      	adds	r2, r3, #4
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	600a      	str	r2, [r1, #0]
 80046b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80046bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80046c0:	2301      	movs	r3, #1
 80046c2:	e0a3      	b.n	800480c <_printf_i+0x1f4>
 80046c4:	6825      	ldr	r5, [r4, #0]
 80046c6:	6808      	ldr	r0, [r1, #0]
 80046c8:	062e      	lsls	r6, r5, #24
 80046ca:	f100 0304 	add.w	r3, r0, #4
 80046ce:	d50a      	bpl.n	80046e6 <_printf_i+0xce>
 80046d0:	6805      	ldr	r5, [r0, #0]
 80046d2:	600b      	str	r3, [r1, #0]
 80046d4:	2d00      	cmp	r5, #0
 80046d6:	da03      	bge.n	80046e0 <_printf_i+0xc8>
 80046d8:	232d      	movs	r3, #45	; 0x2d
 80046da:	426d      	negs	r5, r5
 80046dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046e0:	485e      	ldr	r0, [pc, #376]	; (800485c <_printf_i+0x244>)
 80046e2:	230a      	movs	r3, #10
 80046e4:	e019      	b.n	800471a <_printf_i+0x102>
 80046e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80046ea:	6805      	ldr	r5, [r0, #0]
 80046ec:	600b      	str	r3, [r1, #0]
 80046ee:	bf18      	it	ne
 80046f0:	b22d      	sxthne	r5, r5
 80046f2:	e7ef      	b.n	80046d4 <_printf_i+0xbc>
 80046f4:	680b      	ldr	r3, [r1, #0]
 80046f6:	6825      	ldr	r5, [r4, #0]
 80046f8:	1d18      	adds	r0, r3, #4
 80046fa:	6008      	str	r0, [r1, #0]
 80046fc:	0628      	lsls	r0, r5, #24
 80046fe:	d501      	bpl.n	8004704 <_printf_i+0xec>
 8004700:	681d      	ldr	r5, [r3, #0]
 8004702:	e002      	b.n	800470a <_printf_i+0xf2>
 8004704:	0669      	lsls	r1, r5, #25
 8004706:	d5fb      	bpl.n	8004700 <_printf_i+0xe8>
 8004708:	881d      	ldrh	r5, [r3, #0]
 800470a:	4854      	ldr	r0, [pc, #336]	; (800485c <_printf_i+0x244>)
 800470c:	2f6f      	cmp	r7, #111	; 0x6f
 800470e:	bf0c      	ite	eq
 8004710:	2308      	moveq	r3, #8
 8004712:	230a      	movne	r3, #10
 8004714:	2100      	movs	r1, #0
 8004716:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800471a:	6866      	ldr	r6, [r4, #4]
 800471c:	60a6      	str	r6, [r4, #8]
 800471e:	2e00      	cmp	r6, #0
 8004720:	bfa2      	ittt	ge
 8004722:	6821      	ldrge	r1, [r4, #0]
 8004724:	f021 0104 	bicge.w	r1, r1, #4
 8004728:	6021      	strge	r1, [r4, #0]
 800472a:	b90d      	cbnz	r5, 8004730 <_printf_i+0x118>
 800472c:	2e00      	cmp	r6, #0
 800472e:	d04d      	beq.n	80047cc <_printf_i+0x1b4>
 8004730:	4616      	mov	r6, r2
 8004732:	fbb5 f1f3 	udiv	r1, r5, r3
 8004736:	fb03 5711 	mls	r7, r3, r1, r5
 800473a:	5dc7      	ldrb	r7, [r0, r7]
 800473c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004740:	462f      	mov	r7, r5
 8004742:	42bb      	cmp	r3, r7
 8004744:	460d      	mov	r5, r1
 8004746:	d9f4      	bls.n	8004732 <_printf_i+0x11a>
 8004748:	2b08      	cmp	r3, #8
 800474a:	d10b      	bne.n	8004764 <_printf_i+0x14c>
 800474c:	6823      	ldr	r3, [r4, #0]
 800474e:	07df      	lsls	r7, r3, #31
 8004750:	d508      	bpl.n	8004764 <_printf_i+0x14c>
 8004752:	6923      	ldr	r3, [r4, #16]
 8004754:	6861      	ldr	r1, [r4, #4]
 8004756:	4299      	cmp	r1, r3
 8004758:	bfde      	ittt	le
 800475a:	2330      	movle	r3, #48	; 0x30
 800475c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004760:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004764:	1b92      	subs	r2, r2, r6
 8004766:	6122      	str	r2, [r4, #16]
 8004768:	f8cd a000 	str.w	sl, [sp]
 800476c:	464b      	mov	r3, r9
 800476e:	aa03      	add	r2, sp, #12
 8004770:	4621      	mov	r1, r4
 8004772:	4640      	mov	r0, r8
 8004774:	f7ff fee2 	bl	800453c <_printf_common>
 8004778:	3001      	adds	r0, #1
 800477a:	d14c      	bne.n	8004816 <_printf_i+0x1fe>
 800477c:	f04f 30ff 	mov.w	r0, #4294967295
 8004780:	b004      	add	sp, #16
 8004782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004786:	4835      	ldr	r0, [pc, #212]	; (800485c <_printf_i+0x244>)
 8004788:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800478c:	6823      	ldr	r3, [r4, #0]
 800478e:	680e      	ldr	r6, [r1, #0]
 8004790:	061f      	lsls	r7, r3, #24
 8004792:	f856 5b04 	ldr.w	r5, [r6], #4
 8004796:	600e      	str	r6, [r1, #0]
 8004798:	d514      	bpl.n	80047c4 <_printf_i+0x1ac>
 800479a:	07d9      	lsls	r1, r3, #31
 800479c:	bf44      	itt	mi
 800479e:	f043 0320 	orrmi.w	r3, r3, #32
 80047a2:	6023      	strmi	r3, [r4, #0]
 80047a4:	b91d      	cbnz	r5, 80047ae <_printf_i+0x196>
 80047a6:	6823      	ldr	r3, [r4, #0]
 80047a8:	f023 0320 	bic.w	r3, r3, #32
 80047ac:	6023      	str	r3, [r4, #0]
 80047ae:	2310      	movs	r3, #16
 80047b0:	e7b0      	b.n	8004714 <_printf_i+0xfc>
 80047b2:	6823      	ldr	r3, [r4, #0]
 80047b4:	f043 0320 	orr.w	r3, r3, #32
 80047b8:	6023      	str	r3, [r4, #0]
 80047ba:	2378      	movs	r3, #120	; 0x78
 80047bc:	4828      	ldr	r0, [pc, #160]	; (8004860 <_printf_i+0x248>)
 80047be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80047c2:	e7e3      	b.n	800478c <_printf_i+0x174>
 80047c4:	065e      	lsls	r6, r3, #25
 80047c6:	bf48      	it	mi
 80047c8:	b2ad      	uxthmi	r5, r5
 80047ca:	e7e6      	b.n	800479a <_printf_i+0x182>
 80047cc:	4616      	mov	r6, r2
 80047ce:	e7bb      	b.n	8004748 <_printf_i+0x130>
 80047d0:	680b      	ldr	r3, [r1, #0]
 80047d2:	6826      	ldr	r6, [r4, #0]
 80047d4:	6960      	ldr	r0, [r4, #20]
 80047d6:	1d1d      	adds	r5, r3, #4
 80047d8:	600d      	str	r5, [r1, #0]
 80047da:	0635      	lsls	r5, r6, #24
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	d501      	bpl.n	80047e4 <_printf_i+0x1cc>
 80047e0:	6018      	str	r0, [r3, #0]
 80047e2:	e002      	b.n	80047ea <_printf_i+0x1d2>
 80047e4:	0671      	lsls	r1, r6, #25
 80047e6:	d5fb      	bpl.n	80047e0 <_printf_i+0x1c8>
 80047e8:	8018      	strh	r0, [r3, #0]
 80047ea:	2300      	movs	r3, #0
 80047ec:	6123      	str	r3, [r4, #16]
 80047ee:	4616      	mov	r6, r2
 80047f0:	e7ba      	b.n	8004768 <_printf_i+0x150>
 80047f2:	680b      	ldr	r3, [r1, #0]
 80047f4:	1d1a      	adds	r2, r3, #4
 80047f6:	600a      	str	r2, [r1, #0]
 80047f8:	681e      	ldr	r6, [r3, #0]
 80047fa:	6862      	ldr	r2, [r4, #4]
 80047fc:	2100      	movs	r1, #0
 80047fe:	4630      	mov	r0, r6
 8004800:	f7fb fce6 	bl	80001d0 <memchr>
 8004804:	b108      	cbz	r0, 800480a <_printf_i+0x1f2>
 8004806:	1b80      	subs	r0, r0, r6
 8004808:	6060      	str	r0, [r4, #4]
 800480a:	6863      	ldr	r3, [r4, #4]
 800480c:	6123      	str	r3, [r4, #16]
 800480e:	2300      	movs	r3, #0
 8004810:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004814:	e7a8      	b.n	8004768 <_printf_i+0x150>
 8004816:	6923      	ldr	r3, [r4, #16]
 8004818:	4632      	mov	r2, r6
 800481a:	4649      	mov	r1, r9
 800481c:	4640      	mov	r0, r8
 800481e:	47d0      	blx	sl
 8004820:	3001      	adds	r0, #1
 8004822:	d0ab      	beq.n	800477c <_printf_i+0x164>
 8004824:	6823      	ldr	r3, [r4, #0]
 8004826:	079b      	lsls	r3, r3, #30
 8004828:	d413      	bmi.n	8004852 <_printf_i+0x23a>
 800482a:	68e0      	ldr	r0, [r4, #12]
 800482c:	9b03      	ldr	r3, [sp, #12]
 800482e:	4298      	cmp	r0, r3
 8004830:	bfb8      	it	lt
 8004832:	4618      	movlt	r0, r3
 8004834:	e7a4      	b.n	8004780 <_printf_i+0x168>
 8004836:	2301      	movs	r3, #1
 8004838:	4632      	mov	r2, r6
 800483a:	4649      	mov	r1, r9
 800483c:	4640      	mov	r0, r8
 800483e:	47d0      	blx	sl
 8004840:	3001      	adds	r0, #1
 8004842:	d09b      	beq.n	800477c <_printf_i+0x164>
 8004844:	3501      	adds	r5, #1
 8004846:	68e3      	ldr	r3, [r4, #12]
 8004848:	9903      	ldr	r1, [sp, #12]
 800484a:	1a5b      	subs	r3, r3, r1
 800484c:	42ab      	cmp	r3, r5
 800484e:	dcf2      	bgt.n	8004836 <_printf_i+0x21e>
 8004850:	e7eb      	b.n	800482a <_printf_i+0x212>
 8004852:	2500      	movs	r5, #0
 8004854:	f104 0619 	add.w	r6, r4, #25
 8004858:	e7f5      	b.n	8004846 <_printf_i+0x22e>
 800485a:	bf00      	nop
 800485c:	08004ae5 	.word	0x08004ae5
 8004860:	08004af6 	.word	0x08004af6

08004864 <_sbrk_r>:
 8004864:	b538      	push	{r3, r4, r5, lr}
 8004866:	4d06      	ldr	r5, [pc, #24]	; (8004880 <_sbrk_r+0x1c>)
 8004868:	2300      	movs	r3, #0
 800486a:	4604      	mov	r4, r0
 800486c:	4608      	mov	r0, r1
 800486e:	602b      	str	r3, [r5, #0]
 8004870:	f7fc fafa 	bl	8000e68 <_sbrk>
 8004874:	1c43      	adds	r3, r0, #1
 8004876:	d102      	bne.n	800487e <_sbrk_r+0x1a>
 8004878:	682b      	ldr	r3, [r5, #0]
 800487a:	b103      	cbz	r3, 800487e <_sbrk_r+0x1a>
 800487c:	6023      	str	r3, [r4, #0]
 800487e:	bd38      	pop	{r3, r4, r5, pc}
 8004880:	2000018c 	.word	0x2000018c

08004884 <__sread>:
 8004884:	b510      	push	{r4, lr}
 8004886:	460c      	mov	r4, r1
 8004888:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800488c:	f000 f8a0 	bl	80049d0 <_read_r>
 8004890:	2800      	cmp	r0, #0
 8004892:	bfab      	itete	ge
 8004894:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004896:	89a3      	ldrhlt	r3, [r4, #12]
 8004898:	181b      	addge	r3, r3, r0
 800489a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800489e:	bfac      	ite	ge
 80048a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80048a2:	81a3      	strhlt	r3, [r4, #12]
 80048a4:	bd10      	pop	{r4, pc}

080048a6 <__swrite>:
 80048a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048aa:	461f      	mov	r7, r3
 80048ac:	898b      	ldrh	r3, [r1, #12]
 80048ae:	05db      	lsls	r3, r3, #23
 80048b0:	4605      	mov	r5, r0
 80048b2:	460c      	mov	r4, r1
 80048b4:	4616      	mov	r6, r2
 80048b6:	d505      	bpl.n	80048c4 <__swrite+0x1e>
 80048b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048bc:	2302      	movs	r3, #2
 80048be:	2200      	movs	r2, #0
 80048c0:	f000 f868 	bl	8004994 <_lseek_r>
 80048c4:	89a3      	ldrh	r3, [r4, #12]
 80048c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048ce:	81a3      	strh	r3, [r4, #12]
 80048d0:	4632      	mov	r2, r6
 80048d2:	463b      	mov	r3, r7
 80048d4:	4628      	mov	r0, r5
 80048d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048da:	f000 b817 	b.w	800490c <_write_r>

080048de <__sseek>:
 80048de:	b510      	push	{r4, lr}
 80048e0:	460c      	mov	r4, r1
 80048e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048e6:	f000 f855 	bl	8004994 <_lseek_r>
 80048ea:	1c43      	adds	r3, r0, #1
 80048ec:	89a3      	ldrh	r3, [r4, #12]
 80048ee:	bf15      	itete	ne
 80048f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80048f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80048f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80048fa:	81a3      	strheq	r3, [r4, #12]
 80048fc:	bf18      	it	ne
 80048fe:	81a3      	strhne	r3, [r4, #12]
 8004900:	bd10      	pop	{r4, pc}

08004902 <__sclose>:
 8004902:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004906:	f000 b813 	b.w	8004930 <_close_r>
	...

0800490c <_write_r>:
 800490c:	b538      	push	{r3, r4, r5, lr}
 800490e:	4d07      	ldr	r5, [pc, #28]	; (800492c <_write_r+0x20>)
 8004910:	4604      	mov	r4, r0
 8004912:	4608      	mov	r0, r1
 8004914:	4611      	mov	r1, r2
 8004916:	2200      	movs	r2, #0
 8004918:	602a      	str	r2, [r5, #0]
 800491a:	461a      	mov	r2, r3
 800491c:	f7fc fa53 	bl	8000dc6 <_write>
 8004920:	1c43      	adds	r3, r0, #1
 8004922:	d102      	bne.n	800492a <_write_r+0x1e>
 8004924:	682b      	ldr	r3, [r5, #0]
 8004926:	b103      	cbz	r3, 800492a <_write_r+0x1e>
 8004928:	6023      	str	r3, [r4, #0]
 800492a:	bd38      	pop	{r3, r4, r5, pc}
 800492c:	2000018c 	.word	0x2000018c

08004930 <_close_r>:
 8004930:	b538      	push	{r3, r4, r5, lr}
 8004932:	4d06      	ldr	r5, [pc, #24]	; (800494c <_close_r+0x1c>)
 8004934:	2300      	movs	r3, #0
 8004936:	4604      	mov	r4, r0
 8004938:	4608      	mov	r0, r1
 800493a:	602b      	str	r3, [r5, #0]
 800493c:	f7fc fa5f 	bl	8000dfe <_close>
 8004940:	1c43      	adds	r3, r0, #1
 8004942:	d102      	bne.n	800494a <_close_r+0x1a>
 8004944:	682b      	ldr	r3, [r5, #0]
 8004946:	b103      	cbz	r3, 800494a <_close_r+0x1a>
 8004948:	6023      	str	r3, [r4, #0]
 800494a:	bd38      	pop	{r3, r4, r5, pc}
 800494c:	2000018c 	.word	0x2000018c

08004950 <_fstat_r>:
 8004950:	b538      	push	{r3, r4, r5, lr}
 8004952:	4d07      	ldr	r5, [pc, #28]	; (8004970 <_fstat_r+0x20>)
 8004954:	2300      	movs	r3, #0
 8004956:	4604      	mov	r4, r0
 8004958:	4608      	mov	r0, r1
 800495a:	4611      	mov	r1, r2
 800495c:	602b      	str	r3, [r5, #0]
 800495e:	f7fc fa5a 	bl	8000e16 <_fstat>
 8004962:	1c43      	adds	r3, r0, #1
 8004964:	d102      	bne.n	800496c <_fstat_r+0x1c>
 8004966:	682b      	ldr	r3, [r5, #0]
 8004968:	b103      	cbz	r3, 800496c <_fstat_r+0x1c>
 800496a:	6023      	str	r3, [r4, #0]
 800496c:	bd38      	pop	{r3, r4, r5, pc}
 800496e:	bf00      	nop
 8004970:	2000018c 	.word	0x2000018c

08004974 <_isatty_r>:
 8004974:	b538      	push	{r3, r4, r5, lr}
 8004976:	4d06      	ldr	r5, [pc, #24]	; (8004990 <_isatty_r+0x1c>)
 8004978:	2300      	movs	r3, #0
 800497a:	4604      	mov	r4, r0
 800497c:	4608      	mov	r0, r1
 800497e:	602b      	str	r3, [r5, #0]
 8004980:	f7fc fa59 	bl	8000e36 <_isatty>
 8004984:	1c43      	adds	r3, r0, #1
 8004986:	d102      	bne.n	800498e <_isatty_r+0x1a>
 8004988:	682b      	ldr	r3, [r5, #0]
 800498a:	b103      	cbz	r3, 800498e <_isatty_r+0x1a>
 800498c:	6023      	str	r3, [r4, #0]
 800498e:	bd38      	pop	{r3, r4, r5, pc}
 8004990:	2000018c 	.word	0x2000018c

08004994 <_lseek_r>:
 8004994:	b538      	push	{r3, r4, r5, lr}
 8004996:	4d07      	ldr	r5, [pc, #28]	; (80049b4 <_lseek_r+0x20>)
 8004998:	4604      	mov	r4, r0
 800499a:	4608      	mov	r0, r1
 800499c:	4611      	mov	r1, r2
 800499e:	2200      	movs	r2, #0
 80049a0:	602a      	str	r2, [r5, #0]
 80049a2:	461a      	mov	r2, r3
 80049a4:	f7fc fa52 	bl	8000e4c <_lseek>
 80049a8:	1c43      	adds	r3, r0, #1
 80049aa:	d102      	bne.n	80049b2 <_lseek_r+0x1e>
 80049ac:	682b      	ldr	r3, [r5, #0]
 80049ae:	b103      	cbz	r3, 80049b2 <_lseek_r+0x1e>
 80049b0:	6023      	str	r3, [r4, #0]
 80049b2:	bd38      	pop	{r3, r4, r5, pc}
 80049b4:	2000018c 	.word	0x2000018c

080049b8 <__malloc_lock>:
 80049b8:	4801      	ldr	r0, [pc, #4]	; (80049c0 <__malloc_lock+0x8>)
 80049ba:	f7ff bb55 	b.w	8004068 <__retarget_lock_acquire_recursive>
 80049be:	bf00      	nop
 80049c0:	20000184 	.word	0x20000184

080049c4 <__malloc_unlock>:
 80049c4:	4801      	ldr	r0, [pc, #4]	; (80049cc <__malloc_unlock+0x8>)
 80049c6:	f7ff bb50 	b.w	800406a <__retarget_lock_release_recursive>
 80049ca:	bf00      	nop
 80049cc:	20000184 	.word	0x20000184

080049d0 <_read_r>:
 80049d0:	b538      	push	{r3, r4, r5, lr}
 80049d2:	4d07      	ldr	r5, [pc, #28]	; (80049f0 <_read_r+0x20>)
 80049d4:	4604      	mov	r4, r0
 80049d6:	4608      	mov	r0, r1
 80049d8:	4611      	mov	r1, r2
 80049da:	2200      	movs	r2, #0
 80049dc:	602a      	str	r2, [r5, #0]
 80049de:	461a      	mov	r2, r3
 80049e0:	f7fc f9d4 	bl	8000d8c <_read>
 80049e4:	1c43      	adds	r3, r0, #1
 80049e6:	d102      	bne.n	80049ee <_read_r+0x1e>
 80049e8:	682b      	ldr	r3, [r5, #0]
 80049ea:	b103      	cbz	r3, 80049ee <_read_r+0x1e>
 80049ec:	6023      	str	r3, [r4, #0]
 80049ee:	bd38      	pop	{r3, r4, r5, pc}
 80049f0:	2000018c 	.word	0x2000018c

080049f4 <_init>:
 80049f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049f6:	bf00      	nop
 80049f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049fa:	bc08      	pop	{r3}
 80049fc:	469e      	mov	lr, r3
 80049fe:	4770      	bx	lr

08004a00 <_fini>:
 8004a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a02:	bf00      	nop
 8004a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a06:	bc08      	pop	{r3}
 8004a08:	469e      	mov	lr, r3
 8004a0a:	4770      	bx	lr
