\chapter{The Rename Stage}

The rename stage maps the {\em ISA} or {\em logical} register specifiers of each instruction to {\em physical} register specifiers. 

% discuss how this is an explicit renamed design
% discuss what renaming gets us (breaks all but true dependences)
% allows loop iterations to procceed in parallel, thanks to breaking the ``name" hazard