$date
	Fri Oct 28 23:06:30 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! c_out $end
$var wire 1 " s0_out $end
$var wire 1 # s1_out $end
$var reg 1 $ a0_in $end
$var reg 1 % a1_in $end
$var reg 1 & b0_in $end
$var reg 1 ' b1_in $end
$var integer 32 ( i [31:0] $end
$scope module adder1 $end
$var wire 1 ) a0 $end
$var wire 1 * a1 $end
$var wire 1 + b0 $end
$var wire 1 , b1 $end
$var wire 1 ! c $end
$var wire 1 " s0 $end
$var wire 1 # s1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
x)
b0 (
x'
x&
x%
x$
x#
x"
x!
$end
#1
0#
0!
0"
0%
0*
0$
0)
0'
0,
0&
0+
#2
b1 (
#3
1"
1&
1+
#4
b10 (
#5
1#
0"
1'
1,
0&
0+
#6
b11 (
#7
1"
1&
1+
#8
b100 (
#9
0#
1$
1)
0'
0,
0&
0+
#10
b101 (
#11
1#
0"
1&
1+
#12
b110 (
#13
1"
1'
1,
0&
0+
#14
b111 (
#15
1!
0#
0"
1&
1+
#16
b1000 (
#17
1#
0!
1%
1*
0$
0)
0'
0,
0&
0+
#18
b1001 (
#19
1"
1&
1+
#20
b1010 (
#21
0#
1!
0"
1'
1,
0&
0+
#22
b1011 (
#23
1"
1&
1+
#24
b1100 (
#25
1#
0!
1$
1)
0'
0,
0&
0+
#26
b1101 (
#27
0#
1!
0"
1&
1+
#28
b1110 (
#29
0#
1!
1"
1'
1,
0&
0+
#30
b1111 (
#31
1#
0"
1&
1+
#32
b10000 (
