TimeQuest Timing Analyzer report for experiment2
Tue Jan 13 17:34:15 2015
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'C_50MHz'
 14. Slow Model Hold: 'C_50MHz'
 15. Slow Model Hold: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 16. Slow Model Recovery: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 17. Slow Model Recovery: 'C_50MHz'
 18. Slow Model Removal: 'C_50MHz'
 19. Slow Model Removal: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 20. Slow Model Minimum Pulse Width: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 21. Slow Model Minimum Pulse Width: 'C_50MHz'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Output Enable Times
 29. Minimum Output Enable Times
 30. Output Disable Times
 31. Minimum Output Disable Times
 32. Fast Model Setup Summary
 33. Fast Model Hold Summary
 34. Fast Model Recovery Summary
 35. Fast Model Removal Summary
 36. Fast Model Minimum Pulse Width Summary
 37. Fast Model Setup: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 38. Fast Model Setup: 'C_50MHz'
 39. Fast Model Hold: 'C_50MHz'
 40. Fast Model Hold: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 41. Fast Model Recovery: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 42. Fast Model Recovery: 'C_50MHz'
 43. Fast Model Removal: 'C_50MHz'
 44. Fast Model Removal: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 45. Fast Model Minimum Pulse Width: 'u7|sdram_pll1|altpll_component|pll|clk[0]'
 46. Fast Model Minimum Pulse Width: 'C_50MHz'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Propagation Delay
 52. Minimum Propagation Delay
 53. Output Enable Times
 54. Minimum Output Enable Times
 55. Output Disable Times
 56. Minimum Output Disable Times
 57. Multicorner Timing Analysis Summary
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Progagation Delay
 63. Minimum Progagation Delay
 64. Setup Transfers
 65. Hold Transfers
 66. Recovery Transfers
 67. Removal Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version ;
; Revision Name      ; experiment2                                                      ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; experiment2.sdc ; OK     ; Tue Jan 13 17:34:13 2015 ;
+-----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+---------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+---------+---------------------------------------------+-----------------------------------------------+
; C_50MHz                                   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;         ;                                             ; { CLOCK_50_I }                                ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; Generated ; 8.333  ; 120.0 MHz ; 0.000  ; 4.166  ; 50.00      ; 5         ; 12          ;        ;        ;           ;            ; false    ; C_50MHz ; u7|sdram_pll1|altpll_component|pll|inclk[0] ; { u7|sdram_pll1|altpll_component|pll|clk[0] } ;
; u7|sdram_pll1|altpll_component|pll|clk[1] ; Generated ; 8.333  ; 120.0 MHz ; -2.916 ; 1.250  ; 50.00      ; 5         ; 12          ; -126.0 ;        ;           ;            ; false    ; C_50MHz ; u7|sdram_pll1|altpll_component|pll|inclk[0] ; { u7|sdram_pll1|altpll_component|pll|clk[1] } ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+---------+---------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                         ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 96.44 MHz  ; 96.44 MHz       ; C_50MHz                                   ;      ;
; 155.52 MHz ; 155.52 MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Slow Model Setup Summary                                           ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.055 ; -279.323      ;
; C_50MHz                                   ; 9.631  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Hold Summary                                           ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; C_50MHz                                   ; 0.391 ; 0.000         ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow Model Recovery Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u7|sdram_pll1|altpll_component|pll|clk[0] ; -5.524 ; -1202.384     ;
; C_50MHz                                   ; 6.029  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Removal Summary                                        ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; C_50MHz                                   ; 3.719 ; 0.000         ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; 5.204 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.786 ; 0.000         ;
; C_50MHz                                   ; 7.620 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -4.055 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[8]      ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.395     ; 3.361      ;
; -4.055 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[9]      ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.395     ; 3.361      ;
; -4.055 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[10]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.395     ; 3.361      ;
; -4.055 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[14]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.395     ; 3.361      ;
; -3.854 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[11]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.386     ; 3.169      ;
; -3.854 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[15]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.386     ; 3.169      ;
; -3.854 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[16]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.386     ; 3.169      ;
; -3.854 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[17]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.386     ; 3.169      ;
; -3.854 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[19]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.386     ; 3.169      ;
; -3.854 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[20]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.386     ; 3.169      ;
; -3.854 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[21]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.386     ; 3.169      ;
; -3.823 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|RD_MASK[1]    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 3.140      ;
; -3.823 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|RD_MASK[0]    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 3.140      ;
; -3.823 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mRD           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 3.140      ;
; -3.807 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mWR           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 3.124      ;
; -3.807 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|WR_MASK[0]    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 3.124      ;
; -3.807 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|WR_MASK[1]    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 3.124      ;
; -3.625 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[12]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.385     ; 2.941      ;
; -3.625 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[13]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.385     ; 2.941      ;
; -3.625 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[18]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.385     ; 2.941      ;
; -3.625 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[22]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.385     ; 2.941      ;
; -3.483 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.396     ; 2.788      ;
; -3.483 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.396     ; 2.788      ;
; -3.483 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.396     ; 2.788      ;
; -3.483 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.396     ; 2.788      ;
; -3.483 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[13] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.396     ; 2.788      ;
; -3.483 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[14] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.396     ; 2.788      ;
; -3.483 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[15] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.396     ; 2.788      ;
; -3.483 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[16] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.396     ; 2.788      ;
; -3.483 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[17] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.396     ; 2.788      ;
; -3.483 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[18] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.396     ; 2.788      ;
; -3.483 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[19] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.396     ; 2.788      ;
; -3.483 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[20] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.396     ; 2.788      ;
; -3.483 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[21] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.396     ; 2.788      ;
; -3.483 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[22] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.396     ; 2.788      ;
; -3.483 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.396     ; 2.788      ;
; -3.272 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.383     ; 2.590      ;
; -3.272 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[10] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.383     ; 2.590      ;
; -3.272 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[11] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.383     ; 2.590      ;
; -3.272 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[12] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.383     ; 2.590      ;
; -3.272 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[13] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.383     ; 2.590      ;
; -3.272 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[14] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.383     ; 2.590      ;
; -3.272 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[15] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.383     ; 2.590      ;
; -3.272 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[16] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.383     ; 2.590      ;
; -3.272 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[17] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.383     ; 2.590      ;
; -3.272 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[18] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.383     ; 2.590      ;
; -3.272 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[19] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.383     ; 2.590      ;
; -3.272 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[20] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.383     ; 2.590      ;
; -3.272 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[21] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.383     ; 2.590      ;
; -3.272 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[22] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.383     ; 2.590      ;
; -3.272 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.383     ; 2.590      ;
; -3.262 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.393     ; 2.570      ;
; -3.262 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[10] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.393     ; 2.570      ;
; -3.262 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[11] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.393     ; 2.570      ;
; -3.262 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[12] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.393     ; 2.570      ;
; -3.262 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[13] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.393     ; 2.570      ;
; -3.262 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[14] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.393     ; 2.570      ;
; -3.262 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[15] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.393     ; 2.570      ;
; -3.262 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[16] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.393     ; 2.570      ;
; -3.262 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[17] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.393     ; 2.570      ;
; -3.262 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[18] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.393     ; 2.570      ;
; -3.262 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[19] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.393     ; 2.570      ;
; -3.262 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[20] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.393     ; 2.570      ;
; -3.262 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[21] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.393     ; 2.570      ;
; -3.262 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[22] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.393     ; 2.570      ;
; -3.262 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.393     ; 2.570      ;
; -3.232 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 2.549      ;
; -3.232 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 2.549      ;
; -3.232 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 2.549      ;
; -3.232 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[12] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 2.549      ;
; -3.232 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 2.549      ;
; -3.232 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[14] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 2.549      ;
; -3.232 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[15] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 2.549      ;
; -3.232 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[16] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 2.549      ;
; -3.232 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[17] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 2.549      ;
; -3.232 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[18] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 2.549      ;
; -3.232 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[19] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 2.549      ;
; -3.232 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[20] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 2.549      ;
; -3.232 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[21] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 2.549      ;
; -3.232 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[22] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 2.549      ;
; -3.232 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.384     ; 2.549      ;
; 1.903  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[8]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 6.450      ;
; 1.903  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[9]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 6.450      ;
; 1.903  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[10]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 6.450      ;
; 1.903  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[14]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 6.450      ;
; 2.000  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[8]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.369      ;
; 2.000  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[9]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.369      ;
; 2.000  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[10]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.369      ;
; 2.000  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[14]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.369      ;
; 2.037  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[8]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.332      ;
; 2.037  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[9]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.332      ;
; 2.037  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[10]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.332      ;
; 2.037  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[14]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.332      ;
; 2.039  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Sdram_Control_4Port:u7|mADDR[8]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.330      ;
; 2.039  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Sdram_Control_4Port:u7|mADDR[9]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.330      ;
; 2.039  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Sdram_Control_4Port:u7|mADDR[10]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.330      ;
; 2.039  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Sdram_Control_4Port:u7|mADDR[14]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.000      ; 6.330      ;
; 2.053  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Sdram_Control_4Port:u7|mADDR[8]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 6.300      ;
; 2.053  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Sdram_Control_4Port:u7|mADDR[9]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 6.300      ;
; 2.053  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Sdram_Control_4Port:u7|mADDR[10]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.016     ; 6.300      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'C_50MHz'                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.631  ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 10.413     ;
; 9.750  ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 10.294     ;
; 9.798  ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 10.230     ;
; 9.810  ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 10.234     ;
; 9.917  ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 10.111     ;
; 9.947  ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 10.081     ;
; 9.968  ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 10.076     ;
; 9.977  ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 10.051     ;
; 10.009 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 10.035     ;
; 10.066 ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.962      ;
; 10.096 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 9.948      ;
; 10.126 ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.902      ;
; 10.135 ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.893      ;
; 10.153 ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.875      ;
; 10.161 ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.867      ;
; 10.176 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.852      ;
; 10.263 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.765      ;
; 10.272 ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.756      ;
; 10.280 ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.748      ;
; 10.284 ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.744      ;
; 10.301 ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.727      ;
; 10.325 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.703      ;
; 10.332 ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.696      ;
; 10.340 ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.688      ;
; 10.365 ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.663      ;
; 10.412 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.616      ;
; 10.420 ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.608      ;
; 10.480 ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.548      ;
; 10.484 ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.544      ;
; 10.490 ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.538      ;
; 10.498 ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.530      ;
; 10.510 ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.518      ;
; 10.531 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.497      ;
; 10.539 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.489      ;
; 10.544 ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.484      ;
; 10.572 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 9.472      ;
; 10.594 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 9.450      ;
; 10.618 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.410      ;
; 10.626 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.402      ;
; 10.629 ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.399      ;
; 10.638 ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.390      ;
; 10.679 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.349      ;
; 10.689 ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.339      ;
; 10.702 ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.326      ;
; 10.722 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 9.322      ;
; 10.739 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.289      ;
; 10.743 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.285      ;
; 10.761 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.267      ;
; 10.763 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.008      ; 9.281      ;
; 10.766 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.262      ;
; 10.830 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.198      ;
; 10.847 ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.181      ;
; 10.888 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.140      ;
; 10.888 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.140      ;
; 10.889 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.139      ;
; 10.910 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.118      ;
; 10.930 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.098      ;
; 10.975 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 9.053      ;
; 11.038 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.990      ;
; 11.079 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.949      ;
; 11.094 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.934      ;
; 11.102 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.926      ;
; 11.116 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.912      ;
; 11.124 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.904      ;
; 11.242 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.786      ;
; 11.244 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.784      ;
; 11.252 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.776      ;
; 11.264 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.764      ;
; 11.285 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.743      ;
; 11.293 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.735      ;
; 11.306 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.722      ;
; 11.309 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.017     ; 8.710      ;
; 11.328 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.700      ;
; 11.392 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.636      ;
; 11.433 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.595      ;
; 11.451 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.577      ;
; 11.456 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.572      ;
; 11.473 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.555      ;
; 11.476 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.033     ; 8.527      ;
; 11.497 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.531      ;
; 11.577 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.431      ;
; 11.596 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.017     ; 8.423      ;
; 11.601 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.427      ;
; 11.625 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.033     ; 8.378      ;
; 11.642 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.008     ; 8.386      ;
; 11.742 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.028     ; 8.266      ;
; 11.744 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 8.248      ;
; 11.763 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.033     ; 8.240      ;
; 11.824 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[2]                                                                                                          ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_SYNC_1K  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.006      ; 8.218      ;
; 11.824 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[2]                                                                                                          ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_DEBOUNCE ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.006      ; 8.218      ;
; 11.831 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.033     ; 8.172      ;
; 11.839 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.033     ; 8.164      ;
; 11.893 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 8.099      ;
; 11.909 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.044     ; 8.083      ;
; 11.912 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.033     ; 8.091      ;
; 11.979 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.033     ; 8.024      ;
; 11.987 ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_RECV_X                                                                                                    ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_SYNC_1K  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.005     ; 8.044      ;
; 11.987 ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_RECV_X                                                                                                    ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_DEBOUNCE ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.005     ; 8.044      ;
; 12.024 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[2]                                                                                                          ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_SEND_X   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.002      ; 8.014      ;
; 12.042 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[11]                                                                                                         ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_SYNC_1K  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.006      ; 8.000      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'C_50MHz'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Camera_MCLK                                                                                                                                                     ; Camera_MCLK                                                                                                                                                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[2]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[2]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[3]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[3]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[0]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[0]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[1]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[1]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[4]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[4]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[1]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[1]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[2]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[2]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[3]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[3]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[4]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[4]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_data[8]                                                                                                               ; LCD_Config_Controller:LCD_Config_unit|I2C_data[8]                                                                                                               ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|Acknowledge                                                                                   ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|Acknowledge                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[0]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[0]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Top_state.001                                                                                                                                                   ; Top_state.001                                                                                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_unit_start                                                                                                                                           ; LCD_Config_unit_start                                                                                                                                           ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Top_state.011                                                                                                                                                   ; Top_state.011                                                                                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Top_state.010                                                                                                                                                   ; Top_state.010                                                                                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_unit_enable                                                                                                                                              ; Camera_unit_enable                                                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Data_Controller:Camera_Data_unit|Capture_active                                                                                                          ; Camera_Data_Controller:Camera_Data_unit|Capture_active                                                                                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_unit_enable                                                                                                                                                 ; LCD_unit_enable                                                                                                                                                 ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_ENABLE                                                                                                    ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_ENABLE                                                                                                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|TP_SCLK_O                                                                                                               ; Touch_Panel_Controller:Touch_Panel_unit|TP_SCLK_O                                                                                                               ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[0]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[0]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[1]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[1]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[3]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[3]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[2]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[2]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|Touch_En                                                                                                                ; Touch_Panel_Controller:Touch_Panel_unit|Touch_En                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Touch_Panel_Controller:Touch_Panel_unit|Coord_En                                                                                                                ; Touch_Panel_Controller:Touch_Panel_unit|Coord_En                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Data_Controller:Camera_Data_unit|XY_parity[1]                                                                                                            ; Camera_Data_Controller:Camera_Data_unit|XY_parity[1]                                                                                                            ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Data_Controller:Camera_Data_unit|XY_parity[0]                                                                                                            ; Camera_Data_Controller:Camera_Data_unit|XY_parity[0]                                                                                                            ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Data_Controller:LCD_Data_unit|H_den                                                                                                                         ; LCD_Data_Controller:LCD_Data_unit|H_den                                                                                                                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Data_Controller:LCD_Data_unit|V_den                                                                                                                         ; LCD_Data_Controller:LCD_Data_unit|V_den                                                                                                                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[2]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[2]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[4]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[4]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[3]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[3]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[1]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[1]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[5]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[5]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[1]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[1]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[2]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[2]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[3]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[3]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[4]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[4]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[0]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[0]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|Error                                                                                         ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|Error                                                                                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_start                                                                                                           ; Camera_Config_Controller:Camera_Config_unit|I2C_start                                                                                                           ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[0]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[0]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|I2C_scen                                                                                      ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|I2C_scen                                                                                      ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clk_OR_msk                                                                                    ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clk_OR_msk                                                                                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.778      ;
; 0.513 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Camera_Data_Controller:Camera_Data_unit|Camera_Data_Tap0_dly[8]                                                                                                 ; Camera_Data_Controller:Camera_Data_unit|oBlue[8]                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Camera_Data_Controller:Camera_Data_unit|Camera_Data_Tap0_dly[3]                                                                                                 ; Camera_Data_Controller:Camera_Data_unit|oBlue[3]                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; Camera_Data_Controller:Camera_Data_unit|Camera_Data_Tap0_dly[0]                                                                                                 ; Camera_Data_Controller:Camera_Data_unit|oBlue[0]                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; Camera_Data_Controller:Camera_Data_unit|iCamera_Data_50[1][3]                                                                                                   ; Camera_Data_Controller:Camera_Data_unit|Camera_Data[3]                                                                                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; Camera_Data_Controller:Camera_Data_unit|iCamera_Data_50[1][7]                                                                                                   ; Camera_Data_Controller:Camera_Data_unit|Camera_Data[7]                                                                                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; Camera_Data_Controller:Camera_Data_unit|Camera_Data_Tap0_dly[9]                                                                                                 ; Camera_Data_Controller:Camera_Data_unit|oBlue[9]                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|sdat[15]                                                                                      ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|sdat[16]                                                                                      ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.784      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Read                                                                                                                                     ; Sdram_Control_4Port:u7|Read                                                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                       ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.515 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[10]                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[8]                                                                                                      ; Sdram_Control_4Port:u7|command:command1|SA[0]                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[15]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:u7|BA[1]                                                                                                                                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[17]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                        ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                             ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.524 ; Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                   ; Sdram_Control_4Port:u7|SA[4]                                                                                                                                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                         ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                   ; Sdram_Control_4Port:u7|SA[6]                                                                                                                                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.792      ;
; 0.529 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; Sdram_Control_4Port:u7|command:command1|do_initial                                                                                                              ; Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.537 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.542 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+--------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -5.524 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.832        ; -2.389     ; 4.003      ;
; -5.523 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.832        ; -2.373     ; 4.018      ;
; -5.094 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.358     ; 4.366      ;
; -5.094 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.358     ; 4.366      ;
; -5.094 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.358     ; 4.366      ;
; -5.094 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.358     ; 4.366      ;
; -5.094 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.358     ; 4.366      ;
; -5.094 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.358     ; 4.366      ;
; -5.094 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.358     ; 4.366      ;
; -5.094 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.349     ; 4.375      ;
; -5.094 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.349     ; 4.375      ;
; -5.094 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.349     ; 4.375      ;
; -5.094 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.349     ; 4.375      ;
; -5.094 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.349     ; 4.375      ;
; -5.094 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.349     ; 4.375      ;
; -5.094 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.349     ; 4.375      ;
; -5.093 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.382      ;
; -5.093 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.382      ;
; -5.093 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.382      ;
; -5.093 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.382      ;
; -5.093 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.382      ;
; -5.093 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.382      ;
; -5.093 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.382      ;
; -5.093 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.382      ;
; -5.093 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.341     ; 4.382      ;
; -5.073 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.347     ; 4.356      ;
; -5.073 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.347     ; 4.356      ;
; -5.073 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.347     ; 4.356      ;
; -5.073 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.347     ; 4.356      ;
; -5.073 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.347     ; 4.356      ;
; -5.073 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.347     ; 4.356      ;
; -5.073 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.347     ; 4.356      ;
; -5.073 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.347     ; 4.356      ;
; -5.073 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.347     ; 4.356      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.405     ; 3.987      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.405     ; 3.987      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.405     ; 3.987      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.405     ; 3.987      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.405     ; 3.987      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.405     ; 3.987      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.405     ; 3.987      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.405     ; 3.987      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[6]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.405     ; 3.987      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.405     ; 3.987      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.405     ; 3.987      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.405     ; 3.987      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 4.003      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 4.003      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 4.003      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 4.003      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.380     ; 4.012      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.380     ; 4.012      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 4.003      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 4.003      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.380     ; 4.012      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 4.003      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.380     ; 4.012      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 4.003      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.380     ; 4.012      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.380     ; 4.012      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.380     ; 4.012      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.380     ; 4.012      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.380     ; 4.012      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.380     ; 4.012      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.380     ; 4.012      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.380     ; 4.012      ;
; -4.691 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.389     ; 4.003      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 4.020      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 4.020      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 4.020      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 4.020      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 4.019      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 4.020      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 4.020      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 4.020      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.371     ; 4.020      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.379     ; 4.012      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 4.019      ;
; -4.690 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.372     ; 4.019      ;
; -4.670 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[0]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.378     ; 3.993      ;
; -4.670 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.381     ; 3.990      ;
; -4.670 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.381     ; 3.990      ;
; -4.670 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.381     ; 3.990      ;
; -4.670 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.381     ; 3.990      ;
; -4.670 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -2.381     ; 3.990      ;
+--------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'C_50MHz'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.029  ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.006     ; 4.001      ;
; 6.050  ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.022      ; 4.008      ;
; 8.521  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|p0addr                                                        ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.015     ; 1.500      ;
; 8.521  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.015     ; 1.500      ;
; 8.531  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.505      ;
; 8.531  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.505      ;
; 8.531  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.505      ;
; 8.531  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.505      ;
; 8.531  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.505      ;
; 8.531  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.505      ;
; 8.531  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.505      ;
; 8.531  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.505      ;
; 8.548  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.488      ;
; 8.548  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.488      ;
; 8.548  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.488      ;
; 8.548  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.488      ;
; 8.548  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.488      ;
; 8.548  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.488      ;
; 8.548  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|p0addr                                                        ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.488      ;
; 8.548  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.488      ;
; 8.548  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.488      ;
; 8.548  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.488      ;
; 8.727  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.309      ;
; 8.727  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.309      ;
; 8.727  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.309      ;
; 8.727  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.309      ;
; 8.727  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.309      ;
; 8.739  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.297      ;
; 8.739  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.297      ;
; 8.739  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.297      ;
; 8.739  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.297      ;
; 8.739  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 1.297      ;
; 15.625 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.024      ; 4.364      ;
; 15.625 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.024      ; 4.364      ;
; 15.625 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.024      ; 4.364      ;
; 15.625 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.024      ; 4.364      ;
; 15.625 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.024      ; 4.364      ;
; 15.625 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.024      ; 4.364      ;
; 15.625 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.024      ; 4.364      ;
; 15.625 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.024      ; 4.364      ;
; 15.625 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.024      ; 4.364      ;
; 15.646 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.052      ; 4.371      ;
; 15.646 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.052      ; 4.371      ;
; 15.646 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.052      ; 4.371      ;
; 15.646 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.052      ; 4.371      ;
; 15.647 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.045      ; 4.363      ;
; 15.647 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.045      ; 4.363      ;
; 15.647 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.045      ; 4.363      ;
; 15.647 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.045      ; 4.363      ;
; 15.647 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.045      ; 4.363      ;
; 15.647 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.045      ; 4.363      ;
; 15.647 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.045      ; 4.363      ;
; 15.647 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.045      ; 4.363      ;
; 15.647 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.045      ; 4.363      ;
; 15.647 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.035      ; 4.353      ;
; 15.647 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.035      ; 4.353      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 3.986      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 3.986      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 3.986      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 3.986      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 3.986      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 3.986      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 3.986      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 3.986      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 3.986      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 3.986      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 3.986      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.018     ; 3.989      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.018     ; 3.989      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.018     ; 3.989      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.020     ; 3.987      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.018     ; 3.989      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.018     ; 3.989      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.020     ; 3.987      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.020     ; 3.987      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 3.986      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 4.003      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 4.003      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 4.003      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 4.003      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                           ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 4.003      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[6]                                           ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 4.003      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                           ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 4.003      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                           ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 4.003      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                           ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 4.003      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                           ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 4.003      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 4.003      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 4.003      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 4.003      ;
; 16.029 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 4.003      ;
; 16.030 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.000      ;
; 16.030 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.000      ;
; 16.030 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 4.019      ;
; 16.030 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 4.019      ;
; 16.030 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 4.019      ;
; 16.030 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 4.019      ;
; 16.030 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 4.019      ;
; 16.030 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 4.019      ;
; 16.030 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 4.019      ;
; 16.030 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 4.019      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'C_50MHz'                                                                                                                                                                                                                                 ;
+-------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 3.985      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 3.985      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 3.999      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.005      ; 3.990      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.005      ; 3.990      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.005      ; 3.990      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.005      ; 3.990      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.993      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.993      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.993      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.993      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 3.985      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 3.985      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 3.985      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 3.985      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.001      ; 3.986      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.001      ; 3.986      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.001      ; 3.986      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 3.985      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.001      ; 3.986      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.001      ; 3.986      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.001      ; 3.986      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.001      ; 3.986      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.001      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.001      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.001      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.993      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.001      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.001      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.001      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.993      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.993      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.993      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.993      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.993      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.001      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.001      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.001      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.001      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.001      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.993      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.993      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.993      ;
; 3.719 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[0]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 3.993      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 4.000      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 4.000      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 4.000      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 4.000      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 4.000      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 4.000      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 4.000      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 4.000      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.022      ; 4.008      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.022      ; 4.008      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.007     ; 3.979      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.007     ; 3.979      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.007     ; 3.979      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.007     ; 3.979      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 4.000      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.002      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.002      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.002      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.002      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.002      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.002      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.002      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.002      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.002      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.002      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.002      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 3.992      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 3.992      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.002      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.002      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.002      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 4.002      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[3]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 3.992      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[2]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 3.992      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[6]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 3.992      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 3.992      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 3.992      ;
; 3.720 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 3.992      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.006     ; 4.000      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.006     ; 4.000      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 4.019      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 4.019      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 4.019      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 4.019      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 4.019      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 4.019      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 4.019      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 4.019      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 4.019      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[2]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.005      ; 4.011      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[3]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.005      ; 4.011      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.005      ; 4.011      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 4.019      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 4.019      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 4.019      ;
; 3.740 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 4.019      ;
+-------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 5.204 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.000      ; 1.304      ;
; 5.204 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.000      ; 1.304      ;
; 5.204 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.000      ; 1.304      ;
; 5.204 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.000      ; 1.304      ;
; 5.204 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.000      ; 1.304      ;
; 5.204 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.000      ; 1.304      ;
; 5.204 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.000      ; 1.304      ;
; 5.204 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; 0.000      ; 1.304      ;
; 5.379 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|p0addr                                                      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.001     ; 1.478      ;
; 5.379 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.001     ; 1.478      ;
; 5.379 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.001     ; 1.478      ;
; 5.379 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.001     ; 1.478      ;
; 5.379 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.001     ; 1.478      ;
; 5.379 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.001     ; 1.478      ;
; 5.379 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.001     ; 1.478      ;
; 5.393 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.007     ; 1.486      ;
; 5.393 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|p0addr                                                      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.007     ; 1.486      ;
; 5.393 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.007     ; 1.486      ;
; 5.916 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.007     ; 2.009      ;
; 5.916 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.166       ; -0.007     ; 2.009      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.382     ; 3.988      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.382     ; 3.988      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.385     ; 3.985      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.377     ; 3.993      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.377     ; 3.993      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.382     ; 3.988      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.382     ; 3.988      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.382     ; 3.988      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.377     ; 3.993      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.377     ; 3.993      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.384     ; 3.986      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.377     ; 3.993      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.384     ; 3.986      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.385     ; 3.985      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.384     ; 3.986      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.385     ; 3.985      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.382     ; 3.988      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.385     ; 3.985      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.385     ; 3.985      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.382     ; 3.988      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[0]                                           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.395     ; 3.975      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.395     ; 3.975      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.395     ; 3.975      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.395     ; 3.975      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.395     ; 3.975      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.395     ; 3.975      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.395     ; 3.975      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.395     ; 3.975      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.395     ; 3.975      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.395     ; 3.975      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.395     ; 3.975      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[6]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.395     ; 3.975      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.395     ; 3.975      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.395     ; 3.975      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.380     ; 3.990      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.385     ; 3.985      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.384     ; 3.986      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.382     ; 3.988      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.382     ; 3.988      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.382     ; 3.988      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.382     ; 3.988      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.382     ; 3.988      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[6]                                           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.377     ; 3.993      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.377     ; 3.993      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.385     ; 3.985      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.384     ; 3.986      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.384     ; 3.986      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[2]                                           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.384     ; 3.986      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[3]                                           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.384     ; 3.986      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.385     ; 3.985      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.377     ; 3.993      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.377     ; 3.993      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.378     ; 3.992      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.378     ; 3.992      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.378     ; 3.992      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.378     ; 3.992      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.378     ; 3.992      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.378     ; 3.992      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.378     ; 3.992      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.378     ; 3.992      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.378     ; 3.992      ;
; 6.108 ; SDRAM_RD_Load                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -2.378     ; 3.992      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg8  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg1 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg2 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg3 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg4 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg5 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg6 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg7 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg8 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg1  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg2  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg3  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg4  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg5  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg6  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg7  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg8  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_we_reg       ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg8  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg1 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg2 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg3 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg4 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg5 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg6 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg7 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg8 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg1  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg2  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg3  ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'C_50MHz'                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]         ; C_50MHz    ; 10.602 ; 10.602 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[0]        ; C_50MHz    ; 4.786  ; 4.786  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[1]        ; C_50MHz    ; 5.154  ; 5.154  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[2]        ; C_50MHz    ; 10.602 ; 10.602 ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]         ; C_50MHz    ; 4.561  ; 4.561  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[10]       ; C_50MHz    ; 3.938  ; 3.938  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]       ; C_50MHz    ; 4.561  ; 4.561  ; Rise       ; C_50MHz                                   ;
; PUSH_BUTTON_I[*]  ; C_50MHz    ; 4.979  ; 4.979  ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[1] ; C_50MHz    ; 4.979  ; 4.979  ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[2] ; C_50MHz    ; 3.959  ; 3.959  ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[3] ; C_50MHz    ; 4.554  ; 4.554  ; Rise       ; C_50MHz                                   ;
; SWITCH_I[*]       ; C_50MHz    ; 4.946  ; 4.946  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[0]      ; C_50MHz    ; 2.757  ; 2.757  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[8]      ; C_50MHz    ; 1.355  ; 1.355  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[9]      ; C_50MHz    ; 0.923  ; 0.923  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[10]     ; C_50MHz    ; 0.612  ; 0.612  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[11]     ; C_50MHz    ; 1.664  ; 1.664  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[12]     ; C_50MHz    ; 1.507  ; 1.507  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[13]     ; C_50MHz    ; 4.946  ; 4.946  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[14]     ; C_50MHz    ; 4.842  ; 4.842  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[15]     ; C_50MHz    ; 4.758  ; 4.758  ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]        ; C_50MHz    ; 6.068  ; 6.068  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]       ; C_50MHz    ; 5.470  ; 5.470  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]       ; C_50MHz    ; 5.826  ; 5.826  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]       ; C_50MHz    ; 5.816  ; 5.816  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]       ; C_50MHz    ; 5.805  ; 5.805  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]       ; C_50MHz    ; 5.776  ; 5.776  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]       ; C_50MHz    ; 5.915  ; 5.915  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]       ; C_50MHz    ; 5.863  ; 5.863  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]       ; C_50MHz    ; 5.788  ; 5.788  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]      ; C_50MHz    ; 5.900  ; 5.900  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]      ; C_50MHz    ; 6.017  ; 6.017  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]      ; C_50MHz    ; 6.068  ; 6.068  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]      ; C_50MHz    ; 5.913  ; 5.913  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]      ; C_50MHz    ; 5.891  ; 5.891  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]         ; C_50MHz    ; -4.556 ; -4.556 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[0]        ; C_50MHz    ; -4.556 ; -4.556 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[1]        ; C_50MHz    ; -4.924 ; -4.924 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[2]        ; C_50MHz    ; -5.973 ; -5.973 ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]         ; C_50MHz    ; -3.708 ; -3.708 ; Rise       ; C_50MHz                                   ;
;  GPIO_1[10]       ; C_50MHz    ; -3.708 ; -3.708 ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]       ; C_50MHz    ; -4.331 ; -4.331 ; Rise       ; C_50MHz                                   ;
; PUSH_BUTTON_I[*]  ; C_50MHz    ; -3.159 ; -3.159 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[1] ; C_50MHz    ; -3.159 ; -3.159 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[2] ; C_50MHz    ; -3.729 ; -3.729 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[3] ; C_50MHz    ; -4.324 ; -4.324 ; Rise       ; C_50MHz                                   ;
; SWITCH_I[*]       ; C_50MHz    ; -0.072 ; -0.072 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[0]      ; C_50MHz    ; -0.072 ; -0.072 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[8]      ; C_50MHz    ; -1.125 ; -1.125 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[9]      ; C_50MHz    ; -0.693 ; -0.693 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[10]     ; C_50MHz    ; -0.382 ; -0.382 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[11]     ; C_50MHz    ; -1.434 ; -1.434 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[12]     ; C_50MHz    ; -1.277 ; -1.277 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[13]     ; C_50MHz    ; -4.716 ; -4.716 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[14]     ; C_50MHz    ; -4.612 ; -4.612 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[15]     ; C_50MHz    ; -4.528 ; -4.528 ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]        ; C_50MHz    ; -5.240 ; -5.240 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]       ; C_50MHz    ; -5.240 ; -5.240 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]       ; C_50MHz    ; -5.596 ; -5.596 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]       ; C_50MHz    ; -5.586 ; -5.586 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]       ; C_50MHz    ; -5.575 ; -5.575 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]       ; C_50MHz    ; -5.546 ; -5.546 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]       ; C_50MHz    ; -5.685 ; -5.685 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]       ; C_50MHz    ; -5.633 ; -5.633 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]       ; C_50MHz    ; -5.558 ; -5.558 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]      ; C_50MHz    ; -5.670 ; -5.670 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]      ; C_50MHz    ; -5.787 ; -5.787 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]      ; C_50MHz    ; -5.838 ; -5.838 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]      ; C_50MHz    ; -5.683 ; -5.683 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]      ; C_50MHz    ; -5.661 ; -5.661 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]                ; C_50MHz    ; 11.439 ; 11.439 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[3]               ; C_50MHz    ; 9.841  ; 9.841  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[4]               ; C_50MHz    ; 11.433 ; 11.433 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[5]               ; C_50MHz    ; 10.141 ; 10.141 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[6]               ; C_50MHz    ; 10.541 ; 10.541 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[7]               ; C_50MHz    ; 11.069 ; 11.069 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[8]               ; C_50MHz    ; 10.509 ; 10.509 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[9]               ; C_50MHz    ; 9.775  ; 9.775  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[10]              ; C_50MHz    ; 10.623 ; 10.623 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[11]              ; C_50MHz    ; 9.298  ; 9.298  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[12]              ; C_50MHz    ; 9.551  ; 9.551  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[13]              ; C_50MHz    ; 10.123 ; 10.123 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[14]              ; C_50MHz    ; 11.338 ; 11.338 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[15]              ; C_50MHz    ; 11.157 ; 11.157 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[16]              ; C_50MHz    ; 9.345  ; 9.345  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[17]              ; C_50MHz    ; 10.482 ; 10.482 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[18]              ; C_50MHz    ; 10.767 ; 10.767 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[19]              ; C_50MHz    ; 10.237 ; 10.237 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[20]              ; C_50MHz    ; 9.829  ; 9.829  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[21]              ; C_50MHz    ; 9.885  ; 9.885  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[22]              ; C_50MHz    ; 11.439 ; 11.439 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[23]              ; C_50MHz    ; 11.065 ; 11.065 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[24]              ; C_50MHz    ; 9.020  ; 9.020  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[25]              ; C_50MHz    ; 10.201 ; 10.201 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[26]              ; C_50MHz    ; 10.454 ; 10.454 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[27]              ; C_50MHz    ; 10.214 ; 10.214 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[28]              ; C_50MHz    ; 9.342  ; 9.342  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[29]              ; C_50MHz    ; 9.354  ; 9.354  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[30]              ; C_50MHz    ; 10.893 ; 10.893 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[31]              ; C_50MHz    ; 10.648 ; 10.648 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[32]              ; C_50MHz    ; 8.989  ; 8.989  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[34]              ; C_50MHz    ; 10.162 ; 10.162 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]              ; C_50MHz    ; 9.759  ; 9.759  ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]                ; C_50MHz    ; 7.242  ; 7.242  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[11]              ; C_50MHz    ; 7.242  ; 7.242  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[14]              ; C_50MHz    ; 7.153  ; 7.153  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]              ; C_50MHz    ; 6.255  ; 6.255  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[0][*]  ; C_50MHz    ; 9.716  ; 9.716  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][0] ; C_50MHz    ; 9.716  ; 9.716  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][1] ; C_50MHz    ; 9.643  ; 9.643  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][2] ; C_50MHz    ; 9.490  ; 9.490  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][3] ; C_50MHz    ; 9.393  ; 9.393  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][4] ; C_50MHz    ; 9.254  ; 9.254  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][5] ; C_50MHz    ; 9.240  ; 9.240  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][6] ; C_50MHz    ; 9.096  ; 9.096  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[1][*]  ; C_50MHz    ; 11.083 ; 11.083 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][0] ; C_50MHz    ; 10.087 ; 10.087 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][1] ; C_50MHz    ; 11.083 ; 11.083 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][2] ; C_50MHz    ; 10.590 ; 10.590 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][3] ; C_50MHz    ; 11.010 ; 11.010 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][4] ; C_50MHz    ; 11.012 ; 11.012 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][5] ; C_50MHz    ; 10.679 ; 10.679 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][6] ; C_50MHz    ; 10.238 ; 10.238 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[2][*]  ; C_50MHz    ; 11.066 ; 11.066 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][0] ; C_50MHz    ; 11.028 ; 11.028 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][1] ; C_50MHz    ; 10.984 ; 10.984 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][2] ; C_50MHz    ; 11.066 ; 11.066 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][3] ; C_50MHz    ; 11.042 ; 11.042 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][4] ; C_50MHz    ; 11.010 ; 11.010 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][5] ; C_50MHz    ; 10.996 ; 10.996 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][6] ; C_50MHz    ; 11.000 ; 11.000 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[3][*]  ; C_50MHz    ; 9.859  ; 9.859  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][0] ; C_50MHz    ; 9.801  ; 9.801  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][1] ; C_50MHz    ; 9.819  ; 9.819  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][2] ; C_50MHz    ; 9.810  ; 9.810  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][3] ; C_50MHz    ; 9.847  ; 9.847  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][4] ; C_50MHz    ; 9.859  ; 9.859  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][5] ; C_50MHz    ; 9.815  ; 9.815  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][6] ; C_50MHz    ; 9.837  ; 9.837  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[4][*]  ; C_50MHz    ; 10.512 ; 10.512 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][0] ; C_50MHz    ; 9.300  ; 9.300  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][1] ; C_50MHz    ; 10.219 ; 10.219 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][2] ; C_50MHz    ; 10.137 ; 10.137 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][3] ; C_50MHz    ; 10.512 ; 10.512 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][4] ; C_50MHz    ; 10.264 ; 10.264 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][5] ; C_50MHz    ; 10.206 ; 10.206 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][6] ; C_50MHz    ; 9.499  ; 9.499  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[5][*]  ; C_50MHz    ; 10.938 ; 10.938 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][0] ; C_50MHz    ; 10.618 ; 10.618 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][1] ; C_50MHz    ; 10.140 ; 10.140 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][2] ; C_50MHz    ; 9.796  ; 9.796  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][3] ; C_50MHz    ; 9.799  ; 9.799  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][4] ; C_50MHz    ; 10.428 ; 10.428 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][5] ; C_50MHz    ; 10.501 ; 10.501 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][6] ; C_50MHz    ; 10.938 ; 10.938 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[6][*]  ; C_50MHz    ; 11.226 ; 11.226 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][0] ; C_50MHz    ; 10.013 ; 10.013 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][1] ; C_50MHz    ; 9.754  ; 9.754  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][2] ; C_50MHz    ; 9.907  ; 9.907  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][3] ; C_50MHz    ; 10.288 ; 10.288 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][4] ; C_50MHz    ; 10.808 ; 10.808 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][5] ; C_50MHz    ; 10.816 ; 10.816 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][6] ; C_50MHz    ; 11.226 ; 11.226 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[7][*]  ; C_50MHz    ; 11.309 ; 11.309 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][0] ; C_50MHz    ; 10.381 ; 10.381 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][1] ; C_50MHz    ; 11.147 ; 11.147 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][2] ; C_50MHz    ; 10.986 ; 10.986 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][3] ; C_50MHz    ; 9.935  ; 9.935  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][4] ; C_50MHz    ; 10.872 ; 10.872 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][5] ; C_50MHz    ; 11.053 ; 11.053 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][6] ; C_50MHz    ; 11.309 ; 11.309 ; Rise       ; C_50MHz                                   ;
; DRAM_ADDR[*]             ; C_50MHz    ; 5.273  ; 5.273  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]            ; C_50MHz    ; 4.535  ; 4.535  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]            ; C_50MHz    ; 5.273  ; 5.273  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]            ; C_50MHz    ; 4.347  ; 4.347  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]            ; C_50MHz    ; 4.759  ; 4.759  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]            ; C_50MHz    ; 4.379  ; 4.379  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]            ; C_50MHz    ; 4.536  ; 4.536  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]            ; C_50MHz    ; 5.146  ; 5.146  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]            ; C_50MHz    ; 4.527  ; 4.527  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]            ; C_50MHz    ; 4.834  ; 4.834  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]            ; C_50MHz    ; 4.966  ; 4.966  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10]           ; C_50MHz    ; 4.564  ; 4.564  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11]           ; C_50MHz    ; 5.109  ; 5.109  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0                ; C_50MHz    ; 5.564  ; 5.564  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1                ; C_50MHz    ; 4.779  ; 4.779  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N               ; C_50MHz    ; 4.961  ; 4.961  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N                ; C_50MHz    ; 5.031  ; 5.031  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]               ; C_50MHz    ; 7.752  ; 7.752  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]              ; C_50MHz    ; 6.510  ; 6.510  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]              ; C_50MHz    ; 6.118  ; 6.118  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]              ; C_50MHz    ; 6.377  ; 6.377  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]              ; C_50MHz    ; 6.355  ; 6.355  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]              ; C_50MHz    ; 6.519  ; 6.519  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]              ; C_50MHz    ; 6.336  ; 6.336  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]              ; C_50MHz    ; 5.971  ; 5.971  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]              ; C_50MHz    ; 5.941  ; 5.941  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]              ; C_50MHz    ; 5.940  ; 5.940  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]              ; C_50MHz    ; 6.577  ; 6.577  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]             ; C_50MHz    ; 7.752  ; 7.752  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]             ; C_50MHz    ; 7.033  ; 7.033  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]             ; C_50MHz    ; 6.360  ; 6.360  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]             ; C_50MHz    ; 6.780  ; 6.780  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]             ; C_50MHz    ; 6.742  ; 6.742  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]             ; C_50MHz    ; 6.614  ; 6.614  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM                ; C_50MHz    ; 5.655  ; 5.655  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N               ; C_50MHz    ; 5.428  ; 5.428  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM                ; C_50MHz    ; 5.421  ; 5.421  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N                ; C_50MHz    ; 5.487  ; 5.487  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK                 ; C_50MHz    ; -2.048 ;        ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK                 ; C_50MHz    ;        ; -2.048 ; Fall       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]                ; C_50MHz    ; 8.989  ; 8.989  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[3]               ; C_50MHz    ; 9.553  ; 9.553  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[4]               ; C_50MHz    ; 10.795 ; 10.795 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[5]               ; C_50MHz    ; 10.141 ; 10.141 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[6]               ; C_50MHz    ; 10.541 ; 10.541 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[7]               ; C_50MHz    ; 11.069 ; 11.069 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[8]               ; C_50MHz    ; 10.509 ; 10.509 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[9]               ; C_50MHz    ; 9.775  ; 9.775  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[10]              ; C_50MHz    ; 10.623 ; 10.623 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[11]              ; C_50MHz    ; 9.298  ; 9.298  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[12]              ; C_50MHz    ; 9.551  ; 9.551  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[13]              ; C_50MHz    ; 10.123 ; 10.123 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[14]              ; C_50MHz    ; 11.338 ; 11.338 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[15]              ; C_50MHz    ; 11.157 ; 11.157 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[16]              ; C_50MHz    ; 9.345  ; 9.345  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[17]              ; C_50MHz    ; 10.482 ; 10.482 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[18]              ; C_50MHz    ; 10.767 ; 10.767 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[19]              ; C_50MHz    ; 10.237 ; 10.237 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[20]              ; C_50MHz    ; 9.829  ; 9.829  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[21]              ; C_50MHz    ; 9.885  ; 9.885  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[22]              ; C_50MHz    ; 11.439 ; 11.439 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[23]              ; C_50MHz    ; 11.065 ; 11.065 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[24]              ; C_50MHz    ; 9.020  ; 9.020  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[25]              ; C_50MHz    ; 10.201 ; 10.201 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[26]              ; C_50MHz    ; 10.454 ; 10.454 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[27]              ; C_50MHz    ; 10.214 ; 10.214 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[28]              ; C_50MHz    ; 9.342  ; 9.342  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[29]              ; C_50MHz    ; 9.354  ; 9.354  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[30]              ; C_50MHz    ; 10.893 ; 10.893 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[31]              ; C_50MHz    ; 10.648 ; 10.648 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[32]              ; C_50MHz    ; 8.989  ; 8.989  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[34]              ; C_50MHz    ; 10.001 ; 10.001 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]              ; C_50MHz    ; 9.759  ; 9.759  ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]                ; C_50MHz    ; 6.255  ; 6.255  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[11]              ; C_50MHz    ; 7.242  ; 7.242  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[14]              ; C_50MHz    ; 6.802  ; 6.802  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]              ; C_50MHz    ; 6.255  ; 6.255  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[0][*]  ; C_50MHz    ; 8.247  ; 8.247  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][0] ; C_50MHz    ; 8.910  ; 8.910  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][1] ; C_50MHz    ; 8.863  ; 8.863  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][2] ; C_50MHz    ; 8.816  ; 8.816  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][3] ; C_50MHz    ; 8.619  ; 8.619  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][4] ; C_50MHz    ; 8.794  ; 8.794  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][5] ; C_50MHz    ; 8.247  ; 8.247  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][6] ; C_50MHz    ; 8.247  ; 8.247  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[1][*]  ; C_50MHz    ; 9.364  ; 9.364  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][0] ; C_50MHz    ; 9.788  ; 9.788  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][1] ; C_50MHz    ; 10.541 ; 10.541 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][2] ; C_50MHz    ; 9.694  ; 9.694  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][3] ; C_50MHz    ; 10.058 ; 10.058 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][4] ; C_50MHz    ; 9.745  ; 9.745  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][5] ; C_50MHz    ; 9.796  ; 9.796  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][6] ; C_50MHz    ; 9.364  ; 9.364  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[2][*]  ; C_50MHz    ; 9.873  ; 9.873  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][0] ; C_50MHz    ; 9.892  ; 9.892  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][1] ; C_50MHz    ; 9.873  ; 9.873  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][2] ; C_50MHz    ; 9.960  ; 9.960  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][3] ; C_50MHz    ; 10.243 ; 10.243 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][4] ; C_50MHz    ; 10.181 ; 10.181 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][5] ; C_50MHz    ; 10.159 ; 10.159 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][6] ; C_50MHz    ; 10.164 ; 10.164 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[3][*]  ; C_50MHz    ; 8.187  ; 8.187  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][0] ; C_50MHz    ; 8.193  ; 8.193  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][1] ; C_50MHz    ; 8.187  ; 8.187  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][2] ; C_50MHz    ; 8.490  ; 8.490  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][3] ; C_50MHz    ; 8.523  ; 8.523  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][4] ; C_50MHz    ; 8.547  ; 8.547  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][5] ; C_50MHz    ; 8.264  ; 8.264  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][6] ; C_50MHz    ; 8.456  ; 8.456  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[4][*]  ; C_50MHz    ; 8.806  ; 8.806  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][0] ; C_50MHz    ; 8.806  ; 8.806  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][1] ; C_50MHz    ; 9.735  ; 9.735  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][2] ; C_50MHz    ; 9.644  ; 9.644  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][3] ; C_50MHz    ; 10.118 ; 10.118 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][4] ; C_50MHz    ; 9.739  ; 9.739  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][5] ; C_50MHz    ; 9.729  ; 9.729  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][6] ; C_50MHz    ; 9.106  ; 9.106  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[5][*]  ; C_50MHz    ; 9.322  ; 9.322  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][0] ; C_50MHz    ; 9.832  ; 9.832  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][1] ; C_50MHz    ; 9.325  ; 9.325  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][2] ; C_50MHz    ; 9.322  ; 9.322  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][3] ; C_50MHz    ; 9.324  ; 9.324  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][4] ; C_50MHz    ; 9.983  ; 9.983  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][5] ; C_50MHz    ; 10.017 ; 10.017 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][6] ; C_50MHz    ; 10.436 ; 10.436 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[6][*]  ; C_50MHz    ; 8.947  ; 8.947  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][0] ; C_50MHz    ; 9.240  ; 9.240  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][1] ; C_50MHz    ; 8.947  ; 8.947  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][2] ; C_50MHz    ; 9.093  ; 9.093  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][3] ; C_50MHz    ; 9.473  ; 9.473  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][4] ; C_50MHz    ; 10.005 ; 10.005 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][5] ; C_50MHz    ; 10.007 ; 10.007 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][6] ; C_50MHz    ; 10.410 ; 10.410 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[7][*]  ; C_50MHz    ; 9.345  ; 9.345  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][0] ; C_50MHz    ; 9.588  ; 9.588  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][1] ; C_50MHz    ; 10.206 ; 10.206 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][2] ; C_50MHz    ; 10.223 ; 10.223 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][3] ; C_50MHz    ; 9.345  ; 9.345  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][4] ; C_50MHz    ; 10.078 ; 10.078 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][5] ; C_50MHz    ; 10.440 ; 10.440 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][6] ; C_50MHz    ; 10.522 ; 10.522 ; Rise       ; C_50MHz                                   ;
; DRAM_ADDR[*]             ; C_50MHz    ; 4.347  ; 4.347  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]            ; C_50MHz    ; 4.535  ; 4.535  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]            ; C_50MHz    ; 5.273  ; 5.273  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]            ; C_50MHz    ; 4.347  ; 4.347  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]            ; C_50MHz    ; 4.759  ; 4.759  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]            ; C_50MHz    ; 4.379  ; 4.379  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]            ; C_50MHz    ; 4.536  ; 4.536  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]            ; C_50MHz    ; 5.146  ; 5.146  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]            ; C_50MHz    ; 4.527  ; 4.527  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]            ; C_50MHz    ; 4.834  ; 4.834  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]            ; C_50MHz    ; 4.966  ; 4.966  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10]           ; C_50MHz    ; 4.564  ; 4.564  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11]           ; C_50MHz    ; 5.109  ; 5.109  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0                ; C_50MHz    ; 5.564  ; 5.564  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1                ; C_50MHz    ; 4.779  ; 4.779  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N               ; C_50MHz    ; 4.961  ; 4.961  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N                ; C_50MHz    ; 5.031  ; 5.031  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]               ; C_50MHz    ; 5.411  ; 5.411  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]              ; C_50MHz    ; 6.163  ; 6.163  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]              ; C_50MHz    ; 5.771  ; 5.771  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]              ; C_50MHz    ; 6.260  ; 6.260  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]              ; C_50MHz    ; 6.029  ; 6.029  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]              ; C_50MHz    ; 6.185  ; 6.185  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]              ; C_50MHz    ; 5.695  ; 5.695  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]              ; C_50MHz    ; 5.838  ; 5.838  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]              ; C_50MHz    ; 5.411  ; 5.411  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]              ; C_50MHz    ; 5.646  ; 5.646  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]              ; C_50MHz    ; 6.107  ; 6.107  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]             ; C_50MHz    ; 7.280  ; 7.280  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]             ; C_50MHz    ; 6.485  ; 6.485  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]             ; C_50MHz    ; 5.964  ; 5.964  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]             ; C_50MHz    ; 5.969  ; 5.969  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]             ; C_50MHz    ; 6.185  ; 6.185  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]             ; C_50MHz    ; 5.849  ; 5.849  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM                ; C_50MHz    ; 5.655  ; 5.655  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N               ; C_50MHz    ; 5.428  ; 5.428  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM                ; C_50MHz    ; 5.421  ; 5.421  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N                ; C_50MHz    ; 5.487  ; 5.487  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK                 ; C_50MHz    ; -2.048 ;        ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK                 ; C_50MHz    ;        ; -2.048 ; Fall       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------+
; Propagation Delay                                      ;
+--------------+-------------+--------+----+----+--------+
; Input Port   ; Output Port ; RR     ; RF ; FR ; FF     ;
+--------------+-------------+--------+----+----+--------+
; SWITCH_I[17] ; GPIO_0[33]  ; 11.163 ;    ;    ; 11.163 ;
+--------------+-------------+--------+----+----+--------+


+--------------------------------------------------------+
; Minimum Propagation Delay                              ;
+--------------+-------------+--------+----+----+--------+
; Input Port   ; Output Port ; RR     ; RF ; FR ; FF     ;
+--------------+-------------+--------+----+----+--------+
; SWITCH_I[17] ; GPIO_0[33]  ; 11.163 ;    ;    ; 11.163 ;
+--------------+-------------+--------+----+----+--------+


+---------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                               ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 9.322 ;      ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 9.322 ;      ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 4.347 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 4.347 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 4.377 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 4.377 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 4.374 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 4.374 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 4.374 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 4.374 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 4.415 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 4.385 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 4.415 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 4.415 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 4.411 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 4.411 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 4.421 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 4.421 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 4.676 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                       ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 9.322 ;      ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 9.322 ;      ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 4.347 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 4.347 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 4.377 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 4.377 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 4.374 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 4.374 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 4.374 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 4.374 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 4.415 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 4.385 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 4.415 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 4.415 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 4.411 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 4.411 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 4.421 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 4.421 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 4.676 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 9.322     ;           ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 9.322     ;           ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 4.347     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 4.347     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 4.377     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 4.377     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 4.374     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 4.374     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 4.374     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 4.374     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 4.415     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 4.385     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 4.415     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 4.415     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 4.411     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 4.411     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 4.421     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 4.421     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 4.676     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 9.322     ;           ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 9.322     ;           ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 4.347     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 4.347     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 4.377     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 4.377     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 4.374     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 4.374     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 4.374     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 4.374     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 4.415     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 4.385     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 4.415     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 4.415     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 4.411     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 4.411     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 4.421     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 4.421     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 4.676     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+--------------------------------------------------------------------+
; Fast Model Setup Summary                                           ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u7|sdram_pll1|altpll_component|pll|clk[0] ; -1.488 ; -102.297      ;
; C_50MHz                                   ; 15.475 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Hold Summary                                           ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; C_50MHz                                   ; 0.215 ; 0.000         ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast Model Recovery Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u7|sdram_pll1|altpll_component|pll|clk[0] ; -3.022 ; -563.076      ;
; C_50MHz                                   ; 7.751  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Removal Summary                                        ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; C_50MHz                                   ; 2.107 ; 0.000         ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; 3.716 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.786 ; 0.000         ;
; C_50MHz                                   ; 7.620 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.488 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[8]      ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.615     ; 1.570      ;
; -1.488 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[9]      ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.615     ; 1.570      ;
; -1.488 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[10]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.615     ; 1.570      ;
; -1.488 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[14]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.615     ; 1.570      ;
; -1.400 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[11]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.606     ; 1.491      ;
; -1.400 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[15]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.606     ; 1.491      ;
; -1.400 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[16]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.606     ; 1.491      ;
; -1.400 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[17]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.606     ; 1.491      ;
; -1.400 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[19]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.606     ; 1.491      ;
; -1.400 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[20]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.606     ; 1.491      ;
; -1.400 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[21]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.606     ; 1.491      ;
; -1.384 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|RD_MASK[1]    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.477      ;
; -1.384 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|RD_MASK[0]    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.477      ;
; -1.384 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mRD           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.477      ;
; -1.373 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mWR           ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.466      ;
; -1.373 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|WR_MASK[0]    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.466      ;
; -1.373 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|WR_MASK[1]    ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.466      ;
; -1.304 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.617     ; 1.384      ;
; -1.304 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.617     ; 1.384      ;
; -1.304 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.617     ; 1.384      ;
; -1.304 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.617     ; 1.384      ;
; -1.304 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[13] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.617     ; 1.384      ;
; -1.304 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[14] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.617     ; 1.384      ;
; -1.304 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[15] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.617     ; 1.384      ;
; -1.304 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[16] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.617     ; 1.384      ;
; -1.304 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[17] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.617     ; 1.384      ;
; -1.304 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[18] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.617     ; 1.384      ;
; -1.304 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[19] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.617     ; 1.384      ;
; -1.304 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[20] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.617     ; 1.384      ;
; -1.304 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[21] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.617     ; 1.384      ;
; -1.304 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[22] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.617     ; 1.384      ;
; -1.304 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.617     ; 1.384      ;
; -1.291 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[12]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.383      ;
; -1.291 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[13]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.383      ;
; -1.291 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[18]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.383      ;
; -1.291 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|mADDR[22]     ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.383      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.299      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[10] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.299      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[11] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.299      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[12] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.299      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[13] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.299      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[14] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.299      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[15] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.299      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[16] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.299      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[17] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.299      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[18] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.299      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[19] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.299      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[20] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.299      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[21] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.299      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[22] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.299      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.604     ; 1.299      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.613     ; 1.290      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[10] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.613     ; 1.290      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[11] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.613     ; 1.290      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[12] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.613     ; 1.290      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[13] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.613     ; 1.290      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[14] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.613     ; 1.290      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[15] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.613     ; 1.290      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[16] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.613     ; 1.290      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[17] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.613     ; 1.290      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[18] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.613     ; 1.290      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[19] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.613     ; 1.290      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[20] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.613     ; 1.290      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[21] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.613     ; 1.290      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[22] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.613     ; 1.290      ;
; -1.206 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.613     ; 1.290      ;
; -1.158 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.250      ;
; -1.158 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.250      ;
; -1.158 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.250      ;
; -1.158 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[12] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.250      ;
; -1.158 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.250      ;
; -1.158 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[14] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.250      ;
; -1.158 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[15] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.250      ;
; -1.158 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[16] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.250      ;
; -1.158 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[17] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.250      ;
; -1.158 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[18] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.250      ;
; -1.158 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[19] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.250      ;
; -1.158 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[20] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.250      ;
; -1.158 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[21] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.250      ;
; -1.158 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[22] ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.250      ;
; -1.158 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.605     ; 1.250      ;
; 5.343  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[8]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.015     ; 3.007      ;
; 5.343  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[9]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.015     ; 3.007      ;
; 5.343  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[10]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.015     ; 3.007      ;
; 5.343  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[14]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.015     ; 3.007      ;
; 5.403  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[8]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.001      ; 2.963      ;
; 5.403  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[9]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.001      ; 2.963      ;
; 5.403  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[10]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.001      ; 2.963      ;
; 5.403  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[14]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.001      ; 2.963      ;
; 5.409  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Sdram_Control_4Port:u7|mADDR[8]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.015     ; 2.941      ;
; 5.409  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Sdram_Control_4Port:u7|mADDR[9]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.015     ; 2.941      ;
; 5.409  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Sdram_Control_4Port:u7|mADDR[10]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.015     ; 2.941      ;
; 5.409  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2] ; Sdram_Control_4Port:u7|mADDR[14]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.015     ; 2.941      ;
; 5.417  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[8]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.001      ; 2.949      ;
; 5.417  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[9]      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.001      ; 2.949      ;
; 5.417  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[10]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.001      ; 2.949      ;
; 5.417  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[14]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; 0.001      ; 2.949      ;
; 5.431  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[11]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.006     ; 2.928      ;
; 5.431  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[15]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.006     ; 2.928      ;
; 5.431  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0] ; Sdram_Control_4Port:u7|mADDR[16]     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 8.333        ; -0.006     ; 2.928      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'C_50MHz'                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.475 ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.010      ; 4.567      ;
; 15.516 ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.510      ;
; 15.527 ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.010      ; 4.515      ;
; 15.566 ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.010      ; 4.476      ;
; 15.568 ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.458      ;
; 15.604 ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.422      ;
; 15.607 ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.419      ;
; 15.654 ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.010      ; 4.388      ;
; 15.656 ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.370      ;
; 15.679 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.010      ; 4.363      ;
; 15.693 ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.333      ;
; 15.695 ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.331      ;
; 15.695 ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.331      ;
; 15.709 ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.317      ;
; 15.717 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.010      ; 4.325      ;
; 15.720 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.306      ;
; 15.745 ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.281      ;
; 15.758 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.268      ;
; 15.761 ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.265      ;
; 15.777 ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.249      ;
; 15.783 ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.243      ;
; 15.784 ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.242      ;
; 15.796 ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.230      ;
; 15.800 ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.226      ;
; 15.808 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.218      ;
; 15.829 ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.197      ;
; 15.846 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.180      ;
; 15.848 ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.178      ;
; 15.868 ; LCD_Data_Controller:LCD_Data_unit|H_Count[3]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.158      ;
; 15.868 ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.158      ;
; 15.872 ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.154      ;
; 15.887 ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.139      ;
; 15.888 ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.138      ;
; 15.888 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.010      ; 4.154      ;
; 15.895 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.010      ; 4.147      ;
; 15.897 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.129      ;
; 15.913 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.113      ;
; 15.920 ; LCD_Data_Controller:LCD_Data_unit|H_Count[4]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.106      ;
; 15.929 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.097      ;
; 15.935 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.091      ;
; 15.936 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.090      ;
; 15.948 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.010      ; 4.094      ;
; 15.951 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.075      ;
; 15.956 ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.070      ;
; 15.959 ; LCD_Data_Controller:LCD_Data_unit|H_Count[5]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.067      ;
; 15.975 ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.051      ;
; 15.978 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.010      ; 4.064      ;
; 15.981 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.045      ;
; 15.989 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.037      ;
; 16.000 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.026      ;
; 16.017 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.009      ;
; 16.019 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.007      ;
; 16.019 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.007      ;
; 16.024 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 4.002      ;
; 16.038 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.988      ;
; 16.047 ; LCD_Data_Controller:LCD_Data_unit|H_Count[6]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.979      ;
; 16.072 ; LCD_Data_Controller:LCD_Data_unit|H_Count[7]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.954      ;
; 16.077 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.949      ;
; 16.106 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.920      ;
; 16.107 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.919      ;
; 16.110 ; LCD_Data_Controller:LCD_Data_unit|H_Count[8]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.916      ;
; 16.113 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.913      ;
; 16.122 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.904      ;
; 16.129 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.897      ;
; 16.166 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.860      ;
; 16.182 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.844      ;
; 16.190 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.836      ;
; 16.196 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[5]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.830      ;
; 16.197 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.829      ;
; 16.209 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.817      ;
; 16.212 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[3]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.814      ;
; 16.216 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.810      ;
; 16.217 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.030     ; 3.785      ;
; 16.250 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.776      ;
; 16.258 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.046     ; 3.728      ;
; 16.269 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.757      ;
; 16.280 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[1]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.746      ;
; 16.281 ; LCD_Data_Controller:LCD_Data_unit|H_Count[1]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.745      ;
; 16.288 ; LCD_Data_Controller:LCD_Data_unit|H_Count[2]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.738      ;
; 16.299 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[2]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.727      ;
; 16.310 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[2]                                                                                                          ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_SYNC_1K  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.006      ; 3.728      ;
; 16.310 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[2]                                                                                                          ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_DEBOUNCE ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.006      ; 3.728      ;
; 16.319 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.040     ; 3.673      ;
; 16.337 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.030     ; 3.665      ;
; 16.341 ; LCD_Data_Controller:LCD_Data_unit|H_Count[0]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.685      ;
; 16.346 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.046     ; 3.640      ;
; 16.360 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.056     ; 3.616      ;
; 16.370 ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_RECV_X                                                                                                    ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_SYNC_1K  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 3.658      ;
; 16.370 ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_RECV_X                                                                                                    ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_DEBOUNCE ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 3.658      ;
; 16.371 ; LCD_Data_Controller:LCD_Data_unit|H_Count[9]                                                                                                                    ; LCD_Data_Controller:LCD_Data_unit|LTM_R[0]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 3.655      ;
; 16.378 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.046     ; 3.608      ;
; 16.401 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[2]                                                                                                          ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_SEND_X   ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.004      ; 3.635      ;
; 16.406 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2] ; LCD_Data_Controller:LCD_Data_unit|LTM_R[4]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.040     ; 3.586      ;
; 16.417 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[3]                                                                                                          ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_SYNC_1K  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.006      ; 3.621      ;
; 16.417 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[3]                                                                                                          ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_DEBOUNCE ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.006      ; 3.621      ;
; 16.426 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[11]                                                                                                         ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_SYNC_1K  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.006      ; 3.612      ;
; 16.426 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[11]                                                                                                         ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_DEBOUNCE ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.006      ; 3.612      ;
; 16.428 ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_RECV_Y                                                                                                    ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_SYNC_1K  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 3.600      ;
; 16.428 ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_RECV_Y                                                                                                    ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_DEBOUNCE ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.004     ; 3.600      ;
; 16.429 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_reg[9]                                                                                                          ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_SYNC_1K  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.006      ; 3.609      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'C_50MHz'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Camera_MCLK                                                                                                                                                     ; Camera_MCLK                                                                                                                                                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[2]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[2]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[3]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[3]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[0]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[0]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[1]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[1]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[4]                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|state_counter[4]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[1]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[1]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[2]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[2]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[3]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[3]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[4]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[4]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_data[8]                                                                                                               ; LCD_Config_Controller:LCD_Config_unit|I2C_data[8]                                                                                                               ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|Acknowledge                                                                                   ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|Acknowledge                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_state[0]                                                                                                              ; LCD_Config_Controller:LCD_Config_unit|I2C_state[0]                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Top_state.001                                                                                                                                                   ; Top_state.001                                                                                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_unit_start                                                                                                                                           ; LCD_Config_unit_start                                                                                                                                           ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Top_state.011                                                                                                                                                   ; Top_state.011                                                                                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Top_state.010                                                                                                                                                   ; Top_state.010                                                                                                                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_unit_enable                                                                                                                                              ; Camera_unit_enable                                                                                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Data_Controller:Camera_Data_unit|Capture_active                                                                                                          ; Camera_Data_Controller:Camera_Data_unit|Capture_active                                                                                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_unit_enable                                                                                                                                                 ; LCD_unit_enable                                                                                                                                                 ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_ENABLE                                                                                                    ; Touch_Panel_Controller:Touch_Panel_unit|TP_state.S_TP_ENABLE                                                                                                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|TP_SCLK_O                                                                                                               ; Touch_Panel_Controller:Touch_Panel_unit|TP_SCLK_O                                                                                                               ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[0]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[0]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[1]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[1]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[3]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[3]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[2]                                                                                                        ; Touch_Panel_Controller:Touch_Panel_unit|TP_data_count[2]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|Touch_En                                                                                                                ; Touch_Panel_Controller:Touch_Panel_unit|Touch_En                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Touch_Panel_Controller:Touch_Panel_unit|Coord_En                                                                                                                ; Touch_Panel_Controller:Touch_Panel_unit|Coord_En                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                     ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Data_Controller:Camera_Data_unit|XY_parity[1]                                                                                                            ; Camera_Data_Controller:Camera_Data_unit|XY_parity[1]                                                                                                            ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Data_Controller:Camera_Data_unit|XY_parity[0]                                                                                                            ; Camera_Data_Controller:Camera_Data_unit|XY_parity[0]                                                                                                            ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Data_Controller:LCD_Data_unit|H_den                                                                                                                         ; LCD_Data_Controller:LCD_Data_unit|H_den                                                                                                                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Data_Controller:LCD_Data_unit|V_den                                                                                                                         ; LCD_Data_Controller:LCD_Data_unit|V_den                                                                                                                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[2]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[2]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[4]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[4]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[3]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[3]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[1]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[1]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[5]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[5]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[1]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[1]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[2]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[2]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[3]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[3]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[4]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[4]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_state[0]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_state[0]                                                                                                        ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|Error                                                                                         ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|Error                                                                                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_start                                                                                                           ; Camera_Config_Controller:Camera_Config_unit|I2C_start                                                                                                           ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[0]                                                                              ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|state_counter[0]                                                                              ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|I2C_scen                                                                                      ; LCD_Config_Controller:LCD_Config_unit|I2C_M16_Controller:I2C_unit|I2C_scen                                                                                      ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clk_OR_msk                                                                                    ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|clk_OR_msk                                                                                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Camera_Data_Controller:Camera_Data_unit|Camera_Data_Tap0_dly[8]                                                                                                 ; Camera_Data_Controller:Camera_Data_unit|oBlue[8]                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Camera_Data_Controller:Camera_Data_unit|iCamera_Data_50[1][6]                                                                                                   ; Camera_Data_Controller:Camera_Data_unit|Camera_Data[6]                                                                                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Camera_Data_Controller:Camera_Data_unit|iCamera_Data_50[1][3]                                                                                                   ; Camera_Data_Controller:Camera_Data_unit|Camera_Data[3]                                                                                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Camera_Data_Controller:Camera_Data_unit|Camera_Data_Tap0_dly[3]                                                                                                 ; Camera_Data_Controller:Camera_Data_unit|oBlue[3]                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Camera_Data_Controller:Camera_Data_unit|Camera_Data_Tap0_dly[0]                                                                                                 ; Camera_Data_Controller:Camera_Data_unit|oBlue[0]                                                                                                                ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Camera_Config_Controller:Camera_Config_unit|I2C_data[10]                                                                                                        ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|sdat[14]                                                                                      ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|sdat[15]                                                                                      ; Camera_Config_Controller:Camera_Config_unit|I2C_M24_Controller:u0|sdat[16]                                                                                      ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 0.390      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Read                                                                                                                                     ; Sdram_Control_4Port:u7|Read                                                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                       ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                    ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[8]                                                                                                      ; Sdram_Control_4Port:u7|command:command1|SA[0]                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[10]                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[15]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:u7|BA[1]                                                                                                                                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                        ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[17]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                             ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                   ; Sdram_Control_4Port:u7|SA[4]                                                                                                                                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                         ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                     ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                     ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                   ; Sdram_Control_4Port:u7|SA[6]                                                                                                                                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                     ; Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                    ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                               ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.248 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                         ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                               ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Sdram_Control_4Port:u7|command:command1|do_initial                                                                                                              ; Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                                 ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                               ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                            ; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                            ; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+--------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; -3.022 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.832        ; -1.609     ; 2.277      ;
; -3.021 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0.832        ; -1.593     ; 2.292      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.549     ; 2.586      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.549     ; 2.586      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.549     ; 2.586      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.549     ; 2.586      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.549     ; 2.586      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.549     ; 2.586      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.549     ; 2.586      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.549     ; 2.586      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.549     ; 2.586      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.565     ; 2.570      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.565     ; 2.570      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.565     ; 2.570      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.565     ; 2.570      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.565     ; 2.570      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.565     ; 2.570      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.565     ; 2.570      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.579      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.579      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.579      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.579      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.579      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.579      ;
; -2.471 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.556     ; 2.579      ;
; -2.451 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.555     ; 2.560      ;
; -2.451 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.555     ; 2.560      ;
; -2.451 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.555     ; 2.560      ;
; -2.451 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.555     ; 2.560      ;
; -2.451 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.555     ; 2.560      ;
; -2.451 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.555     ; 2.560      ;
; -2.451 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.555     ; 2.560      ;
; -2.451 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.555     ; 2.560      ;
; -2.451 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.555     ; 2.560      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.624     ; 2.261      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.624     ; 2.261      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.624     ; 2.261      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.624     ; 2.261      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.624     ; 2.261      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.624     ; 2.261      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.624     ; 2.261      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.624     ; 2.261      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[6]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.624     ; 2.261      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.624     ; 2.261      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.624     ; 2.261      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.624     ; 2.261      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 2.277      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 2.277      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 2.277      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 2.277      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 2.277      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 2.277      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 2.277      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 2.277      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.600     ; 2.285      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.600     ; 2.285      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.293      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.293      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.293      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.293      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.293      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.293      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.293      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.293      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.293      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.286      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.293      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.608     ; 2.277      ;
; -2.188 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8]                                 ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.592     ; 2.293      ;
; -2.169 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[0]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.600     ; 2.266      ;
; -2.169 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.600     ; 2.266      ;
; -2.168 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.603     ; 2.262      ;
; -2.168 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                       ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.603     ; 2.262      ;
; -2.168 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                             ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.607     ; 2.258      ;
; -2.168 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 1.665        ; -1.599     ; 2.266      ;
+--------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'C_50MHz'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.751  ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.006     ; 2.275      ;
; 7.771  ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.021      ; 2.282      ;
; 9.193  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|p0addr                                                        ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.015     ; 0.824      ;
; 9.193  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; -0.015     ; 0.824      ;
; 9.205  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.827      ;
; 9.205  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.827      ;
; 9.205  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.827      ;
; 9.205  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.827      ;
; 9.205  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.827      ;
; 9.205  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.827      ;
; 9.205  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.827      ;
; 9.205  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.827      ;
; 9.213  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.819      ;
; 9.213  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.819      ;
; 9.213  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[6]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.819      ;
; 9.213  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.819      ;
; 9.213  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[8]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.819      ;
; 9.213  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.819      ;
; 9.213  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|p0addr                                                        ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.819      ;
; 9.213  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.819      ;
; 9.213  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[5]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.819      ;
; 9.213  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.819      ;
; 9.293  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.739      ;
; 9.293  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.739      ;
; 9.293  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.739      ;
; 9.293  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.739      ;
; 9.293  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.739      ;
; 9.299  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0]                      ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.733      ;
; 9.299  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.733      ;
; 9.299  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.733      ;
; 9.299  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.733      ;
; 9.299  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                           ; C_50MHz      ; C_50MHz     ; 10.000       ; 0.000      ; 0.733      ;
; 17.469 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.038      ; 2.568      ;
; 17.469 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.038      ; 2.568      ;
; 17.469 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.038      ; 2.568      ;
; 17.469 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.038      ; 2.568      ;
; 17.469 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.038      ; 2.568      ;
; 17.469 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.038      ; 2.568      ;
; 17.469 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.038      ; 2.568      ;
; 17.469 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.038      ; 2.568      ;
; 17.469 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.038      ; 2.568      ;
; 17.488 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.064      ; 2.575      ;
; 17.488 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.064      ; 2.575      ;
; 17.488 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.064      ; 2.575      ;
; 17.488 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.064      ; 2.575      ;
; 17.489 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.057      ; 2.567      ;
; 17.489 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.057      ; 2.567      ;
; 17.489 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.057      ; 2.567      ;
; 17.489 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.057      ; 2.567      ;
; 17.489 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10] ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.057      ; 2.567      ;
; 17.489 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.057      ; 2.567      ;
; 17.489 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.057      ; 2.567      ;
; 17.489 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.057      ; 2.567      ;
; 17.489 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.057      ; 2.567      ;
; 17.489 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.048      ; 2.558      ;
; 17.489 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.048      ; 2.558      ;
; 17.751 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 2.275      ;
; 17.751 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.006     ; 2.275      ;
; 17.751 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.018     ; 2.263      ;
; 17.751 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.018     ; 2.263      ;
; 17.751 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.018     ; 2.263      ;
; 17.751 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.018     ; 2.263      ;
; 17.751 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.018     ; 2.263      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 2.259      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 2.259      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 2.259      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 2.259      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 2.259      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 2.259      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 2.259      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 2.259      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 2.259      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 2.259      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 2.259      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.019     ; 2.261      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.019     ; 2.261      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]   ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.019     ; 2.261      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                    ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.021     ; 2.259      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.003     ; 2.277      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.003     ; 2.277      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.003     ; 2.277      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.003     ; 2.277      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                           ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.003     ; 2.277      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[6]                                           ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.003     ; 2.277      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                           ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.003     ; 2.277      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                           ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.003     ; 2.277      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                           ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.003     ; 2.277      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                           ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.003     ; 2.277      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[2]                                           ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.005      ; 2.285      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[3]                                           ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.005      ; 2.285      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                           ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.005      ; 2.285      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 2.293      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 2.293      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 2.293      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 2.293      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.003     ; 2.277      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.003     ; 2.277      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.003     ; 2.277      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; C_50MHz      ; C_50MHz     ; 20.000       ; -0.003     ; 2.277      ;
; 17.752 ; SDRAM_RD_Load                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; C_50MHz      ; C_50MHz     ; 20.000       ; 0.013      ; 2.293      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'C_50MHz'                                                                                                                                                                                                                                 ;
+-------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.107 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.005      ; 2.264      ;
; 2.107 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.005      ; 2.264      ;
; 2.107 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.005      ; 2.264      ;
; 2.107 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.005      ; 2.264      ;
; 2.107 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 2.267      ;
; 2.107 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 2.267      ;
; 2.107 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.008      ; 2.267      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.002     ; 2.258      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.274      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.002     ; 2.258      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.274      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.274      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.274      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.274      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[3]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.274      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[2]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.274      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.274      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.274      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.007     ; 2.253      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.007     ; 2.253      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.007     ; 2.253      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.007     ; 2.253      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 2.266      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 2.266      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 2.266      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 2.266      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.002     ; 2.258      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.002     ; 2.258      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.002     ; 2.258      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.002     ; 2.258      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 2.260      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 2.260      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 2.260      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.002     ; 2.258      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 2.260      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 2.260      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 2.260      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]  ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.000      ; 2.260      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.014      ; 2.274      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.275      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.275      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.276      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.275      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.276      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.276      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.276      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.275      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.276      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.276      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.276      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.276      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.276      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.275      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.275      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.007      ; 2.267      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.007      ; 2.267      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.007      ; 2.267      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.007      ; 2.267      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.276      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.276      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.275      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.275      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 2.266      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.275      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 2.266      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.275      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.276      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.276      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.276      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.016      ; 2.276      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.015      ; 2.275      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[3]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 2.266      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[2]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 2.266      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[6]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 2.266      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 2.266      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[5]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 2.266      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.007      ; 2.267      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.007      ; 2.267      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[0]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.007      ; 2.267      ;
; 2.108 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                          ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.006      ; 2.266      ;
; 2.109 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.021      ; 2.282      ;
; 2.109 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.021      ; 2.282      ;
; 2.127 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.292      ;
; 2.127 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.292      ;
; 2.127 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.292      ;
; 2.127 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.292      ;
; 2.127 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                   ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.292      ;
; 2.127 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                         ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.292      ;
; 2.127 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.292      ;
; 2.127 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.292      ;
; 2.127 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.292      ;
; 2.127 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                    ; C_50MHz      ; C_50MHz     ; 0.000        ; 0.013      ; 2.292      ;
; 2.128 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[1]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.021     ; 2.259      ;
; 2.128 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.021     ; 2.259      ;
; 2.128 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.021     ; 2.259      ;
; 2.128 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.021     ; 2.259      ;
; 2.128 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]  ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.021     ; 2.259      ;
; 2.128 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[0]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.021     ; 2.259      ;
; 2.128 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.021     ; 2.259      ;
; 2.128 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                   ; C_50MHz      ; C_50MHz     ; 0.000        ; -0.021     ; 2.259      ;
+-------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                             ;
+-------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.264      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.264      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.264      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.264      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.264      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.264      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[9]                                           ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.264      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                           ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.264      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[9]                                                  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.598     ; 2.266      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[8]                                                  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.598     ; 2.266      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[7]                                                  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.598     ; 2.266      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[6]                                                  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.598     ; 2.266      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[5]                                                  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.598     ; 2.266      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|rdptr_g[4]                                                  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.598     ; 2.266      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.598     ; 2.266      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.598     ; 2.266      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.598     ; 2.266      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.598     ; 2.266      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.598     ; 2.266      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.598     ; 2.266      ;
; 3.716 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1] ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.598     ; 2.266      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.603     ; 2.262      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.603     ; 2.262      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                           ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.607     ; 2.258      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.599     ; 2.266      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.599     ; 2.266      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.603     ; 2.262      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.603     ; 2.262      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.601     ; 2.264      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.603     ; 2.262      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.599     ; 2.266      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.599     ; 2.266      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.605     ; 2.260      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.599     ; 2.266      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.605     ; 2.260      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.601     ; 2.264      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.607     ; 2.258      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.605     ; 2.260      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.607     ; 2.258      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.601     ; 2.264      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.603     ; 2.262      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.607     ; 2.258      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.601     ; 2.264      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.607     ; 2.258      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.601     ; 2.264      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.603     ; 2.262      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.614     ; 2.251      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.265      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.265      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.265      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.265      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.614     ; 2.251      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.612     ; 2.253      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.614     ; 2.251      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[1]                                           ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.265      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[0]                                           ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.265      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.612     ; 2.253      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.612     ; 2.253      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.614     ; 2.251      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.614     ; 2.251      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.614     ; 2.251      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.614     ; 2.251      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.614     ; 2.251      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.614     ; 2.251      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.614     ; 2.251      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.265      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[2]                                           ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.612     ; 2.253      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[3]                                           ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.612     ; 2.253      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.612     ; 2.253      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.614     ; 2.251      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.616     ; 2.249      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.616     ; 2.249      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.616     ; 2.249      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.616     ; 2.249      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.616     ; 2.249      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.616     ; 2.249      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.616     ; 2.249      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.616     ; 2.249      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.616     ; 2.249      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.265      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.265      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.616     ; 2.249      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.616     ; 2.249      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[6]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.616     ; 2.249      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.616     ; 2.249      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.265      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.616     ; 2.249      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8]                                ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.600     ; 2.265      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.607     ; 2.258      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]  ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.605     ; 2.260      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.603     ; 2.262      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.603     ; 2.262      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                    ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.603     ; 2.262      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                          ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.603     ; 2.262      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.601     ; 2.264      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                     ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.603     ; 2.262      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[6]                                           ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.599     ; 2.266      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[7]                                           ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.599     ; 2.266      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[4]                                           ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.607     ; 2.258      ;
; 3.717 ; SDRAM_RD_Load ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|delayed_wrptr_g[8]                                           ; C_50MHz      ; u7|sdram_pll1|altpll_component|pll|clk[0] ; -0.004       ; -1.605     ; 2.260      ;
+-------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'u7|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg8  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg0 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg1 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg2 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg3 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg4 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg5 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg6 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg7 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg8 ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg1  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg2  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg3  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg4  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg5  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg6  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg7  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg8  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_we_reg       ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.786 ; 4.166        ; 2.380          ; High Pulse Width ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg1 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg2 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg3 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg4 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg5 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg6 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg7 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_address_reg8 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg1  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg2  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg3  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg4  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg5  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg6  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg7  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_datain_reg8  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_memory_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a6~portb_we_reg       ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a7~portb_memory_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a8~portb_memory_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9~portb_memory_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg0 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg1 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg2 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg3 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg4 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg5 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg6 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg7 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_address_reg8 ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg0  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg1  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg2  ;
; 1.787 ; 4.167        ; 2.380          ; Low Pulse Width  ; u7|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4~portb_datain_reg3  ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'C_50MHz'                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]                            ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]                            ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]                            ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]                            ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2~porta_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg7 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_address_reg8 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_datain_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0~portb_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; C_50MHz ; Rise       ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15~portb_memory_reg0 ;
+-------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-------------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-------------------+------------+-------+-------+------------+-------------------------------------------+
; GPIO_0[*]         ; C_50MHz    ; 5.238 ; 5.238 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[0]        ; C_50MHz    ; 2.624 ; 2.624 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[1]        ; C_50MHz    ; 2.749 ; 2.749 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[2]        ; C_50MHz    ; 5.238 ; 5.238 ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]         ; C_50MHz    ; 2.342 ; 2.342 ; Rise       ; C_50MHz                                   ;
;  GPIO_1[10]       ; C_50MHz    ; 2.134 ; 2.134 ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]       ; C_50MHz    ; 2.342 ; 2.342 ; Rise       ; C_50MHz                                   ;
; PUSH_BUTTON_I[*]  ; C_50MHz    ; 2.639 ; 2.639 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[1] ; C_50MHz    ; 2.639 ; 2.639 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[2] ; C_50MHz    ; 2.153 ; 2.153 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[3] ; C_50MHz    ; 2.452 ; 2.452 ; Rise       ; C_50MHz                                   ;
; SWITCH_I[*]       ; C_50MHz    ; 2.662 ; 2.662 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[0]      ; C_50MHz    ; 1.112 ; 1.112 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[8]      ; C_50MHz    ; 0.383 ; 0.383 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[9]      ; C_50MHz    ; 0.237 ; 0.237 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[10]     ; C_50MHz    ; 0.022 ; 0.022 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[11]     ; C_50MHz    ; 0.476 ; 0.476 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[12]     ; C_50MHz    ; 0.397 ; 0.397 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[13]     ; C_50MHz    ; 2.662 ; 2.662 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[14]     ; C_50MHz    ; 2.590 ; 2.590 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[15]     ; C_50MHz    ; 2.557 ; 2.557 ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]        ; C_50MHz    ; 3.644 ; 3.644 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]       ; C_50MHz    ; 3.318 ; 3.318 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]       ; C_50MHz    ; 3.483 ; 3.483 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]       ; C_50MHz    ; 3.474 ; 3.474 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]       ; C_50MHz    ; 3.469 ; 3.469 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]       ; C_50MHz    ; 3.467 ; 3.467 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]       ; C_50MHz    ; 3.541 ; 3.541 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]       ; C_50MHz    ; 3.492 ; 3.492 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]       ; C_50MHz    ; 3.479 ; 3.479 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]      ; C_50MHz    ; 3.537 ; 3.537 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]      ; C_50MHz    ; 3.604 ; 3.604 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]      ; C_50MHz    ; 3.644 ; 3.644 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]      ; C_50MHz    ; 3.550 ; 3.550 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]      ; C_50MHz    ; 3.552 ; 3.552 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------------+------------+-------+-------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]         ; C_50MHz    ; -2.504 ; -2.504 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[0]        ; C_50MHz    ; -2.504 ; -2.504 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[1]        ; C_50MHz    ; -2.629 ; -2.629 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[2]        ; C_50MHz    ; -3.128 ; -3.128 ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]         ; C_50MHz    ; -2.014 ; -2.014 ; Rise       ; C_50MHz                                   ;
;  GPIO_1[10]       ; C_50MHz    ; -2.014 ; -2.014 ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]       ; C_50MHz    ; -2.222 ; -2.222 ; Rise       ; C_50MHz                                   ;
; PUSH_BUTTON_I[*]  ; C_50MHz    ; -1.720 ; -1.720 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[1] ; C_50MHz    ; -1.720 ; -1.720 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[2] ; C_50MHz    ; -2.033 ; -2.033 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[3] ; C_50MHz    ; -2.332 ; -2.332 ; Rise       ; C_50MHz                                   ;
; SWITCH_I[*]       ; C_50MHz    ; 0.198  ; 0.198  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[0]      ; C_50MHz    ; 0.198  ; 0.198  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[8]      ; C_50MHz    ; -0.263 ; -0.263 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[9]      ; C_50MHz    ; -0.117 ; -0.117 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[10]     ; C_50MHz    ; 0.098  ; 0.098  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[11]     ; C_50MHz    ; -0.356 ; -0.356 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[12]     ; C_50MHz    ; -0.277 ; -0.277 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[13]     ; C_50MHz    ; -2.542 ; -2.542 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[14]     ; C_50MHz    ; -2.470 ; -2.470 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[15]     ; C_50MHz    ; -2.437 ; -2.437 ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]        ; C_50MHz    ; -3.198 ; -3.198 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]       ; C_50MHz    ; -3.198 ; -3.198 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]       ; C_50MHz    ; -3.363 ; -3.363 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]       ; C_50MHz    ; -3.354 ; -3.354 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]       ; C_50MHz    ; -3.349 ; -3.349 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]       ; C_50MHz    ; -3.347 ; -3.347 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]       ; C_50MHz    ; -3.421 ; -3.421 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]       ; C_50MHz    ; -3.372 ; -3.372 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]       ; C_50MHz    ; -3.359 ; -3.359 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]      ; C_50MHz    ; -3.417 ; -3.417 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]      ; C_50MHz    ; -3.484 ; -3.484 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]      ; C_50MHz    ; -3.524 ; -3.524 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]      ; C_50MHz    ; -3.430 ; -3.430 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]      ; C_50MHz    ; -3.432 ; -3.432 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]                ; C_50MHz    ; 6.311  ; 6.311  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[3]               ; C_50MHz    ; 5.569  ; 5.569  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[4]               ; C_50MHz    ; 6.309  ; 6.309  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[5]               ; C_50MHz    ; 5.751  ; 5.751  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[6]               ; C_50MHz    ; 6.003  ; 6.003  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[7]               ; C_50MHz    ; 6.198  ; 6.198  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[8]               ; C_50MHz    ; 5.876  ; 5.876  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[9]               ; C_50MHz    ; 5.569  ; 5.569  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[10]              ; C_50MHz    ; 5.905  ; 5.905  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[11]              ; C_50MHz    ; 5.385  ; 5.385  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[12]              ; C_50MHz    ; 5.507  ; 5.507  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[13]              ; C_50MHz    ; 5.709  ; 5.709  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[14]              ; C_50MHz    ; 6.219  ; 6.219  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[15]              ; C_50MHz    ; 6.152  ; 6.152  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[16]              ; C_50MHz    ; 5.398  ; 5.398  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[17]              ; C_50MHz    ; 5.852  ; 5.852  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[18]              ; C_50MHz    ; 6.058  ; 6.058  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[19]              ; C_50MHz    ; 5.863  ; 5.863  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[20]              ; C_50MHz    ; 5.600  ; 5.600  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[21]              ; C_50MHz    ; 5.603  ; 5.603  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[22]              ; C_50MHz    ; 6.311  ; 6.311  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[23]              ; C_50MHz    ; 6.075  ; 6.075  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[24]              ; C_50MHz    ; 5.241  ; 5.241  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[25]              ; C_50MHz    ; 5.732  ; 5.732  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[26]              ; C_50MHz    ; 5.913  ; 5.913  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[27]              ; C_50MHz    ; 5.843  ; 5.843  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[28]              ; C_50MHz    ; 5.355  ; 5.355  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[29]              ; C_50MHz    ; 5.348  ; 5.348  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[30]              ; C_50MHz    ; 6.039  ; 6.039  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[31]              ; C_50MHz    ; 5.920  ; 5.920  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[32]              ; C_50MHz    ; 5.218  ; 5.218  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[34]              ; C_50MHz    ; 5.640  ; 5.640  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]              ; C_50MHz    ; 5.448  ; 5.448  ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]                ; C_50MHz    ; 4.028  ; 4.028  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[11]              ; C_50MHz    ; 4.028  ; 4.028  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[14]              ; C_50MHz    ; 3.914  ; 3.914  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]              ; C_50MHz    ; 3.544  ; 3.544  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[0][*]  ; C_50MHz    ; 5.464  ; 5.464  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][0] ; C_50MHz    ; 5.464  ; 5.464  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][1] ; C_50MHz    ; 5.410  ; 5.410  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][2] ; C_50MHz    ; 5.344  ; 5.344  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][3] ; C_50MHz    ; 5.308  ; 5.308  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][4] ; C_50MHz    ; 5.258  ; 5.258  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][5] ; C_50MHz    ; 5.239  ; 5.239  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][6] ; C_50MHz    ; 5.163  ; 5.163  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[1][*]  ; C_50MHz    ; 6.172  ; 6.172  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][0] ; C_50MHz    ; 5.637  ; 5.637  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][1] ; C_50MHz    ; 6.050  ; 6.050  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][2] ; C_50MHz    ; 5.864  ; 5.864  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][3] ; C_50MHz    ; 6.167  ; 6.167  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][4] ; C_50MHz    ; 6.172  ; 6.172  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][5] ; C_50MHz    ; 5.958  ; 5.958  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][6] ; C_50MHz    ; 5.741  ; 5.741  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[2][*]  ; C_50MHz    ; 6.213  ; 6.213  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][0] ; C_50MHz    ; 6.185  ; 6.185  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][1] ; C_50MHz    ; 6.143  ; 6.143  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][2] ; C_50MHz    ; 6.213  ; 6.213  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][3] ; C_50MHz    ; 6.200  ; 6.200  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][4] ; C_50MHz    ; 6.165  ; 6.165  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][5] ; C_50MHz    ; 6.161  ; 6.161  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][6] ; C_50MHz    ; 6.154  ; 6.154  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[3][*]  ; C_50MHz    ; 5.530  ; 5.530  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][0] ; C_50MHz    ; 5.493  ; 5.493  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][1] ; C_50MHz    ; 5.509  ; 5.509  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][2] ; C_50MHz    ; 5.507  ; 5.507  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][3] ; C_50MHz    ; 5.530  ; 5.530  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][4] ; C_50MHz    ; 5.528  ; 5.528  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][5] ; C_50MHz    ; 5.490  ; 5.490  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][6] ; C_50MHz    ; 5.509  ; 5.509  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[4][*]  ; C_50MHz    ; 5.918  ; 5.918  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][0] ; C_50MHz    ; 5.257  ; 5.257  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][1] ; C_50MHz    ; 5.649  ; 5.649  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][2] ; C_50MHz    ; 5.611  ; 5.611  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][3] ; C_50MHz    ; 5.918  ; 5.918  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][4] ; C_50MHz    ; 5.676  ; 5.676  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][5] ; C_50MHz    ; 5.626  ; 5.626  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][6] ; C_50MHz    ; 5.378  ; 5.378  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[5][*]  ; C_50MHz    ; 5.965  ; 5.965  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][0] ; C_50MHz    ; 5.947  ; 5.947  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][1] ; C_50MHz    ; 5.598  ; 5.598  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][2] ; C_50MHz    ; 5.474  ; 5.474  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][3] ; C_50MHz    ; 5.486  ; 5.486  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][4] ; C_50MHz    ; 5.729  ; 5.729  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][5] ; C_50MHz    ; 5.755  ; 5.755  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][6] ; C_50MHz    ; 5.965  ; 5.965  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[6][*]  ; C_50MHz    ; 6.140  ; 6.140  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][0] ; C_50MHz    ; 5.591  ; 5.591  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][1] ; C_50MHz    ; 5.448  ; 5.448  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][2] ; C_50MHz    ; 5.527  ; 5.527  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][3] ; C_50MHz    ; 5.751  ; 5.751  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][4] ; C_50MHz    ; 5.944  ; 5.944  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][5] ; C_50MHz    ; 5.931  ; 5.931  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][6] ; C_50MHz    ; 6.140  ; 6.140  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[7][*]  ; C_50MHz    ; 6.295  ; 6.295  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][0] ; C_50MHz    ; 5.760  ; 5.760  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][1] ; C_50MHz    ; 6.189  ; 6.189  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][2] ; C_50MHz    ; 6.097  ; 6.097  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][3] ; C_50MHz    ; 5.553  ; 5.553  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][4] ; C_50MHz    ; 6.057  ; 6.057  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][5] ; C_50MHz    ; 6.186  ; 6.186  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][6] ; C_50MHz    ; 6.295  ; 6.295  ; Rise       ; C_50MHz                                   ;
; DRAM_ADDR[*]             ; C_50MHz    ; 2.597  ; 2.597  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]            ; C_50MHz    ; 2.250  ; 2.250  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]            ; C_50MHz    ; 2.597  ; 2.597  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]            ; C_50MHz    ; 2.184  ; 2.184  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]            ; C_50MHz    ; 2.363  ; 2.363  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]            ; C_50MHz    ; 2.207  ; 2.207  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]            ; C_50MHz    ; 2.253  ; 2.253  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]            ; C_50MHz    ; 2.530  ; 2.530  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]            ; C_50MHz    ; 2.241  ; 2.241  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]            ; C_50MHz    ; 2.376  ; 2.376  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]            ; C_50MHz    ; 2.460  ; 2.460  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10]           ; C_50MHz    ; 2.280  ; 2.280  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11]           ; C_50MHz    ; 2.491  ; 2.491  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0                ; C_50MHz    ; 2.772  ; 2.772  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1                ; C_50MHz    ; 2.423  ; 2.423  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N               ; C_50MHz    ; 2.482  ; 2.482  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N                ; C_50MHz    ; 2.519  ; 2.519  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]               ; C_50MHz    ; 3.848  ; 3.848  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]              ; C_50MHz    ; 3.129  ; 3.129  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]              ; C_50MHz    ; 2.981  ; 2.981  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]              ; C_50MHz    ; 3.113  ; 3.113  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]              ; C_50MHz    ; 3.084  ; 3.084  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]              ; C_50MHz    ; 3.140  ; 3.140  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]              ; C_50MHz    ; 3.084  ; 3.084  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]              ; C_50MHz    ; 2.951  ; 2.951  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]              ; C_50MHz    ; 2.918  ; 2.918  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]              ; C_50MHz    ; 2.916  ; 2.916  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]              ; C_50MHz    ; 3.211  ; 3.211  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]             ; C_50MHz    ; 3.848  ; 3.848  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]             ; C_50MHz    ; 3.440  ; 3.440  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]             ; C_50MHz    ; 3.116  ; 3.116  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]             ; C_50MHz    ; 3.311  ; 3.311  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]             ; C_50MHz    ; 3.287  ; 3.287  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]             ; C_50MHz    ; 3.237  ; 3.237  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM                ; C_50MHz    ; 2.815  ; 2.815  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N               ; C_50MHz    ; 2.662  ; 2.662  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM                ; C_50MHz    ; 2.650  ; 2.650  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N                ; C_50MHz    ; 2.722  ; 2.722  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK                 ; C_50MHz    ; -2.762 ;        ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK                 ; C_50MHz    ;        ; -2.762 ; Fall       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]                ; C_50MHz    ; 5.218  ; 5.218  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[3]               ; C_50MHz    ; 5.447  ; 5.447  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[4]               ; C_50MHz    ; 6.016  ; 6.016  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[5]               ; C_50MHz    ; 5.751  ; 5.751  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[6]               ; C_50MHz    ; 6.003  ; 6.003  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[7]               ; C_50MHz    ; 6.198  ; 6.198  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[8]               ; C_50MHz    ; 5.876  ; 5.876  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[9]               ; C_50MHz    ; 5.569  ; 5.569  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[10]              ; C_50MHz    ; 5.905  ; 5.905  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[11]              ; C_50MHz    ; 5.385  ; 5.385  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[12]              ; C_50MHz    ; 5.507  ; 5.507  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[13]              ; C_50MHz    ; 5.709  ; 5.709  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[14]              ; C_50MHz    ; 6.219  ; 6.219  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[15]              ; C_50MHz    ; 6.152  ; 6.152  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[16]              ; C_50MHz    ; 5.398  ; 5.398  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[17]              ; C_50MHz    ; 5.852  ; 5.852  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[18]              ; C_50MHz    ; 6.058  ; 6.058  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[19]              ; C_50MHz    ; 5.863  ; 5.863  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[20]              ; C_50MHz    ; 5.600  ; 5.600  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[21]              ; C_50MHz    ; 5.603  ; 5.603  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[22]              ; C_50MHz    ; 6.311  ; 6.311  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[23]              ; C_50MHz    ; 6.075  ; 6.075  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[24]              ; C_50MHz    ; 5.241  ; 5.241  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[25]              ; C_50MHz    ; 5.732  ; 5.732  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[26]              ; C_50MHz    ; 5.913  ; 5.913  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[27]              ; C_50MHz    ; 5.843  ; 5.843  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[28]              ; C_50MHz    ; 5.355  ; 5.355  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[29]              ; C_50MHz    ; 5.348  ; 5.348  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[30]              ; C_50MHz    ; 6.039  ; 6.039  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[31]              ; C_50MHz    ; 5.920  ; 5.920  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[32]              ; C_50MHz    ; 5.218  ; 5.218  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[34]              ; C_50MHz    ; 5.563  ; 5.563  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]              ; C_50MHz    ; 5.448  ; 5.448  ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]                ; C_50MHz    ; 3.544  ; 3.544  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[11]              ; C_50MHz    ; 4.028  ; 4.028  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[14]              ; C_50MHz    ; 3.766  ; 3.766  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]              ; C_50MHz    ; 3.544  ; 3.544  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[0][*]  ; C_50MHz    ; 4.831  ; 4.831  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][0] ; C_50MHz    ; 5.125  ; 5.125  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][1] ; C_50MHz    ; 5.078  ; 5.078  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][2] ; C_50MHz    ; 5.059  ; 5.059  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][3] ; C_50MHz    ; 4.980  ; 4.980  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][4] ; C_50MHz    ; 5.073  ; 5.073  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][5] ; C_50MHz    ; 4.832  ; 4.832  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][6] ; C_50MHz    ; 4.831  ; 4.831  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[1][*]  ; C_50MHz    ; 5.346  ; 5.346  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][0] ; C_50MHz    ; 5.516  ; 5.516  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][1] ; C_50MHz    ; 5.840  ; 5.840  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][2] ; C_50MHz    ; 5.490  ; 5.490  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][3] ; C_50MHz    ; 5.545  ; 5.545  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][4] ; C_50MHz    ; 5.428  ; 5.428  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][5] ; C_50MHz    ; 5.580  ; 5.580  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][6] ; C_50MHz    ; 5.346  ; 5.346  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[2][*]  ; C_50MHz    ; 5.473  ; 5.473  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][0] ; C_50MHz    ; 5.516  ; 5.516  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][1] ; C_50MHz    ; 5.473  ; 5.473  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][2] ; C_50MHz    ; 5.554  ; 5.554  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][3] ; C_50MHz    ; 5.664  ; 5.664  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][4] ; C_50MHz    ; 5.628  ; 5.628  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][5] ; C_50MHz    ; 5.609  ; 5.609  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][6] ; C_50MHz    ; 5.605  ; 5.605  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[3][*]  ; C_50MHz    ; 4.703  ; 4.703  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][0] ; C_50MHz    ; 4.703  ; 4.703  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][1] ; C_50MHz    ; 4.705  ; 4.705  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][2] ; C_50MHz    ; 4.834  ; 4.834  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][3] ; C_50MHz    ; 4.854  ; 4.854  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][4] ; C_50MHz    ; 4.865  ; 4.865  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][5] ; C_50MHz    ; 4.745  ; 4.745  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][6] ; C_50MHz    ; 4.867  ; 4.867  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[4][*]  ; C_50MHz    ; 5.054  ; 5.054  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][0] ; C_50MHz    ; 5.054  ; 5.054  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][1] ; C_50MHz    ; 5.438  ; 5.438  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][2] ; C_50MHz    ; 5.411  ; 5.411  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][3] ; C_50MHz    ; 5.750  ; 5.750  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][4] ; C_50MHz    ; 5.440  ; 5.440  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][5] ; C_50MHz    ; 5.436  ; 5.436  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][6] ; C_50MHz    ; 5.197  ; 5.197  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[5][*]  ; C_50MHz    ; 5.252  ; 5.252  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][0] ; C_50MHz    ; 5.604  ; 5.604  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][1] ; C_50MHz    ; 5.252  ; 5.252  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][2] ; C_50MHz    ; 5.269  ; 5.269  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][3] ; C_50MHz    ; 5.287  ; 5.287  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][4] ; C_50MHz    ; 5.527  ; 5.527  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][5] ; C_50MHz    ; 5.546  ; 5.546  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][6] ; C_50MHz    ; 5.766  ; 5.766  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[6][*]  ; C_50MHz    ; 5.096  ; 5.096  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][0] ; C_50MHz    ; 5.243  ; 5.243  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][1] ; C_50MHz    ; 5.096  ; 5.096  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][2] ; C_50MHz    ; 5.170  ; 5.170  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][3] ; C_50MHz    ; 5.393  ; 5.393  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][4] ; C_50MHz    ; 5.595  ; 5.595  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][5] ; C_50MHz    ; 5.578  ; 5.578  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][6] ; C_50MHz    ; 5.781  ; 5.781  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[7][*]  ; C_50MHz    ; 5.330  ; 5.330  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][0] ; C_50MHz    ; 5.444  ; 5.444  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][1] ; C_50MHz    ; 5.795  ; 5.795  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][2] ; C_50MHz    ; 5.779  ; 5.779  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][3] ; C_50MHz    ; 5.330  ; 5.330  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][4] ; C_50MHz    ; 5.744  ; 5.744  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][5] ; C_50MHz    ; 5.950  ; 5.950  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][6] ; C_50MHz    ; 5.991  ; 5.991  ; Rise       ; C_50MHz                                   ;
; DRAM_ADDR[*]             ; C_50MHz    ; 2.184  ; 2.184  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]            ; C_50MHz    ; 2.250  ; 2.250  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]            ; C_50MHz    ; 2.597  ; 2.597  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]            ; C_50MHz    ; 2.184  ; 2.184  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]            ; C_50MHz    ; 2.363  ; 2.363  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]            ; C_50MHz    ; 2.207  ; 2.207  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]            ; C_50MHz    ; 2.253  ; 2.253  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]            ; C_50MHz    ; 2.530  ; 2.530  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]            ; C_50MHz    ; 2.241  ; 2.241  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]            ; C_50MHz    ; 2.376  ; 2.376  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]            ; C_50MHz    ; 2.460  ; 2.460  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10]           ; C_50MHz    ; 2.280  ; 2.280  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11]           ; C_50MHz    ; 2.491  ; 2.491  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0                ; C_50MHz    ; 2.772  ; 2.772  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1                ; C_50MHz    ; 2.423  ; 2.423  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N               ; C_50MHz    ; 2.482  ; 2.482  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N                ; C_50MHz    ; 2.519  ; 2.519  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]               ; C_50MHz    ; 2.705  ; 2.705  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]              ; C_50MHz    ; 3.001  ; 3.001  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]              ; C_50MHz    ; 2.858  ; 2.858  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]              ; C_50MHz    ; 3.037  ; 3.037  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]              ; C_50MHz    ; 2.954  ; 2.954  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]              ; C_50MHz    ; 3.025  ; 3.025  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]              ; C_50MHz    ; 2.811  ; 2.811  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]              ; C_50MHz    ; 2.856  ; 2.856  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]              ; C_50MHz    ; 2.705  ; 2.705  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]              ; C_50MHz    ; 2.804  ; 2.804  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]              ; C_50MHz    ; 3.028  ; 3.028  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]             ; C_50MHz    ; 3.667  ; 3.667  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]             ; C_50MHz    ; 3.166  ; 3.166  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]             ; C_50MHz    ; 2.954  ; 2.954  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]             ; C_50MHz    ; 2.912  ; 2.912  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]             ; C_50MHz    ; 3.009  ; 3.009  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]             ; C_50MHz    ; 2.864  ; 2.864  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM                ; C_50MHz    ; 2.815  ; 2.815  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N               ; C_50MHz    ; 2.662  ; 2.662  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM                ; C_50MHz    ; 2.650  ; 2.650  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N                ; C_50MHz    ; 2.722  ; 2.722  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK                 ; C_50MHz    ; -2.762 ;        ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK                 ; C_50MHz    ;        ; -2.762 ; Fall       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+--------------+-------------+-------+----+----+-------+
; Input Port   ; Output Port ; RR    ; RF ; FR ; FF    ;
+--------------+-------------+-------+----+----+-------+
; SWITCH_I[17] ; GPIO_0[33]  ; 6.512 ;    ;    ; 6.512 ;
+--------------+-------------+-------+----+----+-------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+--------------+-------------+-------+----+----+-------+
; Input Port   ; Output Port ; RR    ; RF ; FR ; FF    ;
+--------------+-------------+-------+----+----+-------+
; SWITCH_I[17] ; GPIO_0[33]  ; 6.512 ;    ;    ; 6.512 ;
+--------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                               ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 5.381 ;      ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 5.381 ;      ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 2.110 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 2.110 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 2.140 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 2.140 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 2.135 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 2.135 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 2.135 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 2.135 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 2.176 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 2.146 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 2.176 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 2.176 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 2.171 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 2.171 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 2.181 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 2.181 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 2.281 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                       ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 5.381 ;      ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 5.381 ;      ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 2.110 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 2.110 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 2.140 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 2.140 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 2.135 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 2.135 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 2.135 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 2.135 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 2.176 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 2.146 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 2.176 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 2.176 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 2.171 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 2.171 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 2.181 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 2.181 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 2.281 ;      ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 5.381     ;           ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 5.381     ;           ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 2.110     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 2.110     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 2.140     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 2.140     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 2.135     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 2.135     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 2.135     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 2.135     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 2.176     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 2.146     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 2.176     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 2.176     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 2.171     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 2.171     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 2.181     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 2.181     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 2.281     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; GPIO_0[*]    ; C_50MHz    ; 5.381     ;           ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]  ; C_50MHz    ; 5.381     ;           ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]   ; C_50MHz    ; 2.110     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; C_50MHz    ; 2.110     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; C_50MHz    ; 2.140     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; C_50MHz    ; 2.140     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; C_50MHz    ; 2.135     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; C_50MHz    ; 2.135     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; C_50MHz    ; 2.135     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; C_50MHz    ; 2.135     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; C_50MHz    ; 2.176     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; C_50MHz    ; 2.146     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; C_50MHz    ; 2.176     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; C_50MHz    ; 2.176     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; C_50MHz    ; 2.171     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; C_50MHz    ; 2.171     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; C_50MHz    ; 2.181     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; C_50MHz    ; 2.181     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; C_50MHz    ; 2.281     ;           ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+--------------------------------------------+----------+-------+-----------+---------+---------------------+
; Clock                                      ; Setup    ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+----------+-------+-----------+---------+---------------------+
; Worst-case Slack                           ; -4.055   ; 0.215 ; -5.524    ; 2.107   ; 1.786               ;
;  C_50MHz                                   ; 9.631    ; 0.215 ; 6.029     ; 2.107   ; 7.620               ;
;  u7|sdram_pll1|altpll_component|pll|clk[0] ; -4.055   ; 0.215 ; -5.524    ; 3.716   ; 1.786               ;
; Design-wide TNS                            ; -279.323 ; 0.0   ; -1202.384 ; 0.0     ; 0.0                 ;
;  C_50MHz                                   ; 0.000    ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  u7|sdram_pll1|altpll_component|pll|clk[0] ; -279.323 ; 0.000 ; -1202.384 ; 0.000   ; 0.000               ;
+--------------------------------------------+----------+-------+-----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]         ; C_50MHz    ; 10.602 ; 10.602 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[0]        ; C_50MHz    ; 4.786  ; 4.786  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[1]        ; C_50MHz    ; 5.154  ; 5.154  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[2]        ; C_50MHz    ; 10.602 ; 10.602 ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]         ; C_50MHz    ; 4.561  ; 4.561  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[10]       ; C_50MHz    ; 3.938  ; 3.938  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]       ; C_50MHz    ; 4.561  ; 4.561  ; Rise       ; C_50MHz                                   ;
; PUSH_BUTTON_I[*]  ; C_50MHz    ; 4.979  ; 4.979  ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[1] ; C_50MHz    ; 4.979  ; 4.979  ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[2] ; C_50MHz    ; 3.959  ; 3.959  ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[3] ; C_50MHz    ; 4.554  ; 4.554  ; Rise       ; C_50MHz                                   ;
; SWITCH_I[*]       ; C_50MHz    ; 4.946  ; 4.946  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[0]      ; C_50MHz    ; 2.757  ; 2.757  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[8]      ; C_50MHz    ; 1.355  ; 1.355  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[9]      ; C_50MHz    ; 0.923  ; 0.923  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[10]     ; C_50MHz    ; 0.612  ; 0.612  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[11]     ; C_50MHz    ; 1.664  ; 1.664  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[12]     ; C_50MHz    ; 1.507  ; 1.507  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[13]     ; C_50MHz    ; 4.946  ; 4.946  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[14]     ; C_50MHz    ; 4.842  ; 4.842  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[15]     ; C_50MHz    ; 4.758  ; 4.758  ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]        ; C_50MHz    ; 6.068  ; 6.068  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]       ; C_50MHz    ; 5.470  ; 5.470  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]       ; C_50MHz    ; 5.826  ; 5.826  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]       ; C_50MHz    ; 5.816  ; 5.816  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]       ; C_50MHz    ; 5.805  ; 5.805  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]       ; C_50MHz    ; 5.776  ; 5.776  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]       ; C_50MHz    ; 5.915  ; 5.915  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]       ; C_50MHz    ; 5.863  ; 5.863  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]       ; C_50MHz    ; 5.788  ; 5.788  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]      ; C_50MHz    ; 5.900  ; 5.900  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]      ; C_50MHz    ; 6.017  ; 6.017  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]      ; C_50MHz    ; 6.068  ; 6.068  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]      ; C_50MHz    ; 5.913  ; 5.913  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]      ; C_50MHz    ; 5.891  ; 5.891  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]         ; C_50MHz    ; -2.504 ; -2.504 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[0]        ; C_50MHz    ; -2.504 ; -2.504 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[1]        ; C_50MHz    ; -2.629 ; -2.629 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[2]        ; C_50MHz    ; -3.128 ; -3.128 ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]         ; C_50MHz    ; -2.014 ; -2.014 ; Rise       ; C_50MHz                                   ;
;  GPIO_1[10]       ; C_50MHz    ; -2.014 ; -2.014 ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]       ; C_50MHz    ; -2.222 ; -2.222 ; Rise       ; C_50MHz                                   ;
; PUSH_BUTTON_I[*]  ; C_50MHz    ; -1.720 ; -1.720 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[1] ; C_50MHz    ; -1.720 ; -1.720 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[2] ; C_50MHz    ; -2.033 ; -2.033 ; Rise       ; C_50MHz                                   ;
;  PUSH_BUTTON_I[3] ; C_50MHz    ; -2.332 ; -2.332 ; Rise       ; C_50MHz                                   ;
; SWITCH_I[*]       ; C_50MHz    ; 0.198  ; 0.198  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[0]      ; C_50MHz    ; 0.198  ; 0.198  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[8]      ; C_50MHz    ; -0.263 ; -0.263 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[9]      ; C_50MHz    ; -0.117 ; -0.117 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[10]     ; C_50MHz    ; 0.098  ; 0.098  ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[11]     ; C_50MHz    ; -0.356 ; -0.356 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[12]     ; C_50MHz    ; -0.277 ; -0.277 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[13]     ; C_50MHz    ; -2.542 ; -2.542 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[14]     ; C_50MHz    ; -2.470 ; -2.470 ; Rise       ; C_50MHz                                   ;
;  SWITCH_I[15]     ; C_50MHz    ; -2.437 ; -2.437 ; Rise       ; C_50MHz                                   ;
; DRAM_DQ[*]        ; C_50MHz    ; -3.198 ; -3.198 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]       ; C_50MHz    ; -3.198 ; -3.198 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]       ; C_50MHz    ; -3.363 ; -3.363 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]       ; C_50MHz    ; -3.354 ; -3.354 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]       ; C_50MHz    ; -3.349 ; -3.349 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]       ; C_50MHz    ; -3.347 ; -3.347 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]       ; C_50MHz    ; -3.421 ; -3.421 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]       ; C_50MHz    ; -3.372 ; -3.372 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]       ; C_50MHz    ; -3.359 ; -3.359 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]      ; C_50MHz    ; -3.417 ; -3.417 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]      ; C_50MHz    ; -3.484 ; -3.484 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]      ; C_50MHz    ; -3.524 ; -3.524 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]      ; C_50MHz    ; -3.430 ; -3.430 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]      ; C_50MHz    ; -3.432 ; -3.432 ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
+-------------------+------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]                ; C_50MHz    ; 11.439 ; 11.439 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[3]               ; C_50MHz    ; 9.841  ; 9.841  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[4]               ; C_50MHz    ; 11.433 ; 11.433 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[5]               ; C_50MHz    ; 10.141 ; 10.141 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[6]               ; C_50MHz    ; 10.541 ; 10.541 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[7]               ; C_50MHz    ; 11.069 ; 11.069 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[8]               ; C_50MHz    ; 10.509 ; 10.509 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[9]               ; C_50MHz    ; 9.775  ; 9.775  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[10]              ; C_50MHz    ; 10.623 ; 10.623 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[11]              ; C_50MHz    ; 9.298  ; 9.298  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[12]              ; C_50MHz    ; 9.551  ; 9.551  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[13]              ; C_50MHz    ; 10.123 ; 10.123 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[14]              ; C_50MHz    ; 11.338 ; 11.338 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[15]              ; C_50MHz    ; 11.157 ; 11.157 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[16]              ; C_50MHz    ; 9.345  ; 9.345  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[17]              ; C_50MHz    ; 10.482 ; 10.482 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[18]              ; C_50MHz    ; 10.767 ; 10.767 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[19]              ; C_50MHz    ; 10.237 ; 10.237 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[20]              ; C_50MHz    ; 9.829  ; 9.829  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[21]              ; C_50MHz    ; 9.885  ; 9.885  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[22]              ; C_50MHz    ; 11.439 ; 11.439 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[23]              ; C_50MHz    ; 11.065 ; 11.065 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[24]              ; C_50MHz    ; 9.020  ; 9.020  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[25]              ; C_50MHz    ; 10.201 ; 10.201 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[26]              ; C_50MHz    ; 10.454 ; 10.454 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[27]              ; C_50MHz    ; 10.214 ; 10.214 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[28]              ; C_50MHz    ; 9.342  ; 9.342  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[29]              ; C_50MHz    ; 9.354  ; 9.354  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[30]              ; C_50MHz    ; 10.893 ; 10.893 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[31]              ; C_50MHz    ; 10.648 ; 10.648 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[32]              ; C_50MHz    ; 8.989  ; 8.989  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[34]              ; C_50MHz    ; 10.162 ; 10.162 ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]              ; C_50MHz    ; 9.759  ; 9.759  ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]                ; C_50MHz    ; 7.242  ; 7.242  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[11]              ; C_50MHz    ; 7.242  ; 7.242  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[14]              ; C_50MHz    ; 7.153  ; 7.153  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]              ; C_50MHz    ; 6.255  ; 6.255  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[0][*]  ; C_50MHz    ; 9.716  ; 9.716  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][0] ; C_50MHz    ; 9.716  ; 9.716  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][1] ; C_50MHz    ; 9.643  ; 9.643  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][2] ; C_50MHz    ; 9.490  ; 9.490  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][3] ; C_50MHz    ; 9.393  ; 9.393  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][4] ; C_50MHz    ; 9.254  ; 9.254  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][5] ; C_50MHz    ; 9.240  ; 9.240  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][6] ; C_50MHz    ; 9.096  ; 9.096  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[1][*]  ; C_50MHz    ; 11.083 ; 11.083 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][0] ; C_50MHz    ; 10.087 ; 10.087 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][1] ; C_50MHz    ; 11.083 ; 11.083 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][2] ; C_50MHz    ; 10.590 ; 10.590 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][3] ; C_50MHz    ; 11.010 ; 11.010 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][4] ; C_50MHz    ; 11.012 ; 11.012 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][5] ; C_50MHz    ; 10.679 ; 10.679 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][6] ; C_50MHz    ; 10.238 ; 10.238 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[2][*]  ; C_50MHz    ; 11.066 ; 11.066 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][0] ; C_50MHz    ; 11.028 ; 11.028 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][1] ; C_50MHz    ; 10.984 ; 10.984 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][2] ; C_50MHz    ; 11.066 ; 11.066 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][3] ; C_50MHz    ; 11.042 ; 11.042 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][4] ; C_50MHz    ; 11.010 ; 11.010 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][5] ; C_50MHz    ; 10.996 ; 10.996 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][6] ; C_50MHz    ; 11.000 ; 11.000 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[3][*]  ; C_50MHz    ; 9.859  ; 9.859  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][0] ; C_50MHz    ; 9.801  ; 9.801  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][1] ; C_50MHz    ; 9.819  ; 9.819  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][2] ; C_50MHz    ; 9.810  ; 9.810  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][3] ; C_50MHz    ; 9.847  ; 9.847  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][4] ; C_50MHz    ; 9.859  ; 9.859  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][5] ; C_50MHz    ; 9.815  ; 9.815  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][6] ; C_50MHz    ; 9.837  ; 9.837  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[4][*]  ; C_50MHz    ; 10.512 ; 10.512 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][0] ; C_50MHz    ; 9.300  ; 9.300  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][1] ; C_50MHz    ; 10.219 ; 10.219 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][2] ; C_50MHz    ; 10.137 ; 10.137 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][3] ; C_50MHz    ; 10.512 ; 10.512 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][4] ; C_50MHz    ; 10.264 ; 10.264 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][5] ; C_50MHz    ; 10.206 ; 10.206 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][6] ; C_50MHz    ; 9.499  ; 9.499  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[5][*]  ; C_50MHz    ; 10.938 ; 10.938 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][0] ; C_50MHz    ; 10.618 ; 10.618 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][1] ; C_50MHz    ; 10.140 ; 10.140 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][2] ; C_50MHz    ; 9.796  ; 9.796  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][3] ; C_50MHz    ; 9.799  ; 9.799  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][4] ; C_50MHz    ; 10.428 ; 10.428 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][5] ; C_50MHz    ; 10.501 ; 10.501 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][6] ; C_50MHz    ; 10.938 ; 10.938 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[6][*]  ; C_50MHz    ; 11.226 ; 11.226 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][0] ; C_50MHz    ; 10.013 ; 10.013 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][1] ; C_50MHz    ; 9.754  ; 9.754  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][2] ; C_50MHz    ; 9.907  ; 9.907  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][3] ; C_50MHz    ; 10.288 ; 10.288 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][4] ; C_50MHz    ; 10.808 ; 10.808 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][5] ; C_50MHz    ; 10.816 ; 10.816 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][6] ; C_50MHz    ; 11.226 ; 11.226 ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[7][*]  ; C_50MHz    ; 11.309 ; 11.309 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][0] ; C_50MHz    ; 10.381 ; 10.381 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][1] ; C_50MHz    ; 11.147 ; 11.147 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][2] ; C_50MHz    ; 10.986 ; 10.986 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][3] ; C_50MHz    ; 9.935  ; 9.935  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][4] ; C_50MHz    ; 10.872 ; 10.872 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][5] ; C_50MHz    ; 11.053 ; 11.053 ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][6] ; C_50MHz    ; 11.309 ; 11.309 ; Rise       ; C_50MHz                                   ;
; DRAM_ADDR[*]             ; C_50MHz    ; 5.273  ; 5.273  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]            ; C_50MHz    ; 4.535  ; 4.535  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]            ; C_50MHz    ; 5.273  ; 5.273  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]            ; C_50MHz    ; 4.347  ; 4.347  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]            ; C_50MHz    ; 4.759  ; 4.759  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]            ; C_50MHz    ; 4.379  ; 4.379  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]            ; C_50MHz    ; 4.536  ; 4.536  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]            ; C_50MHz    ; 5.146  ; 5.146  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]            ; C_50MHz    ; 4.527  ; 4.527  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]            ; C_50MHz    ; 4.834  ; 4.834  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]            ; C_50MHz    ; 4.966  ; 4.966  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10]           ; C_50MHz    ; 4.564  ; 4.564  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11]           ; C_50MHz    ; 5.109  ; 5.109  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0                ; C_50MHz    ; 5.564  ; 5.564  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1                ; C_50MHz    ; 4.779  ; 4.779  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N               ; C_50MHz    ; 4.961  ; 4.961  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N                ; C_50MHz    ; 5.031  ; 5.031  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]               ; C_50MHz    ; 7.752  ; 7.752  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]              ; C_50MHz    ; 6.510  ; 6.510  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]              ; C_50MHz    ; 6.118  ; 6.118  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]              ; C_50MHz    ; 6.377  ; 6.377  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]              ; C_50MHz    ; 6.355  ; 6.355  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]              ; C_50MHz    ; 6.519  ; 6.519  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]              ; C_50MHz    ; 6.336  ; 6.336  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]              ; C_50MHz    ; 5.971  ; 5.971  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]              ; C_50MHz    ; 5.941  ; 5.941  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]              ; C_50MHz    ; 5.940  ; 5.940  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]              ; C_50MHz    ; 6.577  ; 6.577  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]             ; C_50MHz    ; 7.752  ; 7.752  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]             ; C_50MHz    ; 7.033  ; 7.033  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]             ; C_50MHz    ; 6.360  ; 6.360  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]             ; C_50MHz    ; 6.780  ; 6.780  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]             ; C_50MHz    ; 6.742  ; 6.742  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]             ; C_50MHz    ; 6.614  ; 6.614  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM                ; C_50MHz    ; 5.655  ; 5.655  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N               ; C_50MHz    ; 5.428  ; 5.428  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM                ; C_50MHz    ; 5.421  ; 5.421  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N                ; C_50MHz    ; 5.487  ; 5.487  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK                 ; C_50MHz    ; -2.048 ;        ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK                 ; C_50MHz    ;        ; -2.048 ; Fall       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+
; GPIO_0[*]                ; C_50MHz    ; 5.218  ; 5.218  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[3]               ; C_50MHz    ; 5.447  ; 5.447  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[4]               ; C_50MHz    ; 6.016  ; 6.016  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[5]               ; C_50MHz    ; 5.751  ; 5.751  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[6]               ; C_50MHz    ; 6.003  ; 6.003  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[7]               ; C_50MHz    ; 6.198  ; 6.198  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[8]               ; C_50MHz    ; 5.876  ; 5.876  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[9]               ; C_50MHz    ; 5.569  ; 5.569  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[10]              ; C_50MHz    ; 5.905  ; 5.905  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[11]              ; C_50MHz    ; 5.385  ; 5.385  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[12]              ; C_50MHz    ; 5.507  ; 5.507  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[13]              ; C_50MHz    ; 5.709  ; 5.709  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[14]              ; C_50MHz    ; 6.219  ; 6.219  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[15]              ; C_50MHz    ; 6.152  ; 6.152  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[16]              ; C_50MHz    ; 5.398  ; 5.398  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[17]              ; C_50MHz    ; 5.852  ; 5.852  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[18]              ; C_50MHz    ; 6.058  ; 6.058  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[19]              ; C_50MHz    ; 5.863  ; 5.863  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[20]              ; C_50MHz    ; 5.600  ; 5.600  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[21]              ; C_50MHz    ; 5.603  ; 5.603  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[22]              ; C_50MHz    ; 6.311  ; 6.311  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[23]              ; C_50MHz    ; 6.075  ; 6.075  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[24]              ; C_50MHz    ; 5.241  ; 5.241  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[25]              ; C_50MHz    ; 5.732  ; 5.732  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[26]              ; C_50MHz    ; 5.913  ; 5.913  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[27]              ; C_50MHz    ; 5.843  ; 5.843  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[28]              ; C_50MHz    ; 5.355  ; 5.355  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[29]              ; C_50MHz    ; 5.348  ; 5.348  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[30]              ; C_50MHz    ; 6.039  ; 6.039  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[31]              ; C_50MHz    ; 5.920  ; 5.920  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[32]              ; C_50MHz    ; 5.218  ; 5.218  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[34]              ; C_50MHz    ; 5.563  ; 5.563  ; Rise       ; C_50MHz                                   ;
;  GPIO_0[35]              ; C_50MHz    ; 5.448  ; 5.448  ; Rise       ; C_50MHz                                   ;
; GPIO_1[*]                ; C_50MHz    ; 3.544  ; 3.544  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[11]              ; C_50MHz    ; 4.028  ; 4.028  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[14]              ; C_50MHz    ; 3.766  ; 3.766  ; Rise       ; C_50MHz                                   ;
;  GPIO_1[15]              ; C_50MHz    ; 3.544  ; 3.544  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[0][*]  ; C_50MHz    ; 4.831  ; 4.831  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][0] ; C_50MHz    ; 5.125  ; 5.125  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][1] ; C_50MHz    ; 5.078  ; 5.078  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][2] ; C_50MHz    ; 5.059  ; 5.059  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][3] ; C_50MHz    ; 4.980  ; 4.980  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][4] ; C_50MHz    ; 5.073  ; 5.073  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][5] ; C_50MHz    ; 4.832  ; 4.832  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[0][6] ; C_50MHz    ; 4.831  ; 4.831  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[1][*]  ; C_50MHz    ; 5.346  ; 5.346  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][0] ; C_50MHz    ; 5.516  ; 5.516  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][1] ; C_50MHz    ; 5.840  ; 5.840  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][2] ; C_50MHz    ; 5.490  ; 5.490  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][3] ; C_50MHz    ; 5.545  ; 5.545  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][4] ; C_50MHz    ; 5.428  ; 5.428  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][5] ; C_50MHz    ; 5.580  ; 5.580  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[1][6] ; C_50MHz    ; 5.346  ; 5.346  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[2][*]  ; C_50MHz    ; 5.473  ; 5.473  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][0] ; C_50MHz    ; 5.516  ; 5.516  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][1] ; C_50MHz    ; 5.473  ; 5.473  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][2] ; C_50MHz    ; 5.554  ; 5.554  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][3] ; C_50MHz    ; 5.664  ; 5.664  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][4] ; C_50MHz    ; 5.628  ; 5.628  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][5] ; C_50MHz    ; 5.609  ; 5.609  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[2][6] ; C_50MHz    ; 5.605  ; 5.605  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[3][*]  ; C_50MHz    ; 4.703  ; 4.703  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][0] ; C_50MHz    ; 4.703  ; 4.703  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][1] ; C_50MHz    ; 4.705  ; 4.705  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][2] ; C_50MHz    ; 4.834  ; 4.834  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][3] ; C_50MHz    ; 4.854  ; 4.854  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][4] ; C_50MHz    ; 4.865  ; 4.865  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][5] ; C_50MHz    ; 4.745  ; 4.745  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[3][6] ; C_50MHz    ; 4.867  ; 4.867  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[4][*]  ; C_50MHz    ; 5.054  ; 5.054  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][0] ; C_50MHz    ; 5.054  ; 5.054  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][1] ; C_50MHz    ; 5.438  ; 5.438  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][2] ; C_50MHz    ; 5.411  ; 5.411  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][3] ; C_50MHz    ; 5.750  ; 5.750  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][4] ; C_50MHz    ; 5.440  ; 5.440  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][5] ; C_50MHz    ; 5.436  ; 5.436  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[4][6] ; C_50MHz    ; 5.197  ; 5.197  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[5][*]  ; C_50MHz    ; 5.252  ; 5.252  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][0] ; C_50MHz    ; 5.604  ; 5.604  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][1] ; C_50MHz    ; 5.252  ; 5.252  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][2] ; C_50MHz    ; 5.269  ; 5.269  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][3] ; C_50MHz    ; 5.287  ; 5.287  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][4] ; C_50MHz    ; 5.527  ; 5.527  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][5] ; C_50MHz    ; 5.546  ; 5.546  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[5][6] ; C_50MHz    ; 5.766  ; 5.766  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[6][*]  ; C_50MHz    ; 5.096  ; 5.096  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][0] ; C_50MHz    ; 5.243  ; 5.243  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][1] ; C_50MHz    ; 5.096  ; 5.096  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][2] ; C_50MHz    ; 5.170  ; 5.170  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][3] ; C_50MHz    ; 5.393  ; 5.393  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][4] ; C_50MHz    ; 5.595  ; 5.595  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][5] ; C_50MHz    ; 5.578  ; 5.578  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[6][6] ; C_50MHz    ; 5.781  ; 5.781  ; Rise       ; C_50MHz                                   ;
; SEVEN_SEGMENT_N_O[7][*]  ; C_50MHz    ; 5.330  ; 5.330  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][0] ; C_50MHz    ; 5.444  ; 5.444  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][1] ; C_50MHz    ; 5.795  ; 5.795  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][2] ; C_50MHz    ; 5.779  ; 5.779  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][3] ; C_50MHz    ; 5.330  ; 5.330  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][4] ; C_50MHz    ; 5.744  ; 5.744  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][5] ; C_50MHz    ; 5.950  ; 5.950  ; Rise       ; C_50MHz                                   ;
;  SEVEN_SEGMENT_N_O[7][6] ; C_50MHz    ; 5.991  ; 5.991  ; Rise       ; C_50MHz                                   ;
; DRAM_ADDR[*]             ; C_50MHz    ; 2.184  ; 2.184  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]            ; C_50MHz    ; 2.250  ; 2.250  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]            ; C_50MHz    ; 2.597  ; 2.597  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]            ; C_50MHz    ; 2.184  ; 2.184  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]            ; C_50MHz    ; 2.363  ; 2.363  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]            ; C_50MHz    ; 2.207  ; 2.207  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]            ; C_50MHz    ; 2.253  ; 2.253  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]            ; C_50MHz    ; 2.530  ; 2.530  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]            ; C_50MHz    ; 2.241  ; 2.241  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]            ; C_50MHz    ; 2.376  ; 2.376  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]            ; C_50MHz    ; 2.460  ; 2.460  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10]           ; C_50MHz    ; 2.280  ; 2.280  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11]           ; C_50MHz    ; 2.491  ; 2.491  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0                ; C_50MHz    ; 2.772  ; 2.772  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1                ; C_50MHz    ; 2.423  ; 2.423  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N               ; C_50MHz    ; 2.482  ; 2.482  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N                ; C_50MHz    ; 2.519  ; 2.519  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]               ; C_50MHz    ; 2.705  ; 2.705  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]              ; C_50MHz    ; 3.001  ; 3.001  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]              ; C_50MHz    ; 2.858  ; 2.858  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]              ; C_50MHz    ; 3.037  ; 3.037  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]              ; C_50MHz    ; 2.954  ; 2.954  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]              ; C_50MHz    ; 3.025  ; 3.025  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]              ; C_50MHz    ; 2.811  ; 2.811  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]              ; C_50MHz    ; 2.856  ; 2.856  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]              ; C_50MHz    ; 2.705  ; 2.705  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]              ; C_50MHz    ; 2.804  ; 2.804  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]              ; C_50MHz    ; 3.028  ; 3.028  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]             ; C_50MHz    ; 3.667  ; 3.667  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]             ; C_50MHz    ; 3.166  ; 3.166  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]             ; C_50MHz    ; 2.954  ; 2.954  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]             ; C_50MHz    ; 2.912  ; 2.912  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]             ; C_50MHz    ; 3.009  ; 3.009  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]             ; C_50MHz    ; 2.864  ; 2.864  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM                ; C_50MHz    ; 2.815  ; 2.815  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N               ; C_50MHz    ; 2.662  ; 2.662  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM                ; C_50MHz    ; 2.650  ; 2.650  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N                ; C_50MHz    ; 2.722  ; 2.722  ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK                 ; C_50MHz    ; -2.762 ;        ; Rise       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK                 ; C_50MHz    ;        ; -2.762 ; Fall       ; u7|sdram_pll1|altpll_component|pll|clk[1] ;
+--------------------------+------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------+
; Progagation Delay                                      ;
+--------------+-------------+--------+----+----+--------+
; Input Port   ; Output Port ; RR     ; RF ; FR ; FF     ;
+--------------+-------------+--------+----+----+--------+
; SWITCH_I[17] ; GPIO_0[33]  ; 11.163 ;    ;    ; 11.163 ;
+--------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Progagation Delay                            ;
+--------------+-------------+-------+----+----+-------+
; Input Port   ; Output Port ; RR    ; RF ; FR ; FF    ;
+--------------+-------------+-------+----+----+-------+
; SWITCH_I[17] ; GPIO_0[33]  ; 6.512 ;    ;    ; 6.512 ;
+--------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; C_50MHz                                   ; C_50MHz                                   ; 375027   ; 0        ; 0        ; 0        ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; C_50MHz                                   ; 40       ; 0        ; 0        ; 0        ;
; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 181      ; 0        ; 0        ; 0        ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 13701    ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; C_50MHz                                   ; C_50MHz                                   ; 375027   ; 0        ; 0        ; 0        ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; C_50MHz                                   ; 40       ; 0        ; 0        ; 0        ;
; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 181      ; 0        ; 0        ; 0        ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 13701    ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; C_50MHz                                   ; C_50MHz                                   ; 172      ; 30       ; 2        ; 0        ;
; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 252      ; 0        ; 2        ; 0        ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0        ; 30       ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; C_50MHz                                   ; C_50MHz                                   ; 172      ; 30       ; 2        ; 0        ;
; C_50MHz                                   ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 252      ; 0        ; 2        ; 0        ;
; u7|sdram_pll1|altpll_component|pll|clk[0] ; u7|sdram_pll1|altpll_component|pll|clk[0] ; 0        ; 30       ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 43    ; 43   ;
; Unconstrained Input Port Paths  ; 575   ; 575  ;
; Unconstrained Output Ports      ; 129   ; 129  ;
; Unconstrained Output Port Paths ; 411   ; 411  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Jan 13 17:34:12 2015
Info: Command: quartus_sta experiment2 -c experiment2
Info: qsta_default_script.tcl version: #2
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_21m1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
Info (332104): Reading SDC File: 'experiment2.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u7|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 12 -duty_cycle 50.00 -name {u7|sdram_pll1|altpll_component|pll|clk[0]} {u7|sdram_pll1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u7|sdram_pll1|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 12 -phase -126.00 -duty_cycle 50.00 -name {u7|sdram_pll1|altpll_component|pll|clk[1]} {u7|sdram_pll1|altpll_component|pll|clk[1]}
Warning (332060): Node: GPIO_1[10] was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.055
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.055      -279.323 u7|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.631         0.000 C_50MHz 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 C_50MHz 
    Info (332119):     0.391         0.000 u7|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -5.524
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.524     -1202.384 u7|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     6.029         0.000 C_50MHz 
Info (332146): Worst-case removal slack is 3.719
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.719         0.000 C_50MHz 
    Info (332119):     5.204         0.000 u7|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.786
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.786         0.000 u7|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     7.620         0.000 C_50MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: GPIO_1[10] was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.488
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.488      -102.297 u7|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):    15.475         0.000 C_50MHz 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 C_50MHz 
    Info (332119):     0.215         0.000 u7|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case recovery slack is -3.022
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.022      -563.076 u7|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     7.751         0.000 C_50MHz 
Info (332146): Worst-case removal slack is 2.107
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.107         0.000 C_50MHz 
    Info (332119):     3.716         0.000 u7|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.786
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.786         0.000 u7|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     7.620         0.000 C_50MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 363 megabytes
    Info: Processing ended: Tue Jan 13 17:34:15 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


