// Seed: 395768837
module module_0;
  wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    output logic id_9
);
  logic [1 : 1  ==  -  (  1  )] id_11;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    $clog2(66);
    ;
    if (-1) begin : LABEL_1
      id_9 = id_5 == id_6;
    end
  end
endmodule
