Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3104d6393c814ed69bbf6dfe169c702f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [E:/WorkStation/Digital IC/src/final/hdl/src/CSA.v:13]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [E:/WorkStation/Digital IC/src/final/hdl/src/CSA.v:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/WorkStation/Digital IC/src/final/hdl/src/CSA.v" Line 1. Module CSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/WorkStation/Digital IC/src/final/hdl/src/CLA4.v" Line 2. Module CLA4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/WorkStation/Digital IC/src/final/hdl/src/CLA4.v" Line 2. Module CLA4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/WorkStation/Digital IC/src/final/hdl/src/CLA4.v" Line 2. Module CLA4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/WorkStation/Digital IC/src/final/hdl/src/Multiplexer.v" Line 1. Module Multiplexer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.Multiplexer
Compiling module xil_defaultlib.CSA
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
