{"vcs1":{"timestamp_begin":1730913331.666978490, "rt":2.33, "ut":0.38, "st":0.29}}
{"vcselab":{"timestamp_begin":1730913334.075871924, "rt":2.34, "ut":0.24, "st":0.17}}
{"link":{"timestamp_begin":1730913336.499144475, "rt":0.35, "ut":0.12, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730913330.946011586}
{"VCS_COMP_START_TIME": 1730913330.946011586}
{"VCS_COMP_END_TIME": 1730913338.417549546}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329744}}
{"stitch_vcselab": {"peak_mem": 215156}}
