--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Calculator.twx Calculator.ncd -o Calculator.twr
Calculator.pcf -ucf dips2leds.ucf

Design file:              Calculator.ncd
Physical constraint file: Calculator.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clock_BUFGP/IBUFG" PERIOD = 1000 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8097 paths analyzed, 1685 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.439ns.
--------------------------------------------------------------------------------

Paths for end point displayProcess/updater/dispDriver/display_3 (SLICE_X16Y25.F4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     992.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayProcess/updater/dispDriver/counter_7 (FF)
  Destination:          displayProcess/updater/dispDriver/display_3 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.393ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.256 - 0.302)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: displayProcess/updater/dispDriver/counter_7 to displayProcess/updater/dispDriver/display_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y19.YQ      Tcko                  0.524   displayProcess/updater/dispDriver/counter<6>
                                                       displayProcess/updater/dispDriver/counter_7
    SLICE_X14Y22.G3      net (fanout=12)       1.925   displayProcess/updater/dispDriver/counter<7>
    SLICE_X14Y22.Y       Tilo                  0.616   displayProcess/updater/dispDriver/N8
                                                       displayProcess/updater/dispDriver/display_mux0000<6>121
    SLICE_X16Y20.G2      net (fanout=13)       1.805   displayProcess/updater/dispDriver/display_mux0000<2>150
    SLICE_X16Y20.Y       Tilo                  0.616   displayProcess/updater/dispDriver/display_mux0000<4>98
                                                       displayProcess/updater/dispDriver/display_mux0000<4>67
    SLICE_X16Y20.F4      net (fanout=1)        0.035   displayProcess/updater/dispDriver/display_mux0000<4>67/O
    SLICE_X16Y20.X       Tilo                  0.601   displayProcess/updater/dispDriver/display_mux0000<4>98
                                                       displayProcess/updater/dispDriver/display_mux0000<4>98
    SLICE_X16Y25.F4      net (fanout=1)        0.615   displayProcess/updater/dispDriver/display_mux0000<4>98
    SLICE_X16Y25.CLK     Tfck                  0.656   displayProcess/updater/dispDriver/display<3>
                                                       displayProcess/updater/dispDriver/display_mux0000<4>1431
                                                       displayProcess/updater/dispDriver/display_3
    -------------------------------------------------  ---------------------------
    Total                                      7.393ns (3.013ns logic, 4.380ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     992.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayProcess/updater/dispDriver/counter_5 (FF)
  Destination:          displayProcess/updater/dispDriver/display_3 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.256ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.256 - 0.302)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: displayProcess/updater/dispDriver/counter_5 to displayProcess/updater/dispDriver/display_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.YQ      Tcko                  0.524   displayProcess/updater/dispDriver/counter<4>
                                                       displayProcess/updater/dispDriver/counter_5
    SLICE_X14Y22.G2      net (fanout=11)       1.788   displayProcess/updater/dispDriver/counter<5>
    SLICE_X14Y22.Y       Tilo                  0.616   displayProcess/updater/dispDriver/N8
                                                       displayProcess/updater/dispDriver/display_mux0000<6>121
    SLICE_X16Y20.G2      net (fanout=13)       1.805   displayProcess/updater/dispDriver/display_mux0000<2>150
    SLICE_X16Y20.Y       Tilo                  0.616   displayProcess/updater/dispDriver/display_mux0000<4>98
                                                       displayProcess/updater/dispDriver/display_mux0000<4>67
    SLICE_X16Y20.F4      net (fanout=1)        0.035   displayProcess/updater/dispDriver/display_mux0000<4>67/O
    SLICE_X16Y20.X       Tilo                  0.601   displayProcess/updater/dispDriver/display_mux0000<4>98
                                                       displayProcess/updater/dispDriver/display_mux0000<4>98
    SLICE_X16Y25.F4      net (fanout=1)        0.615   displayProcess/updater/dispDriver/display_mux0000<4>98
    SLICE_X16Y25.CLK     Tfck                  0.656   displayProcess/updater/dispDriver/display<3>
                                                       displayProcess/updater/dispDriver/display_mux0000<4>1431
                                                       displayProcess/updater/dispDriver/display_3
    -------------------------------------------------  ---------------------------
    Total                                      7.256ns (3.013ns logic, 4.243ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     992.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayProcess/updater/dispDriver/counter_2 (FF)
  Destination:          displayProcess/updater/dispDriver/display_3 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      7.092ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.256 - 0.284)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: displayProcess/updater/dispDriver/counter_2 to displayProcess/updater/dispDriver/display_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.XQ      Tcko                  0.495   displayProcess/updater/dispDriver/counter<2>
                                                       displayProcess/updater/dispDriver/counter_2
    SLICE_X14Y22.G1      net (fanout=12)       1.653   displayProcess/updater/dispDriver/counter<2>
    SLICE_X14Y22.Y       Tilo                  0.616   displayProcess/updater/dispDriver/N8
                                                       displayProcess/updater/dispDriver/display_mux0000<6>121
    SLICE_X16Y20.G2      net (fanout=13)       1.805   displayProcess/updater/dispDriver/display_mux0000<2>150
    SLICE_X16Y20.Y       Tilo                  0.616   displayProcess/updater/dispDriver/display_mux0000<4>98
                                                       displayProcess/updater/dispDriver/display_mux0000<4>67
    SLICE_X16Y20.F4      net (fanout=1)        0.035   displayProcess/updater/dispDriver/display_mux0000<4>67/O
    SLICE_X16Y20.X       Tilo                  0.601   displayProcess/updater/dispDriver/display_mux0000<4>98
                                                       displayProcess/updater/dispDriver/display_mux0000<4>98
    SLICE_X16Y25.F4      net (fanout=1)        0.615   displayProcess/updater/dispDriver/display_mux0000<4>98
    SLICE_X16Y25.CLK     Tfck                  0.656   displayProcess/updater/dispDriver/display<3>
                                                       displayProcess/updater/dispDriver/display_mux0000<4>1431
                                                       displayProcess/updater/dispDriver/display_3
    -------------------------------------------------  ---------------------------
    Total                                      7.092ns (2.984ns logic, 4.108ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point displayProcess/updater/dispDriver/display_1 (SLICE_X17Y24.F3), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     992.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayProcess/updater/dispDriver/counter_7 (FF)
  Destination:          displayProcess/updater/dispDriver/display_1 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.963ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.256 - 0.302)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: displayProcess/updater/dispDriver/counter_7 to displayProcess/updater/dispDriver/display_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y19.YQ      Tcko                  0.524   displayProcess/updater/dispDriver/counter<6>
                                                       displayProcess/updater/dispDriver/counter_7
    SLICE_X14Y22.G3      net (fanout=12)       1.925   displayProcess/updater/dispDriver/counter<7>
    SLICE_X14Y22.Y       Tilo                  0.616   displayProcess/updater/dispDriver/N8
                                                       displayProcess/updater/dispDriver/display_mux0000<6>121
    SLICE_X16Y21.F2      net (fanout=13)       1.769   displayProcess/updater/dispDriver/display_mux0000<2>150
    SLICE_X16Y21.X       Tilo                  0.601   displayProcess/updater/dispDriver/display_mux0000<6>40
                                                       displayProcess/updater/dispDriver/display_mux0000<6>40
    SLICE_X17Y24.G1      net (fanout=1)        0.344   displayProcess/updater/dispDriver/display_mux0000<6>40
    SLICE_X17Y24.Y       Tilo                  0.561   displayProcess/updater/dispDriver/display<1>
                                                       displayProcess/updater/dispDriver/display_mux0000<6>91_SW0
    SLICE_X17Y24.F3      net (fanout=1)        0.021   displayProcess/updater/dispDriver/display_mux0000<6>91_SW0/O
    SLICE_X17Y24.CLK     Tfck                  0.602   displayProcess/updater/dispDriver/display<1>
                                                       displayProcess/updater/dispDriver/display_mux0000<6>1041
                                                       displayProcess/updater/dispDriver/display_1
    -------------------------------------------------  ---------------------------
    Total                                      6.963ns (2.904ns logic, 4.059ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     993.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayProcess/updater/dispDriver/counter_5 (FF)
  Destination:          displayProcess/updater/dispDriver/display_1 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.826ns (Levels of Logic = 4)
  Clock Path Skew:      -0.046ns (0.256 - 0.302)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: displayProcess/updater/dispDriver/counter_5 to displayProcess/updater/dispDriver/display_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.YQ      Tcko                  0.524   displayProcess/updater/dispDriver/counter<4>
                                                       displayProcess/updater/dispDriver/counter_5
    SLICE_X14Y22.G2      net (fanout=11)       1.788   displayProcess/updater/dispDriver/counter<5>
    SLICE_X14Y22.Y       Tilo                  0.616   displayProcess/updater/dispDriver/N8
                                                       displayProcess/updater/dispDriver/display_mux0000<6>121
    SLICE_X16Y21.F2      net (fanout=13)       1.769   displayProcess/updater/dispDriver/display_mux0000<2>150
    SLICE_X16Y21.X       Tilo                  0.601   displayProcess/updater/dispDriver/display_mux0000<6>40
                                                       displayProcess/updater/dispDriver/display_mux0000<6>40
    SLICE_X17Y24.G1      net (fanout=1)        0.344   displayProcess/updater/dispDriver/display_mux0000<6>40
    SLICE_X17Y24.Y       Tilo                  0.561   displayProcess/updater/dispDriver/display<1>
                                                       displayProcess/updater/dispDriver/display_mux0000<6>91_SW0
    SLICE_X17Y24.F3      net (fanout=1)        0.021   displayProcess/updater/dispDriver/display_mux0000<6>91_SW0/O
    SLICE_X17Y24.CLK     Tfck                  0.602   displayProcess/updater/dispDriver/display<1>
                                                       displayProcess/updater/dispDriver/display_mux0000<6>1041
                                                       displayProcess/updater/dispDriver/display_1
    -------------------------------------------------  ---------------------------
    Total                                      6.826ns (2.904ns logic, 3.922ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     993.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayProcess/updater/dispDriver/counter_2 (FF)
  Destination:          displayProcess/updater/dispDriver/display_1 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.662ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.256 - 0.284)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: displayProcess/updater/dispDriver/counter_2 to displayProcess/updater/dispDriver/display_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.XQ      Tcko                  0.495   displayProcess/updater/dispDriver/counter<2>
                                                       displayProcess/updater/dispDriver/counter_2
    SLICE_X14Y22.G1      net (fanout=12)       1.653   displayProcess/updater/dispDriver/counter<2>
    SLICE_X14Y22.Y       Tilo                  0.616   displayProcess/updater/dispDriver/N8
                                                       displayProcess/updater/dispDriver/display_mux0000<6>121
    SLICE_X16Y21.F2      net (fanout=13)       1.769   displayProcess/updater/dispDriver/display_mux0000<2>150
    SLICE_X16Y21.X       Tilo                  0.601   displayProcess/updater/dispDriver/display_mux0000<6>40
                                                       displayProcess/updater/dispDriver/display_mux0000<6>40
    SLICE_X17Y24.G1      net (fanout=1)        0.344   displayProcess/updater/dispDriver/display_mux0000<6>40
    SLICE_X17Y24.Y       Tilo                  0.561   displayProcess/updater/dispDriver/display<1>
                                                       displayProcess/updater/dispDriver/display_mux0000<6>91_SW0
    SLICE_X17Y24.F3      net (fanout=1)        0.021   displayProcess/updater/dispDriver/display_mux0000<6>91_SW0/O
    SLICE_X17Y24.CLK     Tfck                  0.602   displayProcess/updater/dispDriver/display<1>
                                                       displayProcess/updater/dispDriver/display_mux0000<6>1041
                                                       displayProcess/updater/dispDriver/display_1
    -------------------------------------------------  ---------------------------
    Total                                      6.662ns (2.875ns logic, 3.787ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Paths for end point displayProcess/updater/dispDriver/display_5 (SLICE_X16Y22.SR), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     993.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayProcess/updater/dispDriver/counter_7 (FF)
  Destination:          displayProcess/updater/dispDriver/display_5 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.909ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.250 - 0.302)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: displayProcess/updater/dispDriver/counter_7 to displayProcess/updater/dispDriver/display_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y19.YQ      Tcko                  0.524   displayProcess/updater/dispDriver/counter<6>
                                                       displayProcess/updater/dispDriver/counter_7
    SLICE_X14Y22.G3      net (fanout=12)       1.925   displayProcess/updater/dispDriver/counter<7>
    SLICE_X14Y22.Y       Tilo                  0.616   displayProcess/updater/dispDriver/N8
                                                       displayProcess/updater/dispDriver/display_mux0000<6>121
    SLICE_X18Y25.G2      net (fanout=13)       0.731   displayProcess/updater/dispDriver/display_mux0000<2>150
    SLICE_X18Y25.Y       Tilo                  0.616   displayProcess/updater/dispDriver/display_mux0000<6>10
                                                       displayProcess/updater/dispDriver/counter_cmp_eq0000_1
    SLICE_X19Y23.G1      net (fanout=20)       0.501   displayProcess/updater/dispDriver/counter_cmp_eq00001
    SLICE_X19Y23.Y       Tilo                  0.561   displayProcess/updater/dispDriver/display_mux0000<3>21
                                                       displayProcess/updater/dispDriver/display_mux0000<2>40
    SLICE_X16Y22.SR      net (fanout=1)        1.002   displayProcess/updater/dispDriver/display_mux0000<2>40
    SLICE_X16Y22.CLK     Tsrck                 0.433   displayProcess/updater/dispDriver/display<5>
                                                       displayProcess/updater/dispDriver/display_5
    -------------------------------------------------  ---------------------------
    Total                                      6.909ns (2.750ns logic, 4.159ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     993.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayProcess/updater/dispDriver/counter_5 (FF)
  Destination:          displayProcess/updater/dispDriver/display_5 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.772ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.250 - 0.302)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: displayProcess/updater/dispDriver/counter_5 to displayProcess/updater/dispDriver/display_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y18.YQ      Tcko                  0.524   displayProcess/updater/dispDriver/counter<4>
                                                       displayProcess/updater/dispDriver/counter_5
    SLICE_X14Y22.G2      net (fanout=11)       1.788   displayProcess/updater/dispDriver/counter<5>
    SLICE_X14Y22.Y       Tilo                  0.616   displayProcess/updater/dispDriver/N8
                                                       displayProcess/updater/dispDriver/display_mux0000<6>121
    SLICE_X18Y25.G2      net (fanout=13)       0.731   displayProcess/updater/dispDriver/display_mux0000<2>150
    SLICE_X18Y25.Y       Tilo                  0.616   displayProcess/updater/dispDriver/display_mux0000<6>10
                                                       displayProcess/updater/dispDriver/counter_cmp_eq0000_1
    SLICE_X19Y23.G1      net (fanout=20)       0.501   displayProcess/updater/dispDriver/counter_cmp_eq00001
    SLICE_X19Y23.Y       Tilo                  0.561   displayProcess/updater/dispDriver/display_mux0000<3>21
                                                       displayProcess/updater/dispDriver/display_mux0000<2>40
    SLICE_X16Y22.SR      net (fanout=1)        1.002   displayProcess/updater/dispDriver/display_mux0000<2>40
    SLICE_X16Y22.CLK     Tsrck                 0.433   displayProcess/updater/dispDriver/display<5>
                                                       displayProcess/updater/dispDriver/display_5
    -------------------------------------------------  ---------------------------
    Total                                      6.772ns (2.750ns logic, 4.022ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     993.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               displayProcess/updater/dispDriver/counter_16 (FF)
  Destination:          displayProcess/updater/dispDriver/display_5 (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.645ns (Levels of Logic = 4)
  Clock Path Skew:      -0.107ns (0.250 - 0.357)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: displayProcess/updater/dispDriver/counter_16 to displayProcess/updater/dispDriver/display_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y24.XQ      Tcko                  0.495   displayProcess/updater/dispDriver/counter<16>
                                                       displayProcess/updater/dispDriver/counter_16
    SLICE_X21Y27.G2      net (fanout=2)        1.098   displayProcess/updater/dispDriver/counter<16>
    SLICE_X21Y27.COUT    Topcyg                1.009   displayProcess/updater/dispDriver/counter_cmp_eq00001_wg_cy<3>
                                                       displayProcess/updater/dispDriver/counter_cmp_eq00001_wg_lut<3>
                                                       displayProcess/updater/dispDriver/counter_cmp_eq00001_wg_cy<3>
    SLICE_X21Y28.CIN     net (fanout=1)        0.000   displayProcess/updater/dispDriver/counter_cmp_eq00001_wg_cy<3>
    SLICE_X21Y28.COUT    Tbyp                  0.130   displayProcess/updater/dispDriver/counter_cmp_eq00001_wg_cy<5>
                                                       displayProcess/updater/dispDriver/counter_cmp_eq00001_wg_cy<4>
                                                       displayProcess/updater/dispDriver/counter_cmp_eq00001_wg_cy<5>
    SLICE_X18Y25.G1      net (fanout=12)       0.800   displayProcess/updater/dispDriver/counter_cmp_eq00001_wg_cy<5>
    SLICE_X18Y25.Y       Tilo                  0.616   displayProcess/updater/dispDriver/display_mux0000<6>10
                                                       displayProcess/updater/dispDriver/counter_cmp_eq0000_1
    SLICE_X19Y23.G1      net (fanout=20)       0.501   displayProcess/updater/dispDriver/counter_cmp_eq00001
    SLICE_X19Y23.Y       Tilo                  0.561   displayProcess/updater/dispDriver/display_mux0000<3>21
                                                       displayProcess/updater/dispDriver/display_mux0000<2>40
    SLICE_X16Y22.SR      net (fanout=1)        1.002   displayProcess/updater/dispDriver/display_mux0000<2>40
    SLICE_X16Y22.CLK     Tsrck                 0.433   displayProcess/updater/dispDriver/display<5>
                                                       displayProcess/updater/dispDriver/display_5
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (3.244ns logic, 3.401ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clock_BUFGP/IBUFG" PERIOD = 1000 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point displayProcess/updater/divider3/blk00000003/blk00000084 (SLICE_X2Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               displayProcess/updater/divider3/blk00000003/blk0000008c (FF)
  Destination:          displayProcess/updater/divider3/blk00000003/blk00000084 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 0)
  Clock Path Skew:      0.137ns (0.407 - 0.270)
  Source Clock:         clock_BUFGP rising at 1000.000ns
  Destination Clock:    clock_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: displayProcess/updater/divider3/blk00000003/blk0000008c to displayProcess/updater/divider3/blk00000003/blk00000084
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y26.YQ       Tcko                  0.419   displayProcess/updater/divider3/blk00000003/sig000000b2
                                                       displayProcess/updater/divider3/blk00000003/blk0000008c
    SLICE_X2Y27.BX       net (fanout=2)        0.319   displayProcess/updater/divider3/blk00000003/sig000000b1
    SLICE_X2Y27.CLK      Tckdi       (-Th)    -0.102   displayProcess/updater/divider3/blk00000003/sig000000a9
                                                       displayProcess/updater/divider3/blk00000003/blk00000084
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.521ns logic, 0.319ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point displayProcess/updater/divider2/blk00000003/blk0000003d (SLICE_X5Y6.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               displayProcess/updater/divider2/blk00000003/blk00000013 (FF)
  Destination:          displayProcess/updater/divider2/blk00000003/blk0000003d (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.375 - 0.312)
  Source Clock:         clock_BUFGP rising at 1000.000ns
  Destination Clock:    clock_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: displayProcess/updater/divider2/blk00000003/blk00000013 to displayProcess/updater/divider2/blk00000003/blk0000003d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y8.XQ        Tcko                  0.417   displayProcess/updater/divider2/blk00000003/sig00000039
                                                       displayProcess/updater/divider2/blk00000003/blk00000013
    SLICE_X5Y6.BX        net (fanout=1)        0.297   displayProcess/updater/divider2/blk00000003/sig00000039
    SLICE_X5Y6.CLK       Tckdi       (-Th)    -0.062   displayProcess/updater/divider2/blk00000003/sig00000069
                                                       displayProcess/updater/divider2/blk00000003/blk0000003d
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.479ns logic, 0.297ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point displayProcess/updater/divider2/blk00000003/blk0000002f (SLICE_X7Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               displayProcess/updater/divider2/blk00000003/blk00000036 (FF)
  Destination:          displayProcess/updater/divider2/blk00000003/blk0000002f (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.148 - 0.126)
  Source Clock:         clock_BUFGP rising at 1000.000ns
  Destination Clock:    clock_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: displayProcess/updater/divider2/blk00000003/blk00000036 to displayProcess/updater/divider2/blk00000003/blk0000002f
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y5.XQ        Tcko                  0.396   displayProcess/updater/divider2/blk00000003/sig00000059
                                                       displayProcess/updater/divider2/blk00000003/blk00000036
    SLICE_X7Y4.BX        net (fanout=1)        0.287   displayProcess/updater/divider2/blk00000003/sig00000059
    SLICE_X7Y4.CLK       Tckdi       (-Th)    -0.062   displayProcess/updater/divider2/blk00000003/sig00000051
                                                       displayProcess/updater/divider2/blk00000003/blk0000002f
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clock_BUFGP/IBUFG" PERIOD = 1000 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 998.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1000.000ns
  Low pulse: 500.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: displayProcess/updater/divider2/blk00000003/sig00000060/CLK
  Logical resource: displayProcess/updater/divider2/blk00000003/blk0000016d/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 998.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1000.000ns
  High pulse: 500.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: displayProcess/updater/divider2/blk00000003/sig00000060/CLK
  Logical resource: displayProcess/updater/divider2/blk00000003/blk0000016d/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 998.672ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: displayProcess/updater/divider2/blk00000003/sig00000060/CLK
  Logical resource: displayProcess/updater/divider2/blk00000003/blk0000016d/CK
  Location pin: SLICE_X8Y3.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    7.439|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8097 paths, 0 nets, and 2140 connections

Design statistics:
   Minimum period:   7.439ns{1}   (Maximum frequency: 134.427MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 08 17:28:53 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 146 MB



