[connectivity]
sp=ic20_300MHz_16_opt_accel_1.ic20_300MHz_16_update_0_write_pipe0:DDR[0]
sp=ic20_300MHz_16_opt_accel_1.in_update_0_read_pipe0:DDR[1]
