Analysis & Synthesis report for project
Fri Mar 31 15:47:12 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |project|control:c0|current_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated
 15. Parameter Settings for User Entity Instance: vga_adapter:VGA
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 21. Parameter Settings for Inferred Entity Instance: datapath:d0|green:mod2|lpm_mult:Mult0
 22. altsyncram Parameter Settings by Entity Instance
 23. altpll Parameter Settings by Entity Instance
 24. lpm_mult Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "vga_adapter:VGA"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 31 15:47:12 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; project                                     ;
; Top-level Entity Name              ; project                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 578                                         ;
;     Total combinational functions  ; 534                                         ;
;     Dedicated logic registers      ; 223                                         ;
; Total registers                    ; 223                                         ;
; Total pins                         ; 84                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 57,600                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; project            ; project            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------------------------------+---------+
; project.v                        ; yes             ; Auto-Found Verilog HDL File       ; /cmshome/yinlinha/Documents/CSCB58/project2/project.v                                   ;         ;
; vga_adapter.v                    ; yes             ; Auto-Found Verilog HDL File       ; /cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v                               ;         ;
; vga_address_translator.v         ; yes             ; Auto-Found Verilog HDL File       ; /cmshome/yinlinha/Documents/CSCB58/project2/vga_address_translator.v                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_60g1.tdf           ; yes             ; Auto-Generated Megafunction       ; /cmshome/yinlinha/Documents/CSCB58/project2/db/altsyncram_60g1.tdf                      ;         ;
; db/decode_lsa.tdf                ; yes             ; Auto-Generated Megafunction       ; /cmshome/yinlinha/Documents/CSCB58/project2/db/decode_lsa.tdf                           ;         ;
; db/decode_e8a.tdf                ; yes             ; Auto-Generated Megafunction       ; /cmshome/yinlinha/Documents/CSCB58/project2/db/decode_e8a.tdf                           ;         ;
; db/mux_0nb.tdf                   ; yes             ; Auto-Generated Megafunction       ; /cmshome/yinlinha/Documents/CSCB58/project2/db/mux_0nb.tdf                              ;         ;
; vga_pll.v                        ; yes             ; Auto-Found Wizard-Generated File  ; /cmshome/yinlinha/Documents/CSCB58/project2/vga_pll.v                                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; vga_controller.v                 ; yes             ; Auto-Found Verilog HDL File       ; /cmshome/yinlinha/Documents/CSCB58/project2/vga_controller.v                            ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_nbh.tdf               ; yes             ; Auto-Generated Megafunction       ; /cmshome/yinlinha/Documents/CSCB58/project2/db/add_sub_nbh.tdf                          ;         ;
; db/add_sub_vch.tdf               ; yes             ; Auto-Generated Megafunction       ; /cmshome/yinlinha/Documents/CSCB58/project2/db/add_sub_vch.tdf                          ;         ;
; altshift.tdf                     ; yes             ; Megafunction                      ; /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+-----------------------------------+-----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 578            ;
;                                             ;                ;
; Total combinational functions               ; 534            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 148            ;
;     -- 3 input functions                    ; 218            ;
;     -- <=2 input functions                  ; 168            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 420            ;
;     -- arithmetic mode                      ; 114            ;
;                                             ;                ;
; Total registers                             ; 223            ;
;     -- Dedicated logic registers            ; 223            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 84             ;
; Total memory bits                           ; 57600          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 203            ;
; Total fan-out                               ; 2684           ;
; Average fan-out                             ; 2.87           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                    ; Entity Name            ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |project                                                ; 534 (0)           ; 223 (0)      ; 57600       ; 0            ; 0       ; 0         ; 84   ; 0            ; |project                                                                                                                                               ; project                ; work         ;
;    |control:c0|                                         ; 24 (24)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|control:c0                                                                                                                                    ; control                ; work         ;
;    |datapath:d0|                                        ; 417 (195)         ; 177 (136)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0                                                                                                                                   ; datapath               ; work         ;
;       |blue:mod1|                                       ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|blue:mod1                                                                                                                         ; blue                   ; work         ;
;       |cyan:mod3|                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|cyan:mod3                                                                                                                         ; cyan                   ; work         ;
;       |green:mod2|                                      ; 82 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|green:mod2                                                                                                                        ; green                  ; work         ;
;          |lpm_mult:Mult0|                               ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|green:mod2|lpm_mult:Mult0                                                                                                         ; lpm_mult               ; work         ;
;             |multcore:mult_core|                        ; 42 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|green:mod2|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore               ; work         ;
;                |mpar_add:padder|                        ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|green:mod2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add               ; work         ;
;                   |lpm_add_sub:adder[0]|                ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|green:mod2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub            ; work         ;
;                      |add_sub_nbh:auto_generated|       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|green:mod2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_nbh:auto_generated                      ; add_sub_nbh            ; work         ;
;                   |mpar_add:sub_par_add|                ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|green:mod2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add               ; work         ;
;                      |lpm_add_sub:adder[0]|             ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|green:mod2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub            ; work         ;
;                         |add_sub_vch:auto_generated|    ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|green:mod2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_vch:auto_generated ; add_sub_vch            ; work         ;
;       |purple:mod5|                                     ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|purple:mod5                                                                                                                       ; purple                 ; work         ;
;       |randomizer18:r18|                                ; 23 (23)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|randomizer18:r18                                                                                                                  ; randomizer18           ; work         ;
;       |randomizer3:r3|                                  ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|randomizer3:r3                                                                                                                    ; randomizer3            ; work         ;
;       |red:mod4|                                        ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|red:mod4                                                                                                                          ; red                    ; work         ;
;       |yellow:mod6|                                     ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datapath:d0|yellow:mod6                                                                                                                       ; yellow                 ; work         ;
;    |vga_adapter:VGA|                                    ; 93 (0)            ; 30 (0)       ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA                                                                                                                               ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 11 (0)            ; 4 (0)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                        ; altsyncram             ; work         ;
;          |altsyncram_60g1:auto_generated|               ; 11 (0)            ; 4 (4)        ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated                                                                         ; altsyncram_60g1        ; work         ;
;             |decode_e8a:rden_decode_b|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_e8a:rden_decode_b                                                ; decode_e8a             ; work         ;
;             |decode_lsa:decode2|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:decode2                                                      ; decode_lsa             ; work         ;
;             |mux_0nb:mux3|                              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3                                                            ; mux_0nb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                  ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 66 (48)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller                                                                                                     ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                        ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll                                                                                                                 ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                         ; altpll                 ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                      ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|control:c0|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------+----------------------------+---------------------+---------------------------+----------------------+----------------------------+----------------------------+-----------------------+---------------------------+--------------------------+---------------------------+-------------------------------------+-------------------------------+----------------------------+------------------------------+------------------------------+----------------------------+
; Name                                ; current_state.S_NEXT_INSTR ; current_state.S_WIN ; current_state.S_CHECK_WIN ; current_state.S_FAIL ; current_state.S_CHECK_FAIL ; current_state.S_CHECK_WAIT ; current_state.S_CHECK ; current_state.S_LOAD_CODE ; current_state.S_GEN_CODE ; current_state.S_PREP_GAME ; current_state.S_CHECK_INSTRUCT_DONE ; current_state.S_LOAD_INSTRUCT ; current_state.S_CHECK_RAND ; current_state.S_GEN_INSTRUCT ; current_state.S_BLANK_SCREEN ; current_state.S_RESET_VALS ;
+-------------------------------------+----------------------------+---------------------+---------------------------+----------------------+----------------------------+----------------------------+-----------------------+---------------------------+--------------------------+---------------------------+-------------------------------------+-------------------------------+----------------------------+------------------------------+------------------------------+----------------------------+
; current_state.S_RESET_VALS          ; 0                          ; 0                   ; 0                         ; 0                    ; 0                          ; 0                          ; 0                     ; 0                         ; 0                        ; 0                         ; 0                                   ; 0                             ; 0                          ; 0                            ; 0                            ; 0                          ;
; current_state.S_BLANK_SCREEN        ; 0                          ; 0                   ; 0                         ; 0                    ; 0                          ; 0                          ; 0                     ; 0                         ; 0                        ; 0                         ; 0                                   ; 0                             ; 0                          ; 0                            ; 1                            ; 1                          ;
; current_state.S_GEN_INSTRUCT        ; 0                          ; 0                   ; 0                         ; 0                    ; 0                          ; 0                          ; 0                     ; 0                         ; 0                        ; 0                         ; 0                                   ; 0                             ; 0                          ; 1                            ; 0                            ; 1                          ;
; current_state.S_CHECK_RAND          ; 0                          ; 0                   ; 0                         ; 0                    ; 0                          ; 0                          ; 0                     ; 0                         ; 0                        ; 0                         ; 0                                   ; 0                             ; 1                          ; 0                            ; 0                            ; 1                          ;
; current_state.S_LOAD_INSTRUCT       ; 0                          ; 0                   ; 0                         ; 0                    ; 0                          ; 0                          ; 0                     ; 0                         ; 0                        ; 0                         ; 0                                   ; 1                             ; 0                          ; 0                            ; 0                            ; 1                          ;
; current_state.S_CHECK_INSTRUCT_DONE ; 0                          ; 0                   ; 0                         ; 0                    ; 0                          ; 0                          ; 0                     ; 0                         ; 0                        ; 0                         ; 1                                   ; 0                             ; 0                          ; 0                            ; 0                            ; 1                          ;
; current_state.S_PREP_GAME           ; 0                          ; 0                   ; 0                         ; 0                    ; 0                          ; 0                          ; 0                     ; 0                         ; 0                        ; 1                         ; 0                                   ; 0                             ; 0                          ; 0                            ; 0                            ; 1                          ;
; current_state.S_GEN_CODE            ; 0                          ; 0                   ; 0                         ; 0                    ; 0                          ; 0                          ; 0                     ; 0                         ; 1                        ; 0                         ; 0                                   ; 0                             ; 0                          ; 0                            ; 0                            ; 1                          ;
; current_state.S_LOAD_CODE           ; 0                          ; 0                   ; 0                         ; 0                    ; 0                          ; 0                          ; 0                     ; 1                         ; 0                        ; 0                         ; 0                                   ; 0                             ; 0                          ; 0                            ; 0                            ; 1                          ;
; current_state.S_CHECK               ; 0                          ; 0                   ; 0                         ; 0                    ; 0                          ; 0                          ; 1                     ; 0                         ; 0                        ; 0                         ; 0                                   ; 0                             ; 0                          ; 0                            ; 0                            ; 1                          ;
; current_state.S_CHECK_WAIT          ; 0                          ; 0                   ; 0                         ; 0                    ; 0                          ; 1                          ; 0                     ; 0                         ; 0                        ; 0                         ; 0                                   ; 0                             ; 0                          ; 0                            ; 0                            ; 1                          ;
; current_state.S_CHECK_FAIL          ; 0                          ; 0                   ; 0                         ; 0                    ; 1                          ; 0                          ; 0                     ; 0                         ; 0                        ; 0                         ; 0                                   ; 0                             ; 0                          ; 0                            ; 0                            ; 1                          ;
; current_state.S_FAIL                ; 0                          ; 0                   ; 0                         ; 1                    ; 0                          ; 0                          ; 0                     ; 0                         ; 0                        ; 0                         ; 0                                   ; 0                             ; 0                          ; 0                            ; 0                            ; 1                          ;
; current_state.S_CHECK_WIN           ; 0                          ; 0                   ; 1                         ; 0                    ; 0                          ; 0                          ; 0                     ; 0                         ; 0                        ; 0                         ; 0                                   ; 0                             ; 0                          ; 0                            ; 0                            ; 1                          ;
; current_state.S_WIN                 ; 0                          ; 1                   ; 0                         ; 0                    ; 0                          ; 0                          ; 0                     ; 0                         ; 0                        ; 0                         ; 0                                   ; 0                             ; 0                          ; 0                            ; 0                            ; 1                          ;
; current_state.S_NEXT_INSTR          ; 1                          ; 0                   ; 0                         ; 0                    ; 0                          ; 0                          ; 0                     ; 0                         ; 0                        ; 0                         ; 0                                   ; 0                             ; 0                          ; 0                            ; 0                            ; 1                          ;
+-------------------------------------+----------------------------+---------------------+---------------------------+----------------------+----------------------------+----------------------------+-----------------------+---------------------------+--------------------------+---------------------------+-------------------------------------+-------------------------------+----------------------------+------------------------------+------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                              ;
+------------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal              ; Free of Timing Hazards ;
+------------------------------------------------------+----------------------------------+------------------------+
; datapath:d0|blue:mod1|LEDR[0]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|LEDR[0]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|yellow:mod6|LEDR[0]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|LEDR[1]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|LEDR[1]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|yellow:mod6|LEDR[1]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|LEDR[2]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|LEDR[2]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|yellow:mod6|LEDR[2]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|LEDR[3]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|LEDR[3]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|yellow:mod6|LEDR[3]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|LEDR[4]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|LEDR[4]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|yellow:mod6|LEDR[4]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|LEDR[5]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|LEDR[5]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|yellow:mod6|LEDR[5]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|LEDR[6]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|LEDR[6]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|blue:mod1|LEDR[7]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|LEDR[7]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|yellow:mod6|LEDR[7]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|yellow:mod6|LEDR[8]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|yellow:mod6|LEDR[9]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|LEDR[10]                       ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|yellow:mod6|LEDR[10]                     ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|LEDR[11]                       ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|yellow:mod6|LEDR[11]                     ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|LEDR[12]                       ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|yellow:mod6|LEDR[12]                     ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|LEDR[13]                       ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|blue:mod1|LEDR[14]                       ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|blue:mod1|LEDR[15]                       ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|blue:mod1|LEDR[16]                       ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|blue:mod1|LEDR[17]                       ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|LEDG[0]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|green:mod2|LEDG[1]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|green:mod2|LEDG[2]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|blue:mod1|num1[0]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|num1[0]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|yellow:mod6|num1[0]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|sum[0]                         ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|blue:mod1|sum[1]                         ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|blue:mod1|sum[2]                         ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|blue:mod1|sum[3]                         ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|blue:mod1|sum[4]                         ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|blue:mod1|sum[5]                         ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|blue:mod1|sum[6]                         ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|blue:mod1|sum[7]                         ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|blue:mod1|sum[8]                         ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|red:mod4|failed                          ; SW[0]                            ; yes                    ;
; datapath:d0|purple:mod5|Xord[0]                      ; datapath:d0|purple:mod5|Finished ; yes                    ;
; datapath:d0|purple:mod5|Xord[1]                      ; datapath:d0|purple:mod5|Finished ; yes                    ;
; datapath:d0|purple:mod5|Xord[2]                      ; datapath:d0|purple:mod5|Finished ; yes                    ;
; datapath:d0|purple:mod5|Xord[3]                      ; datapath:d0|purple:mod5|Finished ; yes                    ;
; datapath:d0|purple:mod5|Xord[4]                      ; datapath:d0|purple:mod5|Finished ; yes                    ;
; datapath:d0|purple:mod5|Xord[5]                      ; datapath:d0|purple:mod5|Finished ; yes                    ;
; datapath:d0|purple:mod5|Xord[6]                      ; datapath:d0|purple:mod5|Finished ; yes                    ;
; datapath:d0|purple:mod5|Xord[7]                      ; datapath:d0|purple:mod5|Finished ; yes                    ;
; datapath:d0|purple:mod5|Xord[8]                      ; datapath:d0|purple:mod5|Finished ; yes                    ;
; datapath:d0|green:mod2|prod[0]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|green:mod2|prod[1]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|green:mod2|prod[2]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|green:mod2|prod[3]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|green:mod2|prod[4]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|green:mod2|prod[5]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|green:mod2|prod[6]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|green:mod2|prod[7]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|green:mod2|prod[8]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|green:mod2|prod[9]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|green:mod2|prod[10]                      ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|blue:mod1|num1[1]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|num1[1]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|yellow:mod6|num1[1]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|num1[2]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|num1[2]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|yellow:mod6|num1[2]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|num1[3]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|num1[3]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|yellow:mod6|num1[3]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|num1[4]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|num1[4]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|yellow:mod6|num1[4]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|num1[5]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|num1[5]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|yellow:mod6|num1[5]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|num1[6]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|num1[6]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|blue:mod1|num1[7]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|green:mod2|num1[7]                       ; datapath:d0|green:mod2|Finished  ; yes                    ;
; datapath:d0|yellow:mod6|num2[0]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|yellow:mod6|num2[1]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|yellow:mod6|num2[2]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|num2[0]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|yellow:mod6|num2[3]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|num2[1]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|yellow:mod6|num2[4]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; datapath:d0|blue:mod1|num2[2]                        ; datapath:d0|blue:mod1|Finished   ; yes                    ;
; datapath:d0|yellow:mod6|num2[5]                      ; datapath:d0|yellow:mod6|Finished ; yes                    ;
; Number of user-specified and inferred latches = 110  ;                                  ;                        ;
+------------------------------------------------------+----------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; datapath:d0|challenge_module[3]         ; Stuck at GND due to stuck port data_in ;
; datapath:d0|x_start[0,1]                ; Stuck at GND due to stuck port data_in ;
; datapath:d0|x_start[2]                  ; Stuck at VCC due to stuck port data_in ;
; datapath:d0|x_start[3]                  ; Stuck at GND due to stuck port data_in ;
; datapath:d0|x_start[4]                  ; Stuck at VCC due to stuck port data_in ;
; datapath:d0|x_start[5,6]                ; Stuck at GND due to stuck port data_in ;
; datapath:d0|y_start[0,1]                ; Stuck at GND due to stuck port data_in ;
; datapath:d0|y_start[2]                  ; Stuck at VCC due to stuck port data_in ;
; datapath:d0|y_start[3]                  ; Stuck at GND due to stuck port data_in ;
; datapath:d0|y_start[4]                  ; Stuck at VCC due to stuck port data_in ;
; datapath:d0|y_start[5]                  ; Stuck at GND due to stuck port data_in ;
; datapath:d0|LEDG_mod[4..7]              ; Merged with datapath:d0|LEDG_mod[3]    ;
; control:c0|current_state~2              ; Lost fanout                            ;
; control:c0|current_state~3              ; Lost fanout                            ;
; control:c0|current_state~4              ; Lost fanout                            ;
; control:c0|current_state~5              ; Lost fanout                            ;
; control:c0|current_state~6              ; Lost fanout                            ;
; control:c0|current_state~7              ; Lost fanout                            ;
; control:c0|current_state~8              ; Lost fanout                            ;
; datapath:d0|instr_screen_counter[7..12] ; Lost fanout                            ;
; Total Number of Removed Registers = 31  ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 223   ;
; Number of registers using Synchronous Clear  ; 39    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 172   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |project|datapath:d0|black_counter[1]                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|datapath:d0|y_out[4]                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |project|datapath:d0|colorOut[0]                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |project|datapath:d0|y_out[1]                                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |project|datapath:d0|code[12]                                                                              ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |project|datapath:d0|LEDG_out[2]                                                                           ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |project|datapath:d0|instr_screen_counter[8]                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |project|datapath:d0|square_counter[0]                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |project|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |project|datapath:d0|instr_0[2]                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |project|datapath:d0|instr_1[2]                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |project|datapath:d0|instr_2[2]                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |project|datapath:d0|instr_3[0]                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |project|datapath:d0|instr_4[0]                                                                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |project|datapath:d0|LEDG_mod[2]                                                                           ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |project|datapath:d0|challenge_module[2]                                                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |project|datapath:d0|LEDR_mod[8]                                                                           ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |project|datapath:d0|LEDR_mod[16]                                                                          ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |project|datapath:d0|LEDR_mod[12]                                                                          ;
; 11:1               ; 6 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; Yes        ; |project|datapath:d0|LEDR_mod[4]                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3|result_node[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_60g1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|green:mod2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------+
; Parameter Name                                 ; Value        ; Type                   ;
+------------------------------------------------+--------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 8            ; Untyped                ;
; LPM_WIDTHB                                     ; 3            ; Untyped                ;
; LPM_WIDTHP                                     ; 11           ; Untyped                ;
; LPM_WIDTHR                                     ; 11           ; Untyped                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                ;
; LATENCY                                        ; 0            ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                ;
; USE_EAB                                        ; OFF          ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                ;
+------------------------------------------------+--------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                ;
+---------------------------------------+---------------------------------------+
; Name                                  ; Value                                 ;
+---------------------------------------+---------------------------------------+
; Number of entity instances            ; 1                                     ;
; Entity Instance                       ; datapath:d0|green:mod2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                     ;
;     -- LPM_WIDTHB                     ; 3                                     ;
;     -- LPM_WIDTHP                     ; 11                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                    ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
+---------------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; x    ; Input ; Warning  ; Input port expression (7 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "x[7..7]" will be connected to GND. ;
; y    ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "y[6..6]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 84                          ;
; cycloneiii_ff         ; 223                         ;
;     CLR               ; 20                          ;
;     ENA               ; 131                         ;
;     ENA SCLR          ; 25                          ;
;     ENA SCLR SLD      ; 4                           ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 10                          ;
;     plain             ; 21                          ;
; cycloneiii_lcell_comb ; 535                         ;
;     arith             ; 114                         ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 41                          ;
;     normal            ; 421                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 77                          ;
;         3 data inputs ; 177                         ;
;         4 data inputs ; 148                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Mar 31 15:47:01 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12125): Using design file project.v, which is not specified as a design file for the current project, but contains definitions for 12 design units and 12 entities in project
    Info (12023): Found entity 1: project File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 3
    Info (12023): Found entity 2: randomizer3 File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 159
    Info (12023): Found entity 3: randomizer18 File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 181
    Info (12023): Found entity 4: datapath File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 200
    Info (12023): Found entity 5: control File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 472
    Info (12023): Found entity 6: dummy File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 663
    Info (12023): Found entity 7: blue File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 705
    Info (12023): Found entity 8: green File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 745
    Info (12023): Found entity 9: red File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 783
    Info (12023): Found entity 10: yellow File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 814
    Info (12023): Found entity 11: cyan File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 846
    Info (12023): Found entity 12: purple File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 877
Info (12127): Elaborating entity "project" for the top level hierarchy
Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter File: /cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v Line: 78
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 51
Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator File: /cmshome/yinlinha/Documents/CSCB58/project2/vga_address_translator.v Line: 4
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: /cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: /cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: /cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: /cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf
    Info (12023): Found entity 1: altsyncram_60g1 File: /cmshome/yinlinha/Documents/CSCB58/project2/db/altsyncram_60g1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_60g1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated" File: /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: /cmshome/yinlinha/Documents/CSCB58/project2/db/decode_lsa.tdf Line: 23
Info (12128): Elaborating entity "decode_lsa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:decode2" File: /cmshome/yinlinha/Documents/CSCB58/project2/db/altsyncram_60g1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: /cmshome/yinlinha/Documents/CSCB58/project2/db/decode_e8a.tdf Line: 23
Info (12128): Elaborating entity "decode_e8a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_e8a:rden_decode_b" File: /cmshome/yinlinha/Documents/CSCB58/project2/db/altsyncram_60g1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf
    Info (12023): Found entity 1: mux_0nb File: /cmshome/yinlinha/Documents/CSCB58/project2/db/mux_0nb.tdf Line: 23
Info (12128): Elaborating entity "mux_0nb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3" File: /cmshome/yinlinha/Documents/CSCB58/project2/db/altsyncram_60g1.tdf Line: 50
Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll File: /cmshome/yinlinha/Documents/CSCB58/project2/vga_pll.v Line: 36
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: /cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: /cmshome/yinlinha/Documents/CSCB58/project2/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: /cmshome/yinlinha/Documents/CSCB58/project2/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: /cmshome/yinlinha/Documents/CSCB58/project2/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: /cmshome/yinlinha/Documents/CSCB58/project2/vga_controller.v Line: 9
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: /cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v Line: 252
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 123
Warning (10036): Verilog HDL or VHDL warning at project.v(301): object "temp_wht" assigned a value but never read File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 301
Warning (10230): Verilog HDL assignment warning at project.v(316): truncated value with size 8 to match size of target (3) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 316
Warning (10230): Verilog HDL assignment warning at project.v(317): truncated value with size 8 to match size of target (3) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 317
Warning (10230): Verilog HDL assignment warning at project.v(318): truncated value with size 8 to match size of target (3) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 318
Warning (10230): Verilog HDL assignment warning at project.v(319): truncated value with size 8 to match size of target (3) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 319
Warning (10230): Verilog HDL assignment warning at project.v(320): truncated value with size 8 to match size of target (3) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 320
Warning (10230): Verilog HDL assignment warning at project.v(349): truncated value with size 13 to match size of target (7) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 349
Info (12128): Elaborating entity "randomizer3" for hierarchy "datapath:d0|randomizer3:r3" File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 279
Warning (10230): Verilog HDL assignment warning at project.v(175): truncated value with size 3 to match size of target (2) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 175
Info (12128): Elaborating entity "randomizer18" for hierarchy "datapath:d0|randomizer18:r18" File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 284
Info (12128): Elaborating entity "red" for hierarchy "datapath:d0|red:mod4" File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 286
Warning (10240): Verilog HDL Always Construct warning at project.v(793): inferring latch(es) for variable "LEDR", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 793
Warning (10240): Verilog HDL Always Construct warning at project.v(793): inferring latch(es) for variable "failed", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 793
Warning (10240): Verilog HDL Always Construct warning at project.v(793): inferring latch(es) for variable "Finished", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 793
Warning (10034): Output port "LEDG" at project.v(787) has no driver File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 787
Info (10041): Inferred latch for "Finished" at project.v(793) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 793
Info (10041): Inferred latch for "failed" at project.v(793) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 793
Info (10041): Inferred latch for "LEDR[0]" at project.v(793) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 793
Info (12128): Elaborating entity "blue" for hierarchy "datapath:d0|blue:mod1" File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 287
Warning (10240): Verilog HDL Always Construct warning at project.v(721): inferring latch(es) for variable "num1", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Warning (10240): Verilog HDL Always Construct warning at project.v(721): inferring latch(es) for variable "num2", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Warning (10240): Verilog HDL Always Construct warning at project.v(721): inferring latch(es) for variable "LEDR", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Warning (10240): Verilog HDL Always Construct warning at project.v(721): inferring latch(es) for variable "sum", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Warning (10034): Output port "LEDR[9..8]" at project.v(708) has no driver File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 708
Warning (10034): Output port "LEDG" at project.v(709) has no driver File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 709
Info (10041): Inferred latch for "sum[0]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "sum[1]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "sum[2]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "sum[3]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "sum[4]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "sum[5]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "sum[6]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "sum[7]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "sum[8]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[0]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[1]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[2]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[3]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[4]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[5]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[6]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[7]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[10]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[11]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[12]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[13]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[14]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[15]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[16]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "LEDR[17]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num2[0]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num2[1]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num2[2]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num2[3]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num2[4]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num2[5]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num2[6]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num2[7]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num1[0]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num1[1]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num1[2]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num1[3]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num1[4]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num1[5]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num1[6]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (10041): Inferred latch for "num1[7]" at project.v(721) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 721
Info (12128): Elaborating entity "green" for hierarchy "datapath:d0|green:mod2" File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 288
Warning (10240): Verilog HDL Always Construct warning at project.v(761): inferring latch(es) for variable "num1", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Warning (10240): Verilog HDL Always Construct warning at project.v(761): inferring latch(es) for variable "num2", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Warning (10240): Verilog HDL Always Construct warning at project.v(761): inferring latch(es) for variable "LEDR", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Warning (10240): Verilog HDL Always Construct warning at project.v(761): inferring latch(es) for variable "LEDG", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Warning (10240): Verilog HDL Always Construct warning at project.v(761): inferring latch(es) for variable "prod", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Warning (10034): Output port "LEDR[17..8]" at project.v(748) has no driver File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 748
Warning (10034): Output port "LEDG[7..3]" at project.v(749) has no driver File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 749
Info (10041): Inferred latch for "prod[0]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "prod[1]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "prod[2]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "prod[3]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "prod[4]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "prod[5]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "prod[6]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "prod[7]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "prod[8]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "prod[9]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "prod[10]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "prod[11]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "prod[12]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "LEDG[0]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "LEDG[1]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "LEDG[2]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "LEDR[0]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "LEDR[1]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "LEDR[2]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "LEDR[3]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "LEDR[4]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "LEDR[5]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "LEDR[6]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "LEDR[7]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "num2[0]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "num2[1]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "num2[2]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "num1[0]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "num1[1]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "num1[2]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "num1[3]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "num1[4]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "num1[5]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "num1[6]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (10041): Inferred latch for "num1[7]" at project.v(761) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 761
Info (12128): Elaborating entity "yellow" for hierarchy "datapath:d0|yellow:mod6" File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 289
Warning (10240): Verilog HDL Always Construct warning at project.v(825): inferring latch(es) for variable "num1", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Warning (10240): Verilog HDL Always Construct warning at project.v(825): inferring latch(es) for variable "num2", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Warning (10240): Verilog HDL Always Construct warning at project.v(825): inferring latch(es) for variable "ans", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Warning (10240): Verilog HDL Always Construct warning at project.v(825): inferring latch(es) for variable "LEDR", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Warning (10034): Output port "LEDR[17..13]" at project.v(817) has no driver File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 817
Warning (10034): Output port "LEDR[6]" at project.v(817) has no driver File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 817
Warning (10034): Output port "LEDG" at project.v(818) has no driver File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 818
Info (10041): Inferred latch for "LEDR[0]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "LEDR[1]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "LEDR[2]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "LEDR[3]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "LEDR[4]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "LEDR[5]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "LEDR[7]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "LEDR[8]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "LEDR[9]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "LEDR[10]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "LEDR[11]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "LEDR[12]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "num2[0]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "num2[1]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "num2[2]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "num2[3]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "num2[4]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "num2[5]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "num1[0]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "num1[1]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "num1[2]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "num1[3]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "num1[4]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (10041): Inferred latch for "num1[5]" at project.v(825) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 825
Info (12128): Elaborating entity "cyan" for hierarchy "datapath:d0|cyan:mod3" File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 290
Warning (10240): Verilog HDL Always Construct warning at project.v(856): inferring latch(es) for variable "LEDR", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 856
Warning (10240): Verilog HDL Always Construct warning at project.v(856): inferring latch(es) for variable "failed", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 856
Warning (10240): Verilog HDL Always Construct warning at project.v(856): inferring latch(es) for variable "Finished", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 856
Warning (10240): Verilog HDL Always Construct warning at project.v(856): inferring latch(es) for variable "ans", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 856
Warning (10034): Output port "LEDG" at project.v(850) has no driver File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 850
Info (10041): Inferred latch for "Finished" at project.v(856) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 856
Info (10041): Inferred latch for "failed" at project.v(856) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 856
Info (10041): Inferred latch for "LEDR[17]" at project.v(856) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 856
Info (12128): Elaborating entity "purple" for hierarchy "datapath:d0|purple:mod5" File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 291
Warning (10240): Verilog HDL Always Construct warning at project.v(888): inferring latch(es) for variable "Xord", which holds its previous value in one or more paths through the always construct File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 888
Warning (10034): Output port "LEDG" at project.v(881) has no driver File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 881
Info (10041): Inferred latch for "Xord[0]" at project.v(899) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 899
Info (10041): Inferred latch for "Xord[1]" at project.v(899) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 899
Info (10041): Inferred latch for "Xord[2]" at project.v(899) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 899
Info (10041): Inferred latch for "Xord[3]" at project.v(899) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 899
Info (10041): Inferred latch for "Xord[4]" at project.v(899) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 899
Info (10041): Inferred latch for "Xord[5]" at project.v(899) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 899
Info (10041): Inferred latch for "Xord[6]" at project.v(899) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 899
Info (10041): Inferred latch for "Xord[7]" at project.v(899) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 899
Info (10041): Inferred latch for "Xord[8]" at project.v(899) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 899
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 152
Warning (10230): Verilog HDL assignment warning at project.v(528): truncated value with size 7 to match size of target (6) File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 528
Warning (10270): Verilog HDL Case Statement warning at project.v(593): incomplete case statement has no default case item File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 593
Info (10264): Verilog HDL Case Statement information at project.v(593): all case item expressions in this case statement are onehot File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 593
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "datapath:d0|green:mod2|Mult0" File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 775
Info (12130): Elaborated megafunction instantiation "datapath:d0|green:mod2|lpm_mult:Mult0" File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 775
Info (12133): Instantiated megafunction "datapath:d0|green:mod2|lpm_mult:Mult0" with the following parameter: File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 775
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "datapath:d0|green:mod2|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "datapath:d0|green:mod2|lpm_mult:Mult0" File: /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 324
Info (12131): Elaborated megafunction instantiation "datapath:d0|green:mod2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "datapath:d0|green:mod2|lpm_mult:Mult0" File: /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf Line: 283
Info (12131): Elaborated megafunction instantiation "datapath:d0|green:mod2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "datapath:d0|green:mod2|lpm_mult:Mult0" File: /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nbh.tdf
    Info (12023): Found entity 1: add_sub_nbh File: /cmshome/yinlinha/Documents/CSCB58/project2/db/add_sub_nbh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "datapath:d0|green:mod2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "datapath:d0|green:mod2|lpm_mult:Mult0" File: /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "datapath:d0|green:mod2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "datapath:d0|green:mod2|lpm_mult:Mult0" File: /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vch.tdf
    Info (12023): Found entity 1: add_sub_vch File: /cmshome/yinlinha/Documents/CSCB58/project2/db/add_sub_vch.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "datapath:d0|green:mod2|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "datapath:d0|green:mod2|lpm_mult:Mult0" File: /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: /cmshome/yinlinha/Documents/CSCB58/project2/project.v Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /cmshome/yinlinha/Documents/CSCB58/project2/output_files/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 680 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 61 output pins
    Info (21061): Implemented 586 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 1297 megabytes
    Info: Processing ended: Fri Mar 31 15:47:12 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /cmshome/yinlinha/Documents/CSCB58/project2/output_files/project.map.smsg.


