circuit immGen : @[:@2.0]
  module immGen : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_ins : UInt<32> @[:@6.4]
    input io_pc : UInt<32> @[:@6.4]
    output io_S : SInt<32> @[:@6.4]
    output io_sb : SInt<32> @[:@6.4]
    output io_i : SInt<32> @[:@6.4]
    output io_uj : SInt<32> @[:@6.4]
    output io_u : SInt<32> @[:@6.4]
  
    node imm31 = bits(io_ins, 31, 31) @[immGen.scala 15:21:@8.4]
    node imm30 = bits(io_ins, 30, 25) @[immGen.scala 16:21:@9.4]
    node imm24 = bits(io_ins, 24, 21) @[immGen.scala 17:21:@10.4]
    node imm20 = bits(io_ins, 20, 20) @[immGen.scala 18:21:@11.4]
    node imm19 = bits(io_ins, 19, 12) @[immGen.scala 19:21:@12.4]
    node imm11 = bits(io_ins, 11, 8) @[immGen.scala 20:21:@13.4]
    node imm7 = bits(io_ins, 7, 7) @[immGen.scala 21:20:@14.4]
    node _T_19 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@15.4]
    node _T_22 = mux(_T_19, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12:@16.4]
    node _T_23 = cat(imm11, imm7) @[Cat.scala 30:58:@17.4]
    node _T_24 = cat(_T_22, imm31) @[Cat.scala 30:58:@18.4]
    node _T_25 = cat(_T_24, imm30) @[Cat.scala 30:58:@19.4]
    node _T_26 = cat(_T_25, _T_23) @[Cat.scala 30:58:@20.4]
    node _T_27 = asSInt(_T_26) @[immGen.scala 23:54:@21.4]
    node _T_28 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@23.4]
    node _T_31 = mux(_T_28, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12:@24.4]
    node _T_32 = cat(imm24, imm20) @[Cat.scala 30:58:@25.4]
    node _T_33 = cat(_T_31, imm31) @[Cat.scala 30:58:@26.4]
    node _T_34 = cat(_T_33, imm30) @[Cat.scala 30:58:@27.4]
    node _T_35 = cat(_T_34, _T_32) @[Cat.scala 30:58:@28.4]
    node _T_36 = asSInt(_T_35) @[immGen.scala 24:55:@29.4]
    node _T_37 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@31.4]
    node _T_40 = mux(_T_37, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12:@32.4]
    node _T_42 = cat(imm30, imm11) @[Cat.scala 30:58:@33.4]
    node _T_43 = cat(_T_42, UInt<1>("h0")) @[Cat.scala 30:58:@34.4]
    node _T_44 = cat(_T_40, imm31) @[Cat.scala 30:58:@35.4]
    node _T_45 = cat(_T_44, imm7) @[Cat.scala 30:58:@36.4]
    node _T_46 = cat(_T_45, _T_43) @[Cat.scala 30:58:@37.4]
    node _T_47 = add(_T_46, io_pc) @[immGen.scala 25:60:@38.4]
    node _T_48 = tail(_T_47, 1) @[immGen.scala 25:60:@39.4]
    node _T_49 = asSInt(_T_48) @[immGen.scala 25:69:@40.4]
    node _T_54 = mux(UInt<1>("h0"), UInt<12>("hfff"), UInt<12>("h0")) @[Bitwise.scala 72:12:@42.4]
    node _T_55 = cat(imm24, imm20) @[Cat.scala 30:58:@43.4]
    node _T_56 = cat(_T_55, imm19) @[Cat.scala 30:58:@44.4]
    node _T_57 = cat(_T_54, imm31) @[Cat.scala 30:58:@45.4]
    node _T_58 = cat(_T_57, imm30) @[Cat.scala 30:58:@46.4]
    node _T_59 = cat(_T_58, _T_56) @[Cat.scala 30:58:@47.4]
    node _T_61 = dshl(_T_59, UInt<4>("hc")) @[immGen.scala 26:60:@48.4]
    node _T_62 = asSInt(_T_61) @[immGen.scala 26:69:@49.4]
    node _T_63 = bits(imm31, 0, 0) @[Bitwise.scala 72:15:@51.4]
    node _T_66 = mux(_T_63, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 72:12:@52.4]
    node _T_68 = cat(imm30, imm24) @[Cat.scala 30:58:@53.4]
    node _T_69 = cat(_T_68, UInt<1>("h0")) @[Cat.scala 30:58:@54.4]
    node _T_70 = cat(imm19, imm20) @[Cat.scala 30:58:@55.4]
    node _T_71 = cat(_T_66, imm31) @[Cat.scala 30:58:@56.4]
    node _T_72 = cat(_T_71, _T_70) @[Cat.scala 30:58:@57.4]
    node _T_73 = cat(_T_72, _T_69) @[Cat.scala 30:58:@58.4]
    node _T_74 = add(_T_73, io_pc) @[immGen.scala 27:67:@59.4]
    node _T_75 = tail(_T_74, 1) @[immGen.scala 27:67:@60.4]
    node _T_76 = asSInt(_T_75) @[immGen.scala 27:76:@61.4]
    io_S <= _T_27 @[immGen.scala 23:8:@22.4]
    io_sb <= _T_49 @[immGen.scala 25:9:@41.4]
    io_i <= _T_36 @[immGen.scala 24:8:@30.4]
    io_uj <= _T_76 @[immGen.scala 27:9:@62.4]
    io_u <= asSInt(bits(_T_62, 31, 0)) @[immGen.scala 26:8:@50.4]
