<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="adder_tree_large" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="a" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="512" hw_interface="BRAM/Register" hw_name="a" hw_bitwidth="32" hw_size_or_depth="512" array_transform_category="partition" array_transform_type="complete" array_transform_dim="1" array_transform_factor="0"/>
      <arg id="1" access_type="r" src_name="b" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="512" hw_interface="BRAM/Register" hw_name="b" hw_bitwidth="32" hw_size_or_depth="512" array_transform_category="partition" array_transform_type="complete" array_transform_dim="1" array_transform_factor="0"/>
      <arg id="2" access_type="w" src_name="c" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="512" hw_interface="BRAM/Register" hw_name="c" hw_bitwidth="32" hw_size_or_depth="512" array_transform_category="partition" array_transform_type="complete" array_transform_dim="1" array_transform_factor="0"/>
      <arg id="3" access_type="r" src_name="n" src_type="int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1"/>
    </args>
    <return src_type="void" src_bitwidth="0" hw_interface="" hw_name="" hw_bitwidth="0" offset="0x0"/>
  </kernel>
</root>
