INFO-FLOW: Workspace /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1 opened at Thu Jul 10 17:39:21 UTC 2025
Command     open_solution done; 0.19 sec.
Execute     set_part xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Command       ap_part_info done; 1.47 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.25 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.87 sec.
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_top.cpp 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 50.96 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'add_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling add_top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         is_encrypted add_top.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "add_top.cpp"   -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -I/home/coder/Desktop/s2n2/finn-hlslib-lif/tb  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E add_top.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -I/home/coder/Desktop/s2n2/finn-hlslib-lif/tb -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp
Command         clang done; 8.48 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.97 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -I/home/coder/Desktop/s2n2/finn-hlslib-lif/tb  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp"  -o "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -I/home/coder/Desktop/s2n2/finn-hlslib-lif/tb -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/useless.bc
Command         clang done; 2.26 sec.
INFO-FLOW: Done: GCC PP time: 15.7 seconds per iteration
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command         ap_source done; 0.29 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.4 sec.
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.8 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/all.directive.json -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.78 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/xilinx-dataflow-lawyer.add_top.pp.0.cpp.diag.yml /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/xilinx-dataflow-lawyer.add_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/xilinx-dataflow-lawyer.add_top.pp.0.cpp.err.log 
Command         ap_eval done; 3.04 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/tidy-3.1.add_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/tidy-3.1.add_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/tidy-3.1.add_top.pp.0.cpp.err.log 
Command           ap_eval done; 1.01 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/xilinx-legacy-rewriter.add_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/xilinx-legacy-rewriter.add_top.pp.0.cpp.err.log 
Command           ap_eval done; 2.4 sec.
Command         tidy_31 done; 3.42 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.06 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pragma.2.cpp"  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -I/home/coder/Desktop/s2n2/finn-hlslib-lif/tb  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.bc" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pragma.2.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -I/home/coder/Desktop/s2n2/finn-hlslib-lif/tb -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.bc
Command         clang done; 2.3 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.g.bc -hls-opt -except-internalize Testbench_add -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g 
Command         llvm-ld done; 6.78 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:01:29 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 86823 ; free virtual = 252340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:01:29 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 86823 ; free virtual = 252340
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.pp.bc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.79 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Testbench_add -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.0.bc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:01:32 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 86811 ; free virtual = 252334
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.1.bc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'AddStreams<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u, 2>' into 'AddStreams_Batch<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u, 2>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:613) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:576: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:01:32 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 86804 ; free virtual = 252328
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.1.bc to /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.o.1.bc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:569) in function 'AddStreams<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u, 2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:574) in function 'AddStreams<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u, 2>' completely with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'AddStreams_Batch<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u, 2>' into 'Testbench_add' (add_top.cpp:14) automatically.
Command           transform done; 0.52 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.39 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:01:33 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 86769 ; free virtual = 252294
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.o.2.bc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'AddStreams<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u, 2>' to 'AddStreams' (/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:569:42)
Command           transform done; 0.56 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 86762 ; free virtual = 252287
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.79 sec.
Command       elaborate done; 40.02 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Testbench_add' ...
Execute         ap_set_top_model Testbench_add 
Execute         get_model_list Testbench_add -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Testbench_add 
Execute         preproc_iomode -model AddStreams 
Execute         get_model_list Testbench_add -filter all-wo-channel 
INFO-FLOW: Model list for configure: AddStreams Testbench_add
INFO-FLOW: Configuring Module : AddStreams ...
Execute         set_default_model AddStreams 
Execute         apply_spec_resource_limit AddStreams 
INFO-FLOW: Configuring Module : Testbench_add ...
Execute         set_default_model Testbench_add 
Execute         apply_spec_resource_limit Testbench_add 
INFO-FLOW: Model list for preprocess: AddStreams Testbench_add
INFO-FLOW: Preprocessing Module: AddStreams ...
Execute         set_default_model AddStreams 
Execute         cdfg_preprocess -model AddStreams 
Execute         rtl_gen_preprocess AddStreams 
INFO-FLOW: Preprocessing Module: Testbench_add ...
Execute         set_default_model Testbench_add 
Execute         cdfg_preprocess -model Testbench_add 
Execute         rtl_gen_preprocess Testbench_add 
INFO-FLOW: Model list for synthesis: AddStreams Testbench_add
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddStreams' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AddStreams 
Execute         schedule -model AddStreams 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 94.6 seconds; current allocated memory: 209.652 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.sched.adb -f 
INFO-FLOW: Finish scheduling AddStreams.
Execute         set_default_model AddStreams 
Execute         bind -model AddStreams 
BIND OPTION: model=AddStreams
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 211.389 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.verbose.bind.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.bind.adb -f 
INFO-FLOW: Finish binding AddStreams.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Testbench_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Testbench_add 
Execute         schedule -model Testbench_add 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 211.629 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.sched.adb -f 
INFO-FLOW: Finish scheduling Testbench_add.
Execute         set_default_model Testbench_add 
Execute         bind -model Testbench_add 
BIND OPTION: model=Testbench_add
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 211.728 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.bind.adb -f 
INFO-FLOW: Finish binding Testbench_add.
Execute         get_model_list Testbench_add -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess AddStreams 
Execute         rtl_gen_preprocess Testbench_add 
INFO-FLOW: Model list for RTL generation: AddStreams Testbench_add
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddStreams' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AddStreams -vendor xilinx -mg_file /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddStreams'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 214.650 MB.
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute         gen_rtl AddStreams -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/systemc/AddStreams -synmodules AddStreams Testbench_add 
Execute         gen_rtl AddStreams -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/vhdl/AddStreams 
Execute         gen_rtl AddStreams -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/verilog/AddStreams 
Execute         syn_report -csynth -model AddStreams -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/report/AddStreams_csynth.rpt 
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model AddStreams -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/report/AddStreams_csynth.xml 
Execute         syn_report -verbosereport -model AddStreams -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.verbose.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -model AddStreams -f -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info AddStreams -p /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Testbench_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Testbench_add -vendor xilinx -mg_file /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Testbench_add/in1_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Testbench_add/in2_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Testbench_add/out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Testbench_add/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Testbench_add' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Testbench_add'.
Command         create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 221.337 MB.
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute         gen_rtl Testbench_add -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/systemc/Testbench_add -synmodules AddStreams Testbench_add 
Execute         gen_rtl Testbench_add -istop -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/vhdl/Testbench_add 
Execute         gen_rtl Testbench_add -istop -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/verilog/Testbench_add 
Execute         syn_report -csynth -model Testbench_add -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/report/Testbench_add_csynth.rpt 
Execute         syn_report -rtlxml -model Testbench_add -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/report/Testbench_add_csynth.xml 
Execute         syn_report -verbosereport -model Testbench_add -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.verbose.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -model Testbench_add -f -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.adb 
Execute         gen_tb_info Testbench_add -p /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add 
Execute         export_constraint_db -f -tool general -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.constraint.tcl 
Execute         syn_report -designview -model Testbench_add -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.design.xml 
Command         syn_report done; 0.14 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model Testbench_add -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model Testbench_add -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks Testbench_add 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain Testbench_add 
INFO-FLOW: Model list for RTL component generation: AddStreams Testbench_add
INFO-FLOW: Handling components in module [AddStreams] ... 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.compgen.tcl 
INFO-FLOW: Handling components in module [Testbench_add] ... 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.compgen.tcl 
INFO-FLOW: Append model AddStreams
INFO-FLOW: Append model Testbench_add
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: AddStreams Testbench_add
INFO-FLOW: To file: write model AddStreams
INFO-FLOW: To file: write model Testbench_add
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model Testbench_add -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 255.57 MHz
Command         syn_report done; 0.12 sec.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Command           ap_source done; 0.17 sec.
Command         ap_source done; 0.28 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Command         ap_source done; 0.27 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Command         ap_source done; 0.24 sec.
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Testbench_add xml_exists=0
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.constraint.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=10
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.26 sec.
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.compgen.dataonly.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.constraint.tcl 
Execute         sc_get_clocks Testbench_add 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:41 . Memory (MB): peak = 1629.574 ; gain = 1227.754 ; free physical = 86684 ; free virtual = 252252
INFO: [VHDL 208-304] Generating VHDL RTL for Testbench_add.
INFO: [VLOG 209-307] Generating Verilog RTL for Testbench_add.
Command       autosyn done; 7.67 sec.
Command     csynth_design done; 47.7 sec.
Execute     cosim_design 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_top.cpp 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_tb.cpp /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_tb.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_tb.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_tb.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.41 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_tb.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_tb.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.28 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_top.cpp /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_top.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_top.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_top.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.42 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_top.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_top.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.45 sec.
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.96 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 132.61 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 175.64 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1 opened at Tue Aug 12 01:34:27 UTC 2025
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Command         ap_part_info done; 1.43 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.12 sec.
Execute           ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute           config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.39 sec.
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         get_default_platform 
Command       set_part done; 2.54 sec.
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 3.5 sec.
Execute     set_part xczu3eg-sbva484-1-i 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data single -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-i 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.22 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 0.37 sec.
Execute     create_clock -period 5 -name default 
Execute     csim_design 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Command       ap_source done; 0.24 sec.
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_tb.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_top.cpp 
Execute       is_xip /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_top.cpp 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 4.15 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'add_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling add_top.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute         is_encrypted add_top.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "add_top.cpp"   -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -I/home/coder/Desktop/s2n2/finn-hlslib-lif/tb  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E add_top.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -I/home/coder/Desktop/s2n2/finn-hlslib-lif/tb -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp
Command         clang done; 7.82 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.32 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -I/home/coder/Desktop/s2n2/finn-hlslib-lif/tb  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp"  -o "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -I/home/coder/Desktop/s2n2/finn-hlslib-lif/tb -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/useless.bc
Command         clang done; 2.18 sec.
INFO-FLOW: Done: GCC PP time: 14.3 seconds per iteration
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Command         ap_source done; 0.3 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Command           ap_source done; 0.3 sec.
Command         ap_source done; 0.57 sec.
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.78 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp std=c++0x -directive=/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/all.directive.json -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.76 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/xilinx-dataflow-lawyer.add_top.pp.0.cpp.diag.yml /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/xilinx-dataflow-lawyer.add_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/xilinx-dataflow-lawyer.add_top.pp.0.cpp.err.log 
Command         ap_eval done; 3.34 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/tidy-3.1.add_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/tidy-3.1.add_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/tidy-3.1.add_top.pp.0.cpp.err.log 
Command           ap_eval done; 0.98 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/xilinx-legacy-rewriter.add_top.pp.0.cpp.out.log 2> /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/xilinx-legacy-rewriter.add_top.pp.0.cpp.err.log 
Command           ap_eval done; 2.43 sec.
Command         tidy_31 done; 3.41 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.01 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pragma.2.cpp"  -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -I/home/coder/Desktop/s2n2/finn-hlslib-lif/tb  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.bc" 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx2/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.pragma.2.cpp -std=c++0x -I/home/coder/Desktop/s2n2/finn-hlslib-lif -I/home/coder/Desktop/s2n2/finn-hlslib-lif/tb -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx2/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.bc
Command         clang done; 2.21 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/add_top.g.bc -hls-opt -except-internalize Testbench_add -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g 
Command         llvm-ld done; 5.98 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 460309 ; free virtual = 762968
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 460338 ; free virtual = 762998
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.pp.bc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx2/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.0 
Command           llvm-ld done; 2.53 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Testbench_add -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.0.bc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 460221 ; free virtual = 763035
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.1.bc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'AddStreams<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u, 2>' into 'AddStreams_Batch<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u, 2>' (/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:613) automatically.
Command           transform done; 0.11 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:576: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 460213 ; free virtual = 763028
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.g.1.bc to /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.o.1.bc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:569) in function 'AddStreams<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u, 2>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:574) in function 'AddStreams<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u, 2>' completely with a factor of 32.
INFO: [XFORM 203-602] Inlining function 'AddStreams_Batch<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u, 2>' into 'Testbench_add' (add_top.cpp:14) automatically.
Command           transform done; 0.54 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.38 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:46 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 460180 ; free virtual = 762996
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.o.2.bc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'AddStreams<32u, ap_uint<4>, ap_uint<4>, ap_ufixed<4, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, 4u, 2>' to 'AddStreams' (/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:569:42)
Command           transform done; 0.54 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 460198 ; free virtual = 763013
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.54 sec.
Command       elaborate done; 38.09 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Testbench_add' ...
Execute         ap_set_top_model Testbench_add 
Execute         get_model_list Testbench_add -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Testbench_add 
Execute         preproc_iomode -model AddStreams 
Execute         get_model_list Testbench_add -filter all-wo-channel 
INFO-FLOW: Model list for configure: AddStreams Testbench_add
INFO-FLOW: Configuring Module : AddStreams ...
Execute         set_default_model AddStreams 
Execute         apply_spec_resource_limit AddStreams 
INFO-FLOW: Configuring Module : Testbench_add ...
Execute         set_default_model Testbench_add 
Execute         apply_spec_resource_limit Testbench_add 
INFO-FLOW: Model list for preprocess: AddStreams Testbench_add
INFO-FLOW: Preprocessing Module: AddStreams ...
Execute         set_default_model AddStreams 
Execute         cdfg_preprocess -model AddStreams 
Execute         rtl_gen_preprocess AddStreams 
INFO-FLOW: Preprocessing Module: Testbench_add ...
Execute         set_default_model Testbench_add 
Execute         cdfg_preprocess -model Testbench_add 
Execute         rtl_gen_preprocess Testbench_add 
INFO-FLOW: Model list for synthesis: AddStreams Testbench_add
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddStreams' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model AddStreams 
Execute         schedule -model AddStreams 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.67 sec.
INFO: [HLS 200-111]  Elapsed time: 47.86 seconds; current allocated memory: 210.003 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.sched.adb -f 
INFO-FLOW: Finish scheduling AddStreams.
Execute         set_default_model AddStreams 
Execute         bind -model AddStreams 
BIND OPTION: model=AddStreams
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 211.739 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.bind.adb -f 
INFO-FLOW: Finish binding AddStreams.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Testbench_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Testbench_add 
Execute         schedule -model Testbench_add 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 211.995 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.verbose.sched.rpt 
Execute         db_write -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.sched.adb -f 
INFO-FLOW: Finish scheduling Testbench_add.
Execute         set_default_model Testbench_add 
Execute         bind -model Testbench_add 
BIND OPTION: model=Testbench_add
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 212.095 MB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.verbose.bind.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.bind.adb -f 
INFO-FLOW: Finish binding Testbench_add.
Execute         get_model_list Testbench_add -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess AddStreams 
Execute         rtl_gen_preprocess Testbench_add 
INFO-FLOW: Model list for RTL generation: AddStreams Testbench_add
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddStreams' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model AddStreams -vendor xilinx -mg_file /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddStreams'.
Command         create_rtl_model done; 0.56 sec.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 215.002 MB.
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Command         ap_source done; 0.23 sec.
Execute         gen_rtl AddStreams -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/systemc/AddStreams -synmodules AddStreams Testbench_add 
Execute         gen_rtl AddStreams -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/vhdl/AddStreams 
Execute         gen_rtl AddStreams -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/verilog/AddStreams 
Execute         syn_report -csynth -model AddStreams -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/report/AddStreams_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model AddStreams -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/report/AddStreams_csynth.xml 
Execute         syn_report -verbosereport -model AddStreams -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.verbose.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -model AddStreams -f -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info AddStreams -p /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Testbench_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Testbench_add -vendor xilinx -mg_file /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Testbench_add/in1_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Testbench_add/in2_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Testbench_add/out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Testbench_add/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Testbench_add' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Testbench_add'.
Command         create_rtl_model done; 0.61 sec.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 221.642 MB.
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute         gen_rtl Testbench_add -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/systemc/Testbench_add -synmodules AddStreams Testbench_add 
Execute         gen_rtl Testbench_add -istop -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/vhdl/Testbench_add 
Execute         gen_rtl Testbench_add -istop -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/verilog/Testbench_add 
Execute         syn_report -csynth -model Testbench_add -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/report/Testbench_add_csynth.rpt 
Execute         syn_report -rtlxml -model Testbench_add -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/syn/report/Testbench_add_csynth.xml 
Execute         syn_report -verbosereport -model Testbench_add -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.verbose.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -model Testbench_add -f -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.adb 
Execute         gen_tb_info Testbench_add -p /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add 
Execute         export_constraint_db -f -tool general -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.constraint.tcl 
Execute         syn_report -designview -model Testbench_add -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.design.xml 
Command         syn_report done; 0.14 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model Testbench_add -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model Testbench_add -o /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks Testbench_add 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain Testbench_add 
INFO-FLOW: Model list for RTL component generation: AddStreams Testbench_add
INFO-FLOW: Handling components in module [AddStreams] ... 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.compgen.tcl 
INFO-FLOW: Handling components in module [Testbench_add] ... 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.compgen.tcl 
INFO-FLOW: Append model AddStreams
INFO-FLOW: Append model Testbench_add
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: AddStreams Testbench_add
INFO-FLOW: To file: write model AddStreams
INFO-FLOW: To file: write model Testbench_add
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model Testbench_add -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 255.57 MHz
Command         syn_report done; 0.14 sec.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.2 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Command         ap_source done; 0.32 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Command         ap_source done; 0.22 sec.
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Testbench_add xml_exists=1
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Command         ap_source done; 0.11 sec.
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.constraint.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=10
Execute         source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute           source /tools/Xilinx2/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         ap_source done; 0.25 sec.
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.compgen.dataonly.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.constraint.tcl 
Execute         sc_get_clocks Testbench_add 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/AddStreams.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1696.543 ; gain = 1294.723 ; free physical = 452451 ; free virtual = 755289
INFO: [VHDL 208-304] Generating VHDL RTL for Testbench_add.
INFO: [VLOG 209-307] Generating Verilog RTL for Testbench_add.
Command       autosyn done; 9.02 sec.
Command     csynth_design done; 47.12 sec.
Execute     cosim_design 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /tools/Xilinx2/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_tb.cpp 
Execute       is_encrypted /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_top.cpp 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_tb.cpp /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_tb.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_tb.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_tb.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.38 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_tb.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_tb.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.18 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO-FLOW: TB processing: /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/add_top.cpp /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_top.cpp_pre.cpp
Execute       tidy_31 xilinx-tb-xfmat /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_top.cpp_pre.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_top.cpp_pre.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.39 sec.
Execute       tidy_31 xilinx-tb31-process /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_top.cpp_pre.cpp.tb.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx2/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/add_top.cpp_pre.cpp.tb.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.42 sec.
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.87 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xczu3eg-sbva484-1-i -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/finn-hlslib-lif/tb/hls-syn-add/sol1/.autopilot/db/Testbench_add.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 121.22 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 160.87 sec.
Execute     cleanup_all 
