
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//printf_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401318 <.init>:
  401318:	stp	x29, x30, [sp, #-16]!
  40131c:	mov	x29, sp
  401320:	bl	401720 <ferror@plt+0x60>
  401324:	ldp	x29, x30, [sp], #16
  401328:	ret

Disassembly of section .plt:

0000000000401330 <mbrtowc@plt-0x20>:
  401330:	stp	x16, x30, [sp, #-16]!
  401334:	adrp	x16, 416000 <ferror@plt+0x14940>
  401338:	ldr	x17, [x16, #4088]
  40133c:	add	x16, x16, #0xff8
  401340:	br	x17
  401344:	nop
  401348:	nop
  40134c:	nop

0000000000401350 <mbrtowc@plt>:
  401350:	adrp	x16, 417000 <ferror@plt+0x15940>
  401354:	ldr	x17, [x16]
  401358:	add	x16, x16, #0x0
  40135c:	br	x17

0000000000401360 <memcpy@plt>:
  401360:	adrp	x16, 417000 <ferror@plt+0x15940>
  401364:	ldr	x17, [x16, #8]
  401368:	add	x16, x16, #0x8
  40136c:	br	x17

0000000000401370 <_exit@plt>:
  401370:	adrp	x16, 417000 <ferror@plt+0x15940>
  401374:	ldr	x17, [x16, #16]
  401378:	add	x16, x16, #0x10
  40137c:	br	x17

0000000000401380 <strlen@plt>:
  401380:	adrp	x16, 417000 <ferror@plt+0x15940>
  401384:	ldr	x17, [x16, #24]
  401388:	add	x16, x16, #0x18
  40138c:	br	x17

0000000000401390 <fputs@plt>:
  401390:	adrp	x16, 417000 <ferror@plt+0x15940>
  401394:	ldr	x17, [x16, #32]
  401398:	add	x16, x16, #0x20
  40139c:	br	x17

00000000004013a0 <exit@plt>:
  4013a0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4013a4:	ldr	x17, [x16, #40]
  4013a8:	add	x16, x16, #0x28
  4013ac:	br	x17

00000000004013b0 <error@plt>:
  4013b0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4013b4:	ldr	x17, [x16, #48]
  4013b8:	add	x16, x16, #0x30
  4013bc:	br	x17

00000000004013c0 <strtoimax@plt>:
  4013c0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4013c4:	ldr	x17, [x16, #56]
  4013c8:	add	x16, x16, #0x38
  4013cc:	br	x17

00000000004013d0 <ferror_unlocked@plt>:
  4013d0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4013d4:	ldr	x17, [x16, #64]
  4013d8:	add	x16, x16, #0x40
  4013dc:	br	x17

00000000004013e0 <__cxa_atexit@plt>:
  4013e0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4013e4:	ldr	x17, [x16, #72]
  4013e8:	add	x16, x16, #0x48
  4013ec:	br	x17

00000000004013f0 <lseek@plt>:
  4013f0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4013f4:	ldr	x17, [x16, #80]
  4013f8:	add	x16, x16, #0x50
  4013fc:	br	x17

0000000000401400 <__fpending@plt>:
  401400:	adrp	x16, 417000 <ferror@plt+0x15940>
  401404:	ldr	x17, [x16, #88]
  401408:	add	x16, x16, #0x58
  40140c:	br	x17

0000000000401410 <fileno@plt>:
  401410:	adrp	x16, 417000 <ferror@plt+0x15940>
  401414:	ldr	x17, [x16, #96]
  401418:	add	x16, x16, #0x60
  40141c:	br	x17

0000000000401420 <fclose@plt>:
  401420:	adrp	x16, 417000 <ferror@plt+0x15940>
  401424:	ldr	x17, [x16, #104]
  401428:	add	x16, x16, #0x68
  40142c:	br	x17

0000000000401430 <nl_langinfo@plt>:
  401430:	adrp	x16, 417000 <ferror@plt+0x15940>
  401434:	ldr	x17, [x16, #112]
  401438:	add	x16, x16, #0x70
  40143c:	br	x17

0000000000401440 <malloc@plt>:
  401440:	adrp	x16, 417000 <ferror@plt+0x15940>
  401444:	ldr	x17, [x16, #120]
  401448:	add	x16, x16, #0x78
  40144c:	br	x17

0000000000401450 <strncmp@plt>:
  401450:	adrp	x16, 417000 <ferror@plt+0x15940>
  401454:	ldr	x17, [x16, #128]
  401458:	add	x16, x16, #0x80
  40145c:	br	x17

0000000000401460 <bindtextdomain@plt>:
  401460:	adrp	x16, 417000 <ferror@plt+0x15940>
  401464:	ldr	x17, [x16, #136]
  401468:	add	x16, x16, #0x88
  40146c:	br	x17

0000000000401470 <__libc_start_main@plt>:
  401470:	adrp	x16, 417000 <ferror@plt+0x15940>
  401474:	ldr	x17, [x16, #144]
  401478:	add	x16, x16, #0x90
  40147c:	br	x17

0000000000401480 <__printf_chk@plt>:
  401480:	adrp	x16, 417000 <ferror@plt+0x15940>
  401484:	ldr	x17, [x16, #152]
  401488:	add	x16, x16, #0x98
  40148c:	br	x17

0000000000401490 <memset@plt>:
  401490:	adrp	x16, 417000 <ferror@plt+0x15940>
  401494:	ldr	x17, [x16, #160]
  401498:	add	x16, x16, #0xa0
  40149c:	br	x17

00000000004014a0 <putchar_unlocked@plt>:
  4014a0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4014a4:	ldr	x17, [x16, #168]
  4014a8:	add	x16, x16, #0xa8
  4014ac:	br	x17

00000000004014b0 <__vfprintf_chk@plt>:
  4014b0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4014b4:	ldr	x17, [x16, #176]
  4014b8:	add	x16, x16, #0xb0
  4014bc:	br	x17

00000000004014c0 <calloc@plt>:
  4014c0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4014c4:	ldr	x17, [x16, #184]
  4014c8:	add	x16, x16, #0xb8
  4014cc:	br	x17

00000000004014d0 <bcmp@plt>:
  4014d0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4014d4:	ldr	x17, [x16, #192]
  4014d8:	add	x16, x16, #0xc0
  4014dc:	br	x17

00000000004014e0 <__vprintf_chk@plt>:
  4014e0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4014e4:	ldr	x17, [x16, #200]
  4014e8:	add	x16, x16, #0xc8
  4014ec:	br	x17

00000000004014f0 <realloc@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4014f4:	ldr	x17, [x16, #208]
  4014f8:	add	x16, x16, #0xd0
  4014fc:	br	x17

0000000000401500 <strrchr@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x15940>
  401504:	ldr	x17, [x16, #216]
  401508:	add	x16, x16, #0xd8
  40150c:	br	x17

0000000000401510 <__gmon_start__@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x15940>
  401514:	ldr	x17, [x16, #224]
  401518:	add	x16, x16, #0xe0
  40151c:	br	x17

0000000000401520 <strtoumax@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x15940>
  401524:	ldr	x17, [x16, #232]
  401528:	add	x16, x16, #0xe8
  40152c:	br	x17

0000000000401530 <abort@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x15940>
  401534:	ldr	x17, [x16, #240]
  401538:	add	x16, x16, #0xf0
  40153c:	br	x17

0000000000401540 <mbsinit@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x15940>
  401544:	ldr	x17, [x16, #248]
  401548:	add	x16, x16, #0xf8
  40154c:	br	x17

0000000000401550 <textdomain@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x15940>
  401554:	ldr	x17, [x16, #256]
  401558:	add	x16, x16, #0x100
  40155c:	br	x17

0000000000401560 <__fprintf_chk@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x15940>
  401564:	ldr	x17, [x16, #264]
  401568:	add	x16, x16, #0x108
  40156c:	br	x17

0000000000401570 <strcmp@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x15940>
  401574:	ldr	x17, [x16, #272]
  401578:	add	x16, x16, #0x110
  40157c:	br	x17

0000000000401580 <iconv@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x15940>
  401584:	ldr	x17, [x16, #280]
  401588:	add	x16, x16, #0x118
  40158c:	br	x17

0000000000401590 <__ctype_b_loc@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x15940>
  401594:	ldr	x17, [x16, #288]
  401598:	add	x16, x16, #0x120
  40159c:	br	x17

00000000004015a0 <uselocale@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4015a4:	ldr	x17, [x16, #296]
  4015a8:	add	x16, x16, #0x128
  4015ac:	br	x17

00000000004015b0 <fseeko@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4015b4:	ldr	x17, [x16, #304]
  4015b8:	add	x16, x16, #0x130
  4015bc:	br	x17

00000000004015c0 <strtold@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4015c4:	ldr	x17, [x16, #312]
  4015c8:	add	x16, x16, #0x138
  4015cc:	br	x17

00000000004015d0 <free@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4015d4:	ldr	x17, [x16, #320]
  4015d8:	add	x16, x16, #0x140
  4015dc:	br	x17

00000000004015e0 <__ctype_get_mb_cur_max@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4015e4:	ldr	x17, [x16, #328]
  4015e8:	add	x16, x16, #0x148
  4015ec:	br	x17

00000000004015f0 <fwrite@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4015f4:	ldr	x17, [x16, #336]
  4015f8:	add	x16, x16, #0x150
  4015fc:	br	x17

0000000000401600 <fflush@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x15940>
  401604:	ldr	x17, [x16, #344]
  401608:	add	x16, x16, #0x158
  40160c:	br	x17

0000000000401610 <iconv_open@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x15940>
  401614:	ldr	x17, [x16, #352]
  401618:	add	x16, x16, #0x160
  40161c:	br	x17

0000000000401620 <memchr@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x15940>
  401624:	ldr	x17, [x16, #360]
  401628:	add	x16, x16, #0x168
  40162c:	br	x17

0000000000401630 <__mempcpy_chk@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x15940>
  401634:	ldr	x17, [x16, #368]
  401638:	add	x16, x16, #0x170
  40163c:	br	x17

0000000000401640 <dcgettext@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x15940>
  401644:	ldr	x17, [x16, #376]
  401648:	add	x16, x16, #0x178
  40164c:	br	x17

0000000000401650 <fputs_unlocked@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x15940>
  401654:	ldr	x17, [x16, #384]
  401658:	add	x16, x16, #0x180
  40165c:	br	x17

0000000000401660 <__freading@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x15940>
  401664:	ldr	x17, [x16, #392]
  401668:	add	x16, x16, #0x188
  40166c:	br	x17

0000000000401670 <iswprint@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x15940>
  401674:	ldr	x17, [x16, #400]
  401678:	add	x16, x16, #0x190
  40167c:	br	x17

0000000000401680 <__errno_location@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x15940>
  401684:	ldr	x17, [x16, #408]
  401688:	add	x16, x16, #0x198
  40168c:	br	x17

0000000000401690 <getenv@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x15940>
  401694:	ldr	x17, [x16, #416]
  401698:	add	x16, x16, #0x1a0
  40169c:	br	x17

00000000004016a0 <newlocale@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4016a4:	ldr	x17, [x16, #424]
  4016a8:	add	x16, x16, #0x1a8
  4016ac:	br	x17

00000000004016b0 <setlocale@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4016b4:	ldr	x17, [x16, #432]
  4016b8:	add	x16, x16, #0x1b0
  4016bc:	br	x17

00000000004016c0 <ferror@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x15940>
  4016c4:	ldr	x17, [x16, #440]
  4016c8:	add	x16, x16, #0x1b8
  4016cc:	br	x17

Disassembly of section .text:

00000000004016d0 <.text>:
  4016d0:	mov	x29, #0x0                   	// #0
  4016d4:	mov	x30, #0x0                   	// #0
  4016d8:	mov	x5, x0
  4016dc:	ldr	x1, [sp]
  4016e0:	add	x2, sp, #0x8
  4016e4:	mov	x6, sp
  4016e8:	movz	x0, #0x0, lsl #48
  4016ec:	movk	x0, #0x0, lsl #32
  4016f0:	movk	x0, #0x40, lsl #16
  4016f4:	movk	x0, #0x1a70
  4016f8:	movz	x3, #0x0, lsl #48
  4016fc:	movk	x3, #0x0, lsl #32
  401700:	movk	x3, #0x40, lsl #16
  401704:	movk	x3, #0x5190
  401708:	movz	x4, #0x0, lsl #48
  40170c:	movk	x4, #0x0, lsl #32
  401710:	movk	x4, #0x40, lsl #16
  401714:	movk	x4, #0x5210
  401718:	bl	401470 <__libc_start_main@plt>
  40171c:	bl	401530 <abort@plt>
  401720:	adrp	x0, 416000 <ferror@plt+0x14940>
  401724:	ldr	x0, [x0, #4064]
  401728:	cbz	x0, 401730 <ferror@plt+0x70>
  40172c:	b	401510 <__gmon_start__@plt>
  401730:	ret
  401734:	nop
  401738:	adrp	x0, 417000 <ferror@plt+0x15940>
  40173c:	add	x0, x0, #0x238
  401740:	adrp	x1, 417000 <ferror@plt+0x15940>
  401744:	add	x1, x1, #0x238
  401748:	cmp	x1, x0
  40174c:	b.eq	401764 <ferror@plt+0xa4>  // b.none
  401750:	adrp	x1, 405000 <ferror@plt+0x3940>
  401754:	ldr	x1, [x1, #584]
  401758:	cbz	x1, 401764 <ferror@plt+0xa4>
  40175c:	mov	x16, x1
  401760:	br	x16
  401764:	ret
  401768:	adrp	x0, 417000 <ferror@plt+0x15940>
  40176c:	add	x0, x0, #0x238
  401770:	adrp	x1, 417000 <ferror@plt+0x15940>
  401774:	add	x1, x1, #0x238
  401778:	sub	x1, x1, x0
  40177c:	lsr	x2, x1, #63
  401780:	add	x1, x2, x1, asr #3
  401784:	cmp	xzr, x1, asr #1
  401788:	asr	x1, x1, #1
  40178c:	b.eq	4017a4 <ferror@plt+0xe4>  // b.none
  401790:	adrp	x2, 405000 <ferror@plt+0x3940>
  401794:	ldr	x2, [x2, #592]
  401798:	cbz	x2, 4017a4 <ferror@plt+0xe4>
  40179c:	mov	x16, x2
  4017a0:	br	x16
  4017a4:	ret
  4017a8:	stp	x29, x30, [sp, #-32]!
  4017ac:	mov	x29, sp
  4017b0:	str	x19, [sp, #16]
  4017b4:	adrp	x19, 417000 <ferror@plt+0x15940>
  4017b8:	ldrb	w0, [x19, #600]
  4017bc:	cbnz	w0, 4017cc <ferror@plt+0x10c>
  4017c0:	bl	401738 <ferror@plt+0x78>
  4017c4:	mov	w0, #0x1                   	// #1
  4017c8:	strb	w0, [x19, #600]
  4017cc:	ldr	x19, [sp, #16]
  4017d0:	ldp	x29, x30, [sp], #32
  4017d4:	ret
  4017d8:	b	401768 <ferror@plt+0xa8>
  4017dc:	sub	sp, sp, #0xa0
  4017e0:	stp	x20, x19, [sp, #144]
  4017e4:	mov	w19, w0
  4017e8:	stp	x29, x30, [sp, #112]
  4017ec:	stp	x22, x21, [sp, #128]
  4017f0:	add	x29, sp, #0x70
  4017f4:	cbnz	w0, 401a34 <ferror@plt+0x374>
  4017f8:	adrp	x1, 405000 <ferror@plt+0x3940>
  4017fc:	add	x1, x1, #0x32f
  401800:	mov	w2, #0x5                   	// #5
  401804:	mov	x0, xzr
  401808:	bl	401640 <dcgettext@plt>
  40180c:	adrp	x8, 417000 <ferror@plt+0x15940>
  401810:	ldr	x2, [x8, #632]
  401814:	mov	x1, x0
  401818:	mov	w0, #0x1                   	// #1
  40181c:	mov	x3, x2
  401820:	bl	401480 <__printf_chk@plt>
  401824:	adrp	x1, 405000 <ferror@plt+0x3940>
  401828:	add	x1, x1, #0x360
  40182c:	mov	w2, #0x5                   	// #5
  401830:	mov	x0, xzr
  401834:	bl	401640 <dcgettext@plt>
  401838:	adrp	x22, 417000 <ferror@plt+0x15940>
  40183c:	ldr	x1, [x22, #584]
  401840:	bl	401650 <fputs_unlocked@plt>
  401844:	adrp	x1, 405000 <ferror@plt+0x3940>
  401848:	add	x1, x1, #0x3a9
  40184c:	mov	w2, #0x5                   	// #5
  401850:	mov	x0, xzr
  401854:	bl	401640 <dcgettext@plt>
  401858:	ldr	x1, [x22, #584]
  40185c:	bl	401650 <fputs_unlocked@plt>
  401860:	adrp	x1, 405000 <ferror@plt+0x3940>
  401864:	add	x1, x1, #0x3d6
  401868:	mov	w2, #0x5                   	// #5
  40186c:	mov	x0, xzr
  401870:	bl	401640 <dcgettext@plt>
  401874:	ldr	x1, [x22, #584]
  401878:	bl	401650 <fputs_unlocked@plt>
  40187c:	adrp	x1, 405000 <ferror@plt+0x3940>
  401880:	add	x1, x1, #0x40c
  401884:	mov	w2, #0x5                   	// #5
  401888:	mov	x0, xzr
  40188c:	bl	401640 <dcgettext@plt>
  401890:	ldr	x1, [x22, #584]
  401894:	bl	401650 <fputs_unlocked@plt>
  401898:	adrp	x1, 405000 <ferror@plt+0x3940>
  40189c:	add	x1, x1, #0x46d
  4018a0:	mov	w2, #0x5                   	// #5
  4018a4:	mov	x0, xzr
  4018a8:	bl	401640 <dcgettext@plt>
  4018ac:	ldr	x1, [x22, #584]
  4018b0:	bl	401650 <fputs_unlocked@plt>
  4018b4:	adrp	x1, 405000 <ferror@plt+0x3940>
  4018b8:	add	x1, x1, #0x552
  4018bc:	mov	w2, #0x5                   	// #5
  4018c0:	mov	x0, xzr
  4018c4:	bl	401640 <dcgettext@plt>
  4018c8:	ldr	x1, [x22, #584]
  4018cc:	bl	401650 <fputs_unlocked@plt>
  4018d0:	adrp	x1, 405000 <ferror@plt+0x3940>
  4018d4:	add	x1, x1, #0x64e
  4018d8:	mov	w2, #0x5                   	// #5
  4018dc:	mov	x0, xzr
  4018e0:	bl	401640 <dcgettext@plt>
  4018e4:	ldr	x1, [x22, #584]
  4018e8:	bl	401650 <fputs_unlocked@plt>
  4018ec:	adrp	x1, 405000 <ferror@plt+0x3940>
  4018f0:	add	x1, x1, #0x80e
  4018f4:	mov	w2, #0x5                   	// #5
  4018f8:	mov	x0, xzr
  4018fc:	bl	401640 <dcgettext@plt>
  401900:	adrp	x20, 405000 <ferror@plt+0x3940>
  401904:	add	x20, x20, #0x8cd
  401908:	mov	x1, x0
  40190c:	mov	w0, #0x1                   	// #1
  401910:	mov	x2, x20
  401914:	bl	401480 <__printf_chk@plt>
  401918:	adrp	x1, 405000 <ferror@plt+0x3940>
  40191c:	add	x1, x1, #0x298
  401920:	mov	x0, sp
  401924:	mov	w2, #0x70                  	// #112
  401928:	mov	x21, sp
  40192c:	bl	401360 <memcpy@plt>
  401930:	adrp	x1, 405000 <ferror@plt+0x3940>
  401934:	add	x1, x1, #0x96d
  401938:	mov	x0, x20
  40193c:	bl	401570 <strcmp@plt>
  401940:	cbz	w0, 40194c <ferror@plt+0x28c>
  401944:	ldr	x1, [x21, #16]!
  401948:	cbnz	x1, 401938 <ferror@plt+0x278>
  40194c:	ldr	x8, [x21, #8]
  401950:	adrp	x1, 405000 <ferror@plt+0x3940>
  401954:	add	x1, x1, #0x9cc
  401958:	mov	w2, #0x5                   	// #5
  40195c:	cmp	x8, #0x0
  401960:	mov	x0, xzr
  401964:	csel	x21, x20, x8, eq  // eq = none
  401968:	bl	401640 <dcgettext@plt>
  40196c:	adrp	x2, 405000 <ferror@plt+0x3940>
  401970:	adrp	x3, 405000 <ferror@plt+0x3940>
  401974:	mov	x1, x0
  401978:	add	x2, x2, #0x907
  40197c:	add	x3, x3, #0x9e3
  401980:	mov	w0, #0x1                   	// #1
  401984:	bl	401480 <__printf_chk@plt>
  401988:	mov	w0, #0x5                   	// #5
  40198c:	mov	x1, xzr
  401990:	bl	4016b0 <setlocale@plt>
  401994:	cbz	x0, 4019c8 <ferror@plt+0x308>
  401998:	adrp	x1, 405000 <ferror@plt+0x3940>
  40199c:	add	x1, x1, #0xa0b
  4019a0:	mov	w2, #0x3                   	// #3
  4019a4:	bl	401450 <strncmp@plt>
  4019a8:	cbz	w0, 4019c8 <ferror@plt+0x308>
  4019ac:	adrp	x1, 405000 <ferror@plt+0x3940>
  4019b0:	add	x1, x1, #0xa0f
  4019b4:	mov	w2, #0x5                   	// #5
  4019b8:	mov	x0, xzr
  4019bc:	bl	401640 <dcgettext@plt>
  4019c0:	ldr	x1, [x22, #584]
  4019c4:	bl	401650 <fputs_unlocked@plt>
  4019c8:	adrp	x1, 405000 <ferror@plt+0x3940>
  4019cc:	add	x1, x1, #0xa56
  4019d0:	mov	w2, #0x5                   	// #5
  4019d4:	mov	x0, xzr
  4019d8:	bl	401640 <dcgettext@plt>
  4019dc:	adrp	x2, 405000 <ferror@plt+0x3940>
  4019e0:	mov	x1, x0
  4019e4:	add	x2, x2, #0x9e3
  4019e8:	mov	w0, #0x1                   	// #1
  4019ec:	mov	x3, x20
  4019f0:	bl	401480 <__printf_chk@plt>
  4019f4:	adrp	x1, 405000 <ferror@plt+0x3940>
  4019f8:	add	x1, x1, #0xa71
  4019fc:	mov	w2, #0x5                   	// #5
  401a00:	mov	x0, xzr
  401a04:	bl	401640 <dcgettext@plt>
  401a08:	adrp	x8, 405000 <ferror@plt+0x3940>
  401a0c:	adrp	x9, 405000 <ferror@plt+0x3940>
  401a10:	add	x8, x8, #0xf48
  401a14:	add	x9, x9, #0x989
  401a18:	cmp	x21, x20
  401a1c:	mov	x1, x0
  401a20:	csel	x3, x9, x8, eq  // eq = none
  401a24:	mov	w0, #0x1                   	// #1
  401a28:	mov	x2, x21
  401a2c:	bl	401480 <__printf_chk@plt>
  401a30:	b	401a68 <ferror@plt+0x3a8>
  401a34:	adrp	x8, 417000 <ferror@plt+0x15940>
  401a38:	ldr	x20, [x8, #576]
  401a3c:	adrp	x1, 405000 <ferror@plt+0x3940>
  401a40:	add	x1, x1, #0x308
  401a44:	mov	w2, #0x5                   	// #5
  401a48:	mov	x0, xzr
  401a4c:	bl	401640 <dcgettext@plt>
  401a50:	adrp	x8, 417000 <ferror@plt+0x15940>
  401a54:	ldr	x3, [x8, #632]
  401a58:	mov	x2, x0
  401a5c:	mov	w1, #0x1                   	// #1
  401a60:	mov	x0, x20
  401a64:	bl	401560 <__fprintf_chk@plt>
  401a68:	mov	w0, w19
  401a6c:	bl	4013a0 <exit@plt>
  401a70:	sub	sp, sp, #0x1d0
  401a74:	stp	x29, x30, [sp, #368]
  401a78:	stp	x28, x27, [sp, #384]
  401a7c:	stp	x26, x25, [sp, #400]
  401a80:	stp	x24, x23, [sp, #416]
  401a84:	stp	x22, x21, [sp, #432]
  401a88:	stp	x20, x19, [sp, #448]
  401a8c:	ldr	x8, [x1]
  401a90:	mov	w21, w0
  401a94:	add	x29, sp, #0x170
  401a98:	mov	x20, x1
  401a9c:	mov	x0, x8
  401aa0:	bl	4029c8 <ferror@plt+0x1308>
  401aa4:	adrp	x1, 405000 <ferror@plt+0x3940>
  401aa8:	add	x1, x1, #0xf48
  401aac:	mov	w0, #0x6                   	// #6
  401ab0:	bl	4016b0 <setlocale@plt>
  401ab4:	adrp	x19, 405000 <ferror@plt+0x3940>
  401ab8:	add	x19, x19, #0x90b
  401abc:	adrp	x1, 405000 <ferror@plt+0x3940>
  401ac0:	add	x1, x1, #0x8d4
  401ac4:	mov	x0, x19
  401ac8:	bl	401460 <bindtextdomain@plt>
  401acc:	mov	x0, x19
  401ad0:	bl	401550 <textdomain@plt>
  401ad4:	adrp	x0, 402000 <ferror@plt+0x940>
  401ad8:	add	x0, x0, #0x8f4
  401adc:	bl	405218 <ferror@plt+0x3b58>
  401ae0:	adrp	x0, 405000 <ferror@plt+0x3940>
  401ae4:	adrp	x8, 417000 <ferror@plt+0x15940>
  401ae8:	add	x0, x0, #0x8e6
  401aec:	strb	wzr, [x8, #604]
  401af0:	bl	401690 <getenv@plt>
  401af4:	cmp	x0, #0x0
  401af8:	adrp	x9, 417000 <ferror@plt+0x15940>
  401afc:	cset	w8, ne  // ne = any
  401b00:	cmp	w21, #0x2
  401b04:	strb	w8, [x9, #608]
  401b08:	b.ne	401b70 <ferror@plt+0x4b0>  // b.any
  401b0c:	ldr	x23, [x20, #8]
  401b10:	adrp	x1, 405000 <ferror@plt+0x3940>
  401b14:	add	x1, x1, #0x8f6
  401b18:	mov	x0, x23
  401b1c:	bl	401570 <strcmp@plt>
  401b20:	cbz	w0, 402404 <ferror@plt+0xd44>
  401b24:	adrp	x1, 405000 <ferror@plt+0x3940>
  401b28:	add	x1, x1, #0x8fd
  401b2c:	mov	x0, x23
  401b30:	bl	401570 <strcmp@plt>
  401b34:	cbnz	w0, 401b78 <ferror@plt+0x4b8>
  401b38:	adrp	x8, 417000 <ferror@plt+0x15940>
  401b3c:	adrp	x9, 417000 <ferror@plt+0x15940>
  401b40:	ldr	x0, [x8, #584]
  401b44:	ldr	x3, [x9, #464]
  401b48:	adrp	x1, 405000 <ferror@plt+0x3940>
  401b4c:	adrp	x2, 405000 <ferror@plt+0x3940>
  401b50:	adrp	x4, 405000 <ferror@plt+0x3940>
  401b54:	add	x1, x1, #0x8cd
  401b58:	add	x2, x2, #0x907
  401b5c:	add	x4, x4, #0x915
  401b60:	mov	x5, xzr
  401b64:	bl	40479c <ferror@plt+0x30dc>
  401b68:	mov	w0, wzr
  401b6c:	b	402348 <ferror@plt+0xc88>
  401b70:	b.lt	4023dc <ferror@plt+0xd1c>  // b.tstop
  401b74:	ldr	x23, [x20, #8]
  401b78:	adrp	x1, 405000 <ferror@plt+0x3940>
  401b7c:	add	x1, x1, #0x925
  401b80:	mov	x0, x23
  401b84:	bl	401570 <strcmp@plt>
  401b88:	cbnz	w0, 401ba0 <ferror@plt+0x4e0>
  401b8c:	cmp	w21, #0x3
  401b90:	b.lt	4023dc <ferror@plt+0xd1c>  // b.tstop
  401b94:	ldr	x23, [x20, #16]
  401b98:	add	x20, x20, #0x8
  401b9c:	sub	w21, w21, #0x1
  401ba0:	mov	x19, #0x1                   	// #1
  401ba4:	sub	w10, w21, #0x2
  401ba8:	add	x8, sp, #0x60
  401bac:	movk	x19, #0x5000, lsl #16
  401bb0:	adrp	x21, 405000 <ferror@plt+0x3940>
  401bb4:	add	x9, x20, #0x10
  401bb8:	mov	w22, #0x1                   	// #1
  401bbc:	movk	x19, #0x4101, lsl #32
  401bc0:	add	x8, x8, #0x63
  401bc4:	add	x21, x21, #0x258
  401bc8:	mov	w26, w10
  401bcc:	str	x8, [sp, #56]
  401bd0:	str	x23, [sp, #8]
  401bd4:	mov	w28, wzr
  401bd8:	mov	x27, x9
  401bdc:	str	w10, [sp, #20]
  401be0:	str	xzr, [sp, #64]
  401be4:	str	x9, [sp, #24]
  401be8:	ldrb	w0, [x23]
  401bec:	cmp	w0, #0x25
  401bf0:	b.eq	401c24 <ferror@plt+0x564>  // b.none
  401bf4:	cmp	w0, #0x5c
  401bf8:	b.eq	401c0c <ferror@plt+0x54c>  // b.none
  401bfc:	cbz	w0, 4022d4 <ferror@plt+0xc14>
  401c00:	bl	4014a0 <putchar_unlocked@plt>
  401c04:	mov	x20, x23
  401c08:	b	401c1c <ferror@plt+0x55c>
  401c0c:	mov	x0, x23
  401c10:	mov	w1, wzr
  401c14:	bl	4024b4 <ferror@plt+0xdf4>
  401c18:	add	x20, x23, w0, sxtw
  401c1c:	add	x23, x20, #0x1
  401c20:	b	401be8 <ferror@plt+0x528>
  401c24:	mov	x20, x23
  401c28:	ldrb	w8, [x20, #1]!
  401c2c:	cmp	w8, #0x71
  401c30:	b.eq	401c8c <ferror@plt+0x5cc>  // b.none
  401c34:	cmp	w8, #0x62
  401c38:	b.eq	401c50 <ferror@plt+0x590>  // b.none
  401c3c:	cmp	w8, #0x25
  401c40:	b.ne	401cb4 <ferror@plt+0x5f4>  // b.any
  401c44:	mov	w0, #0x25                  	// #37
  401c48:	bl	4014a0 <putchar_unlocked@plt>
  401c4c:	b	401c1c <ferror@plt+0x55c>
  401c50:	subs	w24, w26, #0x1
  401c54:	b.lt	401c1c <ferror@plt+0x55c>  // b.tstop
  401c58:	ldr	x23, [x27]
  401c5c:	ldrb	w0, [x23]
  401c60:	cmp	w0, #0x5c
  401c64:	b.eq	401c74 <ferror@plt+0x5b4>  // b.none
  401c68:	cbz	w0, 401d80 <ferror@plt+0x6c0>
  401c6c:	bl	4014a0 <putchar_unlocked@plt>
  401c70:	b	401c84 <ferror@plt+0x5c4>
  401c74:	mov	w1, #0x1                   	// #1
  401c78:	mov	x0, x23
  401c7c:	bl	4024b4 <ferror@plt+0xdf4>
  401c80:	add	x23, x23, w0, sxtw
  401c84:	add	x23, x23, #0x1
  401c88:	b	401c5c <ferror@plt+0x59c>
  401c8c:	subs	w23, w26, #0x1
  401c90:	b.lt	401c1c <ferror@plt+0x55c>  // b.tstop
  401c94:	ldr	x1, [x27], #8
  401c98:	mov	w0, #0x3                   	// #3
  401c9c:	bl	403c30 <ferror@plt+0x2570>
  401ca0:	adrp	x8, 417000 <ferror@plt+0x15940>
  401ca4:	ldr	x1, [x8, #584]
  401ca8:	bl	401650 <fputs_unlocked@plt>
  401cac:	mov	w26, w23
  401cb0:	b	401c1c <ferror@plt+0x55c>
  401cb4:	add	x0, sp, #0x60
  401cb8:	mov	w2, #0x100                 	// #256
  401cbc:	mov	w1, wzr
  401cc0:	bl	401490 <memset@plt>
  401cc4:	ldr	x10, [sp, #56]
  401cc8:	mov	w9, #0x101                 	// #257
  401ccc:	mov	x8, xzr
  401cd0:	sturh	w9, [sp, #165]
  401cd4:	mov	w9, #0x1010101             	// #16843009
  401cd8:	mov	w25, #0x1                   	// #1
  401cdc:	strb	w22, [sp, #184]
  401ce0:	strb	w22, [sp, #216]
  401ce4:	strb	w22, [sp, #213]
  401ce8:	strb	w22, [sp, #211]
  401cec:	strb	w22, [sp, #207]
  401cf0:	strb	w22, [sp, #201]
  401cf4:	strb	w22, [sp, #167]
  401cf8:	strb	w22, [sp, #161]
  401cfc:	strb	w22, [sp, #193]
  401d00:	str	w9, [x10]
  401d04:	strb	w9, [x10, #4]
  401d08:	ldrb	w9, [x23, x25]
  401d0c:	sub	w10, w9, #0x20
  401d10:	cmp	w10, #0x10
  401d14:	b.hi	401d3c <ferror@plt+0x67c>  // b.pmore
  401d18:	adr	x11, 401d28 <ferror@plt+0x668>
  401d1c:	ldrb	w12, [x21, x10]
  401d20:	add	x11, x11, x12, lsl #2
  401d24:	br	x11
  401d28:	strb	wzr, [sp, #213]
  401d2c:	strb	wzr, [sp, #211]
  401d30:	strb	wzr, [sp, #201]
  401d34:	sturh	wzr, [sp, #195]
  401d38:	b	401d74 <ferror@plt+0x6b4>
  401d3c:	cmp	w9, #0x49
  401d40:	b.ne	401d8c <ferror@plt+0x6cc>  // b.any
  401d44:	strb	wzr, [sp, #184]
  401d48:	strb	wzr, [sp, #216]
  401d4c:	strb	wzr, [sp, #211]
  401d50:	strb	wzr, [sp, #207]
  401d54:	strb	wzr, [sp, #165]
  401d58:	strb	wzr, [sp, #197]
  401d5c:	strb	wzr, [sp, #195]
  401d60:	strb	wzr, [sp, #161]
  401d64:	strb	wzr, [sp, #193]
  401d68:	b	401d74 <ferror@plt+0x6b4>
  401d6c:	strb	wzr, [sp, #211]
  401d70:	strb	wzr, [sp, #195]
  401d74:	add	x25, x25, #0x1
  401d78:	add	x8, x8, #0x1
  401d7c:	b	401d08 <ferror@plt+0x648>
  401d80:	add	x27, x27, #0x8
  401d84:	mov	w26, w24
  401d88:	b	401c1c <ferror@plt+0x55c>
  401d8c:	sub	w10, w9, #0x30
  401d90:	cmp	w10, #0x9
  401d94:	b.hi	401dec <ferror@plt+0x72c>  // b.pmore
  401d98:	add	x9, x23, x8
  401d9c:	ldrb	w9, [x9, #2]
  401da0:	add	x8, x8, #0x1
  401da4:	sub	w10, w9, #0x30
  401da8:	cmp	w10, #0xa
  401dac:	b.cc	401d98 <ferror@plt+0x6d8>  // b.lo, b.ul, b.last
  401db0:	add	x10, x23, x8
  401db4:	mov	w21, wzr
  401db8:	add	x20, x10, #0x1
  401dbc:	add	x25, x8, #0x1
  401dc0:	b	401e10 <ferror@plt+0x750>
  401dc4:	subs	w20, w26, #0x1
  401dc8:	b.lt	401df8 <ferror@plt+0x738>  // b.tstop
  401dcc:	ldr	x0, [x27]
  401dd0:	bl	402408 <ferror@plt+0xd48>
  401dd4:	cmp	x0, w0, sxtw
  401dd8:	str	x0, [sp, #64]
  401ddc:	b.ne	402368 <ferror@plt+0xca8>  // b.any
  401de0:	add	x27, x27, #0x8
  401de4:	mov	w26, w20
  401de8:	b	401dfc <ferror@plt+0x73c>
  401dec:	mov	w21, wzr
  401df0:	add	x20, x23, x25
  401df4:	b	401e10 <ferror@plt+0x750>
  401df8:	str	xzr, [sp, #64]
  401dfc:	add	x8, x23, x25
  401e00:	ldrb	w9, [x8, #1]
  401e04:	add	x20, x8, #0x1
  401e08:	add	x25, x25, #0x1
  401e0c:	mov	w21, #0x1                   	// #1
  401e10:	cmp	w9, #0x2e
  401e14:	b.ne	401e84 <ferror@plt+0x7c4>  // b.any
  401e18:	strb	wzr, [sp, #195]
  401e1c:	mov	x8, x20
  401e20:	ldrb	w9, [x8, #1]!
  401e24:	cmp	w9, #0x2a
  401e28:	b.ne	401e5c <ferror@plt+0x79c>  // b.any
  401e2c:	add	x20, x20, #0x2
  401e30:	subs	w24, w26, #0x1
  401e34:	add	x25, x25, #0x2
  401e38:	b.lt	4021e8 <ferror@plt+0xb28>  // b.tstop
  401e3c:	ldr	x0, [x27]
  401e40:	bl	402408 <ferror@plt+0xd48>
  401e44:	tbnz	x0, #63, 402278 <ferror@plt+0xbb8>
  401e48:	mov	w8, #0x80000000            	// #-2147483648
  401e4c:	mov	x28, x0
  401e50:	cmp	x0, x8
  401e54:	b.lt	40227c <ferror@plt+0xbbc>  // b.tstop
  401e58:	b	402374 <ferror@plt+0xcb4>
  401e5c:	sub	w9, w9, #0x30
  401e60:	cmp	w9, #0x9
  401e64:	add	x25, x25, #0x1
  401e68:	b.hi	4021b4 <ferror@plt+0xaf4>  // b.pmore
  401e6c:	add	x20, x20, #0x1
  401e70:	ldrb	w8, [x20, #1]!
  401e74:	add	x25, x25, #0x1
  401e78:	sub	w8, w8, #0x30
  401e7c:	cmp	w8, #0xa
  401e80:	b.cc	401e70 <ferror@plt+0x7b0>  // b.lo, b.ul, b.last
  401e84:	mov	w11, wzr
  401e88:	ldrb	w24, [x20]
  401e8c:	sub	w8, w24, #0x4c
  401e90:	cmp	w8, #0x2e
  401e94:	b.hi	401eac <ferror@plt+0x7ec>  // b.pmore
  401e98:	lsl	x8, x22, x8
  401e9c:	tst	x8, x19
  401ea0:	b.eq	401eac <ferror@plt+0x7ec>  // b.none
  401ea4:	add	x20, x20, #0x1
  401ea8:	b	401e88 <ferror@plt+0x7c8>
  401eac:	add	x8, sp, #0x60
  401eb0:	ldrb	w8, [x8, x24]
  401eb4:	cbz	w8, 4023ac <ferror@plt+0xcec>
  401eb8:	subs	w19, w26, #0x1
  401ebc:	b.lt	401ecc <ferror@plt+0x80c>  // b.tstop
  401ec0:	ldr	x9, [x27], #8
  401ec4:	str	x9, [sp, #80]
  401ec8:	b	401edc <ferror@plt+0x81c>
  401ecc:	mov	w19, w26
  401ed0:	adrp	x26, 405000 <ferror@plt+0x3940>
  401ed4:	add	x26, x26, #0xf48
  401ed8:	str	x26, [sp, #80]
  401edc:	sub	w8, w24, #0x41
  401ee0:	cmp	w8, #0x37
  401ee4:	str	w21, [sp, #92]
  401ee8:	str	w11, [sp, #76]
  401eec:	b.hi	4021f4 <ferror@plt+0xb34>  // b.pmore
  401ef0:	mov	x10, #0x71                  	// #113
  401ef4:	lsl	x9, x22, x8
  401ef8:	movk	x10, #0x71, lsl #32
  401efc:	tst	x9, x10
  401f00:	b.eq	401f1c <ferror@plt+0x85c>  // b.none
  401f04:	mov	x26, x28
  401f08:	adrp	x28, 405000 <ferror@plt+0x3940>
  401f0c:	mov	x21, x27
  401f10:	mov	w27, #0x1                   	// #1
  401f14:	add	x28, x28, #0xb85
  401f18:	b	401f48 <ferror@plt+0x888>
  401f1c:	mov	x9, #0x800000              	// #8388608
  401f20:	movk	x9, #0x4108, lsl #32
  401f24:	lsl	x8, x22, x8
  401f28:	movk	x9, #0x90, lsl #48
  401f2c:	tst	x8, x9
  401f30:	b.eq	4021f4 <ferror@plt+0xb34>  // b.none
  401f34:	mov	x26, x28
  401f38:	adrp	x28, 405000 <ferror@plt+0x3940>
  401f3c:	mov	x21, x27
  401f40:	mov	w27, #0x1                   	// #1
  401f44:	add	x28, x28, #0xb82
  401f48:	add	x8, x25, x27
  401f4c:	add	x0, x8, #0x2
  401f50:	bl	4048a8 <ferror@plt+0x31e8>
  401f54:	mov	x3, #0xffffffffffffffff    	// #-1
  401f58:	mov	x1, x23
  401f5c:	mov	x2, x25
  401f60:	mov	x22, x0
  401f64:	bl	401630 <__mempcpy_chk@plt>
  401f68:	mov	x3, #0xffffffffffffffff    	// #-1
  401f6c:	mov	x1, x28
  401f70:	mov	x2, x27
  401f74:	bl	401630 <__mempcpy_chk@plt>
  401f78:	cmp	w24, #0x60
  401f7c:	strb	w24, [x0]
  401f80:	strb	wzr, [x0, #1]
  401f84:	b.le	402000 <ferror@plt+0x940>
  401f88:	mov	x28, x26
  401f8c:	mov	w26, w19
  401f90:	mov	x19, #0x1                   	// #1
  401f94:	sub	w8, w24, #0x61
  401f98:	mov	x27, x21
  401f9c:	adrp	x21, 405000 <ferror@plt+0x3940>
  401fa0:	movk	x19, #0x5000, lsl #16
  401fa4:	cmp	w8, #0x17
  401fa8:	add	x21, x21, #0x258
  401fac:	movk	x19, #0x4101, lsl #32
  401fb0:	mov	x25, x22
  401fb4:	mov	w22, #0x1                   	// #1
  401fb8:	b.hi	4022c8 <ferror@plt+0xc08>  // b.pmore
  401fbc:	adrp	x11, 405000 <ferror@plt+0x3940>
  401fc0:	add	x11, x11, #0x269
  401fc4:	adr	x9, 401fd4 <ferror@plt+0x914>
  401fc8:	ldrb	w10, [x11, x8]
  401fcc:	add	x9, x9, x10, lsl #2
  401fd0:	br	x9
  401fd4:	ldr	x0, [sp, #80]
  401fd8:	bl	402408 <ferror@plt+0xd48>
  401fdc:	ldr	w8, [sp, #92]
  401fe0:	mov	x3, x0
  401fe4:	tbz	w8, #0, 402248 <ferror@plt+0xb88>
  401fe8:	ldr	w8, [sp, #76]
  401fec:	tbz	w8, #0, 40221c <ferror@plt+0xb5c>
  401ff0:	mov	x0, x25
  401ff4:	ldr	x1, [sp, #64]
  401ff8:	mov	w2, w28
  401ffc:	b	4021ac <ferror@plt+0xaec>
  402000:	mov	x28, x26
  402004:	mov	w26, w19
  402008:	mov	x19, #0x1                   	// #1
  40200c:	sub	w8, w24, #0x45
  402010:	mov	x27, x21
  402014:	adrp	x21, 405000 <ferror@plt+0x3940>
  402018:	movk	x19, #0x5000, lsl #16
  40201c:	cmp	w8, #0x3
  402020:	add	x21, x21, #0x258
  402024:	movk	x19, #0x4101, lsl #32
  402028:	mov	x25, x22
  40202c:	mov	w22, #0x1                   	// #1
  402030:	b.cc	4020a4 <ferror@plt+0x9e4>  // b.lo, b.ul, b.last
  402034:	cmp	w24, #0x41
  402038:	b.eq	4020a4 <ferror@plt+0x9e4>  // b.none
  40203c:	cmp	w24, #0x58
  402040:	b.ne	4022c8 <ferror@plt+0xc08>  // b.any
  402044:	ldr	x24, [sp, #80]
  402048:	ldrb	w8, [x24]
  40204c:	cmp	w8, #0x27
  402050:	b.eq	40205c <ferror@plt+0x99c>  // b.none
  402054:	cmp	w8, #0x22
  402058:	b.ne	402164 <ferror@plt+0xaa4>  // b.any
  40205c:	ldrb	w23, [x24, #1]
  402060:	cbz	x23, 402164 <ferror@plt+0xaa4>
  402064:	ldrb	w8, [x24, #2]!
  402068:	cbz	w8, 40218c <ferror@plt+0xacc>
  40206c:	adrp	x8, 417000 <ferror@plt+0x15940>
  402070:	ldrb	w8, [x8, #608]
  402074:	cbnz	w8, 40218c <ferror@plt+0xacc>
  402078:	adrp	x1, 405000 <ferror@plt+0x3940>
  40207c:	mov	w2, #0x5                   	// #5
  402080:	mov	x0, xzr
  402084:	add	x1, x1, #0xaf9
  402088:	bl	401640 <dcgettext@plt>
  40208c:	mov	x2, x0
  402090:	mov	w0, wzr
  402094:	mov	w1, wzr
  402098:	mov	x3, x24
  40209c:	bl	4013b0 <error@plt>
  4020a0:	b	40218c <ferror@plt+0xacc>
  4020a4:	ldr	x23, [sp, #80]
  4020a8:	ldrb	w8, [x23]
  4020ac:	cmp	w8, #0x27
  4020b0:	b.eq	4020bc <ferror@plt+0x9fc>  // b.none
  4020b4:	cmp	w8, #0x22
  4020b8:	b.ne	40210c <ferror@plt+0xa4c>  // b.any
  4020bc:	ldrb	w0, [x23, #1]
  4020c0:	cbz	w0, 40210c <ferror@plt+0xa4c>
  4020c4:	bl	405128 <ferror@plt+0x3a68>
  4020c8:	ldrb	w8, [x23, #2]!
  4020cc:	str	q0, [sp, #32]
  4020d0:	cbz	w8, 402130 <ferror@plt+0xa70>
  4020d4:	adrp	x8, 417000 <ferror@plt+0x15940>
  4020d8:	ldrb	w8, [x8, #608]
  4020dc:	cbnz	w8, 402130 <ferror@plt+0xa70>
  4020e0:	adrp	x1, 405000 <ferror@plt+0x3940>
  4020e4:	mov	w2, #0x5                   	// #5
  4020e8:	mov	x0, xzr
  4020ec:	add	x1, x1, #0xaf9
  4020f0:	bl	401640 <dcgettext@plt>
  4020f4:	mov	x2, x0
  4020f8:	mov	w0, wzr
  4020fc:	mov	w1, wzr
  402100:	mov	x3, x23
  402104:	bl	4013b0 <error@plt>
  402108:	b	402130 <ferror@plt+0xa70>
  40210c:	bl	401680 <__errno_location@plt>
  402110:	str	wzr, [x0]
  402114:	sub	x1, x29, #0x10
  402118:	mov	x0, x23
  40211c:	bl	402844 <ferror@plt+0x1184>
  402120:	ldur	x1, [x29, #-16]
  402124:	mov	x0, x23
  402128:	str	q0, [sp, #32]
  40212c:	bl	402798 <ferror@plt+0x10d8>
  402130:	ldr	w8, [sp, #92]
  402134:	ldr	w9, [sp, #76]
  402138:	mov	x0, x25
  40213c:	tbz	w8, #0, 402158 <ferror@plt+0xa98>
  402140:	tbz	w9, #0, 4021cc <ferror@plt+0xb0c>
  402144:	ldr	q0, [sp, #32]
  402148:	ldr	x1, [sp, #64]
  40214c:	mov	w2, w28
  402150:	bl	404b28 <ferror@plt+0x3468>
  402154:	b	4022c8 <ferror@plt+0xc08>
  402158:	tbz	w9, #0, 4021dc <ferror@plt+0xb1c>
  40215c:	mov	w1, w28
  402160:	b	4021d0 <ferror@plt+0xb10>
  402164:	bl	401680 <__errno_location@plt>
  402168:	str	wzr, [x0]
  40216c:	sub	x1, x29, #0x10
  402170:	mov	x0, x24
  402174:	mov	w2, wzr
  402178:	bl	401520 <strtoumax@plt>
  40217c:	ldur	x1, [x29, #-16]
  402180:	mov	x23, x0
  402184:	mov	x0, x24
  402188:	bl	402798 <ferror@plt+0x10d8>
  40218c:	ldr	w8, [sp, #92]
  402190:	ldr	w9, [sp, #76]
  402194:	mov	x0, x25
  402198:	tbz	w8, #0, 4021c0 <ferror@plt+0xb00>
  40219c:	tbz	w9, #0, 402260 <ferror@plt+0xba0>
  4021a0:	ldr	x1, [sp, #64]
  4021a4:	mov	w2, w28
  4021a8:	mov	x3, x23
  4021ac:	bl	404b28 <ferror@plt+0x3468>
  4021b0:	b	4022c8 <ferror@plt+0xc08>
  4021b4:	mov	w11, wzr
  4021b8:	mov	x20, x8
  4021bc:	b	401e88 <ferror@plt+0x7c8>
  4021c0:	tbz	w9, #0, 402270 <ferror@plt+0xbb0>
  4021c4:	mov	w1, w28
  4021c8:	b	402264 <ferror@plt+0xba4>
  4021cc:	ldr	x1, [sp, #64]
  4021d0:	ldr	q0, [sp, #32]
  4021d4:	bl	404b28 <ferror@plt+0x3468>
  4021d8:	b	4022c8 <ferror@plt+0xc08>
  4021dc:	ldr	q0, [sp, #32]
  4021e0:	bl	404b28 <ferror@plt+0x3468>
  4021e4:	b	4022c8 <ferror@plt+0xc08>
  4021e8:	mov	w28, wzr
  4021ec:	mov	w11, #0x1                   	// #1
  4021f0:	b	401e88 <ferror@plt+0x7c8>
  4021f4:	mov	x26, x28
  4021f8:	mov	x21, x27
  4021fc:	mov	x27, xzr
  402200:	mov	x28, x23
  402204:	b	401f48 <ferror@plt+0x888>
  402208:	ldr	w8, [sp, #92]
  40220c:	tbz	w8, #0, 40228c <ferror@plt+0xbcc>
  402210:	ldr	w8, [sp, #76]
  402214:	ldr	x3, [sp, #80]
  402218:	tbnz	w8, #0, 401ff0 <ferror@plt+0x930>
  40221c:	ldr	x1, [sp, #64]
  402220:	mov	x0, x25
  402224:	b	402258 <ferror@plt+0xb98>
  402228:	ldr	x8, [sp, #80]
  40222c:	ldrb	w2, [x8]
  402230:	ldr	w8, [sp, #92]
  402234:	tbz	w8, #0, 4022a4 <ferror@plt+0xbe4>
  402238:	mov	x0, x25
  40223c:	ldr	x1, [sp, #64]
  402240:	bl	404b28 <ferror@plt+0x3468>
  402244:	b	4022c8 <ferror@plt+0xc08>
  402248:	ldr	w8, [sp, #76]
  40224c:	tbz	w8, #0, 4022b4 <ferror@plt+0xbf4>
  402250:	mov	x0, x25
  402254:	mov	w1, w28
  402258:	mov	x2, x3
  40225c:	b	402268 <ferror@plt+0xba8>
  402260:	ldr	x1, [sp, #64]
  402264:	mov	x2, x23
  402268:	bl	404b28 <ferror@plt+0x3468>
  40226c:	b	4022c8 <ferror@plt+0xc08>
  402270:	mov	x1, x23
  402274:	b	4022c4 <ferror@plt+0xc04>
  402278:	mov	w28, #0xffffffff            	// #-1
  40227c:	add	x27, x27, #0x8
  402280:	mov	w11, #0x1                   	// #1
  402284:	mov	w26, w24
  402288:	b	401e88 <ferror@plt+0x7c8>
  40228c:	ldr	w8, [sp, #76]
  402290:	ldr	x2, [sp, #80]
  402294:	mov	x0, x25
  402298:	tbz	w8, #0, 4022c0 <ferror@plt+0xc00>
  40229c:	mov	w1, w28
  4022a0:	b	402268 <ferror@plt+0xba8>
  4022a4:	mov	x0, x25
  4022a8:	mov	w1, w2
  4022ac:	bl	404b28 <ferror@plt+0x3468>
  4022b0:	b	4022c8 <ferror@plt+0xc08>
  4022b4:	mov	x0, x25
  4022b8:	mov	x1, x3
  4022bc:	b	4022c4 <ferror@plt+0xc04>
  4022c0:	mov	x1, x2
  4022c4:	bl	404b28 <ferror@plt+0x3468>
  4022c8:	mov	x0, x25
  4022cc:	bl	4015d0 <free@plt>
  4022d0:	b	401c1c <ferror@plt+0x55c>
  4022d4:	ldr	w8, [sp, #20]
  4022d8:	ldr	x9, [sp, #24]
  4022dc:	ldr	x23, [sp, #8]
  4022e0:	cmp	w26, #0x1
  4022e4:	sub	w8, w8, w26
  4022e8:	add	x9, x9, w8, sxtw #3
  4022ec:	b.lt	4022fc <ferror@plt+0xc3c>  // b.tstop
  4022f0:	cmp	w8, #0x0
  4022f4:	mov	w10, w26
  4022f8:	b.gt	401bd4 <ferror@plt+0x514>
  4022fc:	cmp	w26, #0x1
  402300:	b.lt	402340 <ferror@plt+0xc80>  // b.tstop
  402304:	adrp	x1, 405000 <ferror@plt+0x3940>
  402308:	add	x1, x1, #0x938
  40230c:	mov	w2, #0x5                   	// #5
  402310:	mov	x0, xzr
  402314:	mov	x19, x9
  402318:	bl	401640 <dcgettext@plt>
  40231c:	ldr	x8, [x19]
  402320:	mov	x19, x0
  402324:	mov	x0, x8
  402328:	bl	403f38 <ferror@plt+0x2878>
  40232c:	mov	x3, x0
  402330:	mov	w0, wzr
  402334:	mov	w1, wzr
  402338:	mov	x2, x19
  40233c:	bl	4013b0 <error@plt>
  402340:	adrp	x8, 417000 <ferror@plt+0x15940>
  402344:	ldrb	w0, [x8, #604]
  402348:	ldp	x20, x19, [sp, #448]
  40234c:	ldp	x22, x21, [sp, #432]
  402350:	ldp	x24, x23, [sp, #416]
  402354:	ldp	x26, x25, [sp, #400]
  402358:	ldp	x28, x27, [sp, #384]
  40235c:	ldp	x29, x30, [sp, #368]
  402360:	add	sp, sp, #0x1d0
  402364:	ret
  402368:	adrp	x1, 405000 <ferror@plt+0x3940>
  40236c:	add	x1, x1, #0xaa4
  402370:	b	40237c <ferror@plt+0xcbc>
  402374:	adrp	x1, 405000 <ferror@plt+0x3940>
  402378:	add	x1, x1, #0xabc
  40237c:	mov	w2, #0x5                   	// #5
  402380:	mov	x0, xzr
  402384:	bl	401640 <dcgettext@plt>
  402388:	ldr	x8, [x27]
  40238c:	mov	x19, x0
  402390:	mov	x0, x8
  402394:	bl	403f38 <ferror@plt+0x2878>
  402398:	mov	x3, x0
  40239c:	mov	w0, #0x1                   	// #1
  4023a0:	mov	w1, wzr
  4023a4:	mov	x2, x19
  4023a8:	bl	4013b0 <error@plt>
  4023ac:	adrp	x1, 405000 <ferror@plt+0x3940>
  4023b0:	add	x1, x1, #0xad2
  4023b4:	mov	w2, #0x5                   	// #5
  4023b8:	mov	x0, xzr
  4023bc:	bl	401640 <dcgettext@plt>
  4023c0:	sub	w8, w20, w23
  4023c4:	mov	x2, x0
  4023c8:	add	w3, w8, #0x1
  4023cc:	mov	w0, #0x1                   	// #1
  4023d0:	mov	w1, wzr
  4023d4:	mov	x4, x23
  4023d8:	bl	4013b0 <error@plt>
  4023dc:	adrp	x1, 405000 <ferror@plt+0x3940>
  4023e0:	add	x1, x1, #0x928
  4023e4:	mov	w2, #0x5                   	// #5
  4023e8:	mov	x0, xzr
  4023ec:	bl	401640 <dcgettext@plt>
  4023f0:	mov	x2, x0
  4023f4:	mov	w0, wzr
  4023f8:	mov	w1, wzr
  4023fc:	bl	4013b0 <error@plt>
  402400:	mov	w0, #0x1                   	// #1
  402404:	bl	4017dc <ferror@plt+0x11c>
  402408:	sub	sp, sp, #0x30
  40240c:	stp	x29, x30, [sp, #16]
  402410:	stp	x20, x19, [sp, #32]
  402414:	ldrb	w8, [x0]
  402418:	mov	x19, x0
  40241c:	add	x29, sp, #0x10
  402420:	cmp	w8, #0x27
  402424:	b.eq	402430 <ferror@plt+0xd70>  // b.none
  402428:	cmp	w8, #0x22
  40242c:	b.ne	402478 <ferror@plt+0xdb8>  // b.any
  402430:	ldrb	w20, [x19, #1]
  402434:	cbz	x20, 402478 <ferror@plt+0xdb8>
  402438:	ldrb	w8, [x19, #2]!
  40243c:	cbz	w8, 4024a0 <ferror@plt+0xde0>
  402440:	adrp	x8, 417000 <ferror@plt+0x15940>
  402444:	ldrb	w8, [x8, #608]
  402448:	cbnz	w8, 4024a0 <ferror@plt+0xde0>
  40244c:	adrp	x1, 405000 <ferror@plt+0x3940>
  402450:	add	x1, x1, #0xaf9
  402454:	mov	w2, #0x5                   	// #5
  402458:	mov	x0, xzr
  40245c:	bl	401640 <dcgettext@plt>
  402460:	mov	x2, x0
  402464:	mov	w0, wzr
  402468:	mov	w1, wzr
  40246c:	mov	x3, x19
  402470:	bl	4013b0 <error@plt>
  402474:	b	4024a0 <ferror@plt+0xde0>
  402478:	bl	401680 <__errno_location@plt>
  40247c:	str	wzr, [x0]
  402480:	add	x1, sp, #0x8
  402484:	mov	x0, x19
  402488:	mov	w2, wzr
  40248c:	bl	4013c0 <strtoimax@plt>
  402490:	ldr	x1, [sp, #8]
  402494:	mov	x20, x0
  402498:	mov	x0, x19
  40249c:	bl	402798 <ferror@plt+0x10d8>
  4024a0:	mov	x0, x20
  4024a4:	ldp	x20, x19, [sp, #32]
  4024a8:	ldp	x29, x30, [sp, #16]
  4024ac:	add	sp, sp, #0x30
  4024b0:	ret
  4024b4:	stp	x29, x30, [sp, #-48]!
  4024b8:	stp	x22, x21, [sp, #16]
  4024bc:	stp	x20, x19, [sp, #32]
  4024c0:	mov	x22, x0
  4024c4:	ldrb	w20, [x22, #1]!
  4024c8:	mov	x19, x0
  4024cc:	mov	x29, sp
  4024d0:	cmp	w20, #0x78
  4024d4:	b.ne	402544 <ferror@plt+0xe84>  // b.any
  4024d8:	add	x22, x19, #0x2
  4024dc:	bl	401590 <__ctype_b_loc@plt>
  4024e0:	mov	x8, x0
  4024e4:	ldr	x9, [x8]
  4024e8:	mov	w14, wzr
  4024ec:	mov	w0, wzr
  4024f0:	add	x8, x19, #0x4
  4024f4:	mov	w10, #0xffffffd0            	// #-48
  4024f8:	mov	w11, #0xffffffc9            	// #-55
  4024fc:	mov	w12, #0xffffffa9            	// #-87
  402500:	ldrb	w15, [x22]
  402504:	mov	w13, w14
  402508:	ldrh	w16, [x9, x15, lsl #1]
  40250c:	tbz	w16, #12, 4025a0 <ferror@plt+0xee0>
  402510:	sub	w16, w15, #0x41
  402514:	sub	w14, w15, #0x61
  402518:	cmp	w16, #0x6
  40251c:	csel	w16, w11, w10, cc  // cc = lo, ul, last
  402520:	cmp	w14, #0x6
  402524:	csel	w14, w12, w16, cc  // cc = lo, ul, last
  402528:	add	w14, w14, w15
  40252c:	add	x22, x22, #0x1
  402530:	add	w0, w14, w0, lsl #4
  402534:	mov	w14, #0x1                   	// #1
  402538:	cbz	w13, 402500 <ferror@plt+0xe40>
  40253c:	mov	x22, x8
  402540:	b	40261c <ferror@plt+0xf5c>
  402544:	and	w8, w20, #0xf8
  402548:	cmp	w8, #0x30
  40254c:	b.ne	4025c8 <ferror@plt+0xf08>  // b.any
  402550:	cmp	w20, #0x30
  402554:	cset	w10, eq  // eq = none
  402558:	mov	w9, #0x4                   	// #4
  40255c:	tst	w10, w1
  402560:	and	w8, w10, w1
  402564:	cinc	x10, x9, ne  // ne = any
  402568:	mov	w0, wzr
  40256c:	add	x9, x19, x8
  402570:	add	x22, x19, x10
  402574:	mov	w10, #0x1                   	// #1
  402578:	ldrb	w11, [x9, x10]
  40257c:	and	w12, w11, #0xf8
  402580:	cmp	w12, #0x30
  402584:	b.ne	402614 <ferror@plt+0xf54>  // b.any
  402588:	add	w11, w11, w0, lsl #3
  40258c:	add	x10, x10, #0x1
  402590:	cmp	w10, #0x4
  402594:	sub	w0, w11, #0x30
  402598:	b.ne	402578 <ferror@plt+0xeb8>  // b.any
  40259c:	b	40261c <ferror@plt+0xf5c>
  4025a0:	cbnz	w13, 40261c <ferror@plt+0xf5c>
  4025a4:	adrp	x1, 405000 <ferror@plt+0x3940>
  4025a8:	add	x1, x1, #0xb87
  4025ac:	mov	w2, #0x5                   	// #5
  4025b0:	mov	x0, xzr
  4025b4:	bl	401640 <dcgettext@plt>
  4025b8:	mov	x2, x0
  4025bc:	mov	w0, #0x1                   	// #1
  4025c0:	mov	w1, wzr
  4025c4:	bl	4013b0 <error@plt>
  4025c8:	cbz	w20, 4026fc <ferror@plt+0x103c>
  4025cc:	adrp	x0, 405000 <ferror@plt+0x3940>
  4025d0:	add	x0, x0, #0xbac
  4025d4:	mov	w2, #0xc                   	// #12
  4025d8:	mov	w1, w20
  4025dc:	bl	401620 <memchr@plt>
  4025e0:	cbz	x0, 402638 <ferror@plt+0xf78>
  4025e4:	sub	w8, w20, #0x61
  4025e8:	cmp	w8, #0x15
  4025ec:	add	x22, x19, #0x2
  4025f0:	b.hi	402750 <ferror@plt+0x1090>  // b.pmore
  4025f4:	adrp	x9, 405000 <ferror@plt+0x3940>
  4025f8:	add	x9, x9, #0x281
  4025fc:	adr	x10, 40260c <ferror@plt+0xf4c>
  402600:	ldrb	w11, [x9, x8]
  402604:	add	x10, x10, x11, lsl #2
  402608:	br	x10
  40260c:	mov	w0, #0x7                   	// #7
  402610:	b	40261c <ferror@plt+0xf5c>
  402614:	add	x8, x19, x8
  402618:	add	x22, x8, x10
  40261c:	bl	4014a0 <putchar_unlocked@plt>
  402620:	mvn	w8, w19
  402624:	add	w0, w8, w22
  402628:	ldp	x20, x19, [sp, #32]
  40262c:	ldp	x22, x21, [sp, #16]
  402630:	ldp	x29, x30, [sp], #48
  402634:	ret
  402638:	orr	w8, w20, #0x20
  40263c:	cmp	w8, #0x75
  402640:	b.ne	4026fc <ferror@plt+0x103c>  // b.any
  402644:	cmp	w20, #0x75
  402648:	mov	w8, #0x8                   	// #8
  40264c:	mov	w9, #0x4                   	// #4
  402650:	csel	w21, w9, w8, eq  // eq = none
  402654:	add	x22, x19, #0x2
  402658:	bl	401590 <__ctype_b_loc@plt>
  40265c:	ldr	x8, [x0]
  402660:	mov	w1, wzr
  402664:	orr	w9, w21, #0x1
  402668:	mov	w10, #0xffffffd0            	// #-48
  40266c:	mov	w11, #0xffffffc9            	// #-55
  402670:	mov	w12, #0xffffffa9            	// #-87
  402674:	ldrb	w13, [x22]
  402678:	ldrh	w14, [x8, x13, lsl #1]
  40267c:	tbz	w14, #12, 4025a4 <ferror@plt+0xee4>
  402680:	sub	w15, w13, #0x41
  402684:	sub	w14, w13, #0x61
  402688:	cmp	w15, #0x6
  40268c:	csel	w15, w11, w10, cc  // cc = lo, ul, last
  402690:	cmp	w14, #0x6
  402694:	csel	w14, w12, w15, cc  // cc = lo, ul, last
  402698:	sub	w9, w9, #0x1
  40269c:	add	w13, w14, w13
  4026a0:	cmp	w9, #0x1
  4026a4:	add	w1, w13, w1, lsl #4
  4026a8:	add	x22, x22, #0x1
  4026ac:	b.gt	402674 <ferror@plt+0xfb4>
  4026b0:	cmp	w1, #0x9f
  4026b4:	b.hi	4026dc <ferror@plt+0x101c>  // b.pmore
  4026b8:	sub	w8, w1, #0x24
  4026bc:	cmp	w8, #0x3c
  4026c0:	b.hi	402760 <ferror@plt+0x10a0>  // b.pmore
  4026c4:	mov	w9, #0x1                   	// #1
  4026c8:	lsl	x8, x9, x8
  4026cc:	mov	x9, #0x1000000010000000    	// #1152921504875282432
  4026d0:	movk	x9, #0x1
  4026d4:	tst	x8, x9
  4026d8:	b.eq	402760 <ferror@plt+0x10a0>  // b.none
  4026dc:	lsr	w8, w1, #11
  4026e0:	cmp	w8, #0x1b
  4026e4:	b.eq	402760 <ferror@plt+0x10a0>  // b.none
  4026e8:	adrp	x8, 417000 <ferror@plt+0x15940>
  4026ec:	ldr	x0, [x8, #584]
  4026f0:	mov	w2, wzr
  4026f4:	bl	40425c <ferror@plt+0x2b9c>
  4026f8:	b	402620 <ferror@plt+0xf60>
  4026fc:	mov	w0, #0x5c                  	// #92
  402700:	bl	4014a0 <putchar_unlocked@plt>
  402704:	ldrb	w0, [x22]
  402708:	cbz	w0, 402620 <ferror@plt+0xf60>
  40270c:	bl	4014a0 <putchar_unlocked@plt>
  402710:	add	x22, x19, #0x2
  402714:	b	402620 <ferror@plt+0xf60>
  402718:	mov	w0, #0xd                   	// #13
  40271c:	b	40261c <ferror@plt+0xf5c>
  402720:	mov	w0, #0x8                   	// #8
  402724:	b	40261c <ferror@plt+0xf5c>
  402728:	mov	w0, #0x9                   	// #9
  40272c:	b	40261c <ferror@plt+0xf5c>
  402730:	mov	w0, #0xb                   	// #11
  402734:	b	40261c <ferror@plt+0xf5c>
  402738:	mov	w0, #0x1b                  	// #27
  40273c:	b	40261c <ferror@plt+0xf5c>
  402740:	mov	w0, #0xc                   	// #12
  402744:	b	40261c <ferror@plt+0xf5c>
  402748:	mov	w0, #0xa                   	// #10
  40274c:	b	40261c <ferror@plt+0xf5c>
  402750:	mov	w0, w20
  402754:	b	40261c <ferror@plt+0xf5c>
  402758:	mov	w0, wzr
  40275c:	bl	4013a0 <exit@plt>
  402760:	adrp	x8, 405000 <ferror@plt+0x3940>
  402764:	add	x8, x8, #0xbb8
  402768:	mov	w2, #0x5                   	// #5
  40276c:	mov	x0, xzr
  402770:	mov	w19, w1
  402774:	mov	x1, x8
  402778:	bl	401640 <dcgettext@plt>
  40277c:	mov	x2, x0
  402780:	mov	w0, #0x1                   	// #1
  402784:	mov	w1, wzr
  402788:	mov	w3, w20
  40278c:	mov	w4, w21
  402790:	mov	w5, w19
  402794:	bl	4013b0 <error@plt>
  402798:	stp	x29, x30, [sp, #-48]!
  40279c:	str	x21, [sp, #16]
  4027a0:	stp	x20, x19, [sp, #32]
  4027a4:	mov	x29, sp
  4027a8:	mov	x20, x1
  4027ac:	mov	x19, x0
  4027b0:	bl	401680 <__errno_location@plt>
  4027b4:	ldr	w21, [x0]
  4027b8:	cbz	w21, 4027dc <ferror@plt+0x111c>
  4027bc:	mov	x0, x19
  4027c0:	bl	403f38 <ferror@plt+0x2878>
  4027c4:	adrp	x2, 405000 <ferror@plt+0x3940>
  4027c8:	mov	x3, x0
  4027cc:	add	x2, x2, #0xab9
  4027d0:	mov	w0, wzr
  4027d4:	mov	w1, w21
  4027d8:	b	402824 <ferror@plt+0x1164>
  4027dc:	ldrb	w8, [x20]
  4027e0:	cbz	w8, 402834 <ferror@plt+0x1174>
  4027e4:	adrp	x8, 405000 <ferror@plt+0x3940>
  4027e8:	adrp	x9, 405000 <ferror@plt+0x3940>
  4027ec:	add	x8, x8, #0xb5f
  4027f0:	add	x9, x9, #0xb42
  4027f4:	cmp	x19, x20
  4027f8:	csel	x1, x9, x8, eq  // eq = none
  4027fc:	mov	w2, #0x5                   	// #5
  402800:	mov	x0, xzr
  402804:	bl	401640 <dcgettext@plt>
  402808:	mov	x20, x0
  40280c:	mov	x0, x19
  402810:	bl	403f38 <ferror@plt+0x2878>
  402814:	mov	x3, x0
  402818:	mov	w0, wzr
  40281c:	mov	w1, wzr
  402820:	mov	x2, x20
  402824:	bl	4013b0 <error@plt>
  402828:	adrp	x8, 417000 <ferror@plt+0x15940>
  40282c:	mov	w9, #0x1                   	// #1
  402830:	strb	w9, [x8, #604]
  402834:	ldp	x20, x19, [sp, #32]
  402838:	ldr	x21, [sp, #16]
  40283c:	ldp	x29, x30, [sp], #48
  402840:	ret
  402844:	sub	sp, sp, #0x60
  402848:	stp	x29, x30, [sp, #32]
  40284c:	add	x29, sp, #0x20
  402850:	stp	x20, x19, [sp, #80]
  402854:	mov	x19, x1
  402858:	add	x1, x29, #0x18
  40285c:	str	x23, [sp, #48]
  402860:	stp	x22, x21, [sp, #64]
  402864:	mov	x20, x0
  402868:	bl	4015c0 <strtold@plt>
  40286c:	ldr	x22, [x29, #24]
  402870:	ldrb	w8, [x22]
  402874:	cbz	w8, 4028a8 <ferror@plt+0x11e8>
  402878:	str	q0, [sp]
  40287c:	bl	401680 <__errno_location@plt>
  402880:	ldr	w23, [x0]
  402884:	mov	x21, x0
  402888:	sub	x1, x29, #0x8
  40288c:	mov	x0, x20
  402890:	bl	404dec <ferror@plt+0x372c>
  402894:	ldur	x8, [x29, #-8]
  402898:	cmp	x22, x8
  40289c:	b.cs	4028c8 <ferror@plt+0x1208>  // b.hs, b.nlast
  4028a0:	str	x8, [x29, #24]
  4028a4:	mov	x22, x8
  4028a8:	cbz	x19, 4028b0 <ferror@plt+0x11f0>
  4028ac:	str	x22, [x19]
  4028b0:	ldp	x20, x19, [sp, #80]
  4028b4:	ldp	x22, x21, [sp, #64]
  4028b8:	ldr	x23, [sp, #48]
  4028bc:	ldp	x29, x30, [sp, #32]
  4028c0:	add	sp, sp, #0x60
  4028c4:	ret
  4028c8:	ldr	q0, [sp]
  4028cc:	str	w23, [x21]
  4028d0:	cbnz	x19, 4028ac <ferror@plt+0x11ec>
  4028d4:	b	4028b0 <ferror@plt+0x11f0>
  4028d8:	adrp	x8, 417000 <ferror@plt+0x15940>
  4028dc:	str	x0, [x8, #616]
  4028e0:	ret
  4028e4:	and	w8, w0, #0x1
  4028e8:	adrp	x9, 417000 <ferror@plt+0x15940>
  4028ec:	strb	w8, [x9, #624]
  4028f0:	ret
  4028f4:	stp	x29, x30, [sp, #-48]!
  4028f8:	adrp	x8, 417000 <ferror@plt+0x15940>
  4028fc:	ldr	x0, [x8, #584]
  402900:	str	x21, [sp, #16]
  402904:	stp	x20, x19, [sp, #32]
  402908:	mov	x29, sp
  40290c:	bl	404e9c <ferror@plt+0x37dc>
  402910:	cbz	w0, 402930 <ferror@plt+0x1270>
  402914:	adrp	x8, 417000 <ferror@plt+0x15940>
  402918:	ldrb	w8, [x8, #624]
  40291c:	cbz	w8, 402950 <ferror@plt+0x1290>
  402920:	bl	401680 <__errno_location@plt>
  402924:	ldr	w8, [x0]
  402928:	cmp	w8, #0x20
  40292c:	b.ne	402950 <ferror@plt+0x1290>  // b.any
  402930:	adrp	x8, 417000 <ferror@plt+0x15940>
  402934:	ldr	x0, [x8, #576]
  402938:	bl	404e9c <ferror@plt+0x37dc>
  40293c:	cbnz	w0, 4029bc <ferror@plt+0x12fc>
  402940:	ldp	x20, x19, [sp, #32]
  402944:	ldr	x21, [sp, #16]
  402948:	ldp	x29, x30, [sp], #48
  40294c:	ret
  402950:	adrp	x1, 405000 <ferror@plt+0x3940>
  402954:	add	x1, x1, #0xbe6
  402958:	mov	w2, #0x5                   	// #5
  40295c:	mov	x0, xzr
  402960:	bl	401640 <dcgettext@plt>
  402964:	adrp	x8, 417000 <ferror@plt+0x15940>
  402968:	ldr	x21, [x8, #616]
  40296c:	mov	x19, x0
  402970:	bl	401680 <__errno_location@plt>
  402974:	ldr	w20, [x0]
  402978:	cbnz	x21, 402998 <ferror@plt+0x12d8>
  40297c:	adrp	x2, 405000 <ferror@plt+0x3940>
  402980:	add	x2, x2, #0xab9
  402984:	mov	w0, wzr
  402988:	mov	w1, w20
  40298c:	mov	x3, x19
  402990:	bl	4013b0 <error@plt>
  402994:	b	4029bc <ferror@plt+0x12fc>
  402998:	mov	x0, x21
  40299c:	bl	403d44 <ferror@plt+0x2684>
  4029a0:	adrp	x2, 405000 <ferror@plt+0x3940>
  4029a4:	mov	x3, x0
  4029a8:	add	x2, x2, #0xbf2
  4029ac:	mov	w0, wzr
  4029b0:	mov	w1, w20
  4029b4:	mov	x4, x19
  4029b8:	bl	4013b0 <error@plt>
  4029bc:	adrp	x8, 417000 <ferror@plt+0x15940>
  4029c0:	ldr	w0, [x8, #472]
  4029c4:	bl	401370 <_exit@plt>
  4029c8:	stp	x29, x30, [sp, #-32]!
  4029cc:	stp	x20, x19, [sp, #16]
  4029d0:	mov	x29, sp
  4029d4:	cbz	x0, 402a54 <ferror@plt+0x1394>
  4029d8:	mov	w1, #0x2f                  	// #47
  4029dc:	mov	x19, x0
  4029e0:	bl	401500 <strrchr@plt>
  4029e4:	cmp	x0, #0x0
  4029e8:	csinc	x20, x19, x0, eq  // eq = none
  4029ec:	sub	x8, x20, x19
  4029f0:	cmp	x8, #0x7
  4029f4:	b.lt	402a38 <ferror@plt+0x1378>  // b.tstop
  4029f8:	adrp	x1, 405000 <ferror@plt+0x3940>
  4029fc:	sub	x0, x20, #0x7
  402a00:	add	x1, x1, #0xc31
  402a04:	mov	w2, #0x7                   	// #7
  402a08:	bl	401450 <strncmp@plt>
  402a0c:	cbnz	w0, 402a38 <ferror@plt+0x1378>
  402a10:	adrp	x1, 405000 <ferror@plt+0x3940>
  402a14:	add	x1, x1, #0xc39
  402a18:	mov	w2, #0x3                   	// #3
  402a1c:	mov	x0, x20
  402a20:	bl	401450 <strncmp@plt>
  402a24:	mov	x19, x20
  402a28:	cbnz	w0, 402a38 <ferror@plt+0x1378>
  402a2c:	add	x19, x20, #0x3
  402a30:	adrp	x8, 417000 <ferror@plt+0x15940>
  402a34:	str	x19, [x8, #592]
  402a38:	adrp	x8, 417000 <ferror@plt+0x15940>
  402a3c:	adrp	x9, 417000 <ferror@plt+0x15940>
  402a40:	str	x19, [x8, #632]
  402a44:	str	x19, [x9, #568]
  402a48:	ldp	x20, x19, [sp, #16]
  402a4c:	ldp	x29, x30, [sp], #32
  402a50:	ret
  402a54:	adrp	x8, 417000 <ferror@plt+0x15940>
  402a58:	ldr	x1, [x8, #576]
  402a5c:	adrp	x0, 405000 <ferror@plt+0x3940>
  402a60:	add	x0, x0, #0xbf9
  402a64:	bl	401390 <fputs@plt>
  402a68:	bl	401530 <abort@plt>
  402a6c:	stp	x29, x30, [sp, #-48]!
  402a70:	str	x21, [sp, #16]
  402a74:	stp	x20, x19, [sp, #32]
  402a78:	mov	x29, sp
  402a7c:	mov	x19, x0
  402a80:	bl	401680 <__errno_location@plt>
  402a84:	ldr	w21, [x0]
  402a88:	adrp	x8, 417000 <ferror@plt+0x15940>
  402a8c:	add	x8, x8, #0x280
  402a90:	cmp	x19, #0x0
  402a94:	mov	x20, x0
  402a98:	csel	x0, x8, x19, eq  // eq = none
  402a9c:	mov	w1, #0x38                  	// #56
  402aa0:	bl	404a58 <ferror@plt+0x3398>
  402aa4:	str	w21, [x20]
  402aa8:	ldp	x20, x19, [sp, #32]
  402aac:	ldr	x21, [sp, #16]
  402ab0:	ldp	x29, x30, [sp], #48
  402ab4:	ret
  402ab8:	adrp	x8, 417000 <ferror@plt+0x15940>
  402abc:	add	x8, x8, #0x280
  402ac0:	cmp	x0, #0x0
  402ac4:	csel	x8, x8, x0, eq  // eq = none
  402ac8:	ldr	w0, [x8]
  402acc:	ret
  402ad0:	adrp	x8, 417000 <ferror@plt+0x15940>
  402ad4:	add	x8, x8, #0x280
  402ad8:	cmp	x0, #0x0
  402adc:	csel	x8, x8, x0, eq  // eq = none
  402ae0:	str	w1, [x8]
  402ae4:	ret
  402ae8:	adrp	x8, 417000 <ferror@plt+0x15940>
  402aec:	add	x8, x8, #0x280
  402af0:	cmp	x0, #0x0
  402af4:	ubfx	w9, w1, #5, #3
  402af8:	csel	x8, x8, x0, eq  // eq = none
  402afc:	add	x8, x8, w9, uxtw #2
  402b00:	ldr	w9, [x8, #8]
  402b04:	lsr	w10, w9, w1
  402b08:	and	w0, w10, #0x1
  402b0c:	and	w10, w2, #0x1
  402b10:	eor	w10, w0, w10
  402b14:	lsl	w10, w10, w1
  402b18:	eor	w9, w10, w9
  402b1c:	str	w9, [x8, #8]
  402b20:	ret
  402b24:	adrp	x8, 417000 <ferror@plt+0x15940>
  402b28:	add	x8, x8, #0x280
  402b2c:	cmp	x0, #0x0
  402b30:	csel	x8, x8, x0, eq  // eq = none
  402b34:	ldr	w0, [x8, #4]
  402b38:	str	w1, [x8, #4]
  402b3c:	ret
  402b40:	stp	x29, x30, [sp, #-16]!
  402b44:	adrp	x8, 417000 <ferror@plt+0x15940>
  402b48:	add	x8, x8, #0x280
  402b4c:	cmp	x0, #0x0
  402b50:	csel	x8, x8, x0, eq  // eq = none
  402b54:	mov	w9, #0xa                   	// #10
  402b58:	mov	x29, sp
  402b5c:	str	w9, [x8]
  402b60:	cbz	x1, 402b74 <ferror@plt+0x14b4>
  402b64:	cbz	x2, 402b74 <ferror@plt+0x14b4>
  402b68:	stp	x1, x2, [x8, #40]
  402b6c:	ldp	x29, x30, [sp], #16
  402b70:	ret
  402b74:	bl	401530 <abort@plt>
  402b78:	sub	sp, sp, #0x60
  402b7c:	adrp	x8, 417000 <ferror@plt+0x15940>
  402b80:	add	x8, x8, #0x280
  402b84:	cmp	x4, #0x0
  402b88:	stp	x29, x30, [sp, #16]
  402b8c:	str	x25, [sp, #32]
  402b90:	stp	x24, x23, [sp, #48]
  402b94:	stp	x22, x21, [sp, #64]
  402b98:	stp	x20, x19, [sp, #80]
  402b9c:	add	x29, sp, #0x10
  402ba0:	mov	x19, x3
  402ba4:	mov	x20, x2
  402ba8:	mov	x21, x1
  402bac:	mov	x22, x0
  402bb0:	csel	x24, x8, x4, eq  // eq = none
  402bb4:	bl	401680 <__errno_location@plt>
  402bb8:	ldp	w4, w5, [x24]
  402bbc:	ldp	x7, x8, [x24, #40]
  402bc0:	ldr	w25, [x0]
  402bc4:	mov	x23, x0
  402bc8:	add	x6, x24, #0x8
  402bcc:	mov	x0, x22
  402bd0:	mov	x1, x21
  402bd4:	mov	x2, x20
  402bd8:	mov	x3, x19
  402bdc:	str	x8, [sp]
  402be0:	bl	402c04 <ferror@plt+0x1544>
  402be4:	str	w25, [x23]
  402be8:	ldp	x20, x19, [sp, #80]
  402bec:	ldp	x22, x21, [sp, #64]
  402bf0:	ldp	x24, x23, [sp, #48]
  402bf4:	ldr	x25, [sp, #32]
  402bf8:	ldp	x29, x30, [sp, #16]
  402bfc:	add	sp, sp, #0x60
  402c00:	ret
  402c04:	sub	sp, sp, #0x120
  402c08:	stp	x29, x30, [sp, #192]
  402c0c:	add	x29, sp, #0xc0
  402c10:	ldr	x8, [x29, #96]
  402c14:	stp	x28, x27, [sp, #208]
  402c18:	stp	x26, x25, [sp, #224]
  402c1c:	stp	x24, x23, [sp, #240]
  402c20:	stp	x22, x21, [sp, #256]
  402c24:	stp	x20, x19, [sp, #272]
  402c28:	str	x7, [sp, #88]
  402c2c:	stur	x6, [x29, #-40]
  402c30:	mov	w19, w5
  402c34:	mov	w22, w4
  402c38:	mov	x28, x3
  402c3c:	mov	x20, x2
  402c40:	mov	x24, x1
  402c44:	stur	x8, [x29, #-88]
  402c48:	mov	x21, x0
  402c4c:	bl	4015e0 <__ctype_get_mb_cur_max@plt>
  402c50:	mov	w4, w22
  402c54:	mov	w8, wzr
  402c58:	mov	w14, wzr
  402c5c:	str	w19, [sp, #80]
  402c60:	ubfx	w19, w19, #1, #1
  402c64:	add	x9, x20, #0x1
  402c68:	mov	w25, #0x1                   	// #1
  402c6c:	str	x0, [sp, #48]
  402c70:	str	xzr, [sp, #64]
  402c74:	stur	xzr, [x29, #-64]
  402c78:	stur	xzr, [x29, #-32]
  402c7c:	str	wzr, [sp, #72]
  402c80:	stur	x20, [x29, #-80]
  402c84:	str	x9, [sp, #96]
  402c88:	cmp	w4, #0xa
  402c8c:	b.hi	403824 <ferror@plt+0x2164>  // b.pmore
  402c90:	adrp	x12, 405000 <ferror@plt+0x3940>
  402c94:	mov	w9, w4
  402c98:	add	x12, x12, #0xc40
  402c9c:	mov	x22, x24
  402ca0:	adr	x10, 402cc0 <ferror@plt+0x1600>
  402ca4:	ldrb	w11, [x12, x9]
  402ca8:	add	x10, x10, x11, lsl #2
  402cac:	ldur	x24, [x29, #-80]
  402cb0:	mov	x20, xzr
  402cb4:	mov	w16, wzr
  402cb8:	mov	w9, #0x1                   	// #1
  402cbc:	br	x10
  402cc0:	adrp	x0, 405000 <ferror@plt+0x3940>
  402cc4:	add	x0, x0, #0xda0
  402cc8:	mov	w1, w4
  402ccc:	mov	w20, w4
  402cd0:	mov	w23, w14
  402cd4:	bl	403f50 <ferror@plt+0x2890>
  402cd8:	str	x0, [sp, #88]
  402cdc:	adrp	x0, 405000 <ferror@plt+0x3940>
  402ce0:	add	x0, x0, #0xda2
  402ce4:	mov	w1, w20
  402ce8:	bl	403f50 <ferror@plt+0x2890>
  402cec:	mov	w14, w23
  402cf0:	mov	w4, w20
  402cf4:	stur	x0, [x29, #-88]
  402cf8:	tbnz	w19, #0, 402d38 <ferror@plt+0x1678>
  402cfc:	ldr	x8, [sp, #88]
  402d00:	ldrb	w9, [x8]
  402d04:	cbz	w9, 402d38 <ferror@plt+0x1678>
  402d08:	mov	w27, w14
  402d0c:	mov	w26, w4
  402d10:	mov	x10, xzr
  402d14:	add	x8, x8, #0x1
  402d18:	cmp	x10, x22
  402d1c:	b.cs	402d24 <ferror@plt+0x1664>  // b.hs, b.nlast
  402d20:	strb	w9, [x21, x10]
  402d24:	ldrb	w9, [x8, x10]
  402d28:	add	x20, x10, #0x1
  402d2c:	mov	x10, x20
  402d30:	cbnz	w9, 402d18 <ferror@plt+0x1658>
  402d34:	b	402d44 <ferror@plt+0x1684>
  402d38:	mov	w27, w14
  402d3c:	mov	w26, w4
  402d40:	mov	x20, xzr
  402d44:	ldur	x23, [x29, #-88]
  402d48:	mov	x0, x23
  402d4c:	bl	401380 <strlen@plt>
  402d50:	stur	x0, [x29, #-32]
  402d54:	stur	x23, [x29, #-64]
  402d58:	mov	w9, #0x1                   	// #1
  402d5c:	mov	w16, w19
  402d60:	mov	w4, w26
  402d64:	mov	w14, w27
  402d68:	b	402de4 <ferror@plt+0x1724>
  402d6c:	mov	w8, #0x1                   	// #1
  402d70:	b	402dc0 <ferror@plt+0x1700>
  402d74:	mov	w4, wzr
  402d78:	mov	x20, xzr
  402d7c:	mov	w16, wzr
  402d80:	mov	w9, w8
  402d84:	b	402de4 <ferror@plt+0x1724>
  402d88:	tbnz	w19, #0, 402dc0 <ferror@plt+0x1700>
  402d8c:	mov	w9, w8
  402d90:	b	4036d8 <ferror@plt+0x2018>
  402d94:	tbz	w19, #0, 4036a0 <ferror@plt+0x1fe0>
  402d98:	mov	w8, #0x1                   	// #1
  402d9c:	stur	x8, [x29, #-32]
  402da0:	adrp	x8, 405000 <ferror@plt+0x3940>
  402da4:	add	x8, x8, #0xd9e
  402da8:	mov	x20, xzr
  402dac:	mov	w4, #0x5                   	// #5
  402db0:	stur	x8, [x29, #-64]
  402db4:	mov	w9, #0x1                   	// #1
  402db8:	b	402de0 <ferror@plt+0x1720>
  402dbc:	tbz	w19, #0, 4036d4 <ferror@plt+0x2014>
  402dc0:	mov	w9, #0x1                   	// #1
  402dc4:	stur	x9, [x29, #-32]
  402dc8:	adrp	x9, 405000 <ferror@plt+0x3940>
  402dcc:	add	x9, x9, #0xda2
  402dd0:	mov	x20, xzr
  402dd4:	mov	w4, #0x2                   	// #2
  402dd8:	stur	x9, [x29, #-64]
  402ddc:	mov	w9, w8
  402de0:	mov	w16, #0x1                   	// #1
  402de4:	mov	w15, w9
  402de8:	ldp	x8, x9, [x29, #-40]
  402dec:	eor	w17, w16, #0x1
  402df0:	stur	w17, [x29, #-68]
  402df4:	mov	x23, xzr
  402df8:	cmp	x8, #0x0
  402dfc:	cset	w8, eq  // eq = none
  402e00:	cmp	x9, #0x0
  402e04:	cset	w9, ne  // ne = any
  402e08:	cmp	w4, #0x2
  402e0c:	cset	w10, ne  // ne = any
  402e10:	and	w13, w10, w15
  402e14:	and	w12, w9, w16
  402e18:	orr	w10, w10, w17
  402e1c:	and	w17, w9, w13
  402e20:	orr	w9, w13, w16
  402e24:	eor	w9, w9, #0x1
  402e28:	cset	w11, eq  // eq = none
  402e2c:	orr	w8, w8, w9
  402e30:	and	w12, w15, w12
  402e34:	str	w10, [sp, #84]
  402e38:	and	w10, w11, w16
  402e3c:	stur	w8, [x29, #-24]
  402e40:	eor	w8, w15, #0x1
  402e44:	str	w12, [sp, #56]
  402e48:	str	w10, [sp, #76]
  402e4c:	stur	w15, [x29, #-72]
  402e50:	str	w8, [sp, #60]
  402e54:	stp	w16, w4, [x29, #-48]
  402e58:	stur	w17, [x29, #-52]
  402e5c:	cmn	x28, #0x1
  402e60:	b.eq	402e70 <ferror@plt+0x17b0>  // b.none
  402e64:	cmp	x23, x28
  402e68:	b.ne	402e78 <ferror@plt+0x17b8>  // b.any
  402e6c:	b	403630 <ferror@plt+0x1f70>
  402e70:	ldrb	w8, [x24, x23]
  402e74:	cbz	w8, 403638 <ferror@plt+0x1f78>
  402e78:	cbz	w17, 402eb8 <ferror@plt+0x17f8>
  402e7c:	ldur	x8, [x29, #-32]
  402e80:	cmp	x8, #0x2
  402e84:	add	x19, x23, x8
  402e88:	b.cc	402eb0 <ferror@plt+0x17f0>  // b.lo, b.ul, b.last
  402e8c:	cmn	x28, #0x1
  402e90:	b.ne	402eb0 <ferror@plt+0x17f0>  // b.any
  402e94:	mov	x0, x24
  402e98:	mov	w26, w14
  402e9c:	bl	401380 <strlen@plt>
  402ea0:	ldp	w17, w16, [x29, #-52]
  402ea4:	ldur	w4, [x29, #-44]
  402ea8:	mov	w14, w26
  402eac:	mov	x28, x0
  402eb0:	cmp	x19, x28
  402eb4:	b.ls	402ec0 <ferror@plt+0x1800>  // b.plast
  402eb8:	mov	w27, wzr
  402ebc:	b	402ef8 <ferror@plt+0x1838>
  402ec0:	ldur	x1, [x29, #-64]
  402ec4:	ldur	x2, [x29, #-32]
  402ec8:	add	x0, x24, x23
  402ecc:	mov	w19, w14
  402ed0:	bl	4014d0 <bcmp@plt>
  402ed4:	ldur	w9, [x29, #-68]
  402ed8:	cmp	w0, #0x0
  402edc:	cset	w8, ne  // ne = any
  402ee0:	cset	w27, eq  // eq = none
  402ee4:	orr	w8, w8, w9
  402ee8:	tbz	w8, #0, 403730 <ferror@plt+0x2070>
  402eec:	ldp	w16, w4, [x29, #-48]
  402ef0:	ldur	w17, [x29, #-52]
  402ef4:	mov	w14, w19
  402ef8:	ldrb	w19, [x24, x23]
  402efc:	cmp	w19, #0x7e
  402f00:	b.hi	403118 <ferror@plt+0x1a58>  // b.pmore
  402f04:	adrp	x13, 405000 <ferror@plt+0x3940>
  402f08:	add	x13, x13, #0xc4b
  402f0c:	adr	x12, 402f30 <ferror@plt+0x1870>
  402f10:	ldrb	w9, [x13, x19]
  402f14:	add	x12, x12, x9, lsl #2
  402f18:	mov	w10, wzr
  402f1c:	mov	w8, wzr
  402f20:	mov	w26, #0x1                   	// #1
  402f24:	mov	w11, #0x6e                  	// #110
  402f28:	mov	w9, #0x61                  	// #97
  402f2c:	br	x12
  402f30:	ldur	w9, [x29, #-24]
  402f34:	tbnz	w9, #0, 402f54 <ferror@plt+0x1894>
  402f38:	ldur	x10, [x29, #-40]
  402f3c:	lsr	w9, w19, #5
  402f40:	ldr	w9, [x10, w9, uxtw #2]
  402f44:	lsr	w9, w9, w19
  402f48:	tbz	w9, #0, 402f54 <ferror@plt+0x1894>
  402f4c:	mov	w9, w19
  402f50:	b	402f5c <ferror@plt+0x189c>
  402f54:	mov	w9, w19
  402f58:	cbz	w27, 40317c <ferror@plt+0x1abc>
  402f5c:	tbnz	w16, #0, 403708 <ferror@plt+0x2048>
  402f60:	cmp	w4, #0x2
  402f64:	cset	w8, ne  // ne = any
  402f68:	orr	w8, w8, w14
  402f6c:	tbnz	w8, #0, 402fb0 <ferror@plt+0x18f0>
  402f70:	cmp	x20, x22
  402f74:	b.cs	402f80 <ferror@plt+0x18c0>  // b.hs, b.nlast
  402f78:	mov	w8, #0x27                  	// #39
  402f7c:	strb	w8, [x21, x20]
  402f80:	add	x8, x20, #0x1
  402f84:	cmp	x8, x22
  402f88:	b.cs	402f94 <ferror@plt+0x18d4>  // b.hs, b.nlast
  402f8c:	mov	w10, #0x24                  	// #36
  402f90:	strb	w10, [x21, x8]
  402f94:	add	x8, x20, #0x2
  402f98:	cmp	x8, x22
  402f9c:	b.cs	402fa8 <ferror@plt+0x18e8>  // b.hs, b.nlast
  402fa0:	mov	w10, #0x27                  	// #39
  402fa4:	strb	w10, [x21, x8]
  402fa8:	add	x20, x20, #0x3
  402fac:	mov	w14, #0x1                   	// #1
  402fb0:	cmp	x20, x22
  402fb4:	b.cs	402fc0 <ferror@plt+0x1900>  // b.hs, b.nlast
  402fb8:	mov	w8, #0x5c                  	// #92
  402fbc:	strb	w8, [x21, x20]
  402fc0:	add	x20, x20, #0x1
  402fc4:	b	4031b4 <ferror@plt+0x1af4>
  402fc8:	cmp	x28, #0x1
  402fcc:	b.eq	402ff0 <ferror@plt+0x1930>  // b.none
  402fd0:	cmn	x28, #0x1
  402fd4:	b.ne	402ff4 <ferror@plt+0x1934>  // b.any
  402fd8:	ldrb	w8, [x24, #1]
  402fdc:	cbz	w8, 402ff0 <ferror@plt+0x1930>
  402fe0:	mov	w8, wzr
  402fe4:	mov	w26, wzr
  402fe8:	mov	x28, #0xffffffffffffffff    	// #-1
  402fec:	b	402f30 <ferror@plt+0x1870>
  402ff0:	cbz	x23, 403000 <ferror@plt+0x1940>
  402ff4:	mov	w8, wzr
  402ff8:	mov	w26, wzr
  402ffc:	b	402f30 <ferror@plt+0x1870>
  403000:	mov	w10, #0x1                   	// #1
  403004:	cmp	w4, #0x2
  403008:	b.ne	403010 <ferror@plt+0x1950>  // b.any
  40300c:	tbnz	w16, #0, 403708 <ferror@plt+0x2048>
  403010:	mov	w8, wzr
  403014:	mov	w26, w10
  403018:	b	402f30 <ferror@plt+0x1870>
  40301c:	cmp	w4, #0x2
  403020:	b.ne	403164 <ferror@plt+0x1aa4>  // b.any
  403024:	tbz	w16, #0, 403170 <ferror@plt+0x1ab0>
  403028:	b	403708 <ferror@plt+0x2048>
  40302c:	mov	w9, #0x66                  	// #102
  403030:	b	4031d0 <ferror@plt+0x1b10>
  403034:	mov	w11, #0x74                  	// #116
  403038:	b	403048 <ferror@plt+0x1988>
  40303c:	mov	w9, #0x62                  	// #98
  403040:	b	4031d0 <ferror@plt+0x1b10>
  403044:	mov	w11, #0x72                  	// #114
  403048:	ldr	w8, [sp, #84]
  40304c:	mov	w9, w11
  403050:	tbnz	w8, #0, 4031d0 <ferror@plt+0x1b10>
  403054:	b	403708 <ferror@plt+0x2048>
  403058:	ldur	w8, [x29, #-72]
  40305c:	tbz	w8, #0, 4031e4 <ferror@plt+0x1b24>
  403060:	cmp	w4, #0x2
  403064:	tbnz	w16, #0, 403818 <ferror@plt+0x2158>
  403068:	cset	w8, ne  // ne = any
  40306c:	orr	w8, w8, w14
  403070:	tbz	w8, #0, 403518 <ferror@plt+0x1e58>
  403074:	mov	x8, x20
  403078:	b	403558 <ferror@plt+0x1e98>
  40307c:	cmp	w4, #0x5
  403080:	b.eq	403308 <ferror@plt+0x1c48>  // b.none
  403084:	cmp	w4, #0x2
  403088:	b.ne	4033b8 <ferror@plt+0x1cf8>  // b.any
  40308c:	tbz	w16, #0, 4033b8 <ferror@plt+0x1cf8>
  403090:	b	403708 <ferror@plt+0x2048>
  403094:	mov	w9, #0x76                  	// #118
  403098:	b	4031d0 <ferror@plt+0x1b10>
  40309c:	cmp	w4, #0x2
  4030a0:	b.ne	4031f4 <ferror@plt+0x1b34>  // b.any
  4030a4:	tbnz	w16, #0, 403708 <ferror@plt+0x2048>
  4030a8:	ldr	x10, [sp, #64]
  4030ac:	cmp	x22, #0x0
  4030b0:	cset	w8, eq  // eq = none
  4030b4:	cmp	x10, #0x0
  4030b8:	cset	w9, ne  // ne = any
  4030bc:	orr	w8, w9, w8
  4030c0:	cmp	w8, #0x0
  4030c4:	csel	x10, x10, x22, ne  // ne = any
  4030c8:	csel	x22, x22, xzr, ne  // ne = any
  4030cc:	cmp	x20, x22
  4030d0:	str	x10, [sp, #64]
  4030d4:	b.cs	4030e0 <ferror@plt+0x1a20>  // b.hs, b.nlast
  4030d8:	mov	w8, #0x27                  	// #39
  4030dc:	strb	w8, [x21, x20]
  4030e0:	add	x8, x20, #0x1
  4030e4:	cmp	x8, x22
  4030e8:	b.cs	4030f4 <ferror@plt+0x1a34>  // b.hs, b.nlast
  4030ec:	mov	w9, #0x5c                  	// #92
  4030f0:	strb	w9, [x21, x8]
  4030f4:	add	x8, x20, #0x2
  4030f8:	cmp	x8, x22
  4030fc:	b.cs	403108 <ferror@plt+0x1a48>  // b.hs, b.nlast
  403100:	mov	w9, #0x27                  	// #39
  403104:	strb	w9, [x21, x8]
  403108:	mov	w14, wzr
  40310c:	mov	w8, wzr
  403110:	add	x20, x20, #0x3
  403114:	b	4031f8 <ferror@plt+0x1b38>
  403118:	ldr	x8, [sp, #48]
  40311c:	str	w14, [sp, #28]
  403120:	cmp	x8, #0x1
  403124:	b.ne	40320c <ferror@plt+0x1b4c>  // b.any
  403128:	bl	401590 <__ctype_b_loc@plt>
  40312c:	ldr	x8, [x0]
  403130:	mov	w11, #0x1                   	// #1
  403134:	ldrh	w8, [x8, x19, lsl #1]
  403138:	ubfx	w26, w8, #14, #1
  40313c:	ldr	w8, [sp, #60]
  403140:	ldp	w16, w4, [x29, #-48]
  403144:	ldr	w14, [sp, #28]
  403148:	ldur	w17, [x29, #-52]
  40314c:	cmp	x11, #0x1
  403150:	orr	w8, w26, w8
  403154:	b.hi	4033c8 <ferror@plt+0x1d08>  // b.pmore
  403158:	tbz	w8, #0, 4033c8 <ferror@plt+0x1d08>
  40315c:	mov	w8, wzr
  403160:	b	402f30 <ferror@plt+0x1870>
  403164:	ldr	w8, [sp, #56]
  403168:	mov	w9, #0x5c                  	// #92
  40316c:	tbz	w8, #0, 4031d0 <ferror@plt+0x1b10>
  403170:	mov	w8, wzr
  403174:	mov	w26, wzr
  403178:	mov	w19, #0x5c                  	// #92
  40317c:	tbnz	w8, #0, 4031b0 <ferror@plt+0x1af0>
  403180:	tbz	w14, #0, 4031b0 <ferror@plt+0x1af0>
  403184:	cmp	x20, x22
  403188:	b.cs	403194 <ferror@plt+0x1ad4>  // b.hs, b.nlast
  40318c:	mov	w8, #0x27                  	// #39
  403190:	strb	w8, [x21, x20]
  403194:	add	x8, x20, #0x1
  403198:	cmp	x8, x22
  40319c:	b.cs	4031a8 <ferror@plt+0x1ae8>  // b.hs, b.nlast
  4031a0:	mov	w9, #0x27                  	// #39
  4031a4:	strb	w9, [x21, x8]
  4031a8:	mov	w14, wzr
  4031ac:	add	x20, x20, #0x2
  4031b0:	mov	w9, w19
  4031b4:	cmp	x20, x22
  4031b8:	b.cs	4031c0 <ferror@plt+0x1b00>  // b.hs, b.nlast
  4031bc:	strb	w9, [x21, x20]
  4031c0:	add	x20, x20, #0x1
  4031c4:	and	w25, w25, w26
  4031c8:	add	x23, x23, #0x1
  4031cc:	b	402e5c <ferror@plt+0x179c>
  4031d0:	ldur	w10, [x29, #-72]
  4031d4:	mov	w8, wzr
  4031d8:	mov	w26, wzr
  4031dc:	tbz	w10, #0, 402f30 <ferror@plt+0x1870>
  4031e0:	b	402f5c <ferror@plt+0x189c>
  4031e4:	ldr	w8, [sp, #80]
  4031e8:	tbnz	w8, #0, 4031c8 <ferror@plt+0x1b08>
  4031ec:	mov	w19, wzr
  4031f0:	b	402ff4 <ferror@plt+0x1934>
  4031f4:	mov	w8, wzr
  4031f8:	mov	w9, #0x1                   	// #1
  4031fc:	mov	w19, #0x27                  	// #39
  403200:	str	w9, [sp, #72]
  403204:	mov	w26, #0x1                   	// #1
  403208:	b	402f30 <ferror@plt+0x1870>
  40320c:	cmn	x28, #0x1
  403210:	stur	xzr, [x29, #-16]
  403214:	b.ne	403224 <ferror@plt+0x1b64>  // b.any
  403218:	mov	x0, x24
  40321c:	bl	401380 <strlen@plt>
  403220:	mov	x28, x0
  403224:	ldr	x8, [sp, #96]
  403228:	mov	x11, xzr
  40322c:	mov	w26, #0x1                   	// #1
  403230:	str	x21, [sp, #32]
  403234:	add	x8, x8, x23
  403238:	str	x8, [sp, #16]
  40323c:	add	x21, x11, x23
  403240:	add	x1, x24, x21
  403244:	sub	x2, x28, x21
  403248:	sub	x0, x29, #0x14
  40324c:	sub	x3, x29, #0x10
  403250:	str	x11, [sp, #40]
  403254:	bl	404d7c <ferror@plt+0x36bc>
  403258:	cbz	x0, 403610 <ferror@plt+0x1f50>
  40325c:	mov	x24, x0
  403260:	cmn	x0, #0x1
  403264:	b.eq	40360c <ferror@plt+0x1f4c>  // b.none
  403268:	cmn	x24, #0x2
  40326c:	b.eq	4035d0 <ferror@plt+0x1f10>  // b.none
  403270:	ldr	w9, [sp, #76]
  403274:	ldr	x21, [sp, #32]
  403278:	cmp	x24, #0x2
  40327c:	cset	w8, cc  // cc = lo, ul, last
  403280:	eor	w9, w9, #0x1
  403284:	mov	x12, #0x2b                  	// #43
  403288:	orr	w8, w9, w8
  40328c:	mov	w11, #0x1                   	// #1
  403290:	movk	x12, #0x2, lsl #32
  403294:	tbnz	w8, #0, 4032d0 <ferror@plt+0x1c10>
  403298:	ldr	x9, [sp, #40]
  40329c:	ldr	x10, [sp, #16]
  4032a0:	sub	x8, x24, #0x1
  4032a4:	add	x9, x10, x9
  4032a8:	ldrb	w10, [x9]
  4032ac:	sub	w10, w10, #0x5b
  4032b0:	cmp	w10, #0x21
  4032b4:	b.hi	4032c4 <ferror@plt+0x1c04>  // b.pmore
  4032b8:	lsl	x10, x11, x10
  4032bc:	tst	x10, x12
  4032c0:	b.ne	40373c <ferror@plt+0x207c>  // b.any
  4032c4:	subs	x8, x8, #0x1
  4032c8:	add	x9, x9, #0x1
  4032cc:	b.ne	4032a8 <ferror@plt+0x1be8>  // b.any
  4032d0:	ldur	w0, [x29, #-20]
  4032d4:	bl	401670 <iswprint@plt>
  4032d8:	ldr	x21, [sp, #40]
  4032dc:	cmp	w0, #0x0
  4032e0:	cset	w8, ne  // ne = any
  4032e4:	sub	x0, x29, #0x10
  4032e8:	and	w26, w26, w8
  4032ec:	add	x21, x24, x21
  4032f0:	bl	401540 <mbsinit@plt>
  4032f4:	mov	x11, x21
  4032f8:	ldr	x21, [sp, #32]
  4032fc:	ldur	x24, [x29, #-80]
  403300:	cbz	w0, 40323c <ferror@plt+0x1b7c>
  403304:	b	40313c <ferror@plt+0x1a7c>
  403308:	ldr	w8, [sp, #80]
  40330c:	tbz	w8, #2, 4033b8 <ferror@plt+0x1cf8>
  403310:	add	x9, x23, #0x2
  403314:	cmp	x9, x28
  403318:	b.cs	4033b8 <ferror@plt+0x1cf8>  // b.hs, b.nlast
  40331c:	add	x8, x23, x24
  403320:	ldrb	w8, [x8, #1]
  403324:	cmp	w8, #0x3f
  403328:	b.ne	4033b8 <ferror@plt+0x1cf8>  // b.any
  40332c:	ldrb	w19, [x24, x9]
  403330:	mov	w8, wzr
  403334:	cmp	w19, #0x3e
  403338:	b.hi	403624 <ferror@plt+0x1f64>  // b.pmore
  40333c:	mov	w10, #0x1                   	// #1
  403340:	mov	x11, #0xa38200000000        	// #179778741075968
  403344:	lsl	x10, x10, x19
  403348:	movk	x11, #0x7000, lsl #48
  40334c:	tst	x10, x11
  403350:	b.eq	403624 <ferror@plt+0x1f64>  // b.none
  403354:	tbnz	w16, #0, 403708 <ferror@plt+0x2048>
  403358:	cmp	x20, x22
  40335c:	b.cs	403368 <ferror@plt+0x1ca8>  // b.hs, b.nlast
  403360:	mov	w8, #0x3f                  	// #63
  403364:	strb	w8, [x21, x20]
  403368:	add	x8, x20, #0x1
  40336c:	cmp	x8, x22
  403370:	b.cs	40337c <ferror@plt+0x1cbc>  // b.hs, b.nlast
  403374:	mov	w10, #0x22                  	// #34
  403378:	strb	w10, [x21, x8]
  40337c:	add	x8, x20, #0x2
  403380:	cmp	x8, x22
  403384:	b.cs	403390 <ferror@plt+0x1cd0>  // b.hs, b.nlast
  403388:	mov	w10, #0x22                  	// #34
  40338c:	strb	w10, [x21, x8]
  403390:	add	x8, x20, #0x3
  403394:	cmp	x8, x22
  403398:	b.cs	4033a4 <ferror@plt+0x1ce4>  // b.hs, b.nlast
  40339c:	mov	w10, #0x3f                  	// #63
  4033a0:	strb	w10, [x21, x8]
  4033a4:	mov	w8, wzr
  4033a8:	mov	w26, wzr
  4033ac:	add	x20, x20, #0x4
  4033b0:	mov	x23, x9
  4033b4:	b	402f30 <ferror@plt+0x1870>
  4033b8:	mov	w8, wzr
  4033bc:	mov	w26, wzr
  4033c0:	mov	w19, #0x3f                  	// #63
  4033c4:	b	402f30 <ferror@plt+0x1870>
  4033c8:	mov	w10, wzr
  4033cc:	add	x9, x11, x23
  4033d0:	tbz	w8, #0, 403430 <ferror@plt+0x1d70>
  4033d4:	b	4034dc <ferror@plt+0x1e1c>
  4033d8:	and	w12, w10, #0x1
  4033dc:	orn	w12, w12, w14
  4033e0:	tbnz	w12, #0, 403410 <ferror@plt+0x1d50>
  4033e4:	cmp	x20, x22
  4033e8:	b.cs	4033f4 <ferror@plt+0x1d34>  // b.hs, b.nlast
  4033ec:	mov	w12, #0x27                  	// #39
  4033f0:	strb	w12, [x21, x20]
  4033f4:	add	x12, x20, #0x1
  4033f8:	cmp	x12, x22
  4033fc:	b.cs	403408 <ferror@plt+0x1d48>  // b.hs, b.nlast
  403400:	mov	w13, #0x27                  	// #39
  403404:	strb	w13, [x21, x12]
  403408:	mov	w14, wzr
  40340c:	add	x20, x20, #0x2
  403410:	cmp	x20, x22
  403414:	b.cs	40341c <ferror@plt+0x1d5c>  // b.hs, b.nlast
  403418:	strb	w19, [x21, x20]
  40341c:	ldr	x12, [sp, #96]
  403420:	add	x20, x20, #0x1
  403424:	ldrb	w19, [x12, x23]
  403428:	mov	x23, x11
  40342c:	tbnz	w8, #0, 4034dc <ferror@plt+0x1e1c>
  403430:	tbnz	w16, #0, 403708 <ferror@plt+0x2048>
  403434:	cmp	w4, #0x2
  403438:	cset	w10, ne  // ne = any
  40343c:	orr	w10, w10, w14
  403440:	tbnz	w10, #0, 403484 <ferror@plt+0x1dc4>
  403444:	cmp	x20, x22
  403448:	b.cs	403454 <ferror@plt+0x1d94>  // b.hs, b.nlast
  40344c:	mov	w10, #0x27                  	// #39
  403450:	strb	w10, [x21, x20]
  403454:	add	x10, x20, #0x1
  403458:	cmp	x10, x22
  40345c:	b.cs	403468 <ferror@plt+0x1da8>  // b.hs, b.nlast
  403460:	mov	w11, #0x24                  	// #36
  403464:	strb	w11, [x21, x10]
  403468:	add	x10, x20, #0x2
  40346c:	cmp	x10, x22
  403470:	b.cs	40347c <ferror@plt+0x1dbc>  // b.hs, b.nlast
  403474:	mov	w11, #0x27                  	// #39
  403478:	strb	w11, [x21, x10]
  40347c:	add	x20, x20, #0x3
  403480:	mov	w14, #0x1                   	// #1
  403484:	cmp	x20, x22
  403488:	b.cs	403494 <ferror@plt+0x1dd4>  // b.hs, b.nlast
  40348c:	mov	w10, #0x5c                  	// #92
  403490:	strb	w10, [x21, x20]
  403494:	add	x10, x20, #0x1
  403498:	cmp	x10, x22
  40349c:	b.cs	4034ac <ferror@plt+0x1dec>  // b.hs, b.nlast
  4034a0:	mov	w11, #0x30                  	// #48
  4034a4:	bfxil	w11, w19, #6, #2
  4034a8:	strb	w11, [x21, x10]
  4034ac:	add	x10, x20, #0x2
  4034b0:	cmp	x10, x22
  4034b4:	b.cs	4034c4 <ferror@plt+0x1e04>  // b.hs, b.nlast
  4034b8:	mov	w11, #0x30                  	// #48
  4034bc:	bfxil	w11, w19, #3, #3
  4034c0:	strb	w11, [x21, x10]
  4034c4:	mov	w11, #0x30                  	// #48
  4034c8:	bfxil	w11, w19, #0, #3
  4034cc:	add	x20, x20, #0x3
  4034d0:	mov	w10, #0x1                   	// #1
  4034d4:	mov	w19, w11
  4034d8:	b	403500 <ferror@plt+0x1e40>
  4034dc:	tbz	w27, #0, 4034fc <ferror@plt+0x1e3c>
  4034e0:	cmp	x20, x22
  4034e4:	b.cs	4034f0 <ferror@plt+0x1e30>  // b.hs, b.nlast
  4034e8:	mov	w11, #0x5c                  	// #92
  4034ec:	strb	w11, [x21, x20]
  4034f0:	mov	w27, wzr
  4034f4:	add	x20, x20, #0x1
  4034f8:	b	403500 <ferror@plt+0x1e40>
  4034fc:	mov	w27, wzr
  403500:	add	x11, x23, #0x1
  403504:	cmp	x9, x11
  403508:	b.hi	4033d8 <ferror@plt+0x1d18>  // b.pmore
  40350c:	and	w8, w10, #0x1
  403510:	tbz	w8, #0, 403180 <ferror@plt+0x1ac0>
  403514:	b	4031b0 <ferror@plt+0x1af0>
  403518:	cmp	x20, x22
  40351c:	b.cs	403528 <ferror@plt+0x1e68>  // b.hs, b.nlast
  403520:	mov	w8, #0x27                  	// #39
  403524:	strb	w8, [x21, x20]
  403528:	add	x8, x20, #0x1
  40352c:	cmp	x8, x22
  403530:	b.cs	40353c <ferror@plt+0x1e7c>  // b.hs, b.nlast
  403534:	mov	w9, #0x24                  	// #36
  403538:	strb	w9, [x21, x8]
  40353c:	add	x8, x20, #0x2
  403540:	cmp	x8, x22
  403544:	b.cs	403550 <ferror@plt+0x1e90>  // b.hs, b.nlast
  403548:	mov	w9, #0x27                  	// #39
  40354c:	strb	w9, [x21, x8]
  403550:	add	x8, x20, #0x3
  403554:	mov	w14, #0x1                   	// #1
  403558:	cmp	x8, x22
  40355c:	b.cs	403568 <ferror@plt+0x1ea8>  // b.hs, b.nlast
  403560:	mov	w9, #0x5c                  	// #92
  403564:	strb	w9, [x21, x8]
  403568:	cmp	w4, #0x2
  40356c:	add	x20, x8, #0x1
  403570:	b.eq	4035c0 <ferror@plt+0x1f00>  // b.none
  403574:	add	x9, x23, #0x1
  403578:	cmp	x9, x28
  40357c:	b.cs	4035c0 <ferror@plt+0x1f00>  // b.hs, b.nlast
  403580:	ldrb	w9, [x24, x9]
  403584:	sub	w9, w9, #0x30
  403588:	cmp	w9, #0x9
  40358c:	b.hi	4035c0 <ferror@plt+0x1f00>  // b.pmore
  403590:	cmp	x20, x22
  403594:	b.cs	4035a0 <ferror@plt+0x1ee0>  // b.hs, b.nlast
  403598:	mov	w9, #0x30                  	// #48
  40359c:	strb	w9, [x21, x20]
  4035a0:	add	x9, x8, #0x2
  4035a4:	cmp	x9, x22
  4035a8:	b.cs	4035b4 <ferror@plt+0x1ef4>  // b.hs, b.nlast
  4035ac:	mov	w10, #0x30                  	// #48
  4035b0:	strb	w10, [x21, x9]
  4035b4:	mov	w26, wzr
  4035b8:	add	x20, x8, #0x3
  4035bc:	b	4035c4 <ferror@plt+0x1f04>
  4035c0:	mov	w26, wzr
  4035c4:	mov	w8, #0x1                   	// #1
  4035c8:	mov	w19, #0x30                  	// #48
  4035cc:	b	402f30 <ferror@plt+0x1870>
  4035d0:	cmp	x28, x21
  4035d4:	b.ls	40360c <ferror@plt+0x1f4c>  // b.plast
  4035d8:	ldur	x24, [x29, #-80]
  4035dc:	ldp	x21, x11, [sp, #32]
  4035e0:	sub	x8, x28, x23
  4035e4:	add	x9, x24, x23
  4035e8:	ldrb	w10, [x9, x11]
  4035ec:	cbz	w10, 40361c <ferror@plt+0x1f5c>
  4035f0:	add	x11, x11, #0x1
  4035f4:	add	x10, x23, x11
  4035f8:	cmp	x10, x28
  4035fc:	b.cc	4035e8 <ferror@plt+0x1f28>  // b.lo, b.ul, b.last
  403600:	mov	w26, wzr
  403604:	mov	x11, x8
  403608:	b	40313c <ferror@plt+0x1a7c>
  40360c:	mov	w26, wzr
  403610:	ldp	x21, x11, [sp, #32]
  403614:	ldur	x24, [x29, #-80]
  403618:	b	40313c <ferror@plt+0x1a7c>
  40361c:	mov	w26, wzr
  403620:	b	40313c <ferror@plt+0x1a7c>
  403624:	mov	w19, #0x3f                  	// #63
  403628:	mov	w26, w8
  40362c:	b	402f30 <ferror@plt+0x1870>
  403630:	mov	x28, x23
  403634:	b	40363c <ferror@plt+0x1f7c>
  403638:	mov	x28, #0xffffffffffffffff    	// #-1
  40363c:	cmp	w4, #0x2
  403640:	ldur	w10, [x29, #-72]
  403644:	cset	w8, eq  // eq = none
  403648:	cmp	x20, #0x0
  40364c:	cset	w9, eq  // eq = none
  403650:	and	w8, w8, w9
  403654:	and	w8, w16, w8
  403658:	tbnz	w8, #0, 40370c <ferror@plt+0x204c>
  40365c:	cmp	w4, #0x2
  403660:	cset	w8, ne  // ne = any
  403664:	orr	w8, w16, w8
  403668:	tbnz	w8, #0, 4037d8 <ferror@plt+0x2118>
  40366c:	ldr	w8, [sp, #72]
  403670:	eor	w8, w8, #0x1
  403674:	tbnz	w8, #0, 4037d8 <ferror@plt+0x2118>
  403678:	tbnz	w25, #0, 4037a8 <ferror@plt+0x20e8>
  40367c:	ldr	x24, [sp, #64]
  403680:	mov	w19, wzr
  403684:	cbz	x24, 4037d4 <ferror@plt+0x2114>
  403688:	mov	w4, #0x2                   	// #2
  40368c:	mov	w8, w10
  403690:	mov	w25, w19
  403694:	mov	w16, w19
  403698:	cbz	x22, 402c88 <ferror@plt+0x15c8>
  40369c:	b	4037d8 <ferror@plt+0x2118>
  4036a0:	mov	w16, wzr
  4036a4:	cbz	x22, 4036b0 <ferror@plt+0x1ff0>
  4036a8:	mov	w8, #0x22                  	// #34
  4036ac:	strb	w8, [x21]
  4036b0:	adrp	x8, 405000 <ferror@plt+0x3940>
  4036b4:	add	x8, x8, #0xd9e
  4036b8:	stur	x8, [x29, #-64]
  4036bc:	mov	w8, #0x1                   	// #1
  4036c0:	mov	w20, #0x1                   	// #1
  4036c4:	mov	w4, #0x5                   	// #5
  4036c8:	stur	x8, [x29, #-32]
  4036cc:	mov	w9, #0x1                   	// #1
  4036d0:	b	402de4 <ferror@plt+0x1724>
  4036d4:	mov	w9, #0x1                   	// #1
  4036d8:	mov	w16, wzr
  4036dc:	cbz	x22, 4036e8 <ferror@plt+0x2028>
  4036e0:	mov	w8, #0x27                  	// #39
  4036e4:	strb	w8, [x21]
  4036e8:	adrp	x8, 405000 <ferror@plt+0x3940>
  4036ec:	add	x8, x8, #0xda2
  4036f0:	stur	x8, [x29, #-64]
  4036f4:	mov	w8, #0x1                   	// #1
  4036f8:	mov	w4, #0x2                   	// #2
  4036fc:	mov	w20, #0x1                   	// #1
  403700:	stur	x8, [x29, #-32]
  403704:	b	402de4 <ferror@plt+0x1724>
  403708:	ldur	w10, [x29, #-72]
  40370c:	tst	w10, #0x1
  403710:	mov	w8, #0x2                   	// #2
  403714:	mov	w9, #0x4                   	// #4
  403718:	csel	w8, w9, w8, ne  // ne = any
  40371c:	cmp	w4, #0x2
  403720:	b.ne	403728 <ferror@plt+0x2068>  // b.any
  403724:	mov	w4, w8
  403728:	ldr	x7, [sp, #88]
  40372c:	b	403758 <ferror@plt+0x2098>
  403730:	ldr	x7, [sp, #88]
  403734:	ldur	w4, [x29, #-44]
  403738:	b	403758 <ferror@plt+0x2098>
  40373c:	ldur	w8, [x29, #-72]
  403740:	ldr	x7, [sp, #88]
  403744:	ldur	x24, [x29, #-80]
  403748:	mov	w9, #0x4                   	// #4
  40374c:	tst	w8, #0x1
  403750:	mov	w8, #0x2                   	// #2
  403754:	csel	w4, w9, w8, ne  // ne = any
  403758:	ldr	w8, [sp, #80]
  40375c:	mov	x0, x21
  403760:	mov	x1, x22
  403764:	mov	x2, x24
  403768:	and	w5, w8, #0xfffffffd
  40376c:	ldur	x8, [x29, #-88]
  403770:	mov	x3, x28
  403774:	mov	x6, xzr
  403778:	str	x8, [sp]
  40377c:	bl	402c04 <ferror@plt+0x1544>
  403780:	mov	x20, x0
  403784:	mov	x0, x20
  403788:	ldp	x20, x19, [sp, #272]
  40378c:	ldp	x22, x21, [sp, #256]
  403790:	ldp	x24, x23, [sp, #240]
  403794:	ldp	x26, x25, [sp, #224]
  403798:	ldp	x28, x27, [sp, #208]
  40379c:	ldp	x29, x30, [sp, #192]
  4037a0:	add	sp, sp, #0x120
  4037a4:	ret
  4037a8:	ldur	x8, [x29, #-88]
  4037ac:	ldr	x1, [sp, #64]
  4037b0:	ldur	x2, [x29, #-80]
  4037b4:	ldr	w5, [sp, #80]
  4037b8:	ldur	x6, [x29, #-40]
  4037bc:	ldr	x7, [sp, #88]
  4037c0:	mov	w4, #0x5                   	// #5
  4037c4:	str	x8, [sp]
  4037c8:	mov	x0, x21
  4037cc:	mov	x3, x28
  4037d0:	b	40377c <ferror@plt+0x20bc>
  4037d4:	mov	w16, w19
  4037d8:	ldur	x8, [x29, #-64]
  4037dc:	cbz	x8, 403808 <ferror@plt+0x2148>
  4037e0:	tbnz	w16, #0, 403808 <ferror@plt+0x2148>
  4037e4:	ldrb	w9, [x8]
  4037e8:	cbz	w9, 403808 <ferror@plt+0x2148>
  4037ec:	add	x8, x8, #0x1
  4037f0:	cmp	x20, x22
  4037f4:	b.cs	4037fc <ferror@plt+0x213c>  // b.hs, b.nlast
  4037f8:	strb	w9, [x21, x20]
  4037fc:	ldrb	w9, [x8], #1
  403800:	add	x20, x20, #0x1
  403804:	cbnz	w9, 4037f0 <ferror@plt+0x2130>
  403808:	cmp	x20, x22
  40380c:	b.cs	403784 <ferror@plt+0x20c4>  // b.hs, b.nlast
  403810:	strb	wzr, [x21, x20]
  403814:	b	403784 <ferror@plt+0x20c4>
  403818:	b.ne	403728 <ferror@plt+0x2068>  // b.any
  40381c:	mov	w4, #0x4                   	// #4
  403820:	b	403728 <ferror@plt+0x2068>
  403824:	bl	401530 <abort@plt>
  403828:	mov	x3, x2
  40382c:	mov	x2, xzr
  403830:	b	403834 <ferror@plt+0x2174>
  403834:	sub	sp, sp, #0x70
  403838:	adrp	x8, 417000 <ferror@plt+0x15940>
  40383c:	add	x8, x8, #0x280
  403840:	cmp	x3, #0x0
  403844:	stp	x29, x30, [sp, #16]
  403848:	stp	x28, x27, [sp, #32]
  40384c:	stp	x26, x25, [sp, #48]
  403850:	stp	x24, x23, [sp, #64]
  403854:	stp	x22, x21, [sp, #80]
  403858:	stp	x20, x19, [sp, #96]
  40385c:	add	x29, sp, #0x10
  403860:	mov	x19, x2
  403864:	mov	x22, x1
  403868:	mov	x23, x0
  40386c:	csel	x21, x8, x3, eq  // eq = none
  403870:	bl	401680 <__errno_location@plt>
  403874:	ldp	w4, w8, [x21]
  403878:	cmp	x19, #0x0
  40387c:	ldp	x7, x9, [x21, #40]
  403880:	ldr	w28, [x0]
  403884:	cset	w10, eq  // eq = none
  403888:	orr	w25, w8, w10
  40388c:	add	x26, x21, #0x8
  403890:	mov	x24, x0
  403894:	mov	x0, xzr
  403898:	mov	x1, xzr
  40389c:	mov	x2, x23
  4038a0:	mov	x3, x22
  4038a4:	mov	w5, w25
  4038a8:	mov	x6, x26
  4038ac:	str	x9, [sp]
  4038b0:	bl	402c04 <ferror@plt+0x1544>
  4038b4:	add	x27, x0, #0x1
  4038b8:	mov	x20, x0
  4038bc:	mov	x0, x27
  4038c0:	bl	4048a8 <ferror@plt+0x31e8>
  4038c4:	ldr	w4, [x21]
  4038c8:	ldp	x7, x8, [x21, #40]
  4038cc:	mov	x1, x27
  4038d0:	mov	x2, x23
  4038d4:	mov	x3, x22
  4038d8:	mov	w5, w25
  4038dc:	mov	x6, x26
  4038e0:	mov	x21, x0
  4038e4:	str	x8, [sp]
  4038e8:	bl	402c04 <ferror@plt+0x1544>
  4038ec:	str	w28, [x24]
  4038f0:	cbz	x19, 4038f8 <ferror@plt+0x2238>
  4038f4:	str	x20, [x19]
  4038f8:	mov	x0, x21
  4038fc:	ldp	x20, x19, [sp, #96]
  403900:	ldp	x22, x21, [sp, #80]
  403904:	ldp	x24, x23, [sp, #64]
  403908:	ldp	x26, x25, [sp, #48]
  40390c:	ldp	x28, x27, [sp, #32]
  403910:	ldp	x29, x30, [sp, #16]
  403914:	add	sp, sp, #0x70
  403918:	ret
  40391c:	stp	x29, x30, [sp, #-64]!
  403920:	stp	x20, x19, [sp, #48]
  403924:	adrp	x20, 417000 <ferror@plt+0x15940>
  403928:	stp	x22, x21, [sp, #32]
  40392c:	ldr	w8, [x20, #488]
  403930:	adrp	x21, 417000 <ferror@plt+0x15940>
  403934:	ldr	x19, [x21, #480]
  403938:	str	x23, [sp, #16]
  40393c:	cmp	w8, #0x2
  403940:	mov	x29, sp
  403944:	b.lt	403968 <ferror@plt+0x22a8>  // b.tstop
  403948:	add	x22, x19, #0x18
  40394c:	mov	w23, #0x1                   	// #1
  403950:	ldr	x0, [x22], #16
  403954:	bl	4015d0 <free@plt>
  403958:	ldrsw	x8, [x20, #488]
  40395c:	add	x23, x23, #0x1
  403960:	cmp	x23, x8
  403964:	b.lt	403950 <ferror@plt+0x2290>  // b.tstop
  403968:	ldr	x0, [x19, #8]
  40396c:	adrp	x23, 417000 <ferror@plt+0x15940>
  403970:	add	x23, x23, #0x2b8
  403974:	adrp	x22, 417000 <ferror@plt+0x15940>
  403978:	cmp	x0, x23
  40397c:	add	x22, x22, #0x1f0
  403980:	b.eq	403990 <ferror@plt+0x22d0>  // b.none
  403984:	bl	4015d0 <free@plt>
  403988:	mov	w8, #0x100                 	// #256
  40398c:	stp	x8, x23, [x22]
  403990:	cmp	x19, x22
  403994:	b.eq	4039a4 <ferror@plt+0x22e4>  // b.none
  403998:	mov	x0, x19
  40399c:	bl	4015d0 <free@plt>
  4039a0:	str	x22, [x21, #480]
  4039a4:	mov	w8, #0x1                   	// #1
  4039a8:	str	w8, [x20, #488]
  4039ac:	ldp	x20, x19, [sp, #48]
  4039b0:	ldp	x22, x21, [sp, #32]
  4039b4:	ldr	x23, [sp, #16]
  4039b8:	ldp	x29, x30, [sp], #64
  4039bc:	ret
  4039c0:	adrp	x3, 417000 <ferror@plt+0x15940>
  4039c4:	add	x3, x3, #0x280
  4039c8:	mov	x2, #0xffffffffffffffff    	// #-1
  4039cc:	b	4039d0 <ferror@plt+0x2310>
  4039d0:	sub	sp, sp, #0x80
  4039d4:	stp	x29, x30, [sp, #32]
  4039d8:	add	x29, sp, #0x20
  4039dc:	stp	x28, x27, [sp, #48]
  4039e0:	stp	x26, x25, [sp, #64]
  4039e4:	stp	x24, x23, [sp, #80]
  4039e8:	stp	x22, x21, [sp, #96]
  4039ec:	stp	x20, x19, [sp, #112]
  4039f0:	mov	x22, x3
  4039f4:	stur	x2, [x29, #-8]
  4039f8:	mov	x21, x1
  4039fc:	mov	w23, w0
  403a00:	bl	401680 <__errno_location@plt>
  403a04:	tbnz	w23, #31, 403b54 <ferror@plt+0x2494>
  403a08:	adrp	x25, 417000 <ferror@plt+0x15940>
  403a0c:	ldr	w8, [x25, #488]
  403a10:	adrp	x28, 417000 <ferror@plt+0x15940>
  403a14:	ldr	w20, [x0]
  403a18:	ldr	x27, [x28, #480]
  403a1c:	mov	x19, x0
  403a20:	cmp	w8, w23
  403a24:	b.gt	403a90 <ferror@plt+0x23d0>
  403a28:	mov	w8, #0x7fffffff            	// #2147483647
  403a2c:	cmp	w23, w8
  403a30:	stur	w20, [x29, #-12]
  403a34:	b.eq	403b58 <ferror@plt+0x2498>  // b.none
  403a38:	adrp	x20, 417000 <ferror@plt+0x15940>
  403a3c:	add	x20, x20, #0x1f0
  403a40:	add	w26, w23, #0x1
  403a44:	cmp	x27, x20
  403a48:	csel	x0, xzr, x27, eq  // eq = none
  403a4c:	sbfiz	x1, x26, #4, #32
  403a50:	bl	4048f8 <ferror@plt+0x3238>
  403a54:	mov	x24, x0
  403a58:	cmp	x27, x20
  403a5c:	str	x0, [x28, #480]
  403a60:	b.ne	403a6c <ferror@plt+0x23ac>  // b.any
  403a64:	ldr	q0, [x20]
  403a68:	str	q0, [x24]
  403a6c:	ldrsw	x8, [x25, #488]
  403a70:	mov	w1, wzr
  403a74:	add	x0, x24, x8, lsl #4
  403a78:	sub	w8, w26, w8
  403a7c:	sbfiz	x2, x8, #4, #32
  403a80:	bl	401490 <memset@plt>
  403a84:	ldur	w20, [x29, #-12]
  403a88:	mov	x27, x24
  403a8c:	str	w26, [x25, #488]
  403a90:	add	x28, x27, w23, uxtw #4
  403a94:	mov	x27, x28
  403a98:	ldr	x26, [x28]
  403a9c:	ldr	x23, [x27, #8]!
  403aa0:	ldp	w4, w8, [x22]
  403aa4:	ldp	x7, x9, [x22, #40]
  403aa8:	ldur	x3, [x29, #-8]
  403aac:	add	x24, x22, #0x8
  403ab0:	orr	w25, w8, #0x1
  403ab4:	mov	x0, x23
  403ab8:	mov	x1, x26
  403abc:	mov	x2, x21
  403ac0:	mov	w5, w25
  403ac4:	mov	x6, x24
  403ac8:	str	x9, [sp]
  403acc:	bl	402c04 <ferror@plt+0x1544>
  403ad0:	cmp	x26, x0
  403ad4:	b.hi	403b2c <ferror@plt+0x246c>  // b.pmore
  403ad8:	adrp	x8, 417000 <ferror@plt+0x15940>
  403adc:	add	x8, x8, #0x2b8
  403ae0:	add	x26, x0, #0x1
  403ae4:	cmp	x23, x8
  403ae8:	str	x26, [x28]
  403aec:	b.eq	403af8 <ferror@plt+0x2438>  // b.none
  403af0:	mov	x0, x23
  403af4:	bl	4015d0 <free@plt>
  403af8:	mov	x0, x26
  403afc:	bl	4048a8 <ferror@plt+0x31e8>
  403b00:	str	x0, [x27]
  403b04:	ldr	w4, [x22]
  403b08:	ldp	x7, x8, [x22, #40]
  403b0c:	ldur	x3, [x29, #-8]
  403b10:	mov	x1, x26
  403b14:	mov	x2, x21
  403b18:	mov	w5, w25
  403b1c:	mov	x6, x24
  403b20:	mov	x23, x0
  403b24:	str	x8, [sp]
  403b28:	bl	402c04 <ferror@plt+0x1544>
  403b2c:	str	w20, [x19]
  403b30:	mov	x0, x23
  403b34:	ldp	x20, x19, [sp, #112]
  403b38:	ldp	x22, x21, [sp, #96]
  403b3c:	ldp	x24, x23, [sp, #80]
  403b40:	ldp	x26, x25, [sp, #64]
  403b44:	ldp	x28, x27, [sp, #48]
  403b48:	ldp	x29, x30, [sp, #32]
  403b4c:	add	sp, sp, #0x80
  403b50:	ret
  403b54:	bl	401530 <abort@plt>
  403b58:	bl	404ae4 <ferror@plt+0x3424>
  403b5c:	adrp	x3, 417000 <ferror@plt+0x15940>
  403b60:	add	x3, x3, #0x280
  403b64:	b	4039d0 <ferror@plt+0x2310>
  403b68:	adrp	x3, 417000 <ferror@plt+0x15940>
  403b6c:	add	x3, x3, #0x280
  403b70:	mov	x2, #0xffffffffffffffff    	// #-1
  403b74:	mov	x1, x0
  403b78:	mov	w0, wzr
  403b7c:	b	4039d0 <ferror@plt+0x2310>
  403b80:	adrp	x3, 417000 <ferror@plt+0x15940>
  403b84:	mov	x2, x1
  403b88:	add	x3, x3, #0x280
  403b8c:	mov	x1, x0
  403b90:	mov	w0, wzr
  403b94:	b	4039d0 <ferror@plt+0x2310>
  403b98:	sub	sp, sp, #0x50
  403b9c:	movi	v0.2d, #0x0
  403ba0:	cmp	w1, #0xa
  403ba4:	stp	x29, x30, [sp, #64]
  403ba8:	add	x29, sp, #0x40
  403bac:	str	xzr, [sp, #48]
  403bb0:	stp	q0, q0, [sp, #16]
  403bb4:	str	q0, [sp]
  403bb8:	b.eq	403be0 <ferror@plt+0x2520>  // b.none
  403bbc:	mov	x8, x2
  403bc0:	str	w1, [sp]
  403bc4:	mov	x3, sp
  403bc8:	mov	x2, #0xffffffffffffffff    	// #-1
  403bcc:	mov	x1, x8
  403bd0:	bl	4039d0 <ferror@plt+0x2310>
  403bd4:	ldp	x29, x30, [sp, #64]
  403bd8:	add	sp, sp, #0x50
  403bdc:	ret
  403be0:	bl	401530 <abort@plt>
  403be4:	sub	sp, sp, #0x50
  403be8:	movi	v0.2d, #0x0
  403bec:	cmp	w1, #0xa
  403bf0:	stp	x29, x30, [sp, #64]
  403bf4:	add	x29, sp, #0x40
  403bf8:	str	xzr, [sp, #48]
  403bfc:	stp	q0, q0, [sp, #16]
  403c00:	str	q0, [sp]
  403c04:	b.eq	403c2c <ferror@plt+0x256c>  // b.none
  403c08:	mov	x8, x3
  403c0c:	str	w1, [sp]
  403c10:	mov	x3, sp
  403c14:	mov	x1, x2
  403c18:	mov	x2, x8
  403c1c:	bl	4039d0 <ferror@plt+0x2310>
  403c20:	ldp	x29, x30, [sp, #64]
  403c24:	add	sp, sp, #0x50
  403c28:	ret
  403c2c:	bl	401530 <abort@plt>
  403c30:	mov	x2, x1
  403c34:	mov	w1, w0
  403c38:	mov	w0, wzr
  403c3c:	b	403b98 <ferror@plt+0x24d8>
  403c40:	mov	x3, x2
  403c44:	mov	x2, x1
  403c48:	mov	w1, w0
  403c4c:	mov	w0, wzr
  403c50:	b	403be4 <ferror@plt+0x2524>
  403c54:	sub	sp, sp, #0x50
  403c58:	adrp	x9, 417000 <ferror@plt+0x15940>
  403c5c:	add	x9, x9, #0x280
  403c60:	ldp	q0, q1, [x9]
  403c64:	ubfx	w10, w2, #5, #3
  403c68:	mov	x11, sp
  403c6c:	mov	x8, x1
  403c70:	stp	q0, q1, [sp]
  403c74:	ldr	q0, [x9, #32]
  403c78:	ldr	x9, [x9, #48]
  403c7c:	mov	x1, x0
  403c80:	mov	x3, sp
  403c84:	str	q0, [sp, #32]
  403c88:	str	x9, [sp, #48]
  403c8c:	add	x9, x11, w10, uxtw #2
  403c90:	ldr	w10, [x9, #8]
  403c94:	mov	w0, wzr
  403c98:	stp	x29, x30, [sp, #64]
  403c9c:	add	x29, sp, #0x40
  403ca0:	lsr	w11, w10, w2
  403ca4:	mvn	w11, w11
  403ca8:	and	w11, w11, #0x1
  403cac:	lsl	w11, w11, w2
  403cb0:	eor	w10, w11, w10
  403cb4:	mov	x2, x8
  403cb8:	str	w10, [x9, #8]
  403cbc:	bl	4039d0 <ferror@plt+0x2310>
  403cc0:	ldp	x29, x30, [sp, #64]
  403cc4:	add	sp, sp, #0x50
  403cc8:	ret
  403ccc:	sub	sp, sp, #0x50
  403cd0:	adrp	x9, 417000 <ferror@plt+0x15940>
  403cd4:	add	x9, x9, #0x280
  403cd8:	ldp	q0, q1, [x9]
  403cdc:	ubfx	w10, w1, #5, #3
  403ce0:	mov	x11, sp
  403ce4:	mov	x8, x0
  403ce8:	stp	q0, q1, [sp]
  403cec:	ldr	q0, [x9, #32]
  403cf0:	ldr	x9, [x9, #48]
  403cf4:	mov	x3, sp
  403cf8:	mov	x2, #0xffffffffffffffff    	// #-1
  403cfc:	str	q0, [sp, #32]
  403d00:	str	x9, [sp, #48]
  403d04:	add	x9, x11, w10, uxtw #2
  403d08:	ldr	w10, [x9, #8]
  403d0c:	mov	w0, wzr
  403d10:	stp	x29, x30, [sp, #64]
  403d14:	add	x29, sp, #0x40
  403d18:	lsr	w11, w10, w1
  403d1c:	mvn	w11, w11
  403d20:	and	w11, w11, #0x1
  403d24:	lsl	w11, w11, w1
  403d28:	eor	w10, w11, w10
  403d2c:	mov	x1, x8
  403d30:	str	w10, [x9, #8]
  403d34:	bl	4039d0 <ferror@plt+0x2310>
  403d38:	ldp	x29, x30, [sp, #64]
  403d3c:	add	sp, sp, #0x50
  403d40:	ret
  403d44:	sub	sp, sp, #0x50
  403d48:	adrp	x8, 417000 <ferror@plt+0x15940>
  403d4c:	add	x8, x8, #0x280
  403d50:	ldp	q0, q1, [x8]
  403d54:	ldr	q2, [x8, #32]
  403d58:	ldr	x8, [x8, #48]
  403d5c:	mov	x1, x0
  403d60:	stp	q0, q1, [sp]
  403d64:	ldr	w9, [sp, #12]
  403d68:	str	x8, [sp, #48]
  403d6c:	mov	x3, sp
  403d70:	mov	x2, #0xffffffffffffffff    	// #-1
  403d74:	orr	w8, w9, #0x4000000
  403d78:	mov	w0, wzr
  403d7c:	stp	x29, x30, [sp, #64]
  403d80:	add	x29, sp, #0x40
  403d84:	str	q2, [sp, #32]
  403d88:	str	w8, [sp, #12]
  403d8c:	bl	4039d0 <ferror@plt+0x2310>
  403d90:	ldp	x29, x30, [sp, #64]
  403d94:	add	sp, sp, #0x50
  403d98:	ret
  403d9c:	sub	sp, sp, #0x50
  403da0:	adrp	x8, 417000 <ferror@plt+0x15940>
  403da4:	add	x8, x8, #0x280
  403da8:	ldp	q0, q1, [x8]
  403dac:	ldr	q2, [x8, #32]
  403db0:	ldr	x8, [x8, #48]
  403db4:	mov	x2, x1
  403db8:	stp	q0, q1, [sp]
  403dbc:	ldr	w9, [sp, #12]
  403dc0:	mov	x1, x0
  403dc4:	str	x8, [sp, #48]
  403dc8:	mov	x3, sp
  403dcc:	orr	w8, w9, #0x4000000
  403dd0:	mov	w0, wzr
  403dd4:	stp	x29, x30, [sp, #64]
  403dd8:	add	x29, sp, #0x40
  403ddc:	str	q2, [sp, #32]
  403de0:	str	w8, [sp, #12]
  403de4:	bl	4039d0 <ferror@plt+0x2310>
  403de8:	ldp	x29, x30, [sp, #64]
  403dec:	add	sp, sp, #0x50
  403df0:	ret
  403df4:	sub	sp, sp, #0x80
  403df8:	movi	v0.2d, #0x0
  403dfc:	cmp	w1, #0xa
  403e00:	stp	x29, x30, [sp, #112]
  403e04:	add	x29, sp, #0x70
  403e08:	str	wzr, [sp, #48]
  403e0c:	stp	q0, q0, [sp, #16]
  403e10:	str	q0, [sp]
  403e14:	b.eq	403e64 <ferror@plt+0x27a4>  // b.none
  403e18:	ldp	q0, q1, [sp]
  403e1c:	ldr	w9, [sp, #48]
  403e20:	ldr	q2, [sp, #32]
  403e24:	mov	x8, x2
  403e28:	stur	q0, [sp, #60]
  403e2c:	ldr	w10, [sp, #68]
  403e30:	str	w1, [sp, #56]
  403e34:	str	w9, [sp, #108]
  403e38:	add	x3, sp, #0x38
  403e3c:	orr	w9, w10, #0x4000000
  403e40:	mov	x2, #0xffffffffffffffff    	// #-1
  403e44:	mov	x1, x8
  403e48:	stur	q1, [sp, #76]
  403e4c:	stur	q2, [sp, #92]
  403e50:	str	w9, [sp, #68]
  403e54:	bl	4039d0 <ferror@plt+0x2310>
  403e58:	ldp	x29, x30, [sp, #112]
  403e5c:	add	sp, sp, #0x80
  403e60:	ret
  403e64:	bl	401530 <abort@plt>
  403e68:	mov	x4, #0xffffffffffffffff    	// #-1
  403e6c:	b	403e70 <ferror@plt+0x27b0>
  403e70:	sub	sp, sp, #0x50
  403e74:	adrp	x9, 417000 <ferror@plt+0x15940>
  403e78:	add	x9, x9, #0x280
  403e7c:	ldp	q0, q1, [x9]
  403e80:	ldr	x10, [x9, #48]
  403e84:	stp	x29, x30, [sp, #64]
  403e88:	add	x29, sp, #0x40
  403e8c:	stp	q0, q1, [sp]
  403e90:	ldr	q0, [x9, #32]
  403e94:	mov	w9, #0xa                   	// #10
  403e98:	str	x10, [sp, #48]
  403e9c:	str	w9, [sp]
  403ea0:	str	q0, [sp, #32]
  403ea4:	cbz	x1, 403ed0 <ferror@plt+0x2810>
  403ea8:	cbz	x2, 403ed0 <ferror@plt+0x2810>
  403eac:	mov	x8, x3
  403eb0:	stp	x1, x2, [sp, #40]
  403eb4:	mov	x3, sp
  403eb8:	mov	x1, x8
  403ebc:	mov	x2, x4
  403ec0:	bl	4039d0 <ferror@plt+0x2310>
  403ec4:	ldp	x29, x30, [sp, #64]
  403ec8:	add	sp, sp, #0x50
  403ecc:	ret
  403ed0:	bl	401530 <abort@plt>
  403ed4:	mov	x3, x2
  403ed8:	mov	x2, x1
  403edc:	mov	x4, #0xffffffffffffffff    	// #-1
  403ee0:	mov	x1, x0
  403ee4:	mov	w0, wzr
  403ee8:	b	403e70 <ferror@plt+0x27b0>
  403eec:	mov	x4, x3
  403ef0:	mov	x3, x2
  403ef4:	mov	x2, x1
  403ef8:	mov	x1, x0
  403efc:	mov	w0, wzr
  403f00:	b	403e70 <ferror@plt+0x27b0>
  403f04:	adrp	x3, 417000 <ferror@plt+0x15940>
  403f08:	add	x3, x3, #0x200
  403f0c:	b	4039d0 <ferror@plt+0x2310>
  403f10:	adrp	x3, 417000 <ferror@plt+0x15940>
  403f14:	mov	x2, x1
  403f18:	add	x3, x3, #0x200
  403f1c:	mov	x1, x0
  403f20:	mov	w0, wzr
  403f24:	b	4039d0 <ferror@plt+0x2310>
  403f28:	adrp	x3, 417000 <ferror@plt+0x15940>
  403f2c:	add	x3, x3, #0x200
  403f30:	mov	x2, #0xffffffffffffffff    	// #-1
  403f34:	b	4039d0 <ferror@plt+0x2310>
  403f38:	adrp	x3, 417000 <ferror@plt+0x15940>
  403f3c:	add	x3, x3, #0x200
  403f40:	mov	x2, #0xffffffffffffffff    	// #-1
  403f44:	mov	x1, x0
  403f48:	mov	w0, wzr
  403f4c:	b	4039d0 <ferror@plt+0x2310>
  403f50:	stp	x29, x30, [sp, #-32]!
  403f54:	stp	x20, x19, [sp, #16]
  403f58:	mov	x20, x0
  403f5c:	mov	w19, w1
  403f60:	mov	w2, #0x5                   	// #5
  403f64:	mov	x0, xzr
  403f68:	mov	x1, x20
  403f6c:	mov	x29, sp
  403f70:	bl	401640 <dcgettext@plt>
  403f74:	cmp	x0, x20
  403f78:	b.ne	40405c <ferror@plt+0x299c>  // b.any
  403f7c:	bl	404f70 <ferror@plt+0x38b0>
  403f80:	ldrb	w8, [x0]
  403f84:	and	w8, w8, #0xffffffdf
  403f88:	cmp	w8, #0x47
  403f8c:	b.eq	403ff0 <ferror@plt+0x2930>  // b.none
  403f90:	cmp	w8, #0x55
  403f94:	b.ne	404044 <ferror@plt+0x2984>  // b.any
  403f98:	ldrb	w8, [x0, #1]
  403f9c:	and	w8, w8, #0xffffffdf
  403fa0:	cmp	w8, #0x54
  403fa4:	b.ne	404044 <ferror@plt+0x2984>  // b.any
  403fa8:	ldrb	w8, [x0, #2]
  403fac:	and	w8, w8, #0xffffffdf
  403fb0:	cmp	w8, #0x46
  403fb4:	b.ne	404044 <ferror@plt+0x2984>  // b.any
  403fb8:	ldrb	w8, [x0, #3]
  403fbc:	cmp	w8, #0x2d
  403fc0:	b.ne	404044 <ferror@plt+0x2984>  // b.any
  403fc4:	ldrb	w8, [x0, #4]
  403fc8:	cmp	w8, #0x38
  403fcc:	b.ne	404044 <ferror@plt+0x2984>  // b.any
  403fd0:	ldrb	w8, [x0, #5]
  403fd4:	cbnz	w8, 404044 <ferror@plt+0x2984>
  403fd8:	ldrb	w8, [x20]
  403fdc:	adrp	x9, 405000 <ferror@plt+0x3940>
  403fe0:	adrp	x10, 405000 <ferror@plt+0x3940>
  403fe4:	add	x9, x9, #0xda8
  403fe8:	add	x10, x10, #0xda4
  403fec:	b	40407c <ferror@plt+0x29bc>
  403ff0:	ldrb	w8, [x0, #1]
  403ff4:	and	w8, w8, #0xffffffdf
  403ff8:	cmp	w8, #0x42
  403ffc:	b.ne	404044 <ferror@plt+0x2984>  // b.any
  404000:	ldrb	w8, [x0, #2]
  404004:	cmp	w8, #0x31
  404008:	b.ne	404044 <ferror@plt+0x2984>  // b.any
  40400c:	ldrb	w8, [x0, #3]
  404010:	cmp	w8, #0x38
  404014:	b.ne	404044 <ferror@plt+0x2984>  // b.any
  404018:	ldrb	w8, [x0, #4]
  40401c:	cmp	w8, #0x30
  404020:	b.ne	404044 <ferror@plt+0x2984>  // b.any
  404024:	ldrb	w8, [x0, #5]
  404028:	cmp	w8, #0x33
  40402c:	b.ne	404044 <ferror@plt+0x2984>  // b.any
  404030:	ldrb	w8, [x0, #6]
  404034:	cmp	w8, #0x30
  404038:	b.ne	404044 <ferror@plt+0x2984>  // b.any
  40403c:	ldrb	w8, [x0, #7]
  404040:	cbz	w8, 404068 <ferror@plt+0x29a8>
  404044:	adrp	x8, 405000 <ferror@plt+0x3940>
  404048:	adrp	x9, 405000 <ferror@plt+0x3940>
  40404c:	add	x8, x8, #0xda2
  404050:	add	x9, x9, #0xd9e
  404054:	cmp	w19, #0x9
  404058:	csel	x0, x9, x8, eq  // eq = none
  40405c:	ldp	x20, x19, [sp, #16]
  404060:	ldp	x29, x30, [sp], #32
  404064:	ret
  404068:	ldrb	w8, [x20]
  40406c:	adrp	x9, 405000 <ferror@plt+0x3940>
  404070:	adrp	x10, 405000 <ferror@plt+0x3940>
  404074:	add	x9, x9, #0xdb0
  404078:	add	x10, x10, #0xdac
  40407c:	cmp	w8, #0x60
  404080:	csel	x0, x10, x9, eq  // eq = none
  404084:	b	40405c <ferror@plt+0x299c>
  404088:	sub	sp, sp, #0xa0
  40408c:	stp	x26, x25, [sp, #96]
  404090:	adrp	x26, 417000 <ferror@plt+0x15940>
  404094:	ldrb	w8, [x26, #952]
  404098:	stp	x24, x23, [sp, #112]
  40409c:	stp	x22, x21, [sp, #128]
  4040a0:	stp	x20, x19, [sp, #144]
  4040a4:	mov	x19, x3
  4040a8:	mov	x20, x2
  4040ac:	mov	x21, x1
  4040b0:	mov	w22, w0
  4040b4:	adrp	x25, 417000 <ferror@plt+0x15940>
  4040b8:	adrp	x24, 417000 <ferror@plt+0x15940>
  4040bc:	stp	x29, x30, [sp, #80]
  4040c0:	add	x29, sp, #0x50
  4040c4:	tbnz	w8, #0, 404128 <ferror@plt+0x2a68>
  4040c8:	bl	404f70 <ferror@plt+0x38b0>
  4040cc:	adrp	x1, 405000 <ferror@plt+0x3940>
  4040d0:	add	x1, x1, #0xdb3
  4040d4:	mov	x23, x0
  4040d8:	bl	401570 <strcmp@plt>
  4040dc:	cmp	w0, #0x0
  4040e0:	cset	w8, eq  // eq = none
  4040e4:	str	w8, [x25, #956]
  4040e8:	cbz	w0, 404120 <ferror@plt+0x2a60>
  4040ec:	adrp	x1, 405000 <ferror@plt+0x3940>
  4040f0:	add	x1, x1, #0xdb3
  4040f4:	mov	x0, x23
  4040f8:	bl	401610 <iconv_open@plt>
  4040fc:	cmn	x0, #0x1
  404100:	str	x0, [x24, #960]
  404104:	b.ne	404120 <ferror@plt+0x2a60>  // b.any
  404108:	adrp	x0, 405000 <ferror@plt+0x3940>
  40410c:	adrp	x1, 405000 <ferror@plt+0x3940>
  404110:	add	x0, x0, #0xdb9
  404114:	add	x1, x1, #0xdb3
  404118:	bl	401610 <iconv_open@plt>
  40411c:	str	x0, [x24, #960]
  404120:	mov	w8, #0x1                   	// #1
  404124:	strb	w8, [x26, #952]
  404128:	ldr	w8, [x25, #956]
  40412c:	cbnz	w8, 404154 <ferror@plt+0x2a94>
  404130:	ldr	x9, [x24, #960]
  404134:	cmn	x9, #0x1
  404138:	b.ne	404154 <ferror@plt+0x2a94>  // b.any
  40413c:	adrp	x1, 405000 <ferror@plt+0x3940>
  404140:	add	x1, x1, #0xdbf
  404144:	mov	w0, w22
  404148:	mov	x2, x19
  40414c:	blr	x20
  404150:	b	404174 <ferror@plt+0x2ab4>
  404154:	cmp	w22, #0x7f
  404158:	b.hi	404190 <ferror@plt+0x2ad0>  // b.pmore
  40415c:	sturb	w22, [x29, #-8]
  404160:	mov	w1, #0x1                   	// #1
  404164:	cbz	w8, 4041b0 <ferror@plt+0x2af0>
  404168:	sub	x0, x29, #0x8
  40416c:	mov	x2, x19
  404170:	blr	x21
  404174:	ldp	x20, x19, [sp, #144]
  404178:	ldp	x22, x21, [sp, #128]
  40417c:	ldp	x24, x23, [sp, #112]
  404180:	ldp	x26, x25, [sp, #96]
  404184:	ldp	x29, x30, [sp, #80]
  404188:	add	sp, sp, #0xa0
  40418c:	ret
  404190:	sub	x0, x29, #0x8
  404194:	mov	w2, #0x6                   	// #6
  404198:	mov	w1, w22
  40419c:	bl	404368 <ferror@plt+0x2ca8>
  4041a0:	tbnz	w0, #31, 40422c <ferror@plt+0x2b6c>
  4041a4:	ldr	w8, [x25, #956]
  4041a8:	mov	w1, w0
  4041ac:	cbnz	w8, 404168 <ferror@plt+0x2aa8>
  4041b0:	ldr	x0, [x24, #960]
  4041b4:	sub	x8, x29, #0x8
  4041b8:	stp	x1, x8, [sp, #24]
  4041bc:	sub	x9, x29, #0x24
  4041c0:	mov	w8, #0x19                  	// #25
  4041c4:	add	x1, sp, #0x20
  4041c8:	add	x2, sp, #0x18
  4041cc:	add	x3, sp, #0x10
  4041d0:	add	x4, sp, #0x8
  4041d4:	stp	x8, x9, [sp, #8]
  4041d8:	bl	401580 <iconv@plt>
  4041dc:	cmn	x0, #0x1
  4041e0:	b.eq	404220 <ferror@plt+0x2b60>  // b.none
  4041e4:	ldr	x8, [sp, #24]
  4041e8:	cbnz	x8, 404220 <ferror@plt+0x2b60>
  4041ec:	ldr	x0, [x24, #960]
  4041f0:	add	x3, sp, #0x10
  4041f4:	add	x4, sp, #0x8
  4041f8:	mov	x1, xzr
  4041fc:	mov	x2, xzr
  404200:	bl	401580 <iconv@plt>
  404204:	cmn	x0, #0x1
  404208:	b.eq	404220 <ferror@plt+0x2b60>  // b.none
  40420c:	ldr	x8, [sp, #16]
  404210:	sub	x9, x29, #0x24
  404214:	sub	x0, x29, #0x24
  404218:	sub	x1, x8, x9
  40421c:	b	40416c <ferror@plt+0x2aac>
  404220:	mov	w0, w22
  404224:	mov	x1, xzr
  404228:	b	404148 <ferror@plt+0x2a88>
  40422c:	adrp	x1, 405000 <ferror@plt+0x3940>
  404230:	add	x1, x1, #0xdd9
  404234:	b	404144 <ferror@plt+0x2a84>
  404238:	stp	x29, x30, [sp, #-16]!
  40423c:	mov	x3, x2
  404240:	mov	x2, x1
  404244:	mov	w1, #0x1                   	// #1
  404248:	mov	x29, sp
  40424c:	bl	4015f0 <fwrite@plt>
  404250:	mov	x0, xzr
  404254:	ldp	x29, x30, [sp], #16
  404258:	ret
  40425c:	adrp	x9, 404000 <ferror@plt+0x2940>
  404260:	adrp	x10, 404000 <ferror@plt+0x2940>
  404264:	mov	w8, w1
  404268:	add	x9, x9, #0x28c
  40426c:	add	x10, x10, #0x328
  404270:	cmp	w2, #0x0
  404274:	adrp	x1, 404000 <ferror@plt+0x2940>
  404278:	csel	x2, x10, x9, eq  // eq = none
  40427c:	add	x1, x1, #0x238
  404280:	mov	x3, x0
  404284:	mov	w0, w8
  404288:	b	404088 <ferror@plt+0x29c8>
  40428c:	stp	x29, x30, [sp, #-48]!
  404290:	stp	x20, x19, [sp, #32]
  404294:	mov	w19, w0
  404298:	str	x21, [sp, #16]
  40429c:	mov	x29, sp
  4042a0:	cbz	x1, 4042ec <ferror@plt+0x2c2c>
  4042a4:	mov	x20, x1
  4042a8:	adrp	x1, 405000 <ferror@plt+0x3940>
  4042ac:	add	x1, x1, #0xe1d
  4042b0:	mov	w2, #0x5                   	// #5
  4042b4:	mov	x0, xzr
  4042b8:	bl	401640 <dcgettext@plt>
  4042bc:	mov	x21, x0
  4042c0:	mov	w2, #0x5                   	// #5
  4042c4:	mov	x0, xzr
  4042c8:	mov	x1, x20
  4042cc:	bl	401640 <dcgettext@plt>
  4042d0:	mov	x4, x0
  4042d4:	mov	w0, #0x1                   	// #1
  4042d8:	mov	w1, wzr
  4042dc:	mov	x2, x21
  4042e0:	mov	w3, w19
  4042e4:	bl	4013b0 <error@plt>
  4042e8:	b	404314 <ferror@plt+0x2c54>
  4042ec:	adrp	x1, 405000 <ferror@plt+0x3940>
  4042f0:	add	x1, x1, #0xdf0
  4042f4:	mov	w2, #0x5                   	// #5
  4042f8:	mov	x0, xzr
  4042fc:	bl	401640 <dcgettext@plt>
  404300:	mov	x2, x0
  404304:	mov	w0, #0x1                   	// #1
  404308:	mov	w1, wzr
  40430c:	mov	w3, w19
  404310:	bl	4013b0 <error@plt>
  404314:	ldp	x20, x19, [sp, #32]
  404318:	ldr	x21, [sp, #16]
  40431c:	mov	x0, #0xffffffffffffffff    	// #-1
  404320:	ldp	x29, x30, [sp], #48
  404324:	ret
  404328:	stp	x29, x30, [sp, #-16]!
  40432c:	adrp	x9, 405000 <ferror@plt+0x3940>
  404330:	adrp	x10, 405000 <ferror@plt+0x3940>
  404334:	mov	x8, x2
  404338:	add	x9, x9, #0xe55
  40433c:	add	x10, x10, #0xe4e
  404340:	cmp	w0, #0x10, lsl #12
  404344:	mov	w3, w0
  404348:	csel	x2, x10, x9, cc  // cc = lo, ul, last
  40434c:	mov	w1, #0x1                   	// #1
  404350:	mov	x0, x8
  404354:	mov	x29, sp
  404358:	bl	401560 <__fprintf_chk@plt>
  40435c:	mov	x0, #0xffffffffffffffff    	// #-1
  404360:	ldp	x29, x30, [sp], #16
  404364:	ret
  404368:	cmp	w1, #0x80
  40436c:	b.cc	404388 <ferror@plt+0x2cc8>  // b.lo, b.ul, b.last
  404370:	mov	x8, x0
  404374:	cmp	w1, #0x800
  404378:	b.cs	404390 <ferror@plt+0x2cd0>  // b.hs, b.nlast
  40437c:	mov	w0, #0x2                   	// #2
  404380:	cmp	w0, w2
  404384:	b.le	4043ac <ferror@plt+0x2cec>
  404388:	mov	w0, #0xfffffffe            	// #-2
  40438c:	ret
  404390:	lsr	w9, w1, #16
  404394:	cbnz	w9, 404408 <ferror@plt+0x2d48>
  404398:	lsr	w9, w1, #11
  40439c:	cmp	w9, #0x1b
  4043a0:	b.eq	404418 <ferror@plt+0x2d58>  // b.none
  4043a4:	mov	w0, #0x3                   	// #3
  4043a8:	b	404380 <ferror@plt+0x2cc0>
  4043ac:	cmp	w0, #0x2
  4043b0:	b.eq	4043ec <ferror@plt+0x2d2c>  // b.none
  4043b4:	cmp	w0, #0x3
  4043b8:	b.eq	4043d8 <ferror@plt+0x2d18>  // b.none
  4043bc:	cmp	w0, #0x4
  4043c0:	b.ne	404404 <ferror@plt+0x2d44>  // b.any
  4043c4:	mov	w9, #0x80                  	// #128
  4043c8:	lsr	w10, w1, #6
  4043cc:	bfxil	w9, w1, #0, #6
  4043d0:	orr	w1, w10, #0x10000
  4043d4:	strb	w9, [x8, #3]
  4043d8:	mov	w9, #0x80                  	// #128
  4043dc:	lsr	w10, w1, #6
  4043e0:	bfxil	w9, w1, #0, #6
  4043e4:	orr	w1, w10, #0x800
  4043e8:	strb	w9, [x8, #2]
  4043ec:	mov	w9, #0x80                  	// #128
  4043f0:	lsr	w10, w1, #6
  4043f4:	bfxil	w9, w1, #0, #6
  4043f8:	orr	w10, w10, #0xc0
  4043fc:	strb	w9, [x8, #1]
  404400:	strb	w10, [x8]
  404404:	ret
  404408:	cmp	w9, #0x10
  40440c:	b.hi	404418 <ferror@plt+0x2d58>  // b.pmore
  404410:	mov	w0, #0x4                   	// #4
  404414:	b	404380 <ferror@plt+0x2cc0>
  404418:	mov	w0, #0xffffffff            	// #-1
  40441c:	ret
  404420:	sub	sp, sp, #0x50
  404424:	str	x21, [sp, #48]
  404428:	stp	x20, x19, [sp, #64]
  40442c:	mov	x21, x5
  404430:	mov	x20, x4
  404434:	mov	x5, x3
  404438:	mov	x4, x2
  40443c:	mov	x19, x0
  404440:	stp	x29, x30, [sp, #32]
  404444:	add	x29, sp, #0x20
  404448:	cbz	x1, 404468 <ferror@plt+0x2da8>
  40444c:	adrp	x2, 405000 <ferror@plt+0x3940>
  404450:	mov	x3, x1
  404454:	add	x2, x2, #0xe66
  404458:	mov	w1, #0x1                   	// #1
  40445c:	mov	x0, x19
  404460:	bl	401560 <__fprintf_chk@plt>
  404464:	b	404484 <ferror@plt+0x2dc4>
  404468:	adrp	x2, 405000 <ferror@plt+0x3940>
  40446c:	add	x2, x2, #0xe72
  404470:	mov	w1, #0x1                   	// #1
  404474:	mov	x0, x19
  404478:	mov	x3, x4
  40447c:	mov	x4, x5
  404480:	bl	401560 <__fprintf_chk@plt>
  404484:	adrp	x1, 405000 <ferror@plt+0x3940>
  404488:	add	x1, x1, #0xe79
  40448c:	mov	w2, #0x5                   	// #5
  404490:	mov	x0, xzr
  404494:	bl	401640 <dcgettext@plt>
  404498:	adrp	x2, 406000 <ferror@plt+0x4940>
  40449c:	mov	x3, x0
  4044a0:	add	x2, x2, #0x144
  4044a4:	mov	w1, #0x1                   	// #1
  4044a8:	mov	w4, #0x7e3                 	// #2019
  4044ac:	mov	x0, x19
  4044b0:	bl	401560 <__fprintf_chk@plt>
  4044b4:	adrp	x1, 405000 <ferror@plt+0x3940>
  4044b8:	add	x1, x1, #0xe7d
  4044bc:	mov	w2, #0x5                   	// #5
  4044c0:	mov	x0, xzr
  4044c4:	bl	401640 <dcgettext@plt>
  4044c8:	mov	x1, x19
  4044cc:	bl	401650 <fputs_unlocked@plt>
  4044d0:	cmp	x21, #0x9
  4044d4:	b.hi	404528 <ferror@plt+0x2e68>  // b.pmore
  4044d8:	adrp	x8, 405000 <ferror@plt+0x3940>
  4044dc:	add	x8, x8, #0xe5c
  4044e0:	adr	x9, 4044f0 <ferror@plt+0x2e30>
  4044e4:	ldrb	w10, [x8, x21]
  4044e8:	add	x9, x9, x10, lsl #2
  4044ec:	br	x9
  4044f0:	adrp	x1, 405000 <ferror@plt+0x3940>
  4044f4:	add	x1, x1, #0xf49
  4044f8:	mov	w2, #0x5                   	// #5
  4044fc:	mov	x0, xzr
  404500:	bl	401640 <dcgettext@plt>
  404504:	ldr	x3, [x20]
  404508:	mov	x2, x0
  40450c:	mov	x0, x19
  404510:	ldp	x20, x19, [sp, #64]
  404514:	ldr	x21, [sp, #48]
  404518:	ldp	x29, x30, [sp, #32]
  40451c:	mov	w1, #0x1                   	// #1
  404520:	add	sp, sp, #0x50
  404524:	b	401560 <__fprintf_chk@plt>
  404528:	adrp	x1, 406000 <ferror@plt+0x4940>
  40452c:	add	x1, x1, #0x88
  404530:	b	40468c <ferror@plt+0x2fcc>
  404534:	adrp	x1, 405000 <ferror@plt+0x3940>
  404538:	add	x1, x1, #0xf59
  40453c:	mov	w2, #0x5                   	// #5
  404540:	mov	x0, xzr
  404544:	bl	401640 <dcgettext@plt>
  404548:	ldp	x3, x4, [x20]
  40454c:	mov	x2, x0
  404550:	mov	x0, x19
  404554:	ldp	x20, x19, [sp, #64]
  404558:	ldr	x21, [sp, #48]
  40455c:	ldp	x29, x30, [sp, #32]
  404560:	mov	w1, #0x1                   	// #1
  404564:	add	sp, sp, #0x50
  404568:	b	401560 <__fprintf_chk@plt>
  40456c:	adrp	x1, 405000 <ferror@plt+0x3940>
  404570:	add	x1, x1, #0xf70
  404574:	mov	w2, #0x5                   	// #5
  404578:	mov	x0, xzr
  40457c:	bl	401640 <dcgettext@plt>
  404580:	ldp	x3, x4, [x20]
  404584:	ldr	x5, [x20, #16]
  404588:	mov	x2, x0
  40458c:	mov	x0, x19
  404590:	ldp	x20, x19, [sp, #64]
  404594:	ldr	x21, [sp, #48]
  404598:	ldp	x29, x30, [sp, #32]
  40459c:	mov	w1, #0x1                   	// #1
  4045a0:	add	sp, sp, #0x50
  4045a4:	b	401560 <__fprintf_chk@plt>
  4045a8:	adrp	x1, 405000 <ferror@plt+0x3940>
  4045ac:	add	x1, x1, #0xf8c
  4045b0:	mov	w2, #0x5                   	// #5
  4045b4:	mov	x0, xzr
  4045b8:	bl	401640 <dcgettext@plt>
  4045bc:	ldp	x3, x4, [x20]
  4045c0:	ldp	x5, x6, [x20, #16]
  4045c4:	mov	x2, x0
  4045c8:	mov	x0, x19
  4045cc:	ldp	x20, x19, [sp, #64]
  4045d0:	ldr	x21, [sp, #48]
  4045d4:	ldp	x29, x30, [sp, #32]
  4045d8:	mov	w1, #0x1                   	// #1
  4045dc:	add	sp, sp, #0x50
  4045e0:	b	401560 <__fprintf_chk@plt>
  4045e4:	adrp	x1, 405000 <ferror@plt+0x3940>
  4045e8:	add	x1, x1, #0xfac
  4045ec:	mov	w2, #0x5                   	// #5
  4045f0:	mov	x0, xzr
  4045f4:	bl	401640 <dcgettext@plt>
  4045f8:	ldp	x3, x4, [x20]
  4045fc:	ldp	x5, x6, [x20, #16]
  404600:	ldr	x7, [x20, #32]
  404604:	mov	x2, x0
  404608:	mov	x0, x19
  40460c:	ldp	x20, x19, [sp, #64]
  404610:	ldr	x21, [sp, #48]
  404614:	ldp	x29, x30, [sp, #32]
  404618:	mov	w1, #0x1                   	// #1
  40461c:	add	sp, sp, #0x50
  404620:	b	401560 <__fprintf_chk@plt>
  404624:	adrp	x1, 405000 <ferror@plt+0x3940>
  404628:	add	x1, x1, #0xfd0
  40462c:	mov	w2, #0x5                   	// #5
  404630:	mov	x0, xzr
  404634:	bl	401640 <dcgettext@plt>
  404638:	ldp	x3, x4, [x20]
  40463c:	ldp	x5, x6, [x20, #16]
  404640:	ldp	x7, x8, [x20, #32]
  404644:	mov	x2, x0
  404648:	b	404678 <ferror@plt+0x2fb8>
  40464c:	adrp	x1, 405000 <ferror@plt+0x3940>
  404650:	add	x1, x1, #0xff8
  404654:	mov	w2, #0x5                   	// #5
  404658:	mov	x0, xzr
  40465c:	bl	401640 <dcgettext@plt>
  404660:	ldr	x9, [x20, #48]
  404664:	ldp	x3, x4, [x20]
  404668:	ldp	x5, x6, [x20, #16]
  40466c:	ldp	x7, x8, [x20, #32]
  404670:	mov	x2, x0
  404674:	str	x9, [sp, #8]
  404678:	mov	w1, #0x1                   	// #1
  40467c:	str	x8, [sp]
  404680:	b	4046f0 <ferror@plt+0x3030>
  404684:	adrp	x1, 406000 <ferror@plt+0x4940>
  404688:	add	x1, x1, #0x54
  40468c:	mov	w2, #0x5                   	// #5
  404690:	mov	x0, xzr
  404694:	bl	401640 <dcgettext@plt>
  404698:	ldp	x8, x9, [x20, #56]
  40469c:	ldp	x3, x4, [x20]
  4046a0:	ldp	x5, x6, [x20, #16]
  4046a4:	ldr	x7, [x20, #32]
  4046a8:	ldur	q0, [x20, #40]
  4046ac:	mov	x2, x0
  4046b0:	str	x9, [sp, #24]
  4046b4:	b	4046e4 <ferror@plt+0x3024>
  4046b8:	adrp	x1, 406000 <ferror@plt+0x4940>
  4046bc:	add	x1, x1, #0x24
  4046c0:	mov	w2, #0x5                   	// #5
  4046c4:	mov	x0, xzr
  4046c8:	bl	401640 <dcgettext@plt>
  4046cc:	ldp	x3, x4, [x20]
  4046d0:	ldp	x5, x6, [x20, #16]
  4046d4:	ldr	x7, [x20, #32]
  4046d8:	ldur	q0, [x20, #40]
  4046dc:	ldr	x8, [x20, #56]
  4046e0:	mov	x2, x0
  4046e4:	str	x8, [sp, #16]
  4046e8:	mov	w1, #0x1                   	// #1
  4046ec:	str	q0, [sp]
  4046f0:	mov	x0, x19
  4046f4:	bl	401560 <__fprintf_chk@plt>
  4046f8:	ldp	x20, x19, [sp, #64]
  4046fc:	ldr	x21, [sp, #48]
  404700:	ldp	x29, x30, [sp, #32]
  404704:	add	sp, sp, #0x50
  404708:	ret
  40470c:	mov	x8, xzr
  404710:	ldr	x9, [x4, x8, lsl #3]
  404714:	add	x8, x8, #0x1
  404718:	cbnz	x9, 404710 <ferror@plt+0x3050>
  40471c:	sub	x5, x8, #0x1
  404720:	b	404420 <ferror@plt+0x2d60>
  404724:	sub	sp, sp, #0x60
  404728:	stp	x29, x30, [sp, #80]
  40472c:	ldr	w8, [x4, #24]
  404730:	mov	x5, xzr
  404734:	mov	x9, sp
  404738:	add	x29, sp, #0x50
  40473c:	tbz	w8, #31, 404764 <ferror@plt+0x30a4>
  404740:	add	w11, w8, #0x8
  404744:	cmn	w8, #0x8
  404748:	str	w11, [x4, #24]
  40474c:	b.gt	404760 <ferror@plt+0x30a0>
  404750:	ldr	x10, [x4, #8]
  404754:	add	x10, x10, w8, sxtw
  404758:	mov	w8, w11
  40475c:	b	404770 <ferror@plt+0x30b0>
  404760:	mov	w8, w11
  404764:	ldr	x10, [x4]
  404768:	add	x11, x10, #0x8
  40476c:	str	x11, [x4]
  404770:	ldr	x10, [x10]
  404774:	str	x10, [x9, x5, lsl #3]
  404778:	cbz	x10, 404788 <ferror@plt+0x30c8>
  40477c:	add	x5, x5, #0x1
  404780:	cmp	x5, #0xa
  404784:	b.ne	40473c <ferror@plt+0x307c>  // b.any
  404788:	mov	x4, sp
  40478c:	bl	404420 <ferror@plt+0x2d60>
  404790:	ldp	x29, x30, [sp, #80]
  404794:	add	sp, sp, #0x60
  404798:	ret
  40479c:	sub	sp, sp, #0xf0
  4047a0:	stp	x29, x30, [sp, #224]
  4047a4:	add	x29, sp, #0xe0
  4047a8:	mov	x8, #0xffffffffffffffe0    	// #-32
  4047ac:	mov	x9, sp
  4047b0:	sub	x10, x29, #0x60
  4047b4:	movk	x8, #0xff80, lsl #32
  4047b8:	add	x11, x29, #0x10
  4047bc:	add	x9, x9, #0x80
  4047c0:	add	x10, x10, #0x20
  4047c4:	stp	x9, x8, [x29, #-16]
  4047c8:	stp	x11, x10, [x29, #-32]
  4047cc:	stp	x4, x5, [x29, #-96]
  4047d0:	stp	x6, x7, [x29, #-80]
  4047d4:	stp	q0, q1, [sp]
  4047d8:	ldp	q0, q1, [x29, #-32]
  4047dc:	sub	x4, x29, #0x40
  4047e0:	stp	q2, q3, [sp, #32]
  4047e4:	stp	q4, q5, [sp, #64]
  4047e8:	stp	q6, q7, [sp, #96]
  4047ec:	stp	q0, q1, [x29, #-64]
  4047f0:	bl	404724 <ferror@plt+0x3064>
  4047f4:	ldp	x29, x30, [sp, #224]
  4047f8:	add	sp, sp, #0xf0
  4047fc:	ret
  404800:	stp	x29, x30, [sp, #-16]!
  404804:	adrp	x1, 406000 <ferror@plt+0x4940>
  404808:	add	x1, x1, #0xc4
  40480c:	mov	w2, #0x5                   	// #5
  404810:	mov	x0, xzr
  404814:	mov	x29, sp
  404818:	bl	401640 <dcgettext@plt>
  40481c:	adrp	x2, 406000 <ferror@plt+0x4940>
  404820:	mov	x1, x0
  404824:	add	x2, x2, #0xd9
  404828:	mov	w0, #0x1                   	// #1
  40482c:	bl	401480 <__printf_chk@plt>
  404830:	adrp	x1, 406000 <ferror@plt+0x4940>
  404834:	add	x1, x1, #0xef
  404838:	mov	w2, #0x5                   	// #5
  40483c:	mov	x0, xzr
  404840:	bl	401640 <dcgettext@plt>
  404844:	adrp	x2, 405000 <ferror@plt+0x3940>
  404848:	adrp	x3, 405000 <ferror@plt+0x3940>
  40484c:	mov	x1, x0
  404850:	add	x2, x2, #0x907
  404854:	add	x3, x3, #0x9e3
  404858:	mov	w0, #0x1                   	// #1
  40485c:	bl	401480 <__printf_chk@plt>
  404860:	adrp	x1, 406000 <ferror@plt+0x4940>
  404864:	add	x1, x1, #0x103
  404868:	mov	w2, #0x5                   	// #5
  40486c:	mov	x0, xzr
  404870:	bl	401640 <dcgettext@plt>
  404874:	adrp	x8, 417000 <ferror@plt+0x15940>
  404878:	ldr	x1, [x8, #584]
  40487c:	ldp	x29, x30, [sp], #16
  404880:	b	401650 <fputs_unlocked@plt>
  404884:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404888:	udiv	x8, x8, x1
  40488c:	cmp	x8, x0
  404890:	b.cc	40489c <ferror@plt+0x31dc>  // b.lo, b.ul, b.last
  404894:	mul	x0, x1, x0
  404898:	b	4048a8 <ferror@plt+0x31e8>
  40489c:	stp	x29, x30, [sp, #-16]!
  4048a0:	mov	x29, sp
  4048a4:	bl	404ae4 <ferror@plt+0x3424>
  4048a8:	stp	x29, x30, [sp, #-32]!
  4048ac:	str	x19, [sp, #16]
  4048b0:	mov	x29, sp
  4048b4:	mov	x19, x0
  4048b8:	bl	401440 <malloc@plt>
  4048bc:	cbz	x19, 4048c4 <ferror@plt+0x3204>
  4048c0:	cbz	x0, 4048d0 <ferror@plt+0x3210>
  4048c4:	ldr	x19, [sp, #16]
  4048c8:	ldp	x29, x30, [sp], #32
  4048cc:	ret
  4048d0:	bl	404ae4 <ferror@plt+0x3424>
  4048d4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4048d8:	udiv	x8, x8, x2
  4048dc:	cmp	x8, x1
  4048e0:	b.cc	4048ec <ferror@plt+0x322c>  // b.lo, b.ul, b.last
  4048e4:	mul	x1, x2, x1
  4048e8:	b	4048f8 <ferror@plt+0x3238>
  4048ec:	stp	x29, x30, [sp, #-16]!
  4048f0:	mov	x29, sp
  4048f4:	bl	404ae4 <ferror@plt+0x3424>
  4048f8:	stp	x29, x30, [sp, #-32]!
  4048fc:	str	x19, [sp, #16]
  404900:	mov	x19, x1
  404904:	mov	x29, sp
  404908:	cbz	x0, 40491c <ferror@plt+0x325c>
  40490c:	cbnz	x19, 40491c <ferror@plt+0x325c>
  404910:	bl	4015d0 <free@plt>
  404914:	mov	x0, xzr
  404918:	b	40492c <ferror@plt+0x326c>
  40491c:	mov	x1, x19
  404920:	bl	4014f0 <realloc@plt>
  404924:	cbz	x19, 40492c <ferror@plt+0x326c>
  404928:	cbz	x0, 404938 <ferror@plt+0x3278>
  40492c:	ldr	x19, [sp, #16]
  404930:	ldp	x29, x30, [sp], #32
  404934:	ret
  404938:	bl	404ae4 <ferror@plt+0x3424>
  40493c:	stp	x29, x30, [sp, #-16]!
  404940:	ldr	x9, [x1]
  404944:	mov	x29, sp
  404948:	cbz	x0, 40496c <ferror@plt+0x32ac>
  40494c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  404950:	movk	x8, #0x5554
  404954:	udiv	x8, x8, x2
  404958:	cmp	x8, x9
  40495c:	b.ls	4049a4 <ferror@plt+0x32e4>  // b.plast
  404960:	add	x8, x9, x9, lsr #1
  404964:	add	x9, x8, #0x1
  404968:	b	404990 <ferror@plt+0x32d0>
  40496c:	cbnz	x9, 404980 <ferror@plt+0x32c0>
  404970:	mov	w8, #0x80                  	// #128
  404974:	udiv	x8, x8, x2
  404978:	cmp	x2, #0x80
  40497c:	cinc	x9, x8, hi  // hi = pmore
  404980:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404984:	udiv	x8, x8, x2
  404988:	cmp	x8, x9
  40498c:	b.cc	4049a4 <ferror@plt+0x32e4>  // b.lo, b.ul, b.last
  404990:	mul	x8, x9, x2
  404994:	str	x9, [x1]
  404998:	mov	x1, x8
  40499c:	ldp	x29, x30, [sp], #16
  4049a0:	b	4048f8 <ferror@plt+0x3238>
  4049a4:	bl	404ae4 <ferror@plt+0x3424>
  4049a8:	b	4048a8 <ferror@plt+0x31e8>
  4049ac:	stp	x29, x30, [sp, #-16]!
  4049b0:	ldr	x8, [x1]
  4049b4:	mov	x29, sp
  4049b8:	cbz	x0, 4049d8 <ferror@plt+0x3318>
  4049bc:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  4049c0:	movk	x9, #0x5554
  4049c4:	cmp	x8, x9
  4049c8:	b.cs	4049e0 <ferror@plt+0x3320>  // b.hs, b.nlast
  4049cc:	add	x8, x8, x8, lsr #1
  4049d0:	add	x8, x8, #0x1
  4049d4:	b	4049e8 <ferror@plt+0x3328>
  4049d8:	cbz	x8, 4049e4 <ferror@plt+0x3324>
  4049dc:	tbz	x8, #63, 4049e8 <ferror@plt+0x3328>
  4049e0:	bl	404ae4 <ferror@plt+0x3424>
  4049e4:	mov	w8, #0x80                  	// #128
  4049e8:	str	x8, [x1]
  4049ec:	mov	x1, x8
  4049f0:	ldp	x29, x30, [sp], #16
  4049f4:	b	4048f8 <ferror@plt+0x3238>
  4049f8:	stp	x29, x30, [sp, #-32]!
  4049fc:	stp	x20, x19, [sp, #16]
  404a00:	mov	x29, sp
  404a04:	mov	x19, x0
  404a08:	bl	4048a8 <ferror@plt+0x31e8>
  404a0c:	mov	w1, wzr
  404a10:	mov	x2, x19
  404a14:	mov	x20, x0
  404a18:	bl	401490 <memset@plt>
  404a1c:	mov	x0, x20
  404a20:	ldp	x20, x19, [sp, #16]
  404a24:	ldp	x29, x30, [sp], #32
  404a28:	ret
  404a2c:	stp	x29, x30, [sp, #-16]!
  404a30:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404a34:	udiv	x8, x8, x1
  404a38:	cmp	x8, x0
  404a3c:	mov	x29, sp
  404a40:	b.cc	404a54 <ferror@plt+0x3394>  // b.lo, b.ul, b.last
  404a44:	bl	404d30 <ferror@plt+0x3670>
  404a48:	cbz	x0, 404a54 <ferror@plt+0x3394>
  404a4c:	ldp	x29, x30, [sp], #16
  404a50:	ret
  404a54:	bl	404ae4 <ferror@plt+0x3424>
  404a58:	stp	x29, x30, [sp, #-48]!
  404a5c:	stp	x20, x19, [sp, #32]
  404a60:	mov	x20, x0
  404a64:	mov	x0, x1
  404a68:	str	x21, [sp, #16]
  404a6c:	mov	x29, sp
  404a70:	mov	x19, x1
  404a74:	bl	4048a8 <ferror@plt+0x31e8>
  404a78:	mov	x1, x20
  404a7c:	mov	x2, x19
  404a80:	mov	x21, x0
  404a84:	bl	401360 <memcpy@plt>
  404a88:	mov	x0, x21
  404a8c:	ldp	x20, x19, [sp, #32]
  404a90:	ldr	x21, [sp, #16]
  404a94:	ldp	x29, x30, [sp], #48
  404a98:	ret
  404a9c:	stp	x29, x30, [sp, #-48]!
  404aa0:	str	x21, [sp, #16]
  404aa4:	stp	x20, x19, [sp, #32]
  404aa8:	mov	x29, sp
  404aac:	mov	x19, x0
  404ab0:	bl	401380 <strlen@plt>
  404ab4:	add	x20, x0, #0x1
  404ab8:	mov	x0, x20
  404abc:	bl	4048a8 <ferror@plt+0x31e8>
  404ac0:	mov	x1, x19
  404ac4:	mov	x2, x20
  404ac8:	mov	x21, x0
  404acc:	bl	401360 <memcpy@plt>
  404ad0:	mov	x0, x21
  404ad4:	ldp	x20, x19, [sp, #32]
  404ad8:	ldr	x21, [sp, #16]
  404adc:	ldp	x29, x30, [sp], #48
  404ae0:	ret
  404ae4:	stp	x29, x30, [sp, #-32]!
  404ae8:	str	x19, [sp, #16]
  404aec:	adrp	x8, 417000 <ferror@plt+0x15940>
  404af0:	ldr	w19, [x8, #472]
  404af4:	adrp	x1, 406000 <ferror@plt+0x4940>
  404af8:	add	x1, x1, #0x173
  404afc:	mov	w2, #0x5                   	// #5
  404b00:	mov	x0, xzr
  404b04:	mov	x29, sp
  404b08:	bl	401640 <dcgettext@plt>
  404b0c:	adrp	x2, 405000 <ferror@plt+0x3940>
  404b10:	mov	x3, x0
  404b14:	add	x2, x2, #0xab9
  404b18:	mov	w0, w19
  404b1c:	mov	w1, wzr
  404b20:	bl	4013b0 <error@plt>
  404b24:	bl	401530 <abort@plt>
  404b28:	sub	sp, sp, #0x120
  404b2c:	stp	x29, x30, [sp, #256]
  404b30:	add	x29, sp, #0x100
  404b34:	mov	x8, #0xffffffffffffffc8    	// #-56
  404b38:	mov	x9, sp
  404b3c:	sub	x10, x29, #0x78
  404b40:	movk	x8, #0xff80, lsl #32
  404b44:	add	x11, x29, #0x20
  404b48:	add	x9, x9, #0x80
  404b4c:	add	x10, x10, #0x38
  404b50:	stp	x9, x8, [x29, #-16]
  404b54:	stp	x11, x10, [x29, #-32]
  404b58:	stp	x1, x2, [x29, #-120]
  404b5c:	stp	x3, x4, [x29, #-104]
  404b60:	stp	x5, x6, [x29, #-88]
  404b64:	stur	x7, [x29, #-72]
  404b68:	stp	q0, q1, [sp]
  404b6c:	ldp	q0, q1, [x29, #-32]
  404b70:	sub	x1, x29, #0x40
  404b74:	str	x28, [sp, #272]
  404b78:	stp	q2, q3, [sp, #32]
  404b7c:	stp	q4, q5, [sp, #64]
  404b80:	stp	q6, q7, [sp, #96]
  404b84:	stp	q0, q1, [x29, #-64]
  404b88:	bl	404b9c <ferror@plt+0x34dc>
  404b8c:	ldr	x28, [sp, #272]
  404b90:	ldp	x29, x30, [sp, #256]
  404b94:	add	sp, sp, #0x120
  404b98:	ret
  404b9c:	sub	sp, sp, #0x50
  404ba0:	stp	x29, x30, [sp, #32]
  404ba4:	str	x21, [sp, #48]
  404ba8:	stp	x20, x19, [sp, #64]
  404bac:	ldp	q1, q0, [x1]
  404bb0:	mov	x8, x0
  404bb4:	mov	x2, sp
  404bb8:	mov	w0, #0x1                   	// #1
  404bbc:	mov	x1, x8
  404bc0:	add	x29, sp, #0x20
  404bc4:	stp	q1, q0, [sp]
  404bc8:	bl	4014e0 <__vprintf_chk@plt>
  404bcc:	mov	w19, w0
  404bd0:	tbz	w0, #31, 404c18 <ferror@plt+0x3558>
  404bd4:	adrp	x8, 417000 <ferror@plt+0x15940>
  404bd8:	ldr	x0, [x8, #584]
  404bdc:	bl	4016c0 <ferror@plt>
  404be0:	cbnz	w0, 404c18 <ferror@plt+0x3558>
  404be4:	adrp	x8, 417000 <ferror@plt+0x15940>
  404be8:	ldr	w20, [x8, #472]
  404bec:	bl	401680 <__errno_location@plt>
  404bf0:	ldr	w21, [x0]
  404bf4:	adrp	x1, 406000 <ferror@plt+0x4940>
  404bf8:	add	x1, x1, #0x184
  404bfc:	mov	w2, #0x5                   	// #5
  404c00:	mov	x0, xzr
  404c04:	bl	401640 <dcgettext@plt>
  404c08:	mov	x2, x0
  404c0c:	mov	w0, w20
  404c10:	mov	w1, w21
  404c14:	bl	4013b0 <error@plt>
  404c18:	mov	w0, w19
  404c1c:	ldp	x20, x19, [sp, #64]
  404c20:	ldr	x21, [sp, #48]
  404c24:	ldp	x29, x30, [sp, #32]
  404c28:	add	sp, sp, #0x50
  404c2c:	ret
  404c30:	sub	sp, sp, #0x100
  404c34:	stp	x29, x30, [sp, #240]
  404c38:	add	x29, sp, #0xf0
  404c3c:	mov	x8, #0xffffffffffffffd0    	// #-48
  404c40:	mov	x9, sp
  404c44:	sub	x10, x29, #0x70
  404c48:	movk	x8, #0xff80, lsl #32
  404c4c:	add	x11, x29, #0x10
  404c50:	add	x9, x9, #0x80
  404c54:	add	x10, x10, #0x30
  404c58:	stp	x9, x8, [x29, #-16]
  404c5c:	stp	x11, x10, [x29, #-32]
  404c60:	stp	x2, x3, [x29, #-112]
  404c64:	stp	x4, x5, [x29, #-96]
  404c68:	stp	x6, x7, [x29, #-80]
  404c6c:	stp	q1, q2, [sp, #16]
  404c70:	str	q0, [sp]
  404c74:	ldp	q0, q1, [x29, #-32]
  404c78:	sub	x2, x29, #0x40
  404c7c:	stp	q3, q4, [sp, #48]
  404c80:	stp	q5, q6, [sp, #80]
  404c84:	str	q7, [sp, #112]
  404c88:	stp	q0, q1, [x29, #-64]
  404c8c:	bl	404c9c <ferror@plt+0x35dc>
  404c90:	ldp	x29, x30, [sp, #240]
  404c94:	add	sp, sp, #0x100
  404c98:	ret
  404c9c:	sub	sp, sp, #0x50
  404ca0:	stp	x29, x30, [sp, #32]
  404ca4:	str	x21, [sp, #48]
  404ca8:	stp	x20, x19, [sp, #64]
  404cac:	ldp	q1, q0, [x2]
  404cb0:	mov	x8, x1
  404cb4:	mov	x3, sp
  404cb8:	mov	w1, #0x1                   	// #1
  404cbc:	mov	x2, x8
  404cc0:	add	x29, sp, #0x20
  404cc4:	mov	x20, x0
  404cc8:	stp	q1, q0, [sp]
  404ccc:	bl	4014b0 <__vfprintf_chk@plt>
  404cd0:	mov	w19, w0
  404cd4:	tbz	w0, #31, 404d18 <ferror@plt+0x3658>
  404cd8:	mov	x0, x20
  404cdc:	bl	4016c0 <ferror@plt>
  404ce0:	cbnz	w0, 404d18 <ferror@plt+0x3658>
  404ce4:	adrp	x8, 417000 <ferror@plt+0x15940>
  404ce8:	ldr	w20, [x8, #472]
  404cec:	bl	401680 <__errno_location@plt>
  404cf0:	ldr	w21, [x0]
  404cf4:	adrp	x1, 406000 <ferror@plt+0x4940>
  404cf8:	add	x1, x1, #0x184
  404cfc:	mov	w2, #0x5                   	// #5
  404d00:	mov	x0, xzr
  404d04:	bl	401640 <dcgettext@plt>
  404d08:	mov	x2, x0
  404d0c:	mov	w0, w20
  404d10:	mov	w1, w21
  404d14:	bl	4013b0 <error@plt>
  404d18:	mov	w0, w19
  404d1c:	ldp	x20, x19, [sp, #64]
  404d20:	ldr	x21, [sp, #48]
  404d24:	ldp	x29, x30, [sp, #32]
  404d28:	add	sp, sp, #0x50
  404d2c:	ret
  404d30:	mov	x8, x1
  404d34:	mov	w1, #0x1                   	// #1
  404d38:	mov	w9, #0x1                   	// #1
  404d3c:	cbz	x0, 404d74 <ferror@plt+0x36b4>
  404d40:	cbz	x8, 404d74 <ferror@plt+0x36b4>
  404d44:	umulh	x10, x8, x0
  404d48:	mov	x1, x8
  404d4c:	mov	x9, x0
  404d50:	cbz	x10, 404d74 <ferror@plt+0x36b4>
  404d54:	stp	x29, x30, [sp, #-16]!
  404d58:	mov	x29, sp
  404d5c:	bl	401680 <__errno_location@plt>
  404d60:	mov	w8, #0xc                   	// #12
  404d64:	str	w8, [x0]
  404d68:	mov	x0, xzr
  404d6c:	ldp	x29, x30, [sp], #16
  404d70:	ret
  404d74:	mov	x0, x9
  404d78:	b	4014c0 <calloc@plt>
  404d7c:	sub	sp, sp, #0x40
  404d80:	stp	x29, x30, [sp, #16]
  404d84:	add	x29, sp, #0x10
  404d88:	cmp	x0, #0x0
  404d8c:	sub	x8, x29, #0x4
  404d90:	stp	x20, x19, [sp, #48]
  404d94:	csel	x20, x8, x0, eq  // eq = none
  404d98:	mov	x0, x20
  404d9c:	stp	x22, x21, [sp, #32]
  404da0:	mov	x22, x2
  404da4:	mov	x19, x1
  404da8:	bl	401350 <mbrtowc@plt>
  404dac:	mov	x21, x0
  404db0:	cbz	x22, 404dd4 <ferror@plt+0x3714>
  404db4:	cmn	x21, #0x2
  404db8:	b.cc	404dd4 <ferror@plt+0x3714>  // b.lo, b.ul, b.last
  404dbc:	mov	w0, wzr
  404dc0:	bl	404f18 <ferror@plt+0x3858>
  404dc4:	tbnz	w0, #0, 404dd4 <ferror@plt+0x3714>
  404dc8:	ldrb	w8, [x19]
  404dcc:	mov	w21, #0x1                   	// #1
  404dd0:	str	w8, [x20]
  404dd4:	mov	x0, x21
  404dd8:	ldp	x20, x19, [sp, #48]
  404ddc:	ldp	x22, x21, [sp, #32]
  404de0:	ldp	x29, x30, [sp, #16]
  404de4:	add	sp, sp, #0x40
  404de8:	ret
  404dec:	sub	sp, sp, #0x40
  404df0:	stp	x29, x30, [sp, #16]
  404df4:	str	x21, [sp, #32]
  404df8:	stp	x20, x19, [sp, #48]
  404dfc:	adrp	x21, 417000 <ferror@plt+0x15940>
  404e00:	ldr	x8, [x21, #968]
  404e04:	mov	x19, x1
  404e08:	mov	x20, x0
  404e0c:	add	x29, sp, #0x10
  404e10:	cbnz	x8, 404e2c <ferror@plt+0x376c>
  404e14:	adrp	x1, 406000 <ferror@plt+0x4940>
  404e18:	add	x1, x1, #0x1c0
  404e1c:	mov	w0, #0x1fbf                	// #8127
  404e20:	mov	x2, xzr
  404e24:	bl	4016a0 <newlocale@plt>
  404e28:	str	x0, [x21, #968]
  404e2c:	ldr	x0, [x21, #968]
  404e30:	cbz	x0, 404e74 <ferror@plt+0x37b4>
  404e34:	bl	4015a0 <uselocale@plt>
  404e38:	cbz	x0, 404e74 <ferror@plt+0x37b4>
  404e3c:	mov	x21, x0
  404e40:	mov	x0, x20
  404e44:	mov	x1, x19
  404e48:	bl	4015c0 <strtold@plt>
  404e4c:	str	q0, [sp]
  404e50:	bl	401680 <__errno_location@plt>
  404e54:	ldr	w20, [x0]
  404e58:	mov	x19, x0
  404e5c:	mov	x0, x21
  404e60:	bl	4015a0 <uselocale@plt>
  404e64:	cbz	x0, 404e98 <ferror@plt+0x37d8>
  404e68:	ldr	q0, [sp]
  404e6c:	str	w20, [x19]
  404e70:	b	404e84 <ferror@plt+0x37c4>
  404e74:	adrp	x8, 406000 <ferror@plt+0x4940>
  404e78:	ldr	q0, [x8, #432]
  404e7c:	cbz	x19, 404e84 <ferror@plt+0x37c4>
  404e80:	str	x20, [x19]
  404e84:	ldp	x20, x19, [sp, #48]
  404e88:	ldr	x21, [sp, #32]
  404e8c:	ldp	x29, x30, [sp, #16]
  404e90:	add	sp, sp, #0x40
  404e94:	ret
  404e98:	bl	401530 <abort@plt>
  404e9c:	stp	x29, x30, [sp, #-48]!
  404ea0:	str	x21, [sp, #16]
  404ea4:	stp	x20, x19, [sp, #32]
  404ea8:	mov	x29, sp
  404eac:	mov	x20, x0
  404eb0:	bl	401400 <__fpending@plt>
  404eb4:	mov	x19, x0
  404eb8:	mov	x0, x20
  404ebc:	bl	4013d0 <ferror_unlocked@plt>
  404ec0:	mov	w21, w0
  404ec4:	mov	x0, x20
  404ec8:	bl	404fac <ferror@plt+0x38ec>
  404ecc:	mov	w8, w0
  404ed0:	cbz	w21, 404ee8 <ferror@plt+0x3828>
  404ed4:	cbnz	w8, 404ee0 <ferror@plt+0x3820>
  404ed8:	bl	401680 <__errno_location@plt>
  404edc:	str	wzr, [x0]
  404ee0:	mov	w0, #0xffffffff            	// #-1
  404ee4:	b	404f08 <ferror@plt+0x3848>
  404ee8:	cmp	w8, #0x0
  404eec:	csetm	w0, ne  // ne = any
  404ef0:	cbnz	x19, 404f08 <ferror@plt+0x3848>
  404ef4:	cbz	w8, 404f08 <ferror@plt+0x3848>
  404ef8:	bl	401680 <__errno_location@plt>
  404efc:	ldr	w8, [x0]
  404f00:	cmp	w8, #0x9
  404f04:	csetm	w0, ne  // ne = any
  404f08:	ldp	x20, x19, [sp, #32]
  404f0c:	ldr	x21, [sp, #16]
  404f10:	ldp	x29, x30, [sp], #48
  404f14:	ret
  404f18:	stp	x29, x30, [sp, #-32]!
  404f1c:	mov	x1, xzr
  404f20:	str	x19, [sp, #16]
  404f24:	mov	x29, sp
  404f28:	bl	4016b0 <setlocale@plt>
  404f2c:	cbz	x0, 404f58 <ferror@plt+0x3898>
  404f30:	adrp	x1, 406000 <ferror@plt+0x4940>
  404f34:	add	x1, x1, #0x1c0
  404f38:	mov	x19, x0
  404f3c:	bl	401570 <strcmp@plt>
  404f40:	cbz	w0, 404f60 <ferror@plt+0x38a0>
  404f44:	adrp	x1, 406000 <ferror@plt+0x4940>
  404f48:	add	x1, x1, #0x1c2
  404f4c:	mov	x0, x19
  404f50:	bl	401570 <strcmp@plt>
  404f54:	cbz	w0, 404f60 <ferror@plt+0x38a0>
  404f58:	mov	w0, #0x1                   	// #1
  404f5c:	b	404f64 <ferror@plt+0x38a4>
  404f60:	mov	w0, wzr
  404f64:	ldr	x19, [sp, #16]
  404f68:	ldp	x29, x30, [sp], #32
  404f6c:	ret
  404f70:	stp	x29, x30, [sp, #-16]!
  404f74:	mov	w0, #0xe                   	// #14
  404f78:	mov	x29, sp
  404f7c:	bl	401430 <nl_langinfo@plt>
  404f80:	adrp	x8, 405000 <ferror@plt+0x3940>
  404f84:	add	x8, x8, #0xf48
  404f88:	cmp	x0, #0x0
  404f8c:	csel	x8, x8, x0, eq  // eq = none
  404f90:	ldrb	w9, [x8]
  404f94:	adrp	x10, 405000 <ferror@plt+0x3940>
  404f98:	add	x10, x10, #0xdb9
  404f9c:	cmp	w9, #0x0
  404fa0:	csel	x0, x10, x8, eq  // eq = none
  404fa4:	ldp	x29, x30, [sp], #16
  404fa8:	ret
  404fac:	stp	x29, x30, [sp, #-48]!
  404fb0:	str	x21, [sp, #16]
  404fb4:	stp	x20, x19, [sp, #32]
  404fb8:	mov	x29, sp
  404fbc:	mov	x19, x0
  404fc0:	bl	401410 <fileno@plt>
  404fc4:	tbnz	w0, #31, 40502c <ferror@plt+0x396c>
  404fc8:	mov	x0, x19
  404fcc:	bl	401660 <__freading@plt>
  404fd0:	cbz	w0, 404ff0 <ferror@plt+0x3930>
  404fd4:	mov	x0, x19
  404fd8:	bl	401410 <fileno@plt>
  404fdc:	mov	w2, #0x1                   	// #1
  404fe0:	mov	x1, xzr
  404fe4:	bl	4013f0 <lseek@plt>
  404fe8:	cmn	x0, #0x1
  404fec:	b.eq	40502c <ferror@plt+0x396c>  // b.none
  404ff0:	mov	x0, x19
  404ff4:	bl	405040 <ferror@plt+0x3980>
  404ff8:	cbz	w0, 40502c <ferror@plt+0x396c>
  404ffc:	bl	401680 <__errno_location@plt>
  405000:	ldr	w21, [x0]
  405004:	mov	x20, x0
  405008:	mov	x0, x19
  40500c:	bl	401420 <fclose@plt>
  405010:	cbz	w21, 40501c <ferror@plt+0x395c>
  405014:	mov	w0, #0xffffffff            	// #-1
  405018:	str	w21, [x20]
  40501c:	ldp	x20, x19, [sp, #32]
  405020:	ldr	x21, [sp, #16]
  405024:	ldp	x29, x30, [sp], #48
  405028:	ret
  40502c:	mov	x0, x19
  405030:	ldp	x20, x19, [sp, #32]
  405034:	ldr	x21, [sp, #16]
  405038:	ldp	x29, x30, [sp], #48
  40503c:	b	401420 <fclose@plt>
  405040:	stp	x29, x30, [sp, #-32]!
  405044:	str	x19, [sp, #16]
  405048:	mov	x19, x0
  40504c:	mov	x29, sp
  405050:	cbz	x0, 405078 <ferror@plt+0x39b8>
  405054:	mov	x0, x19
  405058:	bl	401660 <__freading@plt>
  40505c:	cbz	w0, 405078 <ferror@plt+0x39b8>
  405060:	ldrb	w8, [x19, #1]
  405064:	tbz	w8, #0, 405078 <ferror@plt+0x39b8>
  405068:	mov	w2, #0x1                   	// #1
  40506c:	mov	x0, x19
  405070:	mov	x1, xzr
  405074:	bl	405088 <ferror@plt+0x39c8>
  405078:	mov	x0, x19
  40507c:	ldr	x19, [sp, #16]
  405080:	ldp	x29, x30, [sp], #32
  405084:	b	401600 <fflush@plt>
  405088:	stp	x29, x30, [sp, #-48]!
  40508c:	str	x21, [sp, #16]
  405090:	stp	x20, x19, [sp, #32]
  405094:	ldp	x9, x8, [x0, #8]
  405098:	mov	w20, w2
  40509c:	mov	x19, x0
  4050a0:	mov	x21, x1
  4050a4:	cmp	x8, x9
  4050a8:	mov	x29, sp
  4050ac:	b.ne	4050c4 <ferror@plt+0x3a04>  // b.any
  4050b0:	ldp	x9, x8, [x19, #32]
  4050b4:	cmp	x8, x9
  4050b8:	b.ne	4050c4 <ferror@plt+0x3a04>  // b.any
  4050bc:	ldr	x8, [x19, #72]
  4050c0:	cbz	x8, 4050e0 <ferror@plt+0x3a20>
  4050c4:	mov	x0, x19
  4050c8:	mov	x1, x21
  4050cc:	mov	w2, w20
  4050d0:	ldp	x20, x19, [sp, #32]
  4050d4:	ldr	x21, [sp, #16]
  4050d8:	ldp	x29, x30, [sp], #48
  4050dc:	b	4015b0 <fseeko@plt>
  4050e0:	mov	x0, x19
  4050e4:	bl	401410 <fileno@plt>
  4050e8:	mov	x1, x21
  4050ec:	mov	w2, w20
  4050f0:	bl	4013f0 <lseek@plt>
  4050f4:	cmn	x0, #0x1
  4050f8:	b.eq	405114 <ferror@plt+0x3a54>  // b.none
  4050fc:	ldr	w9, [x19]
  405100:	mov	x8, x0
  405104:	mov	w0, wzr
  405108:	str	x8, [x19, #144]
  40510c:	and	w9, w9, #0xffffffef
  405110:	str	w9, [x19]
  405114:	ldp	x20, x19, [sp, #32]
  405118:	ldr	x21, [sp, #16]
  40511c:	ldp	x29, x30, [sp], #48
  405120:	ret
  405124:	nop
  405128:	cbz	w0, 40516c <ferror@plt+0x3aac>
  40512c:	mov	w0, w0
  405130:	mov	w1, #0x403e                	// #16446
  405134:	clz	x3, x0
  405138:	mov	w2, #0x402f                	// #16431
  40513c:	sub	w1, w1, w3
  405140:	mov	x3, #0x0                   	// #0
  405144:	sub	w2, w2, w1
  405148:	and	w1, w1, #0x7fff
  40514c:	lsl	x0, x0, x2
  405150:	and	x0, x0, #0xffffffffffff
  405154:	mov	x2, #0x0                   	// #0
  405158:	fmov	d0, x2
  40515c:	bfxil	x3, x0, #0, #48
  405160:	bfi	x3, x1, #48, #16
  405164:	fmov	v0.d[1], x3
  405168:	ret
  40516c:	mov	x0, #0x0                   	// #0
  405170:	mov	x3, #0x0                   	// #0
  405174:	bfxil	x3, x0, #0, #48
  405178:	mov	x2, #0x0                   	// #0
  40517c:	fmov	d0, x2
  405180:	mov	w1, #0x0                   	// #0
  405184:	bfi	x3, x1, #48, #16
  405188:	fmov	v0.d[1], x3
  40518c:	ret
  405190:	stp	x29, x30, [sp, #-64]!
  405194:	mov	x29, sp
  405198:	stp	x19, x20, [sp, #16]
  40519c:	adrp	x20, 416000 <ferror@plt+0x14940>
  4051a0:	add	x20, x20, #0xdf0
  4051a4:	stp	x21, x22, [sp, #32]
  4051a8:	adrp	x21, 416000 <ferror@plt+0x14940>
  4051ac:	add	x21, x21, #0xde8
  4051b0:	sub	x20, x20, x21
  4051b4:	mov	w22, w0
  4051b8:	stp	x23, x24, [sp, #48]
  4051bc:	mov	x23, x1
  4051c0:	mov	x24, x2
  4051c4:	bl	401318 <mbrtowc@plt-0x38>
  4051c8:	cmp	xzr, x20, asr #3
  4051cc:	b.eq	4051f8 <ferror@plt+0x3b38>  // b.none
  4051d0:	asr	x20, x20, #3
  4051d4:	mov	x19, #0x0                   	// #0
  4051d8:	ldr	x3, [x21, x19, lsl #3]
  4051dc:	mov	x2, x24
  4051e0:	add	x19, x19, #0x1
  4051e4:	mov	x1, x23
  4051e8:	mov	w0, w22
  4051ec:	blr	x3
  4051f0:	cmp	x20, x19
  4051f4:	b.ne	4051d8 <ferror@plt+0x3b18>  // b.any
  4051f8:	ldp	x19, x20, [sp, #16]
  4051fc:	ldp	x21, x22, [sp, #32]
  405200:	ldp	x23, x24, [sp, #48]
  405204:	ldp	x29, x30, [sp], #64
  405208:	ret
  40520c:	nop
  405210:	ret
  405214:	nop
  405218:	adrp	x2, 417000 <ferror@plt+0x15940>
  40521c:	mov	x1, #0x0                   	// #0
  405220:	ldr	x2, [x2, #456]
  405224:	b	4013e0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405228 <.fini>:
  405228:	stp	x29, x30, [sp, #-16]!
  40522c:	mov	x29, sp
  405230:	ldp	x29, x30, [sp], #16
  405234:	ret
