[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F27Q43 ]
[d frameptr 1249 ]
"120 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/adcc.c
[e E15883 . `uc
channel_VSS 59
channel_Temp 60
channel_DAC1 61
channel_FVR_Buffer1 62
channel_FVR_Buffer2 63
]
"4 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"10 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"15 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 C:\Program Files\Microchip\xc8\v2.32\pic\sources\c99\common\Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"5 C:\Users\srubi\MPLABXProjects\test.X\main.c
[v _main main `(v  1 e 1 0 ]
"63 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/adcc.c
[v _ADCC_Initialize ADCC_Initialize `(v  1 e 1 0 ]
"306
[v _ADCC_ISR ADCC_ISR `(v  1 e 1 0 ]
"315
[v _ADCC_SetADIInterruptHandler ADCC_SetADIInterruptHandler `(v  1 e 1 0 ]
"319
[v _ADCC_DefaultInterruptHandler ADCC_DefaultInterruptHandler `(v  1 e 1 0 ]
"52 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
"58
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `IIH(v  1 e 1 0 ]
"50 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
"62
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
"78
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
"58 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/nco1.c
[v _NCO1_Initialize NCO1_Initialize `(v  1 e 1 0 ]
"55 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"64 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/tmr1.c
[v _TMR1_Initialize TMR1_Initialize `(v  1 e 1 0 ]
"99
[v _TMR1_StartTimer TMR1_StartTimer `(v  1 e 1 0 ]
"105
[v _TMR1_StopTimer TMR1_StopTimer `(v  1 e 1 0 ]
"127
[v _TMR1_WriteTimer TMR1_WriteTimer `(v  1 e 1 0 ]
"164
[v _TMR1_ISR TMR1_ISR `(v  1 e 1 0 ]
"178
[v _TMR1_SetInterruptHandler TMR1_SetInterruptHandler `(v  1 e 1 0 ]
"182
[v _TMR1_DefaultInterruptHandler TMR1_DefaultInterruptHandler `(v  1 e 1 0 ]
"86 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/uart1.c
[v _UART1_Initialize UART1_Initialize `(v  1 e 1 0 ]
"160
[v _UART1_is_rx_ready UART1_is_rx_ready `(a  1 e 1 0 ]
"165
[v _UART1_is_tx_ready UART1_is_tx_ready `(a  1 e 1 0 ]
"179
[v _UART1_Read UART1_Read `(uc  1 e 1 0 ]
"201
[v _UART1_Write UART1_Write `(v  1 e 1 0 ]
"238
[v _UART1_Transmit_ISR UART1_Transmit_ISR `(v  1 e 1 0 ]
"258
[v _UART1_Receive_ISR UART1_Receive_ISR `(v  1 e 1 0 ]
"282
[v _UART1_RxDataHandler UART1_RxDataHandler `(v  1 e 1 0 ]
"292
[v _UART1_DefaultFramingErrorHandler UART1_DefaultFramingErrorHandler `(v  1 e 1 0 ]
"294
[v _UART1_DefaultOverrunErrorHandler UART1_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
"296
[v _UART1_DefaultErrorHandler UART1_DefaultErrorHandler `(v  1 e 1 0 ]
"300
[v _UART1_SetFramingErrorHandler UART1_SetFramingErrorHandler `(v  1 e 1 0 ]
"304
[v _UART1_SetOverrunErrorHandler UART1_SetOverrunErrorHandler `(v  1 e 1 0 ]
"308
[v _UART1_SetErrorHandler UART1_SetErrorHandler `(v  1 e 1 0 ]
"314
[v _UART1_SetRxInterruptHandler UART1_SetRxInterruptHandler `(v  1 e 1 0 ]
"318
[v _UART1_SetTxInterruptHandler UART1_SetTxInterruptHandler `(v  1 e 1 0 ]
"518 C:\Users\srubi\MPLABXProjects\test.X/mcc_generated_files/uart1.h
[v _UART1_RxInterruptHandler UART1_RxInterruptHandler `*.38(v  1 e 3 0 ]
"536
[v _UART1_TxInterruptHandler UART1_TxInterruptHandler `*.38(v  1 e 3 0 ]
"1281 C:/Program Files/Microchip/MPLABX/v5.50/packs/Microchip/PIC18F-Q_DFP/1.11.185/xc8\pic\include\proc\pic18f27q43.h
[v _PMD0 PMD0 `VEuc  1 e 1 @96 ]
"1338
[v _PMD1 PMD1 `VEuc  1 e 1 @97 ]
"1400
[v _PMD3 PMD3 `VEuc  1 e 1 @99 ]
"1451
[v _PMD4 PMD4 `VEuc  1 e 1 @100 ]
"1507
[v _PMD5 PMD5 `VEuc  1 e 1 @101 ]
"1558
[v _PMD6 PMD6 `VEuc  1 e 1 @102 ]
"1620
[v _PMD7 PMD7 `VEuc  1 e 1 @103 ]
"1682
[v _PMD8 PMD8 `VEuc  1 e 1 @104 ]
"5141
[v _ACTCON ACTCON `VEuc  1 e 1 @172 ]
"5211
[v _OSCCON1 OSCCON1 `VEuc  1 e 1 @173 ]
"5351
[v _OSCCON3 OSCCON3 `VEuc  1 e 1 @175 ]
"5391
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @176 ]
"5449
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @177 ]
"5651
[v _OSCEN OSCEN `VEuc  1 e 1 @179 ]
"9597
[v _RC1PPS RC1PPS `VEuc  1 e 1 @530 ]
"9877
[v _RC6PPS RC6PPS `VEuc  1 e 1 @535 ]
"10259
[v _T1CKIPPS T1CKIPPS `VEuc  1 e 1 @578 ]
"13715
[v _U1RXPPS U1RXPPS `VEuc  1 e 1 @626 ]
"14411
[v _RC4I2C RC4I2C `VEuc  1 e 1 @646 ]
"14543
[v _RC3I2C RC3I2C `VEuc  1 e 1 @647 ]
"14675
[v _RB2I2C RB2I2C `VEuc  1 e 1 @648 ]
"14807
[v _RB1I2C RB1I2C `VEuc  1 e 1 @649 ]
"15984
[v _U1RXB U1RXB `VEuc  1 e 1 @673 ]
"16042
[v _U1TXB U1TXB `VEuc  1 e 1 @675 ]
"16107
[v _U1P1L U1P1L `VEuc  1 e 1 @677 ]
"16127
[v _U1P1H U1P1H `VEuc  1 e 1 @678 ]
"16154
[v _U1P2L U1P2L `VEuc  1 e 1 @679 ]
"16174
[v _U1P2H U1P2H `VEuc  1 e 1 @680 ]
"16201
[v _U1P3L U1P3L `VEuc  1 e 1 @681 ]
"16221
[v _U1P3H U1P3H `VEuc  1 e 1 @682 ]
"16241
[v _U1CON0 U1CON0 `VEuc  1 e 1 @683 ]
"16369
[v _U1CON1 U1CON1 `VEuc  1 e 1 @684 ]
"16449
[v _U1CON2 U1CON2 `VEuc  1 e 1 @685 ]
"16598
[v _U1BRGL U1BRGL `VEuc  1 e 1 @686 ]
"16618
[v _U1BRGH U1BRGH `VEuc  1 e 1 @687 ]
"16638
[v _U1FIFO U1FIFO `VEuc  1 e 1 @688 ]
"16768
[v _U1UIR U1UIR `VEuc  1 e 1 @689 ]
"16824
[v _U1ERRIR U1ERRIR `VEuc  1 e 1 @690 ]
[s S1082 . 1 `uc 1 TXCIF 1 0 :1:0 
`uc 1 RXFOIF 1 0 :1:1 
`uc 1 RXBKIF 1 0 :1:2 
`uc 1 FERIF 1 0 :1:3 
`uc 1 CERIF 1 0 :1:4 
`uc 1 ABDOVF 1 0 :1:5 
`uc 1 PERIF 1 0 :1:6 
`uc 1 TXMTIF 1 0 :1:7 
]
"16851
[s S1091 . 1 `uc 1 U1TXCIF 1 0 :1:0 
`uc 1 U1RXFOIF 1 0 :1:1 
`uc 1 U1RXBKIF 1 0 :1:2 
`uc 1 U1FERIF 1 0 :1:3 
`uc 1 U1CERIF 1 0 :1:4 
`uc 1 U1ABDOVF 1 0 :1:5 
`uc 1 U1PERIF 1 0 :1:6 
`uc 1 U1TXMTIF 1 0 :1:7 
]
[u S1100 . 1 `S1082 1 . 1 0 `S1091 1 . 1 0 ]
[v _U1ERRIRbits U1ERRIRbits `VES1100  1 e 1 @690 ]
"16936
[v _U1ERRIE U1ERRIE `VEuc  1 e 1 @691 ]
"22867
[v _TMR1L TMR1L `VEuc  1 e 1 @796 ]
"22937
[v _TMR1H TMR1H `VEuc  1 e 1 @797 ]
"23007
[v _T1CON T1CON `VEuc  1 e 1 @798 ]
[s S838 . 1 `uc 1 ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 NOT_SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 CKPS 1 0 :2:4 
]
"23043
[s S844 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 T1RD16 1 0 :1:1 
`uc 1 NOT_T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S851 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
]
[s S855 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD161 1 0 :1:1 
]
[u S858 . 1 `S838 1 . 1 0 `S844 1 . 1 0 `S851 1 . 1 0 `S855 1 . 1 0 ]
[v _T1CONbits T1CONbits `VES858  1 e 1 @798 ]
"23197
[v _T1GCON T1GCON `VEuc  1 e 1 @799 ]
[s S884 . 1 `uc 1 . 1 0 :2:0 
`uc 1 GVAL 1 0 :1:2 
`uc 1 GGO 1 0 :1:3 
`uc 1 GSPM 1 0 :1:4 
`uc 1 GTM 1 0 :1:5 
`uc 1 GPOL 1 0 :1:6 
`uc 1 GE 1 0 :1:7 
]
"23235
[s S892 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 T1GE 1 0 :1:7 
]
[s S900 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_DONE 1 0 :1:3 
]
[s S903 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T1DONE 1 0 :1:3 
]
[u S906 . 1 `S884 1 . 1 0 `S892 1 . 1 0 `S900 1 . 1 0 `S903 1 . 1 0 ]
[v _T1GCONbits T1GCONbits `VES906  1 e 1 @799 ]
"23411
[v _T1GATE T1GATE `VEuc  1 e 1 @800 ]
"23601
[v _T1CLK T1CLK `VEuc  1 e 1 @801 ]
"33974
[v _ADLTHL ADLTHL `VEuc  1 e 1 @985 ]
"34102
[v _ADLTHH ADLTHH `VEuc  1 e 1 @986 ]
"34237
[v _ADUTHL ADUTHL `VEuc  1 e 1 @987 ]
"34365
[v _ADUTHH ADUTHH `VEuc  1 e 1 @988 ]
"34500
[v _ADERRL ADERRL `VEuc  1 e 1 @989 ]
"34628
[v _ADERRH ADERRH `VEuc  1 e 1 @990 ]
"34763
[v _ADSTPTL ADSTPTL `VEuc  1 e 1 @991 ]
"34891
[v _ADSTPTH ADSTPTH `VEuc  1 e 1 @992 ]
"35026
[v _ADFLTRL ADFLTRL `VEuc  1 e 1 @993 ]
"35154
[v _ADFLTRH ADFLTRH `VEuc  1 e 1 @994 ]
"35291
[v _ADACCL ADACCL `VEuc  1 e 1 @995 ]
"35419
[v _ADACCH ADACCH `VEuc  1 e 1 @996 ]
"35547
[v _ADACCU ADACCU `VEuc  1 e 1 @997 ]
"35675
[v _ADCNT ADCNT `VEuc  1 e 1 @998 ]
"35803
[v _ADRPT ADRPT `VEuc  1 e 1 @999 ]
"35938
[v _ADPREVL ADPREVL `VEuc  1 e 1 @1000 ]
"36066
[v _ADPREVH ADPREVH `VEuc  1 e 1 @1001 ]
"36201
[v _ADRESL ADRESL `VEuc  1 e 1 @1002 ]
"36329
[v _ADRESH ADRESH `VEuc  1 e 1 @1003 ]
"36449
[v _ADPCH ADPCH `VEuc  1 e 1 @1004 ]
"36514
[v _ADACQL ADACQL `VEuc  1 e 1 @1006 ]
"36642
[v _ADACQH ADACQH `VEuc  1 e 1 @1007 ]
"36734
[v _ADCAP ADCAP `VEuc  1 e 1 @1008 ]
"36793
[v _ADPREL ADPREL `VEuc  1 e 1 @1009 ]
"36921
[v _ADPREH ADPREH `VEuc  1 e 1 @1010 ]
"37013
[v _ADCON0 ADCON0 `VEuc  1 e 1 @1011 ]
[s S395 . 1 `uc 1 GO 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 FM 1 0 :2:2 
`uc 1 CS 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CONT 1 0 :1:6 
`uc 1 ON 1 0 :1:7 
]
"37051
[s S403 . 1 `uc 1 ADGO 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 ADFM 1 0 :2:2 
`uc 1 ADCS 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 ADCONT 1 0 :1:6 
`uc 1 ADON 1 0 :1:7 
]
"37051
[s S411 . 1 `uc 1 DONE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 FM0 1 0 :1:2 
]
"37051
[s S415 . 1 `uc 1 GO_NOT_DONE 1 0 :1:0 
]
"37051
[s S417 . 1 `uc 1 GO_nDONE 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 ADFM0 1 0 :1:2 
]
"37051
[u S421 . 1 `S395 1 . 1 0 `S403 1 . 1 0 `S411 1 . 1 0 `S415 1 . 1 0 `S417 1 . 1 0 ]
"37051
"37051
[v _ADCON0bits ADCON0bits `VES421  1 e 1 @1011 ]
"37131
[v _ADCON1 ADCON1 `VEuc  1 e 1 @1012 ]
[s S635 . 1 `uc 1 DSEN 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 GPOL 1 0 :1:5 
`uc 1 IPEN 1 0 :1:6 
`uc 1 PPOL 1 0 :1:7 
]
"37152
[s S641 . 1 `uc 1 ADDSEN 1 0 :1:0 
`uc 1 . 1 0 :4:1 
`uc 1 ADGPOL 1 0 :1:5 
`uc 1 ADIPEN 1 0 :1:6 
`uc 1 ADPPOL 1 0 :1:7 
]
"37152
[u S647 . 1 `S635 1 . 1 0 `S641 1 . 1 0 ]
"37152
"37152
[v _ADCON1bits ADCON1bits `VES647  1 e 1 @1012 ]
"37197
[v _ADCON2 ADCON2 `VEuc  1 e 1 @1013 ]
[s S511 . 1 `uc 1 MD 1 0 :3:0 
`uc 1 ACLR 1 0 :1:3 
`uc 1 CRS 1 0 :3:4 
`uc 1 PSIS 1 0 :1:7 
]
"37234
[s S516 . 1 `uc 1 ADMD0 1 0 :1:0 
`uc 1 ADMD1 1 0 :1:1 
`uc 1 ADMD2 1 0 :1:2 
`uc 1 ADACLR 1 0 :1:3 
`uc 1 ADCRS0 1 0 :1:4 
`uc 1 ADCRS1 1 0 :1:5 
`uc 1 ADCRS2 1 0 :1:6 
`uc 1 ADPSIS 1 0 :1:7 
]
"37234
[s S525 . 1 `uc 1 ADMD 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 ADCRS 1 0 :3:4 
]
"37234
[s S529 . 1 `uc 1 MD0 1 0 :1:0 
`uc 1 MD1 1 0 :1:1 
`uc 1 MD2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 CRS0 1 0 :1:4 
`uc 1 CRS1 1 0 :1:5 
`uc 1 CRS2 1 0 :1:6 
]
"37234
[u S537 . 1 `S511 1 . 1 0 `S516 1 . 1 0 `S525 1 . 1 0 `S529 1 . 1 0 ]
"37234
"37234
[v _ADCON2bits ADCON2bits `VES537  1 e 1 @1013 ]
"37339
[v _ADCON3 ADCON3 `VEuc  1 e 1 @1014 ]
[s S456 . 1 `uc 1 TMD 1 0 :3:0 
`uc 1 SOI 1 0 :1:3 
`uc 1 CALC 1 0 :3:4 
]
"37374
[s S460 . 1 `uc 1 ADTMD0 1 0 :1:0 
`uc 1 ADTMD1 1 0 :1:1 
`uc 1 ADTMD2 1 0 :1:2 
`uc 1 ADSOI 1 0 :1:3 
`uc 1 ADCALC0 1 0 :1:4 
`uc 1 ADCALC1 1 0 :1:5 
`uc 1 ADCALC2 1 0 :1:6 
]
"37374
[s S468 . 1 `uc 1 ADTMD 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 ADCALC 1 0 :3:4 
]
"37374
[s S472 . 1 `uc 1 TMD0 1 0 :1:0 
`uc 1 TMD1 1 0 :1:1 
`uc 1 TMD2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 CALC0 1 0 :1:4 
`uc 1 CALC1 1 0 :1:5 
`uc 1 CALC2 1 0 :1:6 
]
"37374
[u S480 . 1 `S456 1 . 1 0 `S460 1 . 1 0 `S468 1 . 1 0 `S472 1 . 1 0 ]
"37374
"37374
[v _ADCON3bits ADCON3bits `VES480  1 e 1 @1014 ]
"37469
[v _ADSTAT ADSTAT `VEuc  1 e 1 @1015 ]
[s S571 . 1 `uc 1 STAT 1 0 :3:0 
`uc 1 . 1 0 :1:3 
`uc 1 MATH 1 0 :1:4 
`uc 1 LTHR 1 0 :1:5 
`uc 1 UTHR 1 0 :1:6 
`uc 1 AOV 1 0 :1:7 
]
"37506
[s S578 . 1 `uc 1 ADSTAT0 1 0 :1:0 
`uc 1 ADSTAT1 1 0 :1:1 
`uc 1 ADSTAT2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 ADMATH 1 0 :1:4 
`uc 1 ADLTHR 1 0 :1:5 
`uc 1 ADUTHR 1 0 :1:6 
`uc 1 ADAOV 1 0 :1:7 
]
"37506
[s S587 . 1 `uc 1 ADSTAT 1 0 :3:0 
`uc 1 . 1 0 :4:3 
`uc 1 ADOV 1 0 :1:7 
]
"37506
[s S591 . 1 `uc 1 STAT0 1 0 :1:0 
`uc 1 STAT1 1 0 :1:1 
`uc 1 STAT2 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 OV 1 0 :1:7 
]
"37506
[u S597 . 1 `S571 1 . 1 0 `S578 1 . 1 0 `S587 1 . 1 0 `S591 1 . 1 0 ]
"37506
"37506
[v _ADSTATbits ADSTATbits `VES597  1 e 1 @1015 ]
"37601
[v _ADREF ADREF `VEuc  1 e 1 @1016 ]
"37683
[v _ADACT ADACT `VEuc  1 e 1 @1017 ]
"37787
[v _ADCLK ADCLK `VEuc  1 e 1 @1018 ]
"37891
[v _ANSELA ANSELA `VEuc  1 e 1 @1024 ]
"37953
[v _WPUA WPUA `VEuc  1 e 1 @1025 ]
"38015
[v _ODCONA ODCONA `VEuc  1 e 1 @1026 ]
"38077
[v _SLRCONA SLRCONA `VEuc  1 e 1 @1027 ]
"38139
[v _INLVLA INLVLA `VEuc  1 e 1 @1028 ]
"38387
[v _ANSELB ANSELB `VEuc  1 e 1 @1032 ]
"38449
[v _WPUB WPUB `VEuc  1 e 1 @1033 ]
"38511
[v _ODCONB ODCONB `VEuc  1 e 1 @1034 ]
"38573
[v _SLRCONB SLRCONB `VEuc  1 e 1 @1035 ]
"38635
[v _INLVLB INLVLB `VEuc  1 e 1 @1036 ]
"38883
[v _ANSELC ANSELC `VEuc  1 e 1 @1040 ]
"38945
[v _WPUC WPUC `VEuc  1 e 1 @1041 ]
"39007
[v _ODCONC ODCONC `VEuc  1 e 1 @1042 ]
"39069
[v _SLRCONC SLRCONC `VEuc  1 e 1 @1043 ]
"39131
[v _INLVLC INLVLC `VEuc  1 e 1 @1044 ]
"39386
[v _WPUE WPUE `VEuc  1 e 1 @1057 ]
"39407
[v _ODCONE ODCONE `VEuc  1 e 1 @1058 ]
"39421
[v _INLVLE INLVLE `VEuc  1 e 1 @1060 ]
"39514
[v _NCO1ACCL NCO1ACCL `VEuc  1 e 1 @1088 ]
"39642
[v _NCO1ACCH NCO1ACCH `VEuc  1 e 1 @1089 ]
"39770
[v _NCO1ACCU NCO1ACCU `VEuc  1 e 1 @1090 ]
"39859
[v _NCO1INCL NCO1INCL `VEuc  1 e 1 @1091 ]
"39987
[v _NCO1INCH NCO1INCH `VEuc  1 e 1 @1092 ]
"40115
[v _NCO1INCU NCO1INCU `VEuc  1 e 1 @1093 ]
"40195
[v _NCO1CON NCO1CON `VEuc  1 e 1 @1094 ]
[s S757 . 1 `uc 1 PFM 1 0 :1:0 
`uc 1 . 1 0 :3:1 
`uc 1 POL 1 0 :1:4 
`uc 1 OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 EN 1 0 :1:7 
]
"40218
[s S764 . 1 `uc 1 NCO1PFM 1 0 :1:0 
`uc 1 . 1 0 :3:1 
`uc 1 NCO1POL 1 0 :1:4 
`uc 1 NCO1OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 NCO1EN 1 0 :1:7 
]
"40218
[u S771 . 1 `S757 1 . 1 0 `S764 1 . 1 0 ]
"40218
"40218
[v _NCO1CONbits NCO1CONbits `VES771  1 e 1 @1094 ]
"40263
[v _NCO1CLK NCO1CLK `VEuc  1 e 1 @1095 ]
[s S177 . 1 `uc 1 INT0IE 1 0 :1:0 
`uc 1 ZCDIE 1 0 :1:1 
`uc 1 ADIE 1 0 :1:2 
`uc 1 ACTIE 1 0 :1:3 
`uc 1 C1IE 1 0 :1:4 
`uc 1 SMT1IE 1 0 :1:5 
`uc 1 SMT1PRAIE 1 0 :1:6 
`uc 1 SMT1PWAIE 1 0 :1:7 
]
"43879
[u S186 . 1 `S177 1 . 1 0 ]
"43879
"43879
[v _PIE1bits PIE1bits `VES186  1 e 1 @1183 ]
[s S223 . 1 `uc 1 SPI1RXIE 1 0 :1:0 
`uc 1 SPI1TXIE 1 0 :1:1 
`uc 1 SPI1IE 1 0 :1:2 
`uc 1 TMR2IE 1 0 :1:3 
`uc 1 TMR1IE 1 0 :1:4 
`uc 1 TMR1GIE 1 0 :1:5 
`uc 1 CCP1IE 1 0 :1:6 
`uc 1 TMR0IE 1 0 :1:7 
]
"43986
[u S232 . 1 `S223 1 . 1 0 ]
"43986
"43986
[v _PIE3bits PIE3bits `VES232  1 e 1 @1185 ]
[s S139 . 1 `uc 1 U1RXIE 1 0 :1:0 
`uc 1 U1TXIE 1 0 :1:1 
`uc 1 U1EIE 1 0 :1:2 
`uc 1 U1IE 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 PWM1PIE 1 0 :1:6 
`uc 1 PWM1IE 1 0 :1:7 
]
"44047
[u S147 . 1 `S139 1 . 1 0 ]
"44047
"44047
[v _PIE4bits PIE4bits `VES147  1 e 1 @1186 ]
[s S198 . 1 `uc 1 INT0IF 1 0 :1:0 
`uc 1 ZCDIF 1 0 :1:1 
`uc 1 ADIF 1 0 :1:2 
`uc 1 ACTIF 1 0 :1:3 
`uc 1 C1IF 1 0 :1:4 
`uc 1 SMT1IF 1 0 :1:5 
`uc 1 SMT1PRAIF 1 0 :1:6 
`uc 1 SMT1PWAIF 1 0 :1:7 
]
"44753
[u S207 . 1 `S198 1 . 1 0 ]
"44753
"44753
[v _PIR1bits PIR1bits `VES207  1 e 1 @1199 ]
[s S244 . 1 `uc 1 SPI1RXIF 1 0 :1:0 
`uc 1 SPI1TXIF 1 0 :1:1 
`uc 1 SPI1IF 1 0 :1:2 
`uc 1 TMR2IF 1 0 :1:3 
`uc 1 TMR1IF 1 0 :1:4 
`uc 1 TMR1GIF 1 0 :1:5 
`uc 1 CCP1IF 1 0 :1:6 
`uc 1 TMR0IF 1 0 :1:7 
]
"44860
[u S253 . 1 `S244 1 . 1 0 ]
"44860
"44860
[v _PIR3bits PIR3bits `VES253  1 e 1 @1201 ]
[s S158 . 1 `uc 1 U1RXIF 1 0 :1:0 
`uc 1 U1TXIF 1 0 :1:1 
`uc 1 U1EIF 1 0 :1:2 
`uc 1 U1IF 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 PWM1PIF 1 0 :1:6 
`uc 1 PWM1IF 1 0 :1:7 
]
"44921
[u S166 . 1 `S158 1 . 1 0 ]
"44921
"44921
[v _PIR4bits PIR4bits `VES166  1 e 1 @1202 ]
"45558
[v _LATA LATA `VEuc  1 e 1 @1214 ]
"45620
[v _LATB LATB `VEuc  1 e 1 @1215 ]
"45682
[v _LATC LATC `VEuc  1 e 1 @1216 ]
"45813
[v _TRISA TRISA `VEuc  1 e 1 @1222 ]
"45875
[v _TRISB TRISB `VEuc  1 e 1 @1223 ]
"45937
[v _TRISC TRISC `VEuc  1 e 1 @1224 ]
[s S113 . 1 `uc 1 INT0EDG 1 0 :1:0 
`uc 1 INT1EDG 1 0 :1:1 
`uc 1 INT2EDG 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 IPEN 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"46357
[s S121 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GIEH 1 0 :1:7 
]
"46357
[u S124 . 1 `S113 1 . 1 0 `S121 1 . 1 0 ]
"46357
"46357
[v _INTCON0bits INTCON0bits `VES124  1 e 1 @1238 ]
"57 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/adcc.c
[v _ADCC_ADI_InterruptHandler ADCC_ADI_InterruptHandler `*.38(v  1 e 3 0 ]
"57 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/tmr1.c
[v _timer1ReloadVal timer1ReloadVal `VEus  1 e 2 0 ]
"58
[v _TMR1_InterruptHandler TMR1_InterruptHandler `*.38(v  1 e 3 0 ]
"63 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/uart1.c
[v _uart1TxHead uart1TxHead `VEuc  1 s 1 uart1TxHead ]
"64
[v _uart1TxTail uart1TxTail `VEuc  1 s 1 uart1TxTail ]
"65
[v _uart1TxBuffer uart1TxBuffer `VE[8]uc  1 s 8 uart1TxBuffer ]
"66
[v _uart1TxBufferRemaining uart1TxBufferRemaining `VEuc  1 e 1 0 ]
"68
[v _uart1RxHead uart1RxHead `VEuc  1 s 1 uart1RxHead ]
"69
[v _uart1RxTail uart1RxTail `VEuc  1 s 1 uart1RxTail ]
"70
[v _uart1RxBuffer uart1RxBuffer `VE[8]uc  1 s 8 uart1RxBuffer ]
[s S995 . 1 `uc 1 perr 1 0 :1:0 
`uc 1 ferr 1 0 :1:1 
`uc 1 oerr 1 0 :1:2 
`uc 1 reserved 1 0 :5:3 
]
"71
[u S1000 . 1 `S995 1 . 1 0 `uc 1 status 1 0 ]
[v _uart1RxStatusBuffer uart1RxStatusBuffer `VE[8]S1000  1 s 8 uart1RxStatusBuffer ]
"72
[v _uart1RxCount uart1RxCount `VEuc  1 e 1 0 ]
"73
[v _uart1RxLastError uart1RxLastError `VES1000  1 s 1 uart1RxLastError ]
"78
[v _UART1_FramingErrorHandler UART1_FramingErrorHandler `*.38(v  1 e 3 0 ]
"79
[v _UART1_OverrunErrorHandler UART1_OverrunErrorHandler `*.38(v  1 e 3 0 ]
"80
[v _UART1_ErrorHandler UART1_ErrorHandler `*.38(v  1 e 3 0 ]
"5 C:\Users\srubi\MPLABXProjects\test.X\main.c
[v _main main `(v  1 e 1 0 ]
{
"24
[v main@i i `i  1 a 2 14 ]
"22
[v main@hello hello `[6]uc  1 a 6 7 ]
"21
[v main@tmp tmp `uc  1 a 1 13 ]
[v main@F16335 F16335 `[6]uc  1 s 6 F16335 ]
"80
} 0
"165 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/uart1.c
[v _UART1_is_tx_ready UART1_is_tx_ready `(a  1 e 1 0 ]
{
"168
} 0
"160
[v _UART1_is_rx_ready UART1_is_rx_ready `(a  1 e 1 0 ]
{
"163
} 0
"201
[v _UART1_Write UART1_Write `(v  1 e 1 0 ]
{
[v UART1_Write@txData txData `uc  1 a 1 wreg ]
[v UART1_Write@txData txData `uc  1 a 1 wreg ]
[v UART1_Write@txData txData `uc  1 a 1 0 ]
"222
} 0
"179
[v _UART1_Read UART1_Read `(uc  1 e 1 0 ]
{
"181
[v UART1_Read@readValue readValue `uc  1 a 1 0 ]
"199
} 0
"127 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/tmr1.c
[v _TMR1_WriteTimer TMR1_WriteTimer `(v  1 e 1 0 ]
{
[v TMR1_WriteTimer@timerVal timerVal `us  1 p 2 0 ]
"147
} 0
"105
[v _TMR1_StopTimer TMR1_StopTimer `(v  1 e 1 0 ]
{
"109
} 0
"99
[v _TMR1_StartTimer TMR1_StartTimer `(v  1 e 1 0 ]
{
"103
} 0
"50 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/mcc.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"60
} 0
"86 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/uart1.c
[v _UART1_Initialize UART1_Initialize `(v  1 e 1 0 ]
{
"158
} 0
"318
[v _UART1_SetTxInterruptHandler UART1_SetTxInterruptHandler `(v  1 e 1 0 ]
{
[v UART1_SetTxInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 0 ]
"320
} 0
"314
[v _UART1_SetRxInterruptHandler UART1_SetRxInterruptHandler `(v  1 e 1 0 ]
{
[v UART1_SetRxInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 0 ]
"316
} 0
"304
[v _UART1_SetOverrunErrorHandler UART1_SetOverrunErrorHandler `(v  1 e 1 0 ]
{
[v UART1_SetOverrunErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 0 ]
"306
} 0
"300
[v _UART1_SetFramingErrorHandler UART1_SetFramingErrorHandler `(v  1 e 1 0 ]
{
[v UART1_SetFramingErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 0 ]
"302
} 0
"308
[v _UART1_SetErrorHandler UART1_SetErrorHandler `(v  1 e 1 0 ]
{
[v UART1_SetErrorHandler@interruptHandler interruptHandler `*.38(v  1 p 3 0 ]
"310
} 0
"64 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/tmr1.c
[v _TMR1_Initialize TMR1_Initialize `(v  1 e 1 0 ]
{
"97
} 0
"178
[v _TMR1_SetInterruptHandler TMR1_SetInterruptHandler `(v  1 e 1 0 ]
{
[v TMR1_SetInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 0 ]
"180
} 0
"78 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/mcc.c
[v _PMD_Initialize PMD_Initialize `(v  1 e 1 0 ]
{
"96
} 0
"55 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/pin_manager.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"128
} 0
"62 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/mcc.c
[v _OSCILLATOR_Initialize OSCILLATOR_Initialize `(v  1 e 1 0 ]
{
"76
} 0
"58 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/nco1.c
[v _NCO1_Initialize NCO1_Initialize `(v  1 e 1 0 ]
{
"81
} 0
"52 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
{
"56
} 0
"63 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/adcc.c
[v _ADCC_Initialize ADCC_Initialize `(v  1 e 1 0 ]
{
"118
} 0
"315
[v _ADCC_SetADIInterruptHandler ADCC_SetADIInterruptHandler `(v  1 e 1 0 ]
{
[v ADCC_SetADIInterruptHandler@InterruptHandler InterruptHandler `*.38(v  1 p 3 0 ]
"317
} 0
"58 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/interrupt_manager.c
[v _INTERRUPT_InterruptManager INTERRUPT_InterruptManager `IIH(v  1 e 1 0 ]
{
"81
} 0
"238 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/uart1.c
[v _UART1_Transmit_ISR UART1_Transmit_ISR `(v  1 e 1 0 ]
{
"256
} 0
"258
[v _UART1_Receive_ISR UART1_Receive_ISR `(v  1 e 1 0 ]
{
"280
} 0
"294
[v _UART1_DefaultOverrunErrorHandler UART1_DefaultOverrunErrorHandler `(v  1 e 1 0 ]
{
} 0
"292
[v _UART1_DefaultFramingErrorHandler UART1_DefaultFramingErrorHandler `(v  1 e 1 0 ]
{
} 0
"296
[v _UART1_DefaultErrorHandler UART1_DefaultErrorHandler `(v  1 e 1 0 ]
{
"298
} 0
"282
[v _UART1_RxDataHandler UART1_RxDataHandler `(v  1 e 1 0 ]
{
"290
} 0
"164 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/tmr1.c
[v _TMR1_ISR TMR1_ISR `(v  1 e 1 0 ]
{
"175
} 0
"182
[v _TMR1_DefaultInterruptHandler TMR1_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"187
} 0
"306 C:\Users\srubi\MPLABXProjects\test.X\mcc_generated_files/adcc.c
[v _ADCC_ISR ADCC_ISR `(v  1 e 1 0 ]
{
"313
} 0
"319
[v _ADCC_DefaultInterruptHandler ADCC_DefaultInterruptHandler `(v  1 e 1 0 ]
{
"322
} 0
