{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 22:52:17 2020 " "Info: Processing started: Thu Apr 16 22:52:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off piano -c piano --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off piano -c piano --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 7 -1 0 } } { "e:/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_tmp " "Info: Detected ripple clock \"clk_tmp\" as buffer" {  } { { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 17 -1 0 } } { "e:/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register cnt clk_tmp 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"cnt\" and destination register \"clk_tmp\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.735 ns + Longest register register " "Info: + Longest register to register delay is 0.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt 1 REG LCFF_X1_Y5_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N7; Fanout = 2; REG Node = 'cnt'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.206 ns) 0.627 ns clk_tmp~0 2 COMB LCCOMB_X1_Y5_N4 1 " "Info: 2: + IC(0.421 ns) + CELL(0.206 ns) = 0.627 ns; Loc. = LCCOMB_X1_Y5_N4; Fanout = 1; COMB Node = 'clk_tmp~0'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { cnt clk_tmp~0 } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.735 ns clk_tmp 3 REG LCFF_X1_Y5_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.735 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 2; REG Node = 'clk_tmp'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { clk_tmp~0 clk_tmp } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 42.72 % ) " "Info: Total cell delay = 0.314 ns ( 42.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.421 ns ( 57.28 % ) " "Info: Total interconnect delay = 0.421 ns ( 57.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { cnt clk_tmp~0 clk_tmp } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "0.735 ns" { cnt {} clk_tmp~0 {} clk_tmp {} } { 0.000ns 0.421ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.691 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_J1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_J1; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.666 ns) 2.691 ns clk_tmp 2 REG LCFF_X1_Y5_N5 2 " "Info: 2: + IC(0.935 ns) + CELL(0.666 ns) = 2.691 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 2; REG Node = 'clk_tmp'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clk clk_tmp } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 65.25 % ) " "Info: Total cell delay = 1.756 ns ( 65.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.935 ns ( 34.75 % ) " "Info: Total interconnect delay = 0.935 ns ( 34.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk_tmp } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk_tmp {} } { 0.000ns 0.000ns 0.935ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.691 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_J1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_J1; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.666 ns) 2.691 ns cnt 2 REG LCFF_X1_Y5_N7 2 " "Info: 2: + IC(0.935 ns) + CELL(0.666 ns) = 2.691 ns; Loc. = LCFF_X1_Y5_N7; Fanout = 2; REG Node = 'cnt'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clk cnt } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 65.25 % ) " "Info: Total cell delay = 1.756 ns ( 65.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.935 ns ( 34.75 % ) " "Info: Total interconnect delay = 0.935 ns ( 34.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk cnt } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} cnt {} } { 0.000ns 0.000ns 0.935ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk_tmp } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk_tmp {} } { 0.000ns 0.000ns 0.935ns } { 0.000ns 1.090ns 0.666ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk cnt } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} cnt {} } { 0.000ns 0.000ns 0.935ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { cnt clk_tmp~0 clk_tmp } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "0.735 ns" { cnt {} clk_tmp~0 {} clk_tmp {} } { 0.000ns 0.421ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk clk_tmp } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} clk_tmp {} } { 0.000ns 0.000ns 0.935ns } { 0.000ns 1.090ns 0.666ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { clk cnt } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { clk {} clk~combout {} cnt {} } { 0.000ns 0.000ns 0.935ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_tmp } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "" { clk_tmp {} } {  } {  } "" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 17 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "data_row\[1\] index_tone\[2\] clk 0.687 ns register " "Info: tsu for register \"data_row\[1\]\" (data pin = \"index_tone\[2\]\", clock pin = \"clk\") is 0.687 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.787 ns + Longest pin register " "Info: + Longest pin to register delay is 7.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns index_tone\[2\] 1 PIN PIN_N2 13 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_N2; Fanout = 13; PIN Node = 'index_tone\[2\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { index_tone[2] } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.814 ns) + CELL(0.370 ns) 7.119 ns Mux6~0 2 COMB LCCOMB_X1_Y6_N30 2 " "Info: 2: + IC(5.814 ns) + CELL(0.370 ns) = 7.119 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 2; COMB Node = 'Mux6~0'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "6.184 ns" { index_tone[2] Mux6~0 } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 7.679 ns data_row\[1\]~feeder 3 COMB LCCOMB_X1_Y6_N0 1 " "Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 7.679 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'data_row\[1\]~feeder'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { Mux6~0 data_row[1]~feeder } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.787 ns data_row\[1\] 4 REG LCFF_X1_Y6_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.787 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'data_row\[1\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { data_row[1]~feeder data_row[1] } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.619 ns ( 20.79 % ) " "Info: Total cell delay = 1.619 ns ( 20.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.168 ns ( 79.21 % ) " "Info: Total interconnect delay = 6.168 ns ( 79.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.787 ns" { index_tone[2] Mux6~0 data_row[1]~feeder data_row[1] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.787 ns" { index_tone[2] {} index_tone[2]~combout {} Mux6~0 {} data_row[1]~feeder {} data_row[1] {} } { 0.000ns 0.000ns 5.814ns 0.354ns 0.000ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.060 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_J1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_J1; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.970 ns) 2.995 ns clk_tmp 2 REG LCFF_X1_Y5_N5 2 " "Info: 2: + IC(0.935 ns) + CELL(0.970 ns) = 2.995 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 2; REG Node = 'clk_tmp'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { clk clk_tmp } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.583 ns) + CELL(0.000 ns) 5.578 ns clk_tmp~clkctrl 3 COMB CLKCTRL_G6 14 " "Info: 3: + IC(2.583 ns) + CELL(0.000 ns) = 5.578 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'clk_tmp~clkctrl'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clk_tmp clk_tmp~clkctrl } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.666 ns) 7.060 ns data_row\[1\] 4 REG LCFF_X1_Y6_N1 1 " "Info: 4: + IC(0.816 ns) + CELL(0.666 ns) = 7.060 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'data_row\[1\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { clk_tmp~clkctrl data_row[1] } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 38.61 % ) " "Info: Total cell delay = 2.726 ns ( 38.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.334 ns ( 61.39 % ) " "Info: Total interconnect delay = 4.334 ns ( 61.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { clk clk_tmp clk_tmp~clkctrl data_row[1] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { clk {} clk~combout {} clk_tmp {} clk_tmp~clkctrl {} data_row[1] {} } { 0.000ns 0.000ns 0.935ns 2.583ns 0.816ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.787 ns" { index_tone[2] Mux6~0 data_row[1]~feeder data_row[1] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.787 ns" { index_tone[2] {} index_tone[2]~combout {} Mux6~0 {} data_row[1]~feeder {} data_row[1] {} } { 0.000ns 0.000ns 5.814ns 0.354ns 0.000ns } { 0.000ns 0.935ns 0.370ns 0.206ns 0.108ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { clk clk_tmp clk_tmp~clkctrl data_row[1] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { clk {} clk~combout {} clk_tmp {} clk_tmp~clkctrl {} data_row[1] {} } { 0.000ns 0.000ns 0.935ns 2.583ns 0.816ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk lie\[2\] data_row\[2\] 13.542 ns register " "Info: tco from clock \"clk\" to destination pin \"lie\[2\]\" through register \"data_row\[2\]\" is 13.542 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.060 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_J1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_J1; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.970 ns) 2.995 ns clk_tmp 2 REG LCFF_X1_Y5_N5 2 " "Info: 2: + IC(0.935 ns) + CELL(0.970 ns) = 2.995 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 2; REG Node = 'clk_tmp'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { clk clk_tmp } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.583 ns) + CELL(0.000 ns) 5.578 ns clk_tmp~clkctrl 3 COMB CLKCTRL_G6 14 " "Info: 3: + IC(2.583 ns) + CELL(0.000 ns) = 5.578 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'clk_tmp~clkctrl'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clk_tmp clk_tmp~clkctrl } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.666 ns) 7.060 ns data_row\[2\] 4 REG LCFF_X1_Y6_N3 1 " "Info: 4: + IC(0.816 ns) + CELL(0.666 ns) = 7.060 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 1; REG Node = 'data_row\[2\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { clk_tmp~clkctrl data_row[2] } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 38.61 % ) " "Info: Total cell delay = 2.726 ns ( 38.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.334 ns ( 61.39 % ) " "Info: Total interconnect delay = 4.334 ns ( 61.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { clk clk_tmp clk_tmp~clkctrl data_row[2] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { clk {} clk~combout {} clk_tmp {} clk_tmp~clkctrl {} data_row[2] {} } { 0.000ns 0.000ns 0.935ns 2.583ns 0.816ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.178 ns + Longest register pin " "Info: + Longest register to pin delay is 6.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_row\[2\] 1 REG LCFF_X1_Y6_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N3; Fanout = 1; REG Node = 'data_row\[2\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_row[2] } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.142 ns) + CELL(3.036 ns) 6.178 ns lie\[2\] 2 PIN PIN_M14 0 " "Info: 2: + IC(3.142 ns) + CELL(3.036 ns) = 6.178 ns; Loc. = PIN_M14; Fanout = 0; PIN Node = 'lie\[2\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { data_row[2] lie[2] } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.036 ns ( 49.14 % ) " "Info: Total cell delay = 3.036 ns ( 49.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.142 ns ( 50.86 % ) " "Info: Total interconnect delay = 3.142 ns ( 50.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { data_row[2] lie[2] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "6.178 ns" { data_row[2] {} lie[2] {} } { 0.000ns 3.142ns } { 0.000ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { clk clk_tmp clk_tmp~clkctrl data_row[2] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { clk {} clk~combout {} clk_tmp {} clk_tmp~clkctrl {} data_row[2] {} } { 0.000ns 0.000ns 0.935ns 2.583ns 0.816ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { data_row[2] lie[2] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "6.178 ns" { data_row[2] {} lie[2] {} } { 0.000ns 3.142ns } { 0.000ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "data_line\[4\] index_tone\[1\] clk 5.266 ns register " "Info: th for register \"data_line\[4\]\" (data pin = \"index_tone\[1\]\", clock pin = \"clk\") is 5.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.060 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_J1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_J1; Fanout = 2; CLK Node = 'clk'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.935 ns) + CELL(0.970 ns) 2.995 ns clk_tmp 2 REG LCFF_X1_Y5_N5 2 " "Info: 2: + IC(0.935 ns) + CELL(0.970 ns) = 2.995 ns; Loc. = LCFF_X1_Y5_N5; Fanout = 2; REG Node = 'clk_tmp'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { clk clk_tmp } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.583 ns) + CELL(0.000 ns) 5.578 ns clk_tmp~clkctrl 3 COMB CLKCTRL_G6 14 " "Info: 3: + IC(2.583 ns) + CELL(0.000 ns) = 5.578 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'clk_tmp~clkctrl'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { clk_tmp clk_tmp~clkctrl } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.666 ns) 7.060 ns data_line\[4\] 4 REG LCFF_X1_Y6_N21 1 " "Info: 4: + IC(0.816 ns) + CELL(0.666 ns) = 7.060 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'data_line\[4\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { clk_tmp~clkctrl data_line[4] } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 38.61 % ) " "Info: Total cell delay = 2.726 ns ( 38.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.334 ns ( 61.39 % ) " "Info: Total interconnect delay = 4.334 ns ( 61.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { clk clk_tmp clk_tmp~clkctrl data_line[4] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { clk {} clk~combout {} clk_tmp {} clk_tmp~clkctrl {} data_line[4] {} } { 0.000ns 0.000ns 0.935ns 2.583ns 0.816ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns index_tone\[1\] 1 PIN PIN_J2 12 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_J2; Fanout = 12; PIN Node = 'index_tone\[1\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "" { index_tone[1] } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.202 ns) 1.992 ns Mux6~5 2 COMB LCCOMB_X1_Y6_N20 1 " "Info: 2: + IC(0.700 ns) + CELL(0.202 ns) = 1.992 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = 'Mux6~5'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { index_tone[1] Mux6~5 } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.100 ns data_line\[4\] 3 REG LCFF_X1_Y6_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.100 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 1; REG Node = 'data_line\[4\]'" {  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Mux6~5 data_line[4] } "NODE_NAME" } } { "lattice.vhd" "" { Text "D:/music_play_vhdl/lattice.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.400 ns ( 66.67 % ) " "Info: Total cell delay = 1.400 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.700 ns ( 33.33 % ) " "Info: Total interconnect delay = 0.700 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { index_tone[1] Mux6~5 data_line[4] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { index_tone[1] {} index_tone[1]~combout {} Mux6~5 {} data_line[4] {} } { 0.000ns 0.000ns 0.700ns 0.000ns } { 0.000ns 1.090ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { clk clk_tmp clk_tmp~clkctrl data_line[4] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { clk {} clk~combout {} clk_tmp {} clk_tmp~clkctrl {} data_line[4] {} } { 0.000ns 0.000ns 0.935ns 2.583ns 0.816ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } } { "e:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { index_tone[1] Mux6~5 data_line[4] } "NODE_NAME" } } { "e:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { index_tone[1] {} index_tone[1]~combout {} Mux6~5 {} data_line[4] {} } { 0.000ns 0.000ns 0.700ns 0.000ns } { 0.000ns 1.090ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 22:52:17 2020 " "Info: Processing ended: Thu Apr 16 22:52:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
