// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sub_ln1179,
        exp_x_address0,
        exp_x_ce0,
        exp_x_q0,
        exp_x_1_address0,
        exp_x_1_ce0,
        exp_x_1_q0,
        exp_x_2_address0,
        exp_x_2_ce0,
        exp_x_2_q0,
        exp_x_3_address0,
        exp_x_3_ce0,
        exp_x_3_q0,
        exp_x_4_address0,
        exp_x_4_ce0,
        exp_x_4_q0,
        exp_x_5_address0,
        exp_x_5_ce0,
        exp_x_5_q0,
        exp_x_6_address0,
        exp_x_6_ce0,
        exp_x_6_q0,
        exp_x_7_address0,
        exp_x_7_ce0,
        exp_x_7_q0,
        exp_x_8_address0,
        exp_x_8_ce0,
        exp_x_8_q0,
        exp_x_9_address0,
        exp_x_9_ce0,
        exp_x_9_q0,
        exp_x_10_address0,
        exp_x_10_ce0,
        exp_x_10_q0,
        exp_x_11_address0,
        exp_x_11_ce0,
        exp_x_11_q0,
        exp_x_12_address0,
        exp_x_12_ce0,
        exp_x_12_q0,
        exp_x_13_address0,
        exp_x_13_ce0,
        exp_x_13_q0,
        exp_x_14_address0,
        exp_x_14_ce0,
        exp_x_14_q0,
        exp_x_15_address0,
        exp_x_15_ce0,
        exp_x_15_q0,
        exp_x_16_address0,
        exp_x_16_ce0,
        exp_x_16_q0,
        exp_x_17_address0,
        exp_x_17_ce0,
        exp_x_17_q0,
        exp_x_18_address0,
        exp_x_18_ce0,
        exp_x_18_q0,
        exp_x_19_address0,
        exp_x_19_ce0,
        exp_x_19_q0,
        exp_x_20_address0,
        exp_x_20_ce0,
        exp_x_20_q0,
        exp_x_21_address0,
        exp_x_21_ce0,
        exp_x_21_q0,
        exp_x_22_address0,
        exp_x_22_ce0,
        exp_x_22_q0,
        exp_x_23_address0,
        exp_x_23_ce0,
        exp_x_23_q0,
        exp_x_24_address0,
        exp_x_24_ce0,
        exp_x_24_q0,
        exp_x_25_address0,
        exp_x_25_ce0,
        exp_x_25_q0,
        exp_x_26_address0,
        exp_x_26_ce0,
        exp_x_26_q0,
        exp_x_27_address0,
        exp_x_27_ce0,
        exp_x_27_q0,
        exp_x_28_address0,
        exp_x_28_ce0,
        exp_x_28_q0,
        exp_x_29_address0,
        exp_x_29_ce0,
        exp_x_29_q0,
        exp_x_30_address0,
        exp_x_30_ce0,
        exp_x_30_q0,
        exp_x_31_address0,
        exp_x_31_ce0,
        exp_x_31_q0,
        sum,
        select_ln1256,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] sub_ln1179;
output  [7:0] exp_x_address0;
output   exp_x_ce0;
input  [31:0] exp_x_q0;
output  [7:0] exp_x_1_address0;
output   exp_x_1_ce0;
input  [31:0] exp_x_1_q0;
output  [7:0] exp_x_2_address0;
output   exp_x_2_ce0;
input  [31:0] exp_x_2_q0;
output  [7:0] exp_x_3_address0;
output   exp_x_3_ce0;
input  [31:0] exp_x_3_q0;
output  [7:0] exp_x_4_address0;
output   exp_x_4_ce0;
input  [31:0] exp_x_4_q0;
output  [7:0] exp_x_5_address0;
output   exp_x_5_ce0;
input  [31:0] exp_x_5_q0;
output  [7:0] exp_x_6_address0;
output   exp_x_6_ce0;
input  [31:0] exp_x_6_q0;
output  [7:0] exp_x_7_address0;
output   exp_x_7_ce0;
input  [31:0] exp_x_7_q0;
output  [7:0] exp_x_8_address0;
output   exp_x_8_ce0;
input  [31:0] exp_x_8_q0;
output  [7:0] exp_x_9_address0;
output   exp_x_9_ce0;
input  [31:0] exp_x_9_q0;
output  [7:0] exp_x_10_address0;
output   exp_x_10_ce0;
input  [31:0] exp_x_10_q0;
output  [7:0] exp_x_11_address0;
output   exp_x_11_ce0;
input  [31:0] exp_x_11_q0;
output  [7:0] exp_x_12_address0;
output   exp_x_12_ce0;
input  [31:0] exp_x_12_q0;
output  [7:0] exp_x_13_address0;
output   exp_x_13_ce0;
input  [31:0] exp_x_13_q0;
output  [7:0] exp_x_14_address0;
output   exp_x_14_ce0;
input  [31:0] exp_x_14_q0;
output  [7:0] exp_x_15_address0;
output   exp_x_15_ce0;
input  [31:0] exp_x_15_q0;
output  [7:0] exp_x_16_address0;
output   exp_x_16_ce0;
input  [31:0] exp_x_16_q0;
output  [7:0] exp_x_17_address0;
output   exp_x_17_ce0;
input  [31:0] exp_x_17_q0;
output  [7:0] exp_x_18_address0;
output   exp_x_18_ce0;
input  [31:0] exp_x_18_q0;
output  [7:0] exp_x_19_address0;
output   exp_x_19_ce0;
input  [31:0] exp_x_19_q0;
output  [7:0] exp_x_20_address0;
output   exp_x_20_ce0;
input  [31:0] exp_x_20_q0;
output  [7:0] exp_x_21_address0;
output   exp_x_21_ce0;
input  [31:0] exp_x_21_q0;
output  [7:0] exp_x_22_address0;
output   exp_x_22_ce0;
input  [31:0] exp_x_22_q0;
output  [7:0] exp_x_23_address0;
output   exp_x_23_ce0;
input  [31:0] exp_x_23_q0;
output  [7:0] exp_x_24_address0;
output   exp_x_24_ce0;
input  [31:0] exp_x_24_q0;
output  [7:0] exp_x_25_address0;
output   exp_x_25_ce0;
input  [31:0] exp_x_25_q0;
output  [7:0] exp_x_26_address0;
output   exp_x_26_ce0;
input  [31:0] exp_x_26_q0;
output  [7:0] exp_x_27_address0;
output   exp_x_27_ce0;
input  [31:0] exp_x_27_q0;
output  [7:0] exp_x_28_address0;
output   exp_x_28_ce0;
input  [31:0] exp_x_28_q0;
output  [7:0] exp_x_29_address0;
output   exp_x_29_ce0;
input  [31:0] exp_x_29_q0;
output  [7:0] exp_x_30_address0;
output   exp_x_30_ce0;
input  [31:0] exp_x_30_q0;
output  [7:0] exp_x_31_address0;
output   exp_x_31_ce0;
input  [31:0] exp_x_31_q0;
input  [31:0] sum;
input  [11:0] select_ln1256;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1;

reg ap_idle;
reg exp_x_ce0;
reg exp_x_1_ce0;
reg exp_x_2_ce0;
reg exp_x_3_ce0;
reg exp_x_4_ce0;
reg exp_x_5_ce0;
reg exp_x_6_ce0;
reg exp_x_7_ce0;
reg exp_x_8_ce0;
reg exp_x_9_ce0;
reg exp_x_10_ce0;
reg exp_x_11_ce0;
reg exp_x_12_ce0;
reg exp_x_13_ce0;
reg exp_x_14_ce0;
reg exp_x_15_ce0;
reg exp_x_16_ce0;
reg exp_x_17_ce0;
reg exp_x_18_ce0;
reg exp_x_19_ce0;
reg exp_x_20_ce0;
reg exp_x_21_ce0;
reg exp_x_22_ce0;
reg exp_x_23_ce0;
reg exp_x_24_ce0;
reg exp_x_25_ce0;
reg exp_x_26_ce0;
reg exp_x_27_ce0;
reg exp_x_28_ce0;
reg exp_x_29_ce0;
reg exp_x_30_ce0;
reg exp_x_31_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1212_fu_1320_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [5:0] lshr_ln4_reg_1678;
reg   [5:0] lshr_ln4_reg_1678_pp0_iter1_reg;
reg   [5:0] lshr_ln4_reg_1678_pp0_iter2_reg;
reg   [5:0] lshr_ln4_reg_1678_pp0_iter3_reg;
reg   [5:0] lshr_ln4_reg_1678_pp0_iter4_reg;
reg   [5:0] lshr_ln4_reg_1678_pp0_iter5_reg;
reg   [5:0] lshr_ln4_reg_1678_pp0_iter6_reg;
reg   [5:0] lshr_ln4_reg_1678_pp0_iter7_reg;
reg   [5:0] lshr_ln4_reg_1678_pp0_iter8_reg;
reg   [5:0] lshr_ln4_reg_1678_pp0_iter9_reg;
reg   [5:0] lshr_ln4_reg_1678_pp0_iter10_reg;
reg   [31:0] exp_x_load_reg_1684;
reg   [31:0] exp_x_1_load_reg_1689;
reg   [31:0] exp_x_2_load_reg_1694;
reg   [31:0] exp_x_3_load_reg_1699;
reg   [31:0] exp_x_4_load_reg_1704;
reg   [31:0] exp_x_5_load_reg_1709;
reg   [31:0] exp_x_6_load_reg_1714;
reg   [31:0] exp_x_7_load_reg_1719;
reg   [31:0] exp_x_8_load_reg_1724;
reg   [31:0] exp_x_9_load_reg_1729;
reg   [31:0] exp_x_10_load_reg_1734;
reg   [31:0] exp_x_11_load_reg_1739;
reg   [31:0] exp_x_12_load_reg_1744;
reg   [31:0] exp_x_13_load_reg_1749;
reg   [31:0] exp_x_14_load_reg_1754;
reg   [31:0] exp_x_15_load_reg_1759;
reg   [31:0] exp_x_16_load_reg_1764;
reg   [31:0] exp_x_17_load_reg_1769;
reg   [31:0] exp_x_18_load_reg_1774;
reg   [31:0] exp_x_19_load_reg_1779;
reg   [31:0] exp_x_20_load_reg_1784;
reg   [31:0] exp_x_21_load_reg_1789;
reg   [31:0] exp_x_22_load_reg_1794;
reg   [31:0] exp_x_23_load_reg_1799;
reg   [31:0] exp_x_24_load_reg_1804;
reg   [31:0] exp_x_25_load_reg_1809;
reg   [31:0] exp_x_26_load_reg_1814;
reg   [31:0] exp_x_27_load_reg_1819;
reg   [31:0] exp_x_28_load_reg_1824;
reg   [31:0] exp_x_29_load_reg_1829;
reg   [31:0] exp_x_30_load_reg_1834;
reg   [31:0] exp_x_31_load_reg_1839;
wire   [31:0] grp_fu_1184_p2;
reg   [31:0] y_reg_1844;
wire   [31:0] grp_fu_1188_p2;
reg   [31:0] y_1_reg_1849;
wire   [31:0] grp_fu_1192_p2;
reg   [31:0] y_2_reg_1854;
wire   [31:0] grp_fu_1196_p2;
reg   [31:0] y_3_reg_1859;
wire   [31:0] grp_fu_1200_p2;
reg   [31:0] y_4_reg_1864;
wire   [31:0] grp_fu_1204_p2;
reg   [31:0] y_5_reg_1869;
wire   [31:0] grp_fu_1208_p2;
reg   [31:0] y_6_reg_1874;
wire   [31:0] grp_fu_1212_p2;
reg   [31:0] y_7_reg_1879;
wire   [31:0] grp_fu_1216_p2;
reg   [31:0] y_8_reg_1884;
wire   [31:0] grp_fu_1220_p2;
reg   [31:0] y_9_reg_1889;
wire   [31:0] grp_fu_1224_p2;
reg   [31:0] y_10_reg_1894;
wire   [31:0] grp_fu_1228_p2;
reg   [31:0] y_11_reg_1899;
wire   [31:0] grp_fu_1232_p2;
reg   [31:0] y_12_reg_1904;
wire   [31:0] grp_fu_1236_p2;
reg   [31:0] y_13_reg_1909;
wire   [31:0] grp_fu_1240_p2;
reg   [31:0] y_14_reg_1914;
wire   [31:0] grp_fu_1244_p2;
reg   [31:0] y_15_reg_1919;
wire   [31:0] grp_fu_1248_p2;
reg   [31:0] y_16_reg_1924;
wire   [31:0] grp_fu_1252_p2;
reg   [31:0] y_17_reg_1929;
wire   [31:0] grp_fu_1256_p2;
reg   [31:0] y_18_reg_1934;
wire   [31:0] grp_fu_1260_p2;
reg   [31:0] y_19_reg_1939;
wire   [31:0] grp_fu_1264_p2;
reg   [31:0] y_20_reg_1944;
wire   [31:0] grp_fu_1268_p2;
reg   [31:0] y_21_reg_1949;
wire   [31:0] grp_fu_1272_p2;
reg   [31:0] y_22_reg_1954;
wire   [31:0] grp_fu_1276_p2;
reg   [31:0] y_23_reg_1959;
wire   [31:0] grp_fu_1280_p2;
reg   [31:0] y_24_reg_1964;
wire   [31:0] grp_fu_1284_p2;
reg   [31:0] y_25_reg_1969;
wire   [31:0] grp_fu_1288_p2;
reg   [31:0] y_26_reg_1974;
wire   [31:0] grp_fu_1292_p2;
reg   [31:0] y_27_reg_1979;
wire   [31:0] grp_fu_1296_p2;
reg   [31:0] y_28_reg_1984;
wire   [31:0] grp_fu_1300_p2;
reg   [31:0] y_29_reg_1989;
wire   [31:0] grp_fu_1304_p2;
reg   [31:0] y_30_reg_1994;
wire   [31:0] grp_fu_1308_p2;
reg   [31:0] y_31_reg_1999;
wire    tmp_round_float32_to_bf16_ieee_fu_992_ap_ready;
wire   [15:0] tmp_round_float32_to_bf16_ieee_fu_992_ap_return;
wire    tmp_1_round_float32_to_bf16_ieee_fu_998_ap_ready;
wire   [15:0] tmp_1_round_float32_to_bf16_ieee_fu_998_ap_return;
wire    tmp_2_round_float32_to_bf16_ieee_fu_1004_ap_ready;
wire   [15:0] tmp_2_round_float32_to_bf16_ieee_fu_1004_ap_return;
wire    tmp_3_round_float32_to_bf16_ieee_fu_1010_ap_ready;
wire   [15:0] tmp_3_round_float32_to_bf16_ieee_fu_1010_ap_return;
wire    tmp_4_round_float32_to_bf16_ieee_fu_1016_ap_ready;
wire   [15:0] tmp_4_round_float32_to_bf16_ieee_fu_1016_ap_return;
wire    tmp_5_round_float32_to_bf16_ieee_fu_1022_ap_ready;
wire   [15:0] tmp_5_round_float32_to_bf16_ieee_fu_1022_ap_return;
wire    tmp_6_round_float32_to_bf16_ieee_fu_1028_ap_ready;
wire   [15:0] tmp_6_round_float32_to_bf16_ieee_fu_1028_ap_return;
wire    tmp_7_round_float32_to_bf16_ieee_fu_1034_ap_ready;
wire   [15:0] tmp_7_round_float32_to_bf16_ieee_fu_1034_ap_return;
wire    tmp_8_round_float32_to_bf16_ieee_fu_1040_ap_ready;
wire   [15:0] tmp_8_round_float32_to_bf16_ieee_fu_1040_ap_return;
wire    tmp_9_round_float32_to_bf16_ieee_fu_1046_ap_ready;
wire   [15:0] tmp_9_round_float32_to_bf16_ieee_fu_1046_ap_return;
wire    tmp_s_round_float32_to_bf16_ieee_fu_1052_ap_ready;
wire   [15:0] tmp_s_round_float32_to_bf16_ieee_fu_1052_ap_return;
wire    tmp_10_round_float32_to_bf16_ieee_fu_1058_ap_ready;
wire   [15:0] tmp_10_round_float32_to_bf16_ieee_fu_1058_ap_return;
wire    tmp_11_round_float32_to_bf16_ieee_fu_1064_ap_ready;
wire   [15:0] tmp_11_round_float32_to_bf16_ieee_fu_1064_ap_return;
wire    tmp_12_round_float32_to_bf16_ieee_fu_1070_ap_ready;
wire   [15:0] tmp_12_round_float32_to_bf16_ieee_fu_1070_ap_return;
wire    tmp_13_round_float32_to_bf16_ieee_fu_1076_ap_ready;
wire   [15:0] tmp_13_round_float32_to_bf16_ieee_fu_1076_ap_return;
wire    tmp_14_round_float32_to_bf16_ieee_fu_1082_ap_ready;
wire   [15:0] tmp_14_round_float32_to_bf16_ieee_fu_1082_ap_return;
wire    tmp_15_round_float32_to_bf16_ieee_fu_1088_ap_ready;
wire   [15:0] tmp_15_round_float32_to_bf16_ieee_fu_1088_ap_return;
wire    tmp_16_round_float32_to_bf16_ieee_fu_1094_ap_ready;
wire   [15:0] tmp_16_round_float32_to_bf16_ieee_fu_1094_ap_return;
wire    tmp_17_round_float32_to_bf16_ieee_fu_1100_ap_ready;
wire   [15:0] tmp_17_round_float32_to_bf16_ieee_fu_1100_ap_return;
wire    tmp_18_round_float32_to_bf16_ieee_fu_1106_ap_ready;
wire   [15:0] tmp_18_round_float32_to_bf16_ieee_fu_1106_ap_return;
wire    tmp_19_round_float32_to_bf16_ieee_fu_1112_ap_ready;
wire   [15:0] tmp_19_round_float32_to_bf16_ieee_fu_1112_ap_return;
wire    tmp_20_round_float32_to_bf16_ieee_fu_1118_ap_ready;
wire   [15:0] tmp_20_round_float32_to_bf16_ieee_fu_1118_ap_return;
wire    tmp_21_round_float32_to_bf16_ieee_fu_1124_ap_ready;
wire   [15:0] tmp_21_round_float32_to_bf16_ieee_fu_1124_ap_return;
wire    tmp_22_round_float32_to_bf16_ieee_fu_1130_ap_ready;
wire   [15:0] tmp_22_round_float32_to_bf16_ieee_fu_1130_ap_return;
wire    tmp_23_round_float32_to_bf16_ieee_fu_1136_ap_ready;
wire   [15:0] tmp_23_round_float32_to_bf16_ieee_fu_1136_ap_return;
wire    tmp_24_round_float32_to_bf16_ieee_fu_1142_ap_ready;
wire   [15:0] tmp_24_round_float32_to_bf16_ieee_fu_1142_ap_return;
wire    tmp_25_round_float32_to_bf16_ieee_fu_1148_ap_ready;
wire   [15:0] tmp_25_round_float32_to_bf16_ieee_fu_1148_ap_return;
wire    tmp_26_round_float32_to_bf16_ieee_fu_1154_ap_ready;
wire   [15:0] tmp_26_round_float32_to_bf16_ieee_fu_1154_ap_return;
wire    tmp_27_round_float32_to_bf16_ieee_fu_1160_ap_ready;
wire   [15:0] tmp_27_round_float32_to_bf16_ieee_fu_1160_ap_return;
wire    tmp_28_round_float32_to_bf16_ieee_fu_1166_ap_ready;
wire   [15:0] tmp_28_round_float32_to_bf16_ieee_fu_1166_ap_return;
wire    tmp_29_round_float32_to_bf16_ieee_fu_1172_ap_ready;
wire   [15:0] tmp_29_round_float32_to_bf16_ieee_fu_1172_ap_return;
wire    tmp_30_round_float32_to_bf16_ieee_fu_1178_ap_ready;
wire   [15:0] tmp_30_round_float32_to_bf16_ieee_fu_1178_ap_return;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1219_1_fu_1346_p1;
wire   [63:0] zext_ln1220_1_fu_1411_p1;
wire   [63:0] zext_ln1220_3_fu_1445_p1;
reg   [9:0] idx_fu_154;
wire   [9:0] add_ln1212_fu_1392_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i;
wire   [4:0] lshr_ln3_fu_1326_p4;
wire   [7:0] zext_ln1219_fu_1336_p1;
wire   [7:0] add_ln1219_fu_1340_p2;
wire   [11:0] zext_ln1220_fu_1403_p1;
wire   [11:0] add_ln1220_fu_1406_p2;
wire   [5:0] or_ln1220_fu_1431_p2;
wire   [11:0] zext_ln1220_2_fu_1436_p1;
wire   [11:0] add_ln1220_1_fu_1440_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_round_float32_to_bf16_ieee tmp_round_float32_to_bf16_ieee_fu_992(
    .ap_ready(tmp_round_float32_to_bf16_ieee_fu_992_ap_ready),
    .x_in(y_reg_1844),
    .ap_return(tmp_round_float32_to_bf16_ieee_fu_992_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_1_round_float32_to_bf16_ieee_fu_998(
    .ap_ready(tmp_1_round_float32_to_bf16_ieee_fu_998_ap_ready),
    .x_in(y_1_reg_1849),
    .ap_return(tmp_1_round_float32_to_bf16_ieee_fu_998_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_2_round_float32_to_bf16_ieee_fu_1004(
    .ap_ready(tmp_2_round_float32_to_bf16_ieee_fu_1004_ap_ready),
    .x_in(y_2_reg_1854),
    .ap_return(tmp_2_round_float32_to_bf16_ieee_fu_1004_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_3_round_float32_to_bf16_ieee_fu_1010(
    .ap_ready(tmp_3_round_float32_to_bf16_ieee_fu_1010_ap_ready),
    .x_in(y_3_reg_1859),
    .ap_return(tmp_3_round_float32_to_bf16_ieee_fu_1010_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_4_round_float32_to_bf16_ieee_fu_1016(
    .ap_ready(tmp_4_round_float32_to_bf16_ieee_fu_1016_ap_ready),
    .x_in(y_4_reg_1864),
    .ap_return(tmp_4_round_float32_to_bf16_ieee_fu_1016_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_5_round_float32_to_bf16_ieee_fu_1022(
    .ap_ready(tmp_5_round_float32_to_bf16_ieee_fu_1022_ap_ready),
    .x_in(y_5_reg_1869),
    .ap_return(tmp_5_round_float32_to_bf16_ieee_fu_1022_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_6_round_float32_to_bf16_ieee_fu_1028(
    .ap_ready(tmp_6_round_float32_to_bf16_ieee_fu_1028_ap_ready),
    .x_in(y_6_reg_1874),
    .ap_return(tmp_6_round_float32_to_bf16_ieee_fu_1028_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_7_round_float32_to_bf16_ieee_fu_1034(
    .ap_ready(tmp_7_round_float32_to_bf16_ieee_fu_1034_ap_ready),
    .x_in(y_7_reg_1879),
    .ap_return(tmp_7_round_float32_to_bf16_ieee_fu_1034_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_8_round_float32_to_bf16_ieee_fu_1040(
    .ap_ready(tmp_8_round_float32_to_bf16_ieee_fu_1040_ap_ready),
    .x_in(y_8_reg_1884),
    .ap_return(tmp_8_round_float32_to_bf16_ieee_fu_1040_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_9_round_float32_to_bf16_ieee_fu_1046(
    .ap_ready(tmp_9_round_float32_to_bf16_ieee_fu_1046_ap_ready),
    .x_in(y_9_reg_1889),
    .ap_return(tmp_9_round_float32_to_bf16_ieee_fu_1046_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_s_round_float32_to_bf16_ieee_fu_1052(
    .ap_ready(tmp_s_round_float32_to_bf16_ieee_fu_1052_ap_ready),
    .x_in(y_10_reg_1894),
    .ap_return(tmp_s_round_float32_to_bf16_ieee_fu_1052_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_10_round_float32_to_bf16_ieee_fu_1058(
    .ap_ready(tmp_10_round_float32_to_bf16_ieee_fu_1058_ap_ready),
    .x_in(y_11_reg_1899),
    .ap_return(tmp_10_round_float32_to_bf16_ieee_fu_1058_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_11_round_float32_to_bf16_ieee_fu_1064(
    .ap_ready(tmp_11_round_float32_to_bf16_ieee_fu_1064_ap_ready),
    .x_in(y_12_reg_1904),
    .ap_return(tmp_11_round_float32_to_bf16_ieee_fu_1064_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_12_round_float32_to_bf16_ieee_fu_1070(
    .ap_ready(tmp_12_round_float32_to_bf16_ieee_fu_1070_ap_ready),
    .x_in(y_13_reg_1909),
    .ap_return(tmp_12_round_float32_to_bf16_ieee_fu_1070_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_13_round_float32_to_bf16_ieee_fu_1076(
    .ap_ready(tmp_13_round_float32_to_bf16_ieee_fu_1076_ap_ready),
    .x_in(y_14_reg_1914),
    .ap_return(tmp_13_round_float32_to_bf16_ieee_fu_1076_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_14_round_float32_to_bf16_ieee_fu_1082(
    .ap_ready(tmp_14_round_float32_to_bf16_ieee_fu_1082_ap_ready),
    .x_in(y_15_reg_1919),
    .ap_return(tmp_14_round_float32_to_bf16_ieee_fu_1082_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_15_round_float32_to_bf16_ieee_fu_1088(
    .ap_ready(tmp_15_round_float32_to_bf16_ieee_fu_1088_ap_ready),
    .x_in(y_16_reg_1924),
    .ap_return(tmp_15_round_float32_to_bf16_ieee_fu_1088_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_16_round_float32_to_bf16_ieee_fu_1094(
    .ap_ready(tmp_16_round_float32_to_bf16_ieee_fu_1094_ap_ready),
    .x_in(y_17_reg_1929),
    .ap_return(tmp_16_round_float32_to_bf16_ieee_fu_1094_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_17_round_float32_to_bf16_ieee_fu_1100(
    .ap_ready(tmp_17_round_float32_to_bf16_ieee_fu_1100_ap_ready),
    .x_in(y_18_reg_1934),
    .ap_return(tmp_17_round_float32_to_bf16_ieee_fu_1100_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_18_round_float32_to_bf16_ieee_fu_1106(
    .ap_ready(tmp_18_round_float32_to_bf16_ieee_fu_1106_ap_ready),
    .x_in(y_19_reg_1939),
    .ap_return(tmp_18_round_float32_to_bf16_ieee_fu_1106_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_19_round_float32_to_bf16_ieee_fu_1112(
    .ap_ready(tmp_19_round_float32_to_bf16_ieee_fu_1112_ap_ready),
    .x_in(y_20_reg_1944),
    .ap_return(tmp_19_round_float32_to_bf16_ieee_fu_1112_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_20_round_float32_to_bf16_ieee_fu_1118(
    .ap_ready(tmp_20_round_float32_to_bf16_ieee_fu_1118_ap_ready),
    .x_in(y_21_reg_1949),
    .ap_return(tmp_20_round_float32_to_bf16_ieee_fu_1118_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_21_round_float32_to_bf16_ieee_fu_1124(
    .ap_ready(tmp_21_round_float32_to_bf16_ieee_fu_1124_ap_ready),
    .x_in(y_22_reg_1954),
    .ap_return(tmp_21_round_float32_to_bf16_ieee_fu_1124_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_22_round_float32_to_bf16_ieee_fu_1130(
    .ap_ready(tmp_22_round_float32_to_bf16_ieee_fu_1130_ap_ready),
    .x_in(y_23_reg_1959),
    .ap_return(tmp_22_round_float32_to_bf16_ieee_fu_1130_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_23_round_float32_to_bf16_ieee_fu_1136(
    .ap_ready(tmp_23_round_float32_to_bf16_ieee_fu_1136_ap_ready),
    .x_in(y_24_reg_1964),
    .ap_return(tmp_23_round_float32_to_bf16_ieee_fu_1136_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_24_round_float32_to_bf16_ieee_fu_1142(
    .ap_ready(tmp_24_round_float32_to_bf16_ieee_fu_1142_ap_ready),
    .x_in(y_25_reg_1969),
    .ap_return(tmp_24_round_float32_to_bf16_ieee_fu_1142_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_25_round_float32_to_bf16_ieee_fu_1148(
    .ap_ready(tmp_25_round_float32_to_bf16_ieee_fu_1148_ap_ready),
    .x_in(y_26_reg_1974),
    .ap_return(tmp_25_round_float32_to_bf16_ieee_fu_1148_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_26_round_float32_to_bf16_ieee_fu_1154(
    .ap_ready(tmp_26_round_float32_to_bf16_ieee_fu_1154_ap_ready),
    .x_in(y_27_reg_1979),
    .ap_return(tmp_26_round_float32_to_bf16_ieee_fu_1154_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_27_round_float32_to_bf16_ieee_fu_1160(
    .ap_ready(tmp_27_round_float32_to_bf16_ieee_fu_1160_ap_ready),
    .x_in(y_28_reg_1984),
    .ap_return(tmp_27_round_float32_to_bf16_ieee_fu_1160_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_28_round_float32_to_bf16_ieee_fu_1166(
    .ap_ready(tmp_28_round_float32_to_bf16_ieee_fu_1166_ap_ready),
    .x_in(y_29_reg_1989),
    .ap_return(tmp_28_round_float32_to_bf16_ieee_fu_1166_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_29_round_float32_to_bf16_ieee_fu_1172(
    .ap_ready(tmp_29_round_float32_to_bf16_ieee_fu_1172_ap_ready),
    .x_in(y_30_reg_1994),
    .ap_return(tmp_29_round_float32_to_bf16_ieee_fu_1172_ap_return)
);

activation_accelerator_round_float32_to_bf16_ieee tmp_30_round_float32_to_bf16_ieee_fu_1178(
    .ap_ready(tmp_30_round_float32_to_bf16_ieee_fu_1178_ap_ready),
    .x_in(y_31_reg_1999),
    .ap_return(tmp_30_round_float32_to_bf16_ieee_fu_1178_ap_return)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U203(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_load_reg_1684),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1184_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U204(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_1_load_reg_1689),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1188_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U205(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_2_load_reg_1694),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1192_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U206(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_3_load_reg_1699),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1196_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U207(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_4_load_reg_1704),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1200_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U208(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_5_load_reg_1709),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1204_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U209(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_6_load_reg_1714),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1208_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U210(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_7_load_reg_1719),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1212_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_8_load_reg_1724),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1216_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_9_load_reg_1729),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1220_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_10_load_reg_1734),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1224_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_11_load_reg_1739),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1228_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U215(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_12_load_reg_1744),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1232_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U216(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_13_load_reg_1749),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1236_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U217(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_14_load_reg_1754),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1240_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U218(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_15_load_reg_1759),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1244_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U219(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_16_load_reg_1764),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1248_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U220(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_17_load_reg_1769),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1252_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U221(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_18_load_reg_1774),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1256_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U222(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_19_load_reg_1779),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1260_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U223(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_20_load_reg_1784),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1264_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U224(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_21_load_reg_1789),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1268_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U225(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_22_load_reg_1794),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1272_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U226(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_23_load_reg_1799),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1276_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U227(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_24_load_reg_1804),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1280_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_25_load_reg_1809),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1284_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U229(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_26_load_reg_1814),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1288_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U230(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_27_load_reg_1819),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1292_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U231(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_28_load_reg_1824),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1296_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U232(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_29_load_reg_1829),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1300_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U233(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_30_load_reg_1834),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1304_p2)
);

activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U234(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_x_31_load_reg_1839),
    .din1(sum),
    .ce(1'b1),
    .dout(grp_fu_1308_p2)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1212_fu_1320_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_154 <= add_ln1212_fu_1392_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_154 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        lshr_ln4_reg_1678_pp0_iter10_reg <= lshr_ln4_reg_1678_pp0_iter9_reg;
        lshr_ln4_reg_1678_pp0_iter2_reg <= lshr_ln4_reg_1678_pp0_iter1_reg;
        lshr_ln4_reg_1678_pp0_iter3_reg <= lshr_ln4_reg_1678_pp0_iter2_reg;
        lshr_ln4_reg_1678_pp0_iter4_reg <= lshr_ln4_reg_1678_pp0_iter3_reg;
        lshr_ln4_reg_1678_pp0_iter5_reg <= lshr_ln4_reg_1678_pp0_iter4_reg;
        lshr_ln4_reg_1678_pp0_iter6_reg <= lshr_ln4_reg_1678_pp0_iter5_reg;
        lshr_ln4_reg_1678_pp0_iter7_reg <= lshr_ln4_reg_1678_pp0_iter6_reg;
        lshr_ln4_reg_1678_pp0_iter8_reg <= lshr_ln4_reg_1678_pp0_iter7_reg;
        lshr_ln4_reg_1678_pp0_iter9_reg <= lshr_ln4_reg_1678_pp0_iter8_reg;
        y_10_reg_1894 <= grp_fu_1224_p2;
        y_11_reg_1899 <= grp_fu_1228_p2;
        y_12_reg_1904 <= grp_fu_1232_p2;
        y_13_reg_1909 <= grp_fu_1236_p2;
        y_14_reg_1914 <= grp_fu_1240_p2;
        y_15_reg_1919 <= grp_fu_1244_p2;
        y_16_reg_1924 <= grp_fu_1248_p2;
        y_17_reg_1929 <= grp_fu_1252_p2;
        y_18_reg_1934 <= grp_fu_1256_p2;
        y_19_reg_1939 <= grp_fu_1260_p2;
        y_1_reg_1849 <= grp_fu_1188_p2;
        y_20_reg_1944 <= grp_fu_1264_p2;
        y_21_reg_1949 <= grp_fu_1268_p2;
        y_22_reg_1954 <= grp_fu_1272_p2;
        y_23_reg_1959 <= grp_fu_1276_p2;
        y_24_reg_1964 <= grp_fu_1280_p2;
        y_25_reg_1969 <= grp_fu_1284_p2;
        y_26_reg_1974 <= grp_fu_1288_p2;
        y_27_reg_1979 <= grp_fu_1292_p2;
        y_28_reg_1984 <= grp_fu_1296_p2;
        y_29_reg_1989 <= grp_fu_1300_p2;
        y_2_reg_1854 <= grp_fu_1192_p2;
        y_30_reg_1994 <= grp_fu_1304_p2;
        y_31_reg_1999 <= grp_fu_1308_p2;
        y_3_reg_1859 <= grp_fu_1196_p2;
        y_4_reg_1864 <= grp_fu_1200_p2;
        y_5_reg_1869 <= grp_fu_1204_p2;
        y_6_reg_1874 <= grp_fu_1208_p2;
        y_7_reg_1879 <= grp_fu_1212_p2;
        y_8_reg_1884 <= grp_fu_1216_p2;
        y_9_reg_1889 <= grp_fu_1220_p2;
        y_reg_1844 <= grp_fu_1184_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        exp_x_10_load_reg_1734 <= exp_x_10_q0;
        exp_x_11_load_reg_1739 <= exp_x_11_q0;
        exp_x_12_load_reg_1744 <= exp_x_12_q0;
        exp_x_13_load_reg_1749 <= exp_x_13_q0;
        exp_x_14_load_reg_1754 <= exp_x_14_q0;
        exp_x_15_load_reg_1759 <= exp_x_15_q0;
        exp_x_16_load_reg_1764 <= exp_x_16_q0;
        exp_x_17_load_reg_1769 <= exp_x_17_q0;
        exp_x_18_load_reg_1774 <= exp_x_18_q0;
        exp_x_19_load_reg_1779 <= exp_x_19_q0;
        exp_x_1_load_reg_1689 <= exp_x_1_q0;
        exp_x_20_load_reg_1784 <= exp_x_20_q0;
        exp_x_21_load_reg_1789 <= exp_x_21_q0;
        exp_x_22_load_reg_1794 <= exp_x_22_q0;
        exp_x_23_load_reg_1799 <= exp_x_23_q0;
        exp_x_24_load_reg_1804 <= exp_x_24_q0;
        exp_x_25_load_reg_1809 <= exp_x_25_q0;
        exp_x_26_load_reg_1814 <= exp_x_26_q0;
        exp_x_27_load_reg_1819 <= exp_x_27_q0;
        exp_x_28_load_reg_1824 <= exp_x_28_q0;
        exp_x_29_load_reg_1829 <= exp_x_29_q0;
        exp_x_2_load_reg_1694 <= exp_x_2_q0;
        exp_x_30_load_reg_1834 <= exp_x_30_q0;
        exp_x_31_load_reg_1839 <= exp_x_31_q0;
        exp_x_3_load_reg_1699 <= exp_x_3_q0;
        exp_x_4_load_reg_1704 <= exp_x_4_q0;
        exp_x_5_load_reg_1709 <= exp_x_5_q0;
        exp_x_6_load_reg_1714 <= exp_x_6_q0;
        exp_x_7_load_reg_1719 <= exp_x_7_q0;
        exp_x_8_load_reg_1724 <= exp_x_8_q0;
        exp_x_9_load_reg_1729 <= exp_x_9_q0;
        exp_x_load_reg_1684 <= exp_x_q0;
        lshr_ln4_reg_1678_pp0_iter1_reg <= lshr_ln4_reg_1678;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1212_fu_1320_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln4_reg_1678 <= {{ap_sig_allocacmp_i[9:4]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1212_fu_1320_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_154;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_10_ce0 = 1'b1;
    end else begin
        exp_x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_11_ce0 = 1'b1;
    end else begin
        exp_x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_12_ce0 = 1'b1;
    end else begin
        exp_x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_13_ce0 = 1'b1;
    end else begin
        exp_x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_14_ce0 = 1'b1;
    end else begin
        exp_x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_15_ce0 = 1'b1;
    end else begin
        exp_x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_16_ce0 = 1'b1;
    end else begin
        exp_x_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_17_ce0 = 1'b1;
    end else begin
        exp_x_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_18_ce0 = 1'b1;
    end else begin
        exp_x_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_19_ce0 = 1'b1;
    end else begin
        exp_x_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_1_ce0 = 1'b1;
    end else begin
        exp_x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_20_ce0 = 1'b1;
    end else begin
        exp_x_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_21_ce0 = 1'b1;
    end else begin
        exp_x_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_22_ce0 = 1'b1;
    end else begin
        exp_x_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_23_ce0 = 1'b1;
    end else begin
        exp_x_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_24_ce0 = 1'b1;
    end else begin
        exp_x_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_25_ce0 = 1'b1;
    end else begin
        exp_x_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_26_ce0 = 1'b1;
    end else begin
        exp_x_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_27_ce0 = 1'b1;
    end else begin
        exp_x_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_28_ce0 = 1'b1;
    end else begin
        exp_x_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_29_ce0 = 1'b1;
    end else begin
        exp_x_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_2_ce0 = 1'b1;
    end else begin
        exp_x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_30_ce0 = 1'b1;
    end else begin
        exp_x_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_31_ce0 = 1'b1;
    end else begin
        exp_x_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_3_ce0 = 1'b1;
    end else begin
        exp_x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_4_ce0 = 1'b1;
    end else begin
        exp_x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_5_ce0 = 1'b1;
    end else begin
        exp_x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_6_ce0 = 1'b1;
    end else begin
        exp_x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_7_ce0 = 1'b1;
    end else begin
        exp_x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_8_ce0 = 1'b1;
    end else begin
        exp_x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_9_ce0 = 1'b1;
    end else begin
        exp_x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_ce0 = 1'b1;
    end else begin
        exp_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 = zext_ln1220_3_fu_1445_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 = zext_ln1220_1_fu_1411_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 = tmp_23_round_float32_to_bf16_ieee_fu_1136_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 = tmp_8_round_float32_to_bf16_ieee_fu_1040_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 = zext_ln1220_3_fu_1445_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 = zext_ln1220_1_fu_1411_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 = tmp_22_round_float32_to_bf16_ieee_fu_1130_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 = tmp_7_round_float32_to_bf16_ieee_fu_1034_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 = zext_ln1220_3_fu_1445_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 = zext_ln1220_1_fu_1411_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 = tmp_21_round_float32_to_bf16_ieee_fu_1124_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 = tmp_6_round_float32_to_bf16_ieee_fu_1028_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 = zext_ln1220_3_fu_1445_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 = zext_ln1220_1_fu_1411_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 = tmp_20_round_float32_to_bf16_ieee_fu_1118_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 = tmp_5_round_float32_to_bf16_ieee_fu_1022_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 = zext_ln1220_3_fu_1445_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 = zext_ln1220_1_fu_1411_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 = tmp_19_round_float32_to_bf16_ieee_fu_1112_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 = tmp_4_round_float32_to_bf16_ieee_fu_1016_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 = zext_ln1220_3_fu_1445_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 = zext_ln1220_1_fu_1411_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 = tmp_18_round_float32_to_bf16_ieee_fu_1106_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 = tmp_3_round_float32_to_bf16_ieee_fu_1010_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 = zext_ln1220_3_fu_1445_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 = zext_ln1220_1_fu_1411_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 = tmp_17_round_float32_to_bf16_ieee_fu_1100_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 = tmp_2_round_float32_to_bf16_ieee_fu_1004_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 = zext_ln1220_3_fu_1445_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 = zext_ln1220_1_fu_1411_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 = tmp_16_round_float32_to_bf16_ieee_fu_1094_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 = tmp_1_round_float32_to_bf16_ieee_fu_998_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 = zext_ln1220_3_fu_1445_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 = zext_ln1220_1_fu_1411_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 = tmp_15_round_float32_to_bf16_ieee_fu_1088_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 = tmp_round_float32_to_bf16_ieee_fu_992_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = zext_ln1220_3_fu_1445_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 = zext_ln1220_1_fu_1411_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 = tmp_24_round_float32_to_bf16_ieee_fu_1142_ap_return;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 = tmp_9_round_float32_to_bf16_ieee_fu_1046_ap_return;

assign add_ln1212_fu_1392_p2 = (ap_sig_allocacmp_i + 10'd32);

assign add_ln1219_fu_1340_p2 = (sub_ln1179 + zext_ln1219_fu_1336_p1);

assign add_ln1220_1_fu_1440_p2 = (zext_ln1220_2_fu_1436_p1 + select_ln1256);

assign add_ln1220_fu_1406_p2 = (zext_ln1220_fu_1403_p1 + select_ln1256);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign exp_x_10_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_11_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_12_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_13_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_14_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_15_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_16_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_17_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_18_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_19_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_1_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_20_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_21_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_22_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_23_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_24_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_25_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_26_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_27_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_28_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_29_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_2_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_30_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_31_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_3_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_4_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_5_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_6_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_7_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_8_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_9_address0 = zext_ln1219_1_fu_1346_p1;

assign exp_x_address0 = zext_ln1219_1_fu_1346_p1;

assign icmp_ln1212_fu_1320_p2 = ((ap_sig_allocacmp_i < 10'd768) ? 1'b1 : 1'b0);

assign lshr_ln3_fu_1326_p4 = {{ap_sig_allocacmp_i[9:5]}};

assign or_ln1220_fu_1431_p2 = (lshr_ln4_reg_1678_pp0_iter10_reg | 6'd1);

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 = zext_ln1220_3_fu_1445_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 = zext_ln1220_1_fu_1411_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 = tmp_25_round_float32_to_bf16_ieee_fu_1148_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 = tmp_s_round_float32_to_bf16_ieee_fu_1052_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 = zext_ln1220_3_fu_1445_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 = zext_ln1220_1_fu_1411_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 = tmp_26_round_float32_to_bf16_ieee_fu_1154_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 = tmp_10_round_float32_to_bf16_ieee_fu_1058_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 = zext_ln1220_3_fu_1445_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 = zext_ln1220_1_fu_1411_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 = tmp_27_round_float32_to_bf16_ieee_fu_1160_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 = tmp_11_round_float32_to_bf16_ieee_fu_1064_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 = zext_ln1220_3_fu_1445_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 = zext_ln1220_1_fu_1411_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 = tmp_28_round_float32_to_bf16_ieee_fu_1166_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 = tmp_12_round_float32_to_bf16_ieee_fu_1070_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 = zext_ln1220_3_fu_1445_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 = zext_ln1220_1_fu_1411_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 = tmp_29_round_float32_to_bf16_ieee_fu_1172_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 = tmp_13_round_float32_to_bf16_ieee_fu_1076_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 = zext_ln1220_3_fu_1445_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 = zext_ln1220_1_fu_1411_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 = tmp_30_round_float32_to_bf16_ieee_fu_1178_ap_return;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 = tmp_14_round_float32_to_bf16_ieee_fu_1082_ap_return;

assign zext_ln1219_1_fu_1346_p1 = add_ln1219_fu_1340_p2;

assign zext_ln1219_fu_1336_p1 = lshr_ln3_fu_1326_p4;

assign zext_ln1220_1_fu_1411_p1 = add_ln1220_fu_1406_p2;

assign zext_ln1220_2_fu_1436_p1 = or_ln1220_fu_1431_p2;

assign zext_ln1220_3_fu_1445_p1 = add_ln1220_1_fu_1440_p2;

assign zext_ln1220_fu_1403_p1 = lshr_ln4_reg_1678_pp0_iter10_reg;

endmodule //activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks
