$comment
	File created using the following command:
		vcd file LC3.msim.vcd -direction
$end
$date
	Tue Feb 19 23:51:15 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module LC3_vlg_vec_tst $end
$var reg 1 ! clk $end
$var wire 1 " Bus [15] $end
$var wire 1 # Bus [14] $end
$var wire 1 $ Bus [13] $end
$var wire 1 % Bus [12] $end
$var wire 1 & Bus [11] $end
$var wire 1 ' Bus [10] $end
$var wire 1 ( Bus [9] $end
$var wire 1 ) Bus [8] $end
$var wire 1 * Bus [7] $end
$var wire 1 + Bus [6] $end
$var wire 1 , Bus [5] $end
$var wire 1 - Bus [4] $end
$var wire 1 . Bus [3] $end
$var wire 1 / Bus [2] $end
$var wire 1 0 Bus [1] $end
$var wire 1 1 Bus [0] $end
$var wire 1 2 MARSpcIn [15] $end
$var wire 1 3 MARSpcIn [14] $end
$var wire 1 4 MARSpcIn [13] $end
$var wire 1 5 MARSpcIn [12] $end
$var wire 1 6 MARSpcIn [11] $end
$var wire 1 7 MARSpcIn [10] $end
$var wire 1 8 MARSpcIn [9] $end
$var wire 1 9 MARSpcIn [8] $end
$var wire 1 : MARSpcIn [7] $end
$var wire 1 ; MARSpcIn [6] $end
$var wire 1 < MARSpcIn [5] $end
$var wire 1 = MARSpcIn [4] $end
$var wire 1 > MARSpcIn [3] $end
$var wire 1 ? MARSpcIn [2] $end
$var wire 1 @ MARSpcIn [1] $end
$var wire 1 A MARSpcIn [0] $end
$var wire 1 B MDRSpcIn [15] $end
$var wire 1 C MDRSpcIn [14] $end
$var wire 1 D MDRSpcIn [13] $end
$var wire 1 E MDRSpcIn [12] $end
$var wire 1 F MDRSpcIn [11] $end
$var wire 1 G MDRSpcIn [10] $end
$var wire 1 H MDRSpcIn [9] $end
$var wire 1 I MDRSpcIn [8] $end
$var wire 1 J MDRSpcIn [7] $end
$var wire 1 K MDRSpcIn [6] $end
$var wire 1 L MDRSpcIn [5] $end
$var wire 1 M MDRSpcIn [4] $end
$var wire 1 N MDRSpcIn [3] $end
$var wire 1 O MDRSpcIn [2] $end
$var wire 1 P MDRSpcIn [1] $end
$var wire 1 Q MDRSpcIn [0] $end
$var wire 1 R PC [15] $end
$var wire 1 S PC [14] $end
$var wire 1 T PC [13] $end
$var wire 1 U PC [12] $end
$var wire 1 V PC [11] $end
$var wire 1 W PC [10] $end
$var wire 1 X PC [9] $end
$var wire 1 Y PC [8] $end
$var wire 1 Z PC [7] $end
$var wire 1 [ PC [6] $end
$var wire 1 \ PC [5] $end
$var wire 1 ] PC [4] $end
$var wire 1 ^ PC [3] $end
$var wire 1 _ PC [2] $end
$var wire 1 ` PC [1] $end
$var wire 1 a PC [0] $end
$var wire 1 b current_state [5] $end
$var wire 1 c current_state [4] $end
$var wire 1 d current_state [3] $end
$var wire 1 e current_state [2] $end
$var wire 1 f current_state [1] $end
$var wire 1 g current_state [0] $end
$var wire 1 h ldMARSpcIn $end

$scope module i1 $end
$var wire 1 i gnd $end
$var wire 1 j vcc $end
$var wire 1 k unknown $end
$var tri1 1 l devclrn $end
$var tri1 1 m devpor $end
$var tri1 1 n devoe $end
$var wire 1 o Bus[0]~output_o $end
$var wire 1 p Bus[1]~output_o $end
$var wire 1 q Bus[2]~output_o $end
$var wire 1 r Bus[3]~output_o $end
$var wire 1 s Bus[4]~output_o $end
$var wire 1 t Bus[5]~output_o $end
$var wire 1 u Bus[6]~output_o $end
$var wire 1 v Bus[7]~output_o $end
$var wire 1 w Bus[8]~output_o $end
$var wire 1 x Bus[9]~output_o $end
$var wire 1 y Bus[10]~output_o $end
$var wire 1 z Bus[11]~output_o $end
$var wire 1 { Bus[12]~output_o $end
$var wire 1 | Bus[13]~output_o $end
$var wire 1 } Bus[14]~output_o $end
$var wire 1 ~ Bus[15]~output_o $end
$var wire 1 !! PC[0]~output_o $end
$var wire 1 "! PC[1]~output_o $end
$var wire 1 #! PC[2]~output_o $end
$var wire 1 $! PC[3]~output_o $end
$var wire 1 %! PC[4]~output_o $end
$var wire 1 &! PC[5]~output_o $end
$var wire 1 '! PC[6]~output_o $end
$var wire 1 (! PC[7]~output_o $end
$var wire 1 )! PC[8]~output_o $end
$var wire 1 *! PC[9]~output_o $end
$var wire 1 +! PC[10]~output_o $end
$var wire 1 ,! PC[11]~output_o $end
$var wire 1 -! PC[12]~output_o $end
$var wire 1 .! PC[13]~output_o $end
$var wire 1 /! PC[14]~output_o $end
$var wire 1 0! PC[15]~output_o $end
$var wire 1 1! current_state[0]~output_o $end
$var wire 1 2! current_state[1]~output_o $end
$var wire 1 3! current_state[2]~output_o $end
$var wire 1 4! current_state[3]~output_o $end
$var wire 1 5! current_state[4]~output_o $end
$var wire 1 6! current_state[5]~output_o $end
$var wire 1 7! MDRSpcIn[0]~output_o $end
$var wire 1 8! MDRSpcIn[1]~output_o $end
$var wire 1 9! MDRSpcIn[2]~output_o $end
$var wire 1 :! MDRSpcIn[3]~output_o $end
$var wire 1 ;! MDRSpcIn[4]~output_o $end
$var wire 1 <! MDRSpcIn[5]~output_o $end
$var wire 1 =! MDRSpcIn[6]~output_o $end
$var wire 1 >! MDRSpcIn[7]~output_o $end
$var wire 1 ?! MDRSpcIn[8]~output_o $end
$var wire 1 @! MDRSpcIn[9]~output_o $end
$var wire 1 A! MDRSpcIn[10]~output_o $end
$var wire 1 B! MDRSpcIn[11]~output_o $end
$var wire 1 C! MDRSpcIn[12]~output_o $end
$var wire 1 D! MDRSpcIn[13]~output_o $end
$var wire 1 E! MDRSpcIn[14]~output_o $end
$var wire 1 F! MDRSpcIn[15]~output_o $end
$var wire 1 G! MARSpcIn[0]~output_o $end
$var wire 1 H! MARSpcIn[1]~output_o $end
$var wire 1 I! MARSpcIn[2]~output_o $end
$var wire 1 J! MARSpcIn[3]~output_o $end
$var wire 1 K! MARSpcIn[4]~output_o $end
$var wire 1 L! MARSpcIn[5]~output_o $end
$var wire 1 M! MARSpcIn[6]~output_o $end
$var wire 1 N! MARSpcIn[7]~output_o $end
$var wire 1 O! MARSpcIn[8]~output_o $end
$var wire 1 P! MARSpcIn[9]~output_o $end
$var wire 1 Q! MARSpcIn[10]~output_o $end
$var wire 1 R! MARSpcIn[11]~output_o $end
$var wire 1 S! MARSpcIn[12]~output_o $end
$var wire 1 T! MARSpcIn[13]~output_o $end
$var wire 1 U! MARSpcIn[14]~output_o $end
$var wire 1 V! MARSpcIn[15]~output_o $end
$var wire 1 W! ldMARSpcIn~output_o $end
$var wire 1 X! clk~input_o $end
$var wire 1 Y! clk~inputclkctrl_outclk $end
$var wire 1 Z! pc|PC_inc[0]~45_combout $end
$var wire 1 [! FSM|Equal1~0_combout $end
$var wire 1 \! pc|Add0~1_combout $end
$var wire 1 ]! pc|PC_inc[12]~38 $end
$var wire 1 ^! pc|PC_inc[13]~40 $end
$var wire 1 _! pc|PC_inc[14]~42 $end
$var wire 1 `! pc|PC_inc[15]~43_combout $end
$var wire 1 a! pc|pc_reg|ff_15|Q~q $end
$var wire 1 b! pc|pc_reg|ff_8|Q~q $end
$var wire 1 c! pc|pc_reg|ff_7|Q~q $end
$var wire 1 d! FSM|enaALU~2_combout $end
$var wire 1 e! FSM|enaALU~3_combout $end
$var wire 1 f! FSM|enaALU~4_combout $end
$var wire 1 g! FSM|enaALU~5_combout $end
$var wire 1 h! FSM|enaALU~7_combout $end
$var wire 1 i! FSM|enaALU~6_combout $end
$var wire 1 j! FSM|enaALU~q $end
$var wire 1 k! FSM|enaPC~0_combout $end
$var wire 1 l! FSM|DR[0]~2_combout $end
$var wire 1 m! FSM|DR[0]~3_combout $end
$var wire 1 n! FSM|Equal0~0_combout $end
$var wire 1 o! FSM|Equal0~1_combout $end
$var wire 1 p! FSM|Equal2~0_combout $end
$var wire 1 q! FSM|enaPC~1_combout $end
$var wire 1 r! FSM|enaPC~q $end
$var wire 1 s! tsb|Bus[4]~23_combout $end
$var wire 1 t! FSM|Equal4~0_combout $end
$var wire 1 u! FSM|Equal5~0_combout $end
$var wire 1 v! FSM|aluControl[0]~0_combout $end
$var wire 1 w! FSM|Equal4~2_combout $end
$var wire 1 x! pc|pc_reg|ff_6|Q~q $end
$var wire 1 y! pc|pc_reg|ff_5|Q~q $end
$var wire 1 z! pc|pc_reg|ff_4|Q~q $end
$var wire 1 {! pc|pc_reg|ff_3|Q~q $end
$var wire 1 |! pc|pc_reg|ff_11|Q~q $end
$var wire 1 }! pc|pc_reg|ff_10|Q~q $end
$var wire 1 ~! FSM|Equal11~0_combout $end
$var wire 1 !" FSM|MDRSpcIn[11]~9_combout $end
$var wire 1 "" FSM|Equal12~0_combout $end
$var wire 1 #" FSM|Equal7~1_combout $end
$var wire 1 $" FSM|MDRSpcIn[0]~10_combout $end
$var wire 1 %" FSM|DR[0]~4_combout $end
$var wire 1 &" FSM|MARSpcIn[0]~0_combout $end
$var wire 1 '" memory|MAR_reg|ff_0|Q~feeder_combout $end
$var wire 1 (" memory|MAR_reg|ff_0|Q~q $end
$var wire 1 )" FSM|Equal10~0_combout $end
$var wire 1 *" FSM|MARSpcIn[1]~feeder_combout $end
$var wire 1 +" memory|MAR_reg|ff_1|Q~feeder_combout $end
$var wire 1 ," memory|MAR_reg|ff_1|Q~q $end
$var wire 1 -" memory|MAR_reg|ff_2|Q~0_combout $end
$var wire 1 ." memory|MAR_reg|ff_2|Q~q $end
$var wire 1 /" FSM|selMDR[1]~3_combout $end
$var wire 1 0" FSM|selMDR[1]~4_combout $end
$var wire 1 1" FSM|selMDR[1]~8_combout $end
$var wire 1 2" FSM|selMDR[1]~7_combout $end
$var wire 1 3" FSM|MDRSpcIn~11_combout $end
$var wire 1 4" FSM|MDRSpcIn[2]~4_combout $end
$var wire 1 5" FSM|MDRSpcIn[2]~12_combout $end
$var wire 1 6" FSM|Equal3~1_combout $end
$var wire 1 7" FSM|Equal8~0_combout $end
$var wire 1 8" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 $end
$var wire 1 9" memory|MDRIn[15]~15_combout $end
$var wire 1 :" memory|MDR_reg|ff_15|Q~q $end
$var wire 1 ;" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 $end
$var wire 1 <" memory|MDRIn[14]~14_combout $end
$var wire 1 =" memory|MDR_reg|ff_14|Q~q $end
$var wire 1 >" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 $end
$var wire 1 ?" memory|MDRIn[13]~13_combout $end
$var wire 1 @" memory|MDR_reg|ff_13|Q~q $end
$var wire 1 A" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 $end
$var wire 1 B" memory|MDRIn[11]~11_combout $end
$var wire 1 C" memory|MDR_reg|ff_11|Q~q $end
$var wire 1 D" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 $end
$var wire 1 E" FSM|MDRSpcIn[2]~13_combout $end
$var wire 1 F" memory|MDRIn[9]~9_combout $end
$var wire 1 G" memory|MDR_reg|ff_9|Q~q $end
$var wire 1 H" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 $end
$var wire 1 I" memory|MDRIn[8]~8_combout $end
$var wire 1 J" memory|MDR_reg|ff_8|Q~q $end
$var wire 1 K" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 $end
$var wire 1 L" memory|MDRIn[7]~7_combout $end
$var wire 1 M" memory|MDR_reg|ff_7|Q~q $end
$var wire 1 N" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 $end
$var wire 1 O" memory|MDRIn[6]~6_combout $end
$var wire 1 P" memory|MDR_reg|ff_6|Q~q $end
$var wire 1 Q" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 $end
$var wire 1 R" memory|MDRIn[5]~5_combout $end
$var wire 1 S" memory|MDR_reg|ff_5|Q~q $end
$var wire 1 T" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 $end
$var wire 1 U" memory|MDRIn[4]~4_combout $end
$var wire 1 V" memory|MDR_reg|ff_4|Q~q $end
$var wire 1 W" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 $end
$var wire 1 X" memory|MDRIn[3]~3_combout $end
$var wire 1 Y" memory|MDR_reg|ff_3|Q~q $end
$var wire 1 Z" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 $end
$var wire 1 [" memory|MDRIn[2]~2_combout $end
$var wire 1 \" memory|MDR_reg|ff_2|Q~q $end
$var wire 1 ]" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 $end
$var wire 1 ^" memory|MDRIn[1]~1_combout $end
$var wire 1 _" memory|MDR_reg|ff_1|Q~q $end
$var wire 1 `" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout $end
$var wire 1 a" memory|MDRIn[0]~0_combout $end
$var wire 1 b" memory|MDR_reg|ff_0|Q~q $end
$var wire 1 c" memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 $end
$var wire 1 d" memory|MDRIn[10]~10_combout $end
$var wire 1 e" memory|MDR_reg|ff_10|Q~q $end
$var wire 1 f" reg_file|r5|ff_10|Q~feeder_combout $end
$var wire 1 g" pc|pc_reg|ff_9|Q~q $end
$var wire 1 h" eab|Add0~0_combout $end
$var wire 1 i" eab|eabOut[8]~17 $end
$var wire 1 j" eab|eabOut[9]~18_combout $end
$var wire 1 k" tsb|Bus[9]~57_combout $end
$var wire 1 l" FSM|SR1[2]~feeder_combout $end
$var wire 1 m" FSM|DR[1]~feeder_combout $end
$var wire 1 n" FSM|DR[0]~5_combout $end
$var wire 1 o" reg_file|decoder|out[7]~1_combout $end
$var wire 1 p" reg_file|r7|ff_9|Q~q $end
$var wire 1 q" reg_file|r5|ff_9|Q~q $end
$var wire 1 r" reg_file|decoder|Equal0~0_combout $end
$var wire 1 s" reg_file|r3|ff_9|Q~q $end
$var wire 1 t" reg_file|decoder|Equal0~1_combout $end
$var wire 1 u" reg_file|r1|ff_9|Q~q $end
$var wire 1 v" FSM|SR1[1]~feeder_combout $end
$var wire 1 w" reg_file|mux0|out[9]~45_combout $end
$var wire 1 x" reg_file|mux0|out[9]~46_combout $end
$var wire 1 y" reg_file|r2|ff_9|Q~q $end
$var wire 1 z" reg_file|decoder|Equal0~5_combout $end
$var wire 1 {" reg_file|r6|ff_9|Q~q $end
$var wire 1 |" reg_file|decoder|Equal0~4_combout $end
$var wire 1 }" reg_file|r0|ff_9|Q~q $end
$var wire 1 ~" reg_file|decoder|Equal0~3_combout $end
$var wire 1 !# reg_file|r4|ff_9|Q~q $end
$var wire 1 "# reg_file|mux0|out[9]~47_combout $end
$var wire 1 ## reg_file|mux0|out[9]~48_combout $end
$var wire 1 $# reg_file|mux0|out[9]~49_combout $end
$var wire 1 %# ir|register|ff_0|Q~q $end
$var wire 1 &# FSM|Equal4~1_combout $end
$var wire 1 '# pc|PC_inc[1]~15_combout $end
$var wire 1 (# pc|pc_reg|ff_1|Q~q $end
$var wire 1 )# reg_file|r2|ff_1|Q~feeder_combout $end
$var wire 1 *# reg_file|r2|ff_1|Q~q $end
$var wire 1 +# reg_file|r0|ff_1|Q~feeder_combout $end
$var wire 1 ,# reg_file|r0|ff_1|Q~q $end
$var wire 1 -# reg_file|r4|ff_1|Q~feeder_combout $end
$var wire 1 .# reg_file|r4|ff_1|Q~q $end
$var wire 1 /# reg_file|r5|ff_2|Q~feeder_combout $end
$var wire 1 0# reg_file|r5|ff_2|Q~q $end
$var wire 1 1# reg_file|r7|ff_2|Q~q $end
$var wire 1 2# reg_file|r3|ff_2|Q~feeder_combout $end
$var wire 1 3# reg_file|r3|ff_2|Q~q $end
$var wire 1 4# reg_file|r1|ff_2|Q~q $end
$var wire 1 5# reg_file|mux0|out[2]~10_combout $end
$var wire 1 6# reg_file|mux0|out[2]~11_combout $end
$var wire 1 7# reg_file|r0|ff_2|Q~q $end
$var wire 1 8# reg_file|r4|ff_2|Q~q $end
$var wire 1 9# reg_file|mux0|out[2]~12_combout $end
$var wire 1 :# reg_file|r6|ff_2|Q~q $end
$var wire 1 ;# reg_file|r2|ff_2|Q~q $end
$var wire 1 <# reg_file|mux0|out[2]~13_combout $end
$var wire 1 =# tsb|Bus[2]~33_combout $end
$var wire 1 ># alu|adder_in_b[2]~14_combout $end
$var wire 1 ?# alu|adder_in_b[2]~15_combout $end
$var wire 1 @# alu|adder_in_b[2]~12_combout $end
$var wire 1 A# alu|adder_in_b[2]~13_combout $end
$var wire 1 B# alu|adder_in_b[2]~16_combout $end
$var wire 1 C# alu|adder_in_b[2]~17_combout $end
$var wire 1 D# reg_file|mux0|out[2]~14_combout $end
$var wire 1 E# reg_file|r5|ff_1|Q~q $end
$var wire 1 F# reg_file|r7|ff_1|Q~q $end
$var wire 1 G# reg_file|r1|ff_1|Q~feeder_combout $end
$var wire 1 H# reg_file|r1|ff_1|Q~q $end
$var wire 1 I# reg_file|r3|ff_1|Q~q $end
$var wire 1 J# reg_file|mux0|out[1]~5_combout $end
$var wire 1 K# reg_file|mux0|out[1]~6_combout $end
$var wire 1 L# reg_file|r6|ff_1|Q~feeder_combout $end
$var wire 1 M# reg_file|r6|ff_1|Q~q $end
$var wire 1 N# reg_file|mux0|out[1]~7_combout $end
$var wire 1 O# reg_file|mux0|out[1]~8_combout $end
$var wire 1 P# reg_file|mux0|out[1]~9_combout $end
$var wire 1 Q# reg_file|r2|ff_0|Q~q $end
$var wire 1 R# reg_file|r6|ff_0|Q~q $end
$var wire 1 S# reg_file|r4|ff_0|Q~q $end
$var wire 1 T# reg_file|r0|ff_0|Q~q $end
$var wire 1 U# alu|adder_in_b[0]~2_combout $end
$var wire 1 V# alu|adder_in_b[0]~3_combout $end
$var wire 1 W# reg_file|r5|ff_0|Q~feeder_combout $end
$var wire 1 X# reg_file|r5|ff_0|Q~q $end
$var wire 1 Y# reg_file|r7|ff_0|Q~q $end
$var wire 1 Z# reg_file|r3|ff_0|Q~feeder_combout $end
$var wire 1 [# reg_file|r3|ff_0|Q~q $end
$var wire 1 \# reg_file|r1|ff_0|Q~q $end
$var wire 1 ]# alu|adder_in_b[0]~0_combout $end
$var wire 1 ^# alu|adder_in_b[0]~1_combout $end
$var wire 1 _# alu|adder_in_b[0]~4_combout $end
$var wire 1 `# alu|adder_in_b[0]~5_combout $end
$var wire 1 a# reg_file|mux0|out[0]~0_combout $end
$var wire 1 b# reg_file|mux0|out[0]~1_combout $end
$var wire 1 c# reg_file|mux0|out[0]~2_combout $end
$var wire 1 d# reg_file|mux0|out[0]~3_combout $end
$var wire 1 e# reg_file|mux0|out[0]~4_combout $end
$var wire 1 f# alu|Add0~1 $end
$var wire 1 g# alu|Add0~3 $end
$var wire 1 h# alu|Add0~4_combout $end
$var wire 1 i# tsb|Bus[2]~32_combout $end
$var wire 1 j# tsb|Bus[2]~34_combout $end
$var wire 1 k# tsb|Bus[2]~35_combout $end
$var wire 1 l# pc|pc_reg|ff_2|Q~q $end
$var wire 1 m# pc|pc_reg|ff_0|Q~q $end
$var wire 1 n# eab|eabOut[0]~1 $end
$var wire 1 o# eab|eabOut[1]~3 $end
$var wire 1 p# eab|eabOut[2]~4_combout $end
$var wire 1 q# tsb|Bus[2]~36_combout $end
$var wire 1 r# FSM|enaMDR~0_combout $end
$var wire 1 s# FSM|ldPC~0_combout $end
$var wire 1 t# FSM|ldPC~1_combout $end
$var wire 1 u# FSM|enaMDR~q $end
$var wire 1 v# tsb|Bus[15]~26_combout $end
$var wire 1 w# tsb|Bus[15]~26clkctrl_outclk $end
$var wire 1 x# ir|register|ff_2|Q~q $end
$var wire 1 y# alu|adder_in_b[1]~8_combout $end
$var wire 1 z# alu|adder_in_b[1]~9_combout $end
$var wire 1 {# alu|adder_in_b[1]~6_combout $end
$var wire 1 |# alu|adder_in_b[1]~7_combout $end
$var wire 1 }# alu|adder_in_b[1]~10_combout $end
$var wire 1 ~# alu|adder_in_b[1]~11_combout $end
$var wire 1 !$ tsb|Bus[1]~28_combout $end
$var wire 1 "$ alu|Add0~2_combout $end
$var wire 1 #$ tsb|Bus[1]~27_combout $end
$var wire 1 $$ tsb|Bus[1]~29_combout $end
$var wire 1 %$ tsb|Bus[1]~30_combout $end
$var wire 1 &$ eab|eabOut[1]~2_combout $end
$var wire 1 '$ tsb|Bus[1]~31_combout $end
$var wire 1 ($ ir|register|ff_1|Q~q $end
$var wire 1 )$ alu|adder_in_b[9]~52_combout $end
$var wire 1 *$ alu|adder_in_b[9]~53_combout $end
$var wire 1 +$ alu|adder_in_b[9]~50_combout $end
$var wire 1 ,$ alu|adder_in_b[9]~51_combout $end
$var wire 1 -$ alu|adder_in_b[9]~54_combout $end
$var wire 1 .$ reg_file|r5|ff_8|Q~q $end
$var wire 1 /$ reg_file|r7|ff_8|Q~q $end
$var wire 1 0$ reg_file|r3|ff_8|Q~q $end
$var wire 1 1$ reg_file|r1|ff_8|Q~q $end
$var wire 1 2$ reg_file|mux0|out[8]~40_combout $end
$var wire 1 3$ reg_file|mux0|out[8]~41_combout $end
$var wire 1 4$ reg_file|r6|ff_8|Q~q $end
$var wire 1 5$ reg_file|r2|ff_8|Q~q $end
$var wire 1 6$ reg_file|r0|ff_8|Q~q $end
$var wire 1 7$ reg_file|r4|ff_8|Q~q $end
$var wire 1 8$ reg_file|mux0|out[8]~42_combout $end
$var wire 1 9$ reg_file|mux0|out[8]~43_combout $end
$var wire 1 :$ reg_file|mux0|out[8]~44_combout $end
$var wire 1 ;$ alu|adder_in_b[8]~45_combout $end
$var wire 1 <$ alu|adder_in_b[8]~46_combout $end
$var wire 1 =$ alu|adder_in_b[8]~47_combout $end
$var wire 1 >$ alu|adder_in_b[8]~48_combout $end
$var wire 1 ?$ alu|adder_in_b[8]~49_combout $end
$var wire 1 @$ reg_file|r1|ff_7|Q~q $end
$var wire 1 A$ reg_file|r3|ff_7|Q~feeder_combout $end
$var wire 1 B$ reg_file|r3|ff_7|Q~q $end
$var wire 1 C$ alu|adder_in_b[7]~40_combout $end
$var wire 1 D$ reg_file|r7|ff_7|Q~q $end
$var wire 1 E$ reg_file|r5|ff_7|Q~q $end
$var wire 1 F$ alu|adder_in_b[7]~41_combout $end
$var wire 1 G$ reg_file|r6|ff_7|Q~q $end
$var wire 1 H$ reg_file|r2|ff_7|Q~q $end
$var wire 1 I$ reg_file|r0|ff_7|Q~q $end
$var wire 1 J$ reg_file|r4|ff_7|Q~feeder_combout $end
$var wire 1 K$ reg_file|r4|ff_7|Q~q $end
$var wire 1 L$ alu|adder_in_b[7]~42_combout $end
$var wire 1 M$ alu|adder_in_b[7]~43_combout $end
$var wire 1 N$ alu|adder_in_b[7]~44_combout $end
$var wire 1 O$ reg_file|r6|ff_6|Q~q $end
$var wire 1 P$ reg_file|r2|ff_6|Q~q $end
$var wire 1 Q$ reg_file|r0|ff_6|Q~q $end
$var wire 1 R$ reg_file|r4|ff_6|Q~q $end
$var wire 1 S$ reg_file|mux0|out[6]~32_combout $end
$var wire 1 T$ reg_file|mux0|out[6]~33_combout $end
$var wire 1 U$ reg_file|r7|ff_6|Q~feeder_combout $end
$var wire 1 V$ reg_file|r7|ff_6|Q~q $end
$var wire 1 W$ reg_file|r5|ff_6|Q~q $end
$var wire 1 X$ reg_file|r1|ff_6|Q~feeder_combout $end
$var wire 1 Y$ reg_file|r1|ff_6|Q~q $end
$var wire 1 Z$ reg_file|r3|ff_6|Q~feeder_combout $end
$var wire 1 [$ reg_file|r3|ff_6|Q~q $end
$var wire 1 \$ reg_file|mux0|out[6]~30_combout $end
$var wire 1 ]$ reg_file|mux0|out[6]~31_combout $end
$var wire 1 ^$ reg_file|mux0|out[6]~34_combout $end
$var wire 1 _$ alu|adder_in_b[6]~37_combout $end
$var wire 1 `$ alu|adder_in_b[6]~38_combout $end
$var wire 1 a$ alu|adder_in_b[6]~35_combout $end
$var wire 1 b$ alu|adder_in_b[6]~36_combout $end
$var wire 1 c$ alu|adder_in_b[6]~39_combout $end
$var wire 1 d$ reg_file|r6|ff_5|Q~q $end
$var wire 1 e$ reg_file|r2|ff_5|Q~q $end
$var wire 1 f$ reg_file|r4|ff_5|Q~q $end
$var wire 1 g$ reg_file|r0|ff_5|Q~q $end
$var wire 1 h$ alu|adder_in_b[5]~32_combout $end
$var wire 1 i$ alu|adder_in_b[5]~33_combout $end
$var wire 1 j$ reg_file|r5|ff_5|Q~feeder_combout $end
$var wire 1 k$ reg_file|r5|ff_5|Q~q $end
$var wire 1 l$ reg_file|r7|ff_5|Q~q $end
$var wire 1 m$ reg_file|r1|ff_5|Q~q $end
$var wire 1 n$ reg_file|r3|ff_5|Q~q $end
$var wire 1 o$ alu|adder_in_b[5]~30_combout $end
$var wire 1 p$ alu|adder_in_b[5]~31_combout $end
$var wire 1 q$ alu|adder_in_b[5]~34_combout $end
$var wire 1 r$ reg_file|mux0|out[5]~27_combout $end
$var wire 1 s$ reg_file|mux0|out[5]~28_combout $end
$var wire 1 t$ reg_file|mux0|out[5]~25_combout $end
$var wire 1 u$ reg_file|mux0|out[5]~26_combout $end
$var wire 1 v$ reg_file|mux0|out[5]~29_combout $end
$var wire 1 w$ reg_file|r4|ff_4|Q~q $end
$var wire 1 x$ reg_file|r0|ff_4|Q~q $end
$var wire 1 y$ alu|adder_in_b[4]~26_combout $end
$var wire 1 z$ reg_file|r6|ff_4|Q~q $end
$var wire 1 {$ reg_file|r2|ff_4|Q~q $end
$var wire 1 |$ alu|adder_in_b[4]~27_combout $end
$var wire 1 }$ reg_file|r5|ff_4|Q~q $end
$var wire 1 ~$ reg_file|r7|ff_4|Q~q $end
$var wire 1 !% reg_file|r3|ff_4|Q~q $end
$var wire 1 "% reg_file|r1|ff_4|Q~q $end
$var wire 1 #% alu|adder_in_b[4]~24_combout $end
$var wire 1 $% alu|adder_in_b[4]~25_combout $end
$var wire 1 %% alu|adder_in_b[4]~28_combout $end
$var wire 1 &% alu|adder_in_b[4]~29_combout $end
$var wire 1 '% reg_file|mux0|out[4]~20_combout $end
$var wire 1 (% reg_file|mux0|out[4]~21_combout $end
$var wire 1 )% reg_file|mux0|out[4]~22_combout $end
$var wire 1 *% reg_file|mux0|out[4]~23_combout $end
$var wire 1 +% reg_file|mux0|out[4]~24_combout $end
$var wire 1 ,% reg_file|r7|ff_3|Q~feeder_combout $end
$var wire 1 -% reg_file|r7|ff_3|Q~q $end
$var wire 1 .% reg_file|r5|ff_3|Q~feeder_combout $end
$var wire 1 /% reg_file|r5|ff_3|Q~q $end
$var wire 1 0% reg_file|r3|ff_3|Q~q $end
$var wire 1 1% reg_file|r1|ff_3|Q~q $end
$var wire 1 2% alu|adder_in_b[3]~18_combout $end
$var wire 1 3% alu|adder_in_b[3]~19_combout $end
$var wire 1 4% reg_file|r6|ff_3|Q~q $end
$var wire 1 5% reg_file|r4|ff_3|Q~q $end
$var wire 1 6% reg_file|r0|ff_3|Q~q $end
$var wire 1 7% alu|adder_in_b[3]~20_combout $end
$var wire 1 8% alu|adder_in_b[3]~21_combout $end
$var wire 1 9% alu|adder_in_b[3]~22_combout $end
$var wire 1 :% alu|adder_in_b[3]~23_combout $end
$var wire 1 ;% alu|Add0~5 $end
$var wire 1 <% alu|Add0~7 $end
$var wire 1 =% alu|Add0~9 $end
$var wire 1 >% alu|Add0~11 $end
$var wire 1 ?% alu|Add0~13 $end
$var wire 1 @% alu|Add0~15 $end
$var wire 1 A% alu|Add0~17 $end
$var wire 1 B% alu|Add0~18_combout $end
$var wire 1 C% tsb|Bus[9]~56_combout $end
$var wire 1 D% tsb|Bus[9]~81_combout $end
$var wire 1 E% tsb|Bus[9]~58_combout $end
$var wire 1 F% ir|register|ff_9|Q~feeder_combout $end
$var wire 1 G% ir|register|ff_9|Q~q $end
$var wire 1 H% FSM|DR[0]~feeder_combout $end
$var wire 1 I% reg_file|decoder|out[5]~0_combout $end
$var wire 1 J% reg_file|r5|ff_10|Q~q $end
$var wire 1 K% reg_file|r7|ff_10|Q~q $end
$var wire 1 L% reg_file|r1|ff_10|Q~q $end
$var wire 1 M% reg_file|r3|ff_10|Q~q $end
$var wire 1 N% reg_file|mux0|out[10]~50_combout $end
$var wire 1 O% reg_file|mux0|out[10]~51_combout $end
$var wire 1 P% reg_file|r2|ff_10|Q~q $end
$var wire 1 Q% reg_file|r6|ff_10|Q~q $end
$var wire 1 R% reg_file|r0|ff_10|Q~q $end
$var wire 1 S% reg_file|r4|ff_10|Q~q $end
$var wire 1 T% reg_file|mux0|out[10]~52_combout $end
$var wire 1 U% reg_file|mux0|out[10]~53_combout $end
$var wire 1 V% reg_file|mux0|out[10]~54_combout $end
$var wire 1 W% alu|adder_in_b[10]~57_combout $end
$var wire 1 X% alu|adder_in_b[10]~58_combout $end
$var wire 1 Y% alu|adder_in_b[10]~55_combout $end
$var wire 1 Z% alu|adder_in_b[10]~56_combout $end
$var wire 1 [% alu|adder_in_b[10]~59_combout $end
$var wire 1 \% alu|Add0~19 $end
$var wire 1 ]% alu|Add0~20_combout $end
$var wire 1 ^% tsb|Bus[10]~59_combout $end
$var wire 1 _% tsb|Bus[10]~82_combout $end
$var wire 1 `% tsb|Bus[10]~60_combout $end
$var wire 1 a% eab|Add0~1 $end
$var wire 1 b% eab|Add0~2_combout $end
$var wire 1 c% eab|eabOut[9]~19 $end
$var wire 1 d% eab|eabOut[10]~20_combout $end
$var wire 1 e% tsb|Bus[10]~61_combout $end
$var wire 1 f% ir|register|ff_10|Q~feeder_combout $end
$var wire 1 g% ir|register|ff_10|Q~q $end
$var wire 1 h% eab|Add0~3 $end
$var wire 1 i% eab|Add0~4_combout $end
$var wire 1 j% eab|eabOut[10]~21 $end
$var wire 1 k% eab|eabOut[11]~22_combout $end
$var wire 1 l% tsb|Bus[11]~63_combout $end
$var wire 1 m% reg_file|r2|ff_11|Q~q $end
$var wire 1 n% reg_file|r6|ff_11|Q~feeder_combout $end
$var wire 1 o% reg_file|r6|ff_11|Q~q $end
$var wire 1 p% reg_file|r4|ff_11|Q~feeder_combout $end
$var wire 1 q% reg_file|r4|ff_11|Q~q $end
$var wire 1 r% reg_file|r0|ff_11|Q~q $end
$var wire 1 s% reg_file|mux0|out[11]~57_combout $end
$var wire 1 t% reg_file|mux0|out[11]~58_combout $end
$var wire 1 u% reg_file|r5|ff_11|Q~feeder_combout $end
$var wire 1 v% reg_file|r5|ff_11|Q~q $end
$var wire 1 w% reg_file|r7|ff_11|Q~q $end
$var wire 1 x% reg_file|r3|ff_11|Q~q $end
$var wire 1 y% reg_file|r1|ff_11|Q~q $end
$var wire 1 z% reg_file|mux0|out[11]~55_combout $end
$var wire 1 {% reg_file|mux0|out[11]~56_combout $end
$var wire 1 |% reg_file|mux0|out[11]~59_combout $end
$var wire 1 }% alu|adder_in_b[11]~62_combout $end
$var wire 1 ~% alu|adder_in_b[11]~63_combout $end
$var wire 1 !& alu|adder_in_b[11]~60_combout $end
$var wire 1 "& alu|adder_in_b[11]~61_combout $end
$var wire 1 #& alu|adder_in_b[11]~64_combout $end
$var wire 1 $& tsb|Bus[11]~62_combout $end
$var wire 1 %& alu|Add0~21 $end
$var wire 1 && alu|Add0~22_combout $end
$var wire 1 '& tsb|Bus[11]~83_combout $end
$var wire 1 (& tsb|Bus[11]~64_combout $end
$var wire 1 )& ir|register|ff_11|Q~q $end
$var wire 1 *& FSM|DR[2]~feeder_combout $end
$var wire 1 +& reg_file|decoder|Equal0~2_combout $end
$var wire 1 ,& reg_file|r2|ff_3|Q~q $end
$var wire 1 -& reg_file|mux0|out[3]~17_combout $end
$var wire 1 .& reg_file|mux0|out[3]~18_combout $end
$var wire 1 /& reg_file|mux0|out[3]~15_combout $end
$var wire 1 0& reg_file|mux0|out[3]~16_combout $end
$var wire 1 1& reg_file|mux0|out[3]~19_combout $end
$var wire 1 2& alu|Add0~6_combout $end
$var wire 1 3& tsb|Bus[3]~88_combout $end
$var wire 1 4& tsb|Bus[3]~89_combout $end
$var wire 1 5& tsb|Bus[3]~37_combout $end
$var wire 1 6& eab|eabOut[2]~5 $end
$var wire 1 7& eab|eabOut[3]~6_combout $end
$var wire 1 8& tsb|Bus[3]~38_combout $end
$var wire 1 9& ir|register|ff_3|Q~feeder_combout $end
$var wire 1 :& ir|register|ff_3|Q~q $end
$var wire 1 ;& eab|eabOut[3]~7 $end
$var wire 1 <& eab|eabOut[4]~8_combout $end
$var wire 1 =& tsb|Bus[4]~40_combout $end
$var wire 1 >& alu|Add0~8_combout $end
$var wire 1 ?& tsb|Bus[4]~39_combout $end
$var wire 1 @& tsb|Bus[4]~41_combout $end
$var wire 1 A& tsb|Bus[4]~42_combout $end
$var wire 1 B& tsb|Bus[4]~43_combout $end
$var wire 1 C& ir|register|ff_4|Q~feeder_combout $end
$var wire 1 D& ir|register|ff_4|Q~q $end
$var wire 1 E& eab|eabOut[4]~9 $end
$var wire 1 F& eab|eabOut[5]~10_combout $end
$var wire 1 G& tsb|Bus[5]~44_combout $end
$var wire 1 H& alu|Add0~10_combout $end
$var wire 1 I& tsb|Bus[5]~77_combout $end
$var wire 1 J& tsb|Bus[5]~45_combout $end
$var wire 1 K& tsb|Bus[5]~46_combout $end
$var wire 1 L& ir|register|ff_5|Q~q $end
$var wire 1 M& eab|eabOut[5]~11 $end
$var wire 1 N& eab|eabOut[6]~12_combout $end
$var wire 1 O& tsb|Bus[6]~47_combout $end
$var wire 1 P& alu|Add0~12_combout $end
$var wire 1 Q& tsb|Bus[6]~78_combout $end
$var wire 1 R& tsb|Bus[6]~48_combout $end
$var wire 1 S& tsb|Bus[6]~49_combout $end
$var wire 1 T& ir|register|ff_6|Q~feeder_combout $end
$var wire 1 U& ir|register|ff_6|Q~q $end
$var wire 1 V& reg_file|mux0|out[7]~35_combout $end
$var wire 1 W& reg_file|mux0|out[7]~36_combout $end
$var wire 1 X& reg_file|mux0|out[7]~37_combout $end
$var wire 1 Y& reg_file|mux0|out[7]~38_combout $end
$var wire 1 Z& reg_file|mux0|out[7]~39_combout $end
$var wire 1 [& tsb|Bus[7]~50_combout $end
$var wire 1 \& alu|Add0~14_combout $end
$var wire 1 ]& tsb|Bus[7]~79_combout $end
$var wire 1 ^& tsb|Bus[7]~51_combout $end
$var wire 1 _& eab|eabOut[6]~13 $end
$var wire 1 `& eab|eabOut[7]~14_combout $end
$var wire 1 a& tsb|Bus[7]~52_combout $end
$var wire 1 b& ir|register|ff_7|Q~q $end
$var wire 1 c& eab|eabOut[7]~15 $end
$var wire 1 d& eab|eabOut[8]~16_combout $end
$var wire 1 e& tsb|Bus[8]~53_combout $end
$var wire 1 f& alu|Add0~16_combout $end
$var wire 1 g& tsb|Bus[8]~80_combout $end
$var wire 1 h& tsb|Bus[8]~54_combout $end
$var wire 1 i& tsb|Bus[8]~55_combout $end
$var wire 1 j& ir|register|ff_8|Q~feeder_combout $end
$var wire 1 k& ir|register|ff_8|Q~q $end
$var wire 1 l& eab|Add0~5 $end
$var wire 1 m& eab|Add0~6_combout $end
$var wire 1 n& pc|pc_reg|ff_13|Q~feeder_combout $end
$var wire 1 o& pc|pc_reg|ff_13|Q~q $end
$var wire 1 p& pc|pc_reg|ff_12|Q~feeder_combout $end
$var wire 1 q& pc|pc_reg|ff_12|Q~q $end
$var wire 1 r& eab|eabOut[11]~23 $end
$var wire 1 s& eab|eabOut[12]~25 $end
$var wire 1 t& eab|eabOut[13]~27 $end
$var wire 1 u& eab|eabOut[14]~29 $end
$var wire 1 v& eab|eabOut[15]~30_combout $end
$var wire 1 w& tsb|Bus[15]~75_combout $end
$var wire 1 x& reg_file|r2|ff_15|Q~feeder_combout $end
$var wire 1 y& reg_file|r2|ff_15|Q~q $end
$var wire 1 z& reg_file|r6|ff_15|Q~feeder_combout $end
$var wire 1 {& reg_file|r6|ff_15|Q~q $end
$var wire 1 |& reg_file|r0|ff_15|Q~feeder_combout $end
$var wire 1 }& reg_file|r0|ff_15|Q~q $end
$var wire 1 ~& reg_file|r4|ff_15|Q~feeder_combout $end
$var wire 1 !' reg_file|r4|ff_15|Q~q $end
$var wire 1 "' alu|adder_in_b[15]~82_combout $end
$var wire 1 #' alu|adder_in_b[15]~83_combout $end
$var wire 1 $' reg_file|r3|ff_15|Q~q $end
$var wire 1 %' reg_file|r1|ff_15|Q~q $end
$var wire 1 &' alu|adder_in_b[15]~80_combout $end
$var wire 1 '' reg_file|r7|ff_15|Q~q $end
$var wire 1 (' reg_file|r5|ff_15|Q~feeder_combout $end
$var wire 1 )' reg_file|r5|ff_15|Q~q $end
$var wire 1 *' alu|adder_in_b[15]~81_combout $end
$var wire 1 +' alu|adder_in_b[15]~84_combout $end
$var wire 1 ,' reg_file|mux0|out[15]~75_combout $end
$var wire 1 -' reg_file|mux0|out[15]~76_combout $end
$var wire 1 .' reg_file|mux0|out[15]~77_combout $end
$var wire 1 /' reg_file|mux0|out[15]~78_combout $end
$var wire 1 0' reg_file|mux0|out[15]~79_combout $end
$var wire 1 1' tsb|Bus[15]~74_combout $end
$var wire 1 2' reg_file|r6|ff_14|Q~feeder_combout $end
$var wire 1 3' reg_file|r6|ff_14|Q~q $end
$var wire 1 4' reg_file|r2|ff_14|Q~q $end
$var wire 1 5' reg_file|r0|ff_14|Q~feeder_combout $end
$var wire 1 6' reg_file|r0|ff_14|Q~q $end
$var wire 1 7' reg_file|r4|ff_14|Q~q $end
$var wire 1 8' reg_file|mux0|out[14]~72_combout $end
$var wire 1 9' reg_file|mux0|out[14]~73_combout $end
$var wire 1 :' reg_file|r5|ff_14|Q~q $end
$var wire 1 ;' reg_file|r7|ff_14|Q~q $end
$var wire 1 <' reg_file|r3|ff_14|Q~q $end
$var wire 1 =' reg_file|r1|ff_14|Q~q $end
$var wire 1 >' reg_file|mux0|out[14]~70_combout $end
$var wire 1 ?' reg_file|mux0|out[14]~71_combout $end
$var wire 1 @' reg_file|mux0|out[14]~74_combout $end
$var wire 1 A' alu|adder_in_b[14]~77_combout $end
$var wire 1 B' alu|adder_in_b[14]~78_combout $end
$var wire 1 C' alu|adder_in_b[14]~75_combout $end
$var wire 1 D' alu|adder_in_b[14]~76_combout $end
$var wire 1 E' alu|adder_in_b[14]~79_combout $end
$var wire 1 F' eab|eabOut[13]~26_combout $end
$var wire 1 G' reg_file|r5|ff_13|Q~q $end
$var wire 1 H' reg_file|r1|ff_13|Q~q $end
$var wire 1 I' reg_file|r3|ff_13|Q~q $end
$var wire 1 J' alu|adder_in_b[13]~70_combout $end
$var wire 1 K' alu|adder_in_b[13]~71_combout $end
$var wire 1 L' reg_file|r6|ff_13|Q~q $end
$var wire 1 M' reg_file|r2|ff_13|Q~q $end
$var wire 1 N' reg_file|r0|ff_13|Q~q $end
$var wire 1 O' reg_file|r4|ff_13|Q~q $end
$var wire 1 P' alu|adder_in_b[13]~72_combout $end
$var wire 1 Q' alu|adder_in_b[13]~73_combout $end
$var wire 1 R' alu|adder_in_b[13]~74_combout $end
$var wire 1 S' tsb|Bus[13]~68_combout $end
$var wire 1 T' reg_file|r5|ff_12|Q~feeder_combout $end
$var wire 1 U' reg_file|r5|ff_12|Q~q $end
$var wire 1 V' reg_file|r7|ff_12|Q~q $end
$var wire 1 W' reg_file|r1|ff_12|Q~q $end
$var wire 1 X' reg_file|r3|ff_12|Q~q $end
$var wire 1 Y' reg_file|mux0|out[12]~60_combout $end
$var wire 1 Z' reg_file|mux0|out[12]~61_combout $end
$var wire 1 [' reg_file|r6|ff_12|Q~feeder_combout $end
$var wire 1 \' reg_file|r6|ff_12|Q~q $end
$var wire 1 ]' reg_file|r2|ff_12|Q~feeder_combout $end
$var wire 1 ^' reg_file|r2|ff_12|Q~q $end
$var wire 1 _' reg_file|r4|ff_12|Q~q $end
$var wire 1 `' reg_file|r0|ff_12|Q~feeder_combout $end
$var wire 1 a' reg_file|r0|ff_12|Q~q $end
$var wire 1 b' reg_file|mux0|out[12]~62_combout $end
$var wire 1 c' reg_file|mux0|out[12]~63_combout $end
$var wire 1 d' reg_file|mux0|out[12]~64_combout $end
$var wire 1 e' alu|adder_in_b[12]~65_combout $end
$var wire 1 f' alu|adder_in_b[12]~66_combout $end
$var wire 1 g' alu|adder_in_b[12]~67_combout $end
$var wire 1 h' alu|adder_in_b[12]~68_combout $end
$var wire 1 i' alu|adder_in_b[12]~69_combout $end
$var wire 1 j' alu|Add0~23 $end
$var wire 1 k' alu|Add0~25 $end
$var wire 1 l' alu|Add0~26_combout $end
$var wire 1 m' tsb|Bus[13]~85_combout $end
$var wire 1 n' tsb|Bus[13]~69_combout $end
$var wire 1 o' tsb|Bus[13]~70_combout $end
$var wire 1 p' reg_file|r7|ff_13|Q~q $end
$var wire 1 q' reg_file|mux0|out[13]~65_combout $end
$var wire 1 r' reg_file|mux0|out[13]~66_combout $end
$var wire 1 s' reg_file|mux0|out[13]~67_combout $end
$var wire 1 t' reg_file|mux0|out[13]~68_combout $end
$var wire 1 u' reg_file|mux0|out[13]~69_combout $end
$var wire 1 v' alu|Add0~27 $end
$var wire 1 w' alu|Add0~29 $end
$var wire 1 x' alu|Add0~30_combout $end
$var wire 1 y' tsb|Bus[15]~87_combout $end
$var wire 1 z' tsb|Bus[15]~76_combout $end
$var wire 1 {' ir|register|ff_15|Q~feeder_combout $end
$var wire 1 |' ir|register|ff_15|Q~q $end
$var wire 1 }' FSM|next_state~17_combout $end
$var wire 1 ~' FSM|next_state[3]~3_combout $end
$var wire 1 !( FSM|next_state~18_combout $end
$var wire 1 "( FSM|next_state~7_combout $end
$var wire 1 #( FSM|next_state[2]~12_combout $end
$var wire 1 $( FSM|next_state[2]~9_combout $end
$var wire 1 %( FSM|next_state[2]~8_combout $end
$var wire 1 &( FSM|next_state[2]~10_combout $end
$var wire 1 '( FSM|next_state[2]~11_combout $end
$var wire 1 (( FSM|next_state[2]~13_combout $end
$var wire 1 )( FSM|next_state~14_combout $end
$var wire 1 *( ir|register|ff_13|Q~feeder_combout $end
$var wire 1 +( ir|register|ff_13|Q~q $end
$var wire 1 ,( FSM|next_state[1]~1_combout $end
$var wire 1 -( FSM|next_state~15_combout $end
$var wire 1 .( FSM|Equal3~0_combout $end
$var wire 1 /( FSM|Equal12~1_combout $end
$var wire 1 0( FSM|memWE~0_combout $end
$var wire 1 1( FSM|memWE~q $end
$var wire 1 2( memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 $end
$var wire 1 3( memory|MDRIn[12]~12_combout $end
$var wire 1 4( memory|MDR_reg|ff_12|Q~q $end
$var wire 1 5( alu|Add0~24_combout $end
$var wire 1 6( tsb|Bus[12]~65_combout $end
$var wire 1 7( tsb|Bus[12]~84_combout $end
$var wire 1 8( tsb|Bus[12]~66_combout $end
$var wire 1 9( eab|eabOut[12]~24_combout $end
$var wire 1 :( tsb|Bus[12]~67_combout $end
$var wire 1 ;( ir|register|ff_12|Q~feeder_combout $end
$var wire 1 <( ir|register|ff_12|Q~q $end
$var wire 1 =( FSM|next_state~4_combout $end
$var wire 1 >( FSM|next_state[0]~0_combout $end
$var wire 1 ?( FSM|next_state~5_combout $end
$var wire 1 @( FSM|next_state~6_combout $end
$var wire 1 A( FSM|Equal7~0_combout $end
$var wire 1 B( FSM|ldPC~2_combout $end
$var wire 1 C( FSM|ldPC~q $end
$var wire 1 D( pc|PC_inc[1]~16 $end
$var wire 1 E( pc|PC_inc[2]~17_combout $end
$var wire 1 F( pc|PC_inc[2]~18 $end
$var wire 1 G( pc|PC_inc[3]~19_combout $end
$var wire 1 H( pc|PC_inc[3]~20 $end
$var wire 1 I( pc|PC_inc[4]~21_combout $end
$var wire 1 J( pc|PC_inc[4]~22 $end
$var wire 1 K( pc|PC_inc[5]~23_combout $end
$var wire 1 L( pc|PC_inc[5]~24 $end
$var wire 1 M( pc|PC_inc[6]~25_combout $end
$var wire 1 N( pc|PC_inc[6]~26 $end
$var wire 1 O( pc|PC_inc[7]~27_combout $end
$var wire 1 P( pc|PC_inc[7]~28 $end
$var wire 1 Q( pc|PC_inc[8]~29_combout $end
$var wire 1 R( pc|PC_inc[8]~30 $end
$var wire 1 S( pc|PC_inc[9]~31_combout $end
$var wire 1 T( pc|PC_inc[9]~32 $end
$var wire 1 U( pc|PC_inc[10]~33_combout $end
$var wire 1 V( pc|PC_inc[10]~34 $end
$var wire 1 W( pc|PC_inc[11]~35_combout $end
$var wire 1 X( pc|PC_inc[11]~36 $end
$var wire 1 Y( pc|PC_inc[12]~37_combout $end
$var wire 1 Z( pc|PC_inc[13]~39_combout $end
$var wire 1 [( pc|Add0~0_combout $end
$var wire 1 \( pc|PC_inc[14]~41_combout $end
$var wire 1 ]( pc|pc_reg|ff_14|Q~feeder_combout $end
$var wire 1 ^( pc|pc_reg|ff_14|Q~q $end
$var wire 1 _( eab|eabOut[14]~28_combout $end
$var wire 1 `( tsb|Bus[14]~71_combout $end
$var wire 1 a( alu|Add0~28_combout $end
$var wire 1 b( tsb|Bus[14]~86_combout $end
$var wire 1 c( tsb|Bus[14]~72_combout $end
$var wire 1 d( tsb|Bus[14]~73_combout $end
$var wire 1 e( ir|register|ff_14|Q~feeder_combout $end
$var wire 1 f( ir|register|ff_14|Q~q $end
$var wire 1 g( FSM|next_state~16_combout $end
$var wire 1 h( FSM|next_state[2]~2_combout $end
$var wire 1 i( FSM|next_state~27_combout $end
$var wire 1 j( FSM|next_state~28_combout $end
$var wire 1 k( FSM|next_state[5]~23_combout $end
$var wire 1 l( FSM|next_state[5]~24_combout $end
$var wire 1 m( FSM|next_state[5]~21_combout $end
$var wire 1 n( FSM|next_state[5]~22_combout $end
$var wire 1 o( FSM|next_state[5]~25_combout $end
$var wire 1 p( FSM|next_state[4]~19_combout $end
$var wire 1 q( FSM|next_state[4]~20_combout $end
$var wire 1 r( FSM|next_state[4]~26_combout $end
$var wire 1 s( FSM|enaMARM~2_combout $end
$var wire 1 t( FSM|enaMARM~0_combout $end
$var wire 1 u( FSM|enaMARM~1_combout $end
$var wire 1 v( FSM|enaMARM~3_combout $end
$var wire 1 w( FSM|enaMARM~q $end
$var wire 1 x( tsb|Bus[4]~22_combout $end
$var wire 1 y( eab|eabOut[0]~0_combout $end
$var wire 1 z( alu|Add0~0_combout $end
$var wire 1 {( tsb|Bus[0]~90_combout $end
$var wire 1 |( tsb|Bus[0]~91_combout $end
$var wire 1 }( tsb|Bus[0]~24_combout $end
$var wire 1 ~( tsb|Bus[0]~25_combout $end
$var wire 1 !) FSM|selMDR [1] $end
$var wire 1 ") FSM|selMDR [0] $end
$var wire 1 #) pc|PC_inc [15] $end
$var wire 1 $) pc|PC_inc [14] $end
$var wire 1 %) pc|PC_inc [13] $end
$var wire 1 &) pc|PC_inc [12] $end
$var wire 1 ') pc|PC_inc [11] $end
$var wire 1 () pc|PC_inc [10] $end
$var wire 1 )) pc|PC_inc [9] $end
$var wire 1 *) pc|PC_inc [8] $end
$var wire 1 +) pc|PC_inc [7] $end
$var wire 1 ,) pc|PC_inc [6] $end
$var wire 1 -) pc|PC_inc [5] $end
$var wire 1 .) pc|PC_inc [4] $end
$var wire 1 /) pc|PC_inc [3] $end
$var wire 1 0) pc|PC_inc [2] $end
$var wire 1 1) pc|PC_inc [1] $end
$var wire 1 2) pc|PC_inc [0] $end
$var wire 1 3) FSM|next_state [5] $end
$var wire 1 4) FSM|next_state [4] $end
$var wire 1 5) FSM|next_state [3] $end
$var wire 1 6) FSM|next_state [2] $end
$var wire 1 7) FSM|next_state [1] $end
$var wire 1 8) FSM|next_state [0] $end
$var wire 1 9) FSM|current_state [5] $end
$var wire 1 :) FSM|current_state [4] $end
$var wire 1 ;) FSM|current_state [3] $end
$var wire 1 <) FSM|current_state [2] $end
$var wire 1 =) FSM|current_state [1] $end
$var wire 1 >) FSM|current_state [0] $end
$var wire 1 ?) FSM|MDRSpcIn [15] $end
$var wire 1 @) FSM|MDRSpcIn [14] $end
$var wire 1 A) FSM|MDRSpcIn [13] $end
$var wire 1 B) FSM|MDRSpcIn [12] $end
$var wire 1 C) FSM|MDRSpcIn [11] $end
$var wire 1 D) FSM|MDRSpcIn [10] $end
$var wire 1 E) FSM|MDRSpcIn [9] $end
$var wire 1 F) FSM|MDRSpcIn [8] $end
$var wire 1 G) FSM|MDRSpcIn [7] $end
$var wire 1 H) FSM|MDRSpcIn [6] $end
$var wire 1 I) FSM|MDRSpcIn [5] $end
$var wire 1 J) FSM|MDRSpcIn [4] $end
$var wire 1 K) FSM|MDRSpcIn [3] $end
$var wire 1 L) FSM|MDRSpcIn [2] $end
$var wire 1 M) FSM|MDRSpcIn [1] $end
$var wire 1 N) FSM|MDRSpcIn [0] $end
$var wire 1 O) FSM|MARSpcIn [15] $end
$var wire 1 P) FSM|MARSpcIn [14] $end
$var wire 1 Q) FSM|MARSpcIn [13] $end
$var wire 1 R) FSM|MARSpcIn [12] $end
$var wire 1 S) FSM|MARSpcIn [11] $end
$var wire 1 T) FSM|MARSpcIn [10] $end
$var wire 1 U) FSM|MARSpcIn [9] $end
$var wire 1 V) FSM|MARSpcIn [8] $end
$var wire 1 W) FSM|MARSpcIn [7] $end
$var wire 1 X) FSM|MARSpcIn [6] $end
$var wire 1 Y) FSM|MARSpcIn [5] $end
$var wire 1 Z) FSM|MARSpcIn [4] $end
$var wire 1 [) FSM|MARSpcIn [3] $end
$var wire 1 \) FSM|MARSpcIn [2] $end
$var wire 1 ]) FSM|MARSpcIn [1] $end
$var wire 1 ^) FSM|MARSpcIn [0] $end
$var wire 1 _) FSM|SR1 [2] $end
$var wire 1 `) FSM|SR1 [1] $end
$var wire 1 a) FSM|SR1 [0] $end
$var wire 1 b) FSM|SR2 [2] $end
$var wire 1 c) FSM|SR2 [1] $end
$var wire 1 d) FSM|SR2 [0] $end
$var wire 1 e) FSM|aluControl [1] $end
$var wire 1 f) FSM|aluControl [0] $end
$var wire 1 g) FSM|DR [2] $end
$var wire 1 h) FSM|DR [1] $end
$var wire 1 i) FSM|DR [0] $end
$var wire 1 j) tsb|Bus [15] $end
$var wire 1 k) tsb|Bus [14] $end
$var wire 1 l) tsb|Bus [13] $end
$var wire 1 m) tsb|Bus [12] $end
$var wire 1 n) tsb|Bus [11] $end
$var wire 1 o) tsb|Bus [10] $end
$var wire 1 p) tsb|Bus [9] $end
$var wire 1 q) tsb|Bus [8] $end
$var wire 1 r) tsb|Bus [7] $end
$var wire 1 s) tsb|Bus [6] $end
$var wire 1 t) tsb|Bus [5] $end
$var wire 1 u) tsb|Bus [4] $end
$var wire 1 v) tsb|Bus [3] $end
$var wire 1 w) tsb|Bus [2] $end
$var wire 1 x) tsb|Bus [1] $end
$var wire 1 y) tsb|Bus [0] $end
$var wire 1 z) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [17] $end
$var wire 1 {) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [16] $end
$var wire 1 |) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [15] $end
$var wire 1 }) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [14] $end
$var wire 1 ~) memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [13] $end
$var wire 1 !* memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [12] $end
$var wire 1 "* memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [11] $end
$var wire 1 #* memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [10] $end
$var wire 1 $* memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [9] $end
$var wire 1 %* memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [8] $end
$var wire 1 &* memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [7] $end
$var wire 1 '* memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [6] $end
$var wire 1 (* memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [5] $end
$var wire 1 )* memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [4] $end
$var wire 1 ** memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [3] $end
$var wire 1 +* memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [2] $end
$var wire 1 ,* memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1] $end
$var wire 1 -* memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
1|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
x)#
0*#
x+#
0,#
x-#
0.#
x/#
00#
01#
x2#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
xG#
0H#
0I#
0J#
0K#
xL#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
xW#
0X#
0Y#
xZ#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
1g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
1o#
0p#
0q#
0r#
1s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
xA$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
xJ$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
xU$
0V$
0W$
xX$
0Y$
xZ$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
xj$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
x,%
0-%
x.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
1<%
0=%
1>%
0?%
1@%
0A%
0B%
0C%
0D%
0E%
xF%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
1\%
0]%
0^%
0_%
0`%
0a%
0b%
1c%
0d%
0e%
xf%
0g%
1h%
0i%
0j%
0k%
1l%
0m%
xn%
0o%
xp%
0q%
0r%
0s%
0t%
xu%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
13&
04&
05&
06&
07&
08&
x9&
0:&
1;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
xC&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
1M&
0N&
0O&
0P&
0Q&
0R&
0S&
xT&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
1c&
0d&
0e&
0f&
0g&
0h&
0i&
xj&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
1r&
0s&
1t&
0u&
0v&
1w&
xx&
0y&
xz&
0{&
x|&
0}&
x~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
x('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
x2'
03'
04'
x5'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
xT'
0U'
0V'
0W'
0X'
0Y'
0Z'
x['
0\'
x]'
0^'
0_'
x`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
1j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
1v'
0w'
0x'
0y'
0z'
x{'
0|'
1}'
0~'
1!(
1"(
0#(
0$(
1%(
0&(
1'(
1((
0)(
x*(
0+(
0,(
1-(
1.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
x;(
0<(
0=(
0>(
1?(
1@(
0A(
0B(
0C(
0D(
0E(
1F(
0G(
0H(
0I(
1J(
0K(
0L(
0M(
1N(
0O(
0P(
0Q(
1R(
0S(
0T(
0U(
1V(
0W(
0X(
1Y(
1Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
xe(
0f(
0g(
0h(
1i(
1j(
0k(
1l(
0m(
0n(
1o(
1p(
0q(
1r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
1{(
0|(
0}(
0~(
z")
0!)
02)
01)
00)
0/)
0.)
0-)
0,)
0+)
0*)
0))
0()
0')
0&)
0%)
0$)
0#)
08)
07)
06)
05)
04)
03)
0>)
0=)
0<)
0;)
0:)
09)
zN)
zM)
0L)
0K)
zJ)
zI)
zH)
zG)
zF)
zE)
zD)
0C)
zB)
zA)
z@)
z?)
0^)
0])
z\)
z[)
zZ)
zY)
zX)
zW)
zV)
zU)
zT)
zS)
zR)
zQ)
zP)
zO)
0a)
0`)
0_)
0d)
0c)
0b)
0f)
0e)
0i)
0h)
0g)
xy)
xx)
xw)
xv)
xu)
xt)
xs)
xr)
xq)
xp)
xo)
xn)
xm)
xl)
xk)
xj)
0-*
0,*
0+*
0**
0)*
0(*
0'*
0&*
0%*
0$*
0#*
0"*
0!*
0~)
0})
0|)
0{)
0z)
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
0A
0@
1?
0>
0=
0<
0;
0:
09
08
07
06
15
14
03
02
1Q
1P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
1D
1C
1B
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0g
0f
0e
0d
0c
0b
1h
0i
1j
xk
1l
1m
1n
xo
xp
xq
xr
xs
xt
xu
xv
xw
xx
xy
xz
x{
x|
x}
x~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
18!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
1D!
1E!
1F!
0G!
0H!
1I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
1T!
0U!
0V!
1W!
0X!
0Y!
1Z!
0[!
0\!
1]!
0^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
0p!
0q!
0r!
1s!
0t!
1u!
0v!
1w!
0x!
0y!
0z!
0{!
0|!
0}!
1~!
0!"
0""
0#"
1$"
1%"
1&"
0'"
0("
0)"
0*"
0+"
0,"
1-"
0."
0/"
10"
01"
12"
03"
04"
15"
16"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
1E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
xf"
0g"
0h"
0i"
0j"
1k"
0l"
0m"
0n"
0o"
0p"
0q"
$end
#5000
1!
1X!
1Y!
14)
13)
16)
18)
17)
15)
1!)
1L)
1^)
0I!
1G!
19!
1@!
1H
1O
1A
0?
1a"
1^"
1["
1F"
1?"
1<"
19"
0-"
1'"
#10000
0!
0X!
0Y!
1("
1:"
1="
1@"
1G"
1\"
1_"
1b"
x}"
x%#
x,#
x7#
xT#
xx#
x($
x6$
xI$
xQ$
xg$
xx$
x6%
xG%
xR%
xg%
xr%
x)&
x:&
xD&
xL&
xU&
xb&
xk&
x}&
x6'
xN'
xa'
x|'
x+(
x<(
xf(
1;)
1=)
1>)
1<)
19)
1:)
15!
16!
13!
11!
12!
14!
1z'
1c(
1o'
1E%
1k#
1'$
1}(
x)$
x"#
xy(
x`#
xy#
xN#
x>#
x9#
xc#
xU#
xp#
xC#
x~#
x&$
x=$
x8$
xX&
xL$
x_$
xS$
xr$
xh$
x)%
xy$
x-&
x7%
xa%
xh"
xW%
xT%
xh%
xb%
x}%
xs%
x7&
x:%
x<&
x&%
xi'
xR'
xE'
x+'
xF&
x#&
x[%
xq$
xc$
xN$
x?$
x-$
xN&
x`&
xm&
xi%
xd&
x.'
x"'
xA'
x8'
xs'
xP'
xg'
xb'
1q(
0l(
0i(
0?(
0'(
0!(
06"
11"
1l!
1g!
1e!
0.(
0}'
05"
1/"
0@(
1/(
0"(
0o(
0((
1d
1f
1g
1e
1b
1c
xH%
xm"
x*&
xv"
xl"
1~'
13"
0~!
02"
0j(
17"
1d(
1q#
1~(
x*$
x##
xz(
xz#
xO#
x?#
x<#
xd#
xV#
xh#
x"$
x>$
x9$
xY&
xM$
x`$
xT$
xs$
xi$
x*%
x|$
x.&
x8%
xj"
xX%
xU%
xl&
xd%
x~%
xt%
x2&
x>&
x5(
xl'
xa(
xx'
x&&
x]%
xH&
xP&
x\&
xf&
xB%
xv&
x_(
xF'
x9(
xk%
x/'
x#'
xB'
x9'
xt'
xQ'
xh'
xc'
1o(
1((
1!"
12"
1~!
0~'
x$#
x}#
x!$
xP#
xB#
xD#
x=#
xe#
x_#
x:$
xZ&
x^$
xv$
x=&
x+%
x%%
x1&
x9%
xV%
x|%
x0'
x@'
xu'
xd'
0&"
xC%
x\%
x$$
xg#
x;%
xj#
x|(
xf#
xe&
xA%
x[&
x@%
xO&
x?%
xG&
x>%
x@&
x=%
x4&
x<%
x^%
x%&
xj'
x$&
x1'
x`(
xw'
xv'
xS'
x6(
xk'
xD%
xg&
x]&
xQ&
xI&
x_%
x'&
xy'
xb(
xm'
x7(
#15000
1!
1X!
1Y!
06)
08)
07)
05)
#20000
0!
0X!
0Y!
0;)
0=)
0>)
0<)
03!
01!
02!
04!
0q(
1?(
1!(
16"
0l!
1.(
1}'
15"
00"
0/"
1u(
0d
0f
0g
0e
1@(
1)"
0!"
01"
10(
03"
1~'
1&"
0E"
1*"
#25000
1!
1X!
1Y!
11(
15)
0L)
1C)
1])
0F!
0E!
0D!
1H!
1=!
1B!
1C!
09!
0@!
0H
0O
1E
1F
1K
1@
0D
0C
0B
0["
0F"
13(
1O"
1B"
0?"
0<"
09"
1+"
#30000
0!
0X!
0Y!
1,"
0:"
0="
0@"
1C"
0G"
1P"
0\"
14(
1;)
14!
0z'
0c(
0o'
1(&
0E%
1R&
0k#
18(
1t(
1m(
1g(
1)(
1$(
06"
0)"
1l!
0g!
0e!
1d
13"
0~!
0d(
1S&
0q#
1:(
0u(
1h(
1,(
1E"
0*"
#35000
1!
1X!
1Y!
16)
17)
1L)
1K)
0])
0^)
1I!
0G!
0H!
1:!
1<!
19!
1@!
1H
1O
1L
1N
0@
0A
1?
1["
1F"
1X"
1R"
0+"
1-"
0'"
#40000
0!
0X!
0Y!
0("
0,"
1."
1G"
1S"
1Y"
1\"
1=)
1<)
13!
12!
1E%
1K&
18&
1k#
0t(
0p(
0m(
1i(
0g(
1A(
0.(
0$(
0!(
05"
10"
1/"
1g!
1e!
0@(
11"
1f
1e
02"
1q#
1""
1!"
0r(
0h(
1~!
12"
00(
#45000
1!
1X!
1Y!
04)
06)
01(
1-*
1,*
1'*
1"*
1!*
12(
1A"
1N"
1]"
1`"
1^)
0I!
1G!
1A
0?
0-"
1'"
#50000
0!
0X!
0Y!
1("
0."
0<)
0:)
05!
03!
1u(
1k(
1@(
1=(
0)(
1#(
1!(
0}'
0""
1[!
0/(
1"(
14"
00"
1h!
1f!
0e
0c
1j(
xh(
x>(
x,(
x~'
0&"
0s#
01"
1B(
1r#
1t#
02"
#55000
1!
1X!
1Y!
1u#
1C(
18)
0!)
1+*
1**
1(*
1$*
1D"
1Q"
1W"
1Z"
1v#
1w#
1y)
0k)
1m)
0j)
0l)
0q)
0r)
1s)
1t)
0u)
1v)
1n)
0o)
1p)
1x)
1w)
1q
1p
1x
0y
1z
1r
0s
1t
1u
0v
0w
0|
0~
1{
0}
1o
11
0#
1%
0"
0$
0)
0*
1+
1,
0-
1.
1&
0'
1(
10
1/
1Z#
1W#
0e(
05'
02'
1;(
1`'
1]'
1['
1T'
0{'
0('
0~&
0|&
0z&
0x&
0*(
0j&
0J$
0A$
1T&
1Z$
1X$
1U$
1j$
0C&
19&
1.%
1,%
1u%
1p%
1n%
0f%
0f"
1F%
1L#
1G#
1-#
1+#
1)#
12#
1/#
#60000
0!
0X!
0Y!
1}"
1%#
1,#
17#
1T#
1x#
1($
06$
0I$
1Q$
1g$
0x$
16%
1G%
0R%
0g%
1r%
1)&
1:&
0D&
1L&
1U&
0b&
0k&
0}&
06'
0N'
1a'
0|'
0+(
1<(
0f(
1>)
11!
1)$
1"#
1y(
1`#
1y#
1N#
1>#
19#
1c#
1U#
1p#
1C#
1~#
1&$
0=$
08$
0X&
0L$
1_$
1S$
1r$
1h$
0)%
0y$
1-&
17%
0a%
1h"
0W%
0T%
1h%
1}%
1s%
17&
1:%
0<&
1i'
1R'
1E'
1+'
1F&
1#&
1[%
09%
0%%
1q$
1c$
1N$
1?$
1-$
0}#
0_#
0B#
1N&
0`&
0l&
0d&
0.'
0"'
0A'
08'
0s'
0P'
1g'
1b'
1q(
0i(
0A(
0?(
0=(
0!(
10"
1g
1H%
0m"
1*&
0v"
0l"
0~'
0,(
1>(
0h(
0r#
1*$
1##
1z#
1O#
1?#
1<#
1d#
1V#
0>$
09$
0Y&
0M$
1`$
1T$
1s$
1i$
0*%
0|$
1.&
18%
0b%
1j"
0X%
0U%
0i%
1~%
1t%
0&%
0m&
0/'
0#'
0B'
09'
0t'
0Q'
1h'
1c'
0@(
11"
1r(
0j(
0B(
1$#
1!$
1P#
1D#
1=#
1e#
0:$
0Z&
1^$
1v$
0=&
0+%
11&
0d%
0V%
0k%
1|%
0v&
0_(
0F'
09(
00'
0@'
0u'
1d'
1C%
0\%
1$$
0g#
1;%
1j#
1|(
1f#
0z(
0e&
0[&
1O&
1?%
1G&
0>%
0@&
0=%
14&
0<%
0^%
0j'
1$&
01'
0`(
0S'
16(
1k'
1D%
1%&
0]%
1h#
12&
1"$
0g&
0]&
1Q&
0@%
0\&
1I&
1P&
0H&
1>&
0_%
15(
1'&
0y'
0b(
0m'
17(
0v'
0l'
1&&
1A%
0f&
1w'
0a(
1B%
0x'
#65000
1!
1X!
1Y!
0u#
14)
03)
1%)
1&)
12)
0C(
08)
05)
0-*
0,*
0+*
0**
0(*
0'*
0$*
0"*
0!*
02(
0A"
0D"
0N"
0Q"
0W"
0Z"
0]"
0`"
0v#
1[(
0w#
1n&
1p&
0Y(
1'#
0Z!
03(
0B"
0F"
0O"
0R"
0X"
0["
0^"
0a"
1\(
#70000
0!
0X!
0Y!
0C"
0G"
0P"
0S"
0Y"
0\"
0_"
0b"
04(
0;)
0>)
09)
1:)
15!
06!
01!
04!
0(&
0E%
0R&
0K&
08&
0k#
0'$
0}(
08(
1t(
0q(
1m(
1i(
0-(
1$(
0#(
1s#
1n!
0l!
0g!
0e!
1d!
0k(
1=(
0u(
0"(
0[!
0o(
0((
0h!
0f!
0d
0g
0b
1c
0>(
0S&
0q#
0~(
0:(
1((
0t#
1o!
1h!
1f!
1s(
1o(
1j(
1>(
1t#
0%"
1B(
1q!
0r(
#75000
1!
1X!
1Y!
1r!
04)
13)
1C(
18)
07)
1x(
1v#
0s!
1k!
1w#
1z'
0w&
1(&
0l%
1E%
0k"
0y)
0m)
0s)
0t)
0v)
0n)
0p)
0x)
0w)
0q
0p
0x
0z
0r
0t
0u
0{
0o
0z'
0(&
0E%
01
0%
0+
0,
0.
0&
0(
00
0/
1j)
1n)
1p)
0Z#
0W#
0;(
0`'
0]'
0['
0T'
0T&
0Z$
0X$
0U$
0j$
09&
0.%
0,%
0u%
0p%
0n%
0F%
0L#
0G#
0-#
0+#
0)#
02#
0/#
1x
1z
1~
1"
1&
1(
0j)
0n)
0p)
1{'
1('
1~&
1|&
1z&
1x&
1u%
1p%
1n%
1F%
0x
0z
0~
0"
0&
0(
0{'
0('
0~&
0|&
0z&
0x&
0u%
0p%
0n%
0F%
#80000
0!
0X!
0Y!
0}"
0%#
0,#
07#
0T#
0x#
0($
0Q$
0g$
06%
0G%
0r%
0)&
0:&
0L&
0U&
0a'
0<(
1m#
1o&
1q&
0=)
1>)
19)
0:)
05!
16!
11!
02!
1-!
1.!
1!!
0)$
0"#
0`#
0y#
0N#
0>#
09#
0c#
0U#
0p#
0C#
0~#
0&$
0_$
0S$
0r$
0h$
0-&
07%
0h"
0}%
0s%
07&
0:%
0R'
0E'
0+'
0F&
0[%
19%
0N$
0?$
1}#
1_#
1B#
0N&
0g'
0b'
1~(
1n'
1F'
1:(
19(
0t(
0m(
1k(
1?(
0=(
1-(
1'(
0$(
0/"
0n!
0m!
1g!
1e!
0d!
0o!
1"(
1[!
0s(
1n(
1&(
0h!
0f!
1a
1T
1U
0f
1g
1b
0c
0H%
0*&
0>(
0*$
0##
0f#
1z(
0z#
0O#
0?#
0<#
0d#
0V#
0h#
0"$
0`$
0T$
0s$
0i$
0.&
08%
0j"
0~%
0t%
02&
1v'
1l'
0w'
1a(
1x'
0%&
1]%
1:%
1@%
1\&
0A%
1f&
1~#
1`#
1C#
0h'
0c'
1o'
1u(
0n(
0o(
1@(
0((
0&(
01"
1h!
1f!
1y)
1m)
0q!
0B(
1{
1o
0-$
0$#
0}#
0!$
0P#
0B#
0D#
0=#
0e#
0_#
0c$
0^$
0v$
0q$
01&
09%
0#&
0|%
0a(
0x'
0&&
12&
0f&
0B%
1f#
0z(
1h#
0i'
0d'
1o(
1((
11
1%
1l)
1Z#
1W#
1;(
1`'
1]'
1['
1T'
1|
0C%
1\%
0~#
0$$
0C#
0h#
0j#
0|(
0f#
1z(
0`#
0O&
0?%
0G&
1>%
04&
02&
0:%
1j'
0$&
06(
0k'
1$
1*(
0D%
0]%
1g#
0;%
1h#
0z(
0Q&
0\&
0I&
0P&
1<%
12&
05(
0'&
07(
0l'
0h#
02&
0>&
#85000
1!
1X!
1Y!
0r!
1$)
0&)
02)
0C(
17)
11)
0x(
0v#
1s!
0k!
1\!
0w#
1](
0\(
0p&
0Z(
1Y(
1Z!
0~(
0:(
0n'
1w&
1l%
1k"
1`!
0o'
#90000
0!
0X!
0Y!
1%#
1T#
1N'
1a'
1+(
1<(
1=)
12!
1n#
0y(
1c#
1U#
1s'
1P'
1g'
1b'
0?(
0-(
0'(
1#(
1/"
1p!
1m!
1f
1,(
1>(
1r#
1&$
1d#
1V#
1t'
1Q'
1h'
1c'
0@(
11"
1e#
1_#
1u'
1R'
1i'
1d'
1|(
1z(
1`#
0v'
1S'
16(
1k'
1f#
0z(
1a(
1m'
17(
1l'
1"$
#95000
1!
1X!
1Y!
1u#
08)
07)
1v#
1w#
0y)
0m)
0l)
0|
0{
0o
01
0%
0$
0Z#
0W#
0;(
0`'
0]'
0['
0T'
0*(
#100000
0!
0X!
0Y!
0%#
0T#
0N'
0a'
0+(
0<(
0=)
0>)
01!
02!
0n#
1y(
0c#
0U#
0s'
0P'
0g'
0b'
0k(
0i(
1?(
1.(
1-(
0#(
1!(
1}'
16"
0p!
0m!
0f
0g
0,(
0>(
0r#
0&$
0d#
0V#
0t'
0Q'
0h'
0c'
1@(
0"(
0j(
0e#
0_#
0u'
0R'
0i'
0d'
0|(
0f#
1z(
0`#
1v'
0S'
06(
0k'
0"$
0z(
0a(
0m'
07(
0l'
#105000
1!
1X!
1Y!
0u#
03)
0v#
0w#
#110000
0!
0X!
0Y!
09)
06!
0u(
1p(
1l(
1i(
1'(
1"(
04"
0/"
0!"
1m!
0g!
0e!
0[!
0b
07"
03"
15"
01"
0t#
1%"
0h!
0f!
1r(
1j(
1&"
12"
#115000
1!
1X!
1Y!
14)
13)
16)
18)
17)
15)
1!)
0C)
0K)
1F!
1E!
1D!
0:!
0<!
0=!
0B!
0C!
0E
0F
0K
0L
0N
1D
1C
1B
1a"
1^"
1["
1F"
1?"
1<"
19"
#120000
0!
0X!
0Y!
1:"
1="
1@"
1G"
1\"
1_"
1b"
1;)
1=)
1>)
1<)
19)
1:)
15!
16!
13!
11!
12!
14!
1z'
1c(
1o'
1E%
1k#
1'$
1}(
1q(
0l(
0i(
0?(
0'(
0!(
06"
11"
1l!
1g!
1e!
0.(
0}'
05"
1/"
0@(
1/(
0"(
0o(
0((
1d
1f
1g
1e
1b
1c
13"
0~!
02"
0j(
17"
1~'
1d(
1q#
1~(
1o(
1((
1!"
12"
1~!
0~'
0&"
#125000
1!
1X!
1Y!
06)
08)
07)
05)
#130000
0!
0X!
0Y!
0;)
0=)
0>)
0<)
03!
01!
02!
04!
0q(
1?(
1!(
16"
0l!
1.(
1}'
15"
00"
0/"
1u(
0d
0f
0g
0e
1@(
1)"
0!"
01"
10(
03"
1~'
1&"
0E"
1*"
#135000
1!
1X!
1Y!
11(
15)
0L)
1C)
1])
0F!
0E!
0D!
1H!
1=!
1B!
1C!
09!
0@!
0H
0O
1E
1F
1K
1@
0D
0C
0B
0["
0F"
13(
1O"
1B"
0?"
0<"
09"
1+"
#140000
0!
0X!
0Y!
1,"
0:"
0="
0@"
1C"
0G"
1P"
0\"
14(
1;)
14!
0z'
0c(
0o'
1(&
0E%
1R&
0k#
18(
1t(
1m(
1g(
1)(
1$(
06"
0)"
1l!
0g!
0e!
1d
13"
0~!
0d(
1S&
0q#
1:(
0u(
1h(
1,(
1E"
0*"
#145000
1!
1X!
1Y!
16)
17)
1L)
1K)
0])
0^)
1I!
0G!
0H!
1:!
1<!
19!
1@!
1H
1O
1L
1N
0@
0A
1?
1["
1F"
1X"
1R"
0+"
1-"
0'"
#150000
