#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x191d160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x192ceb0 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0x1920f50 .functor NOT 1, L_0x197f2e0, C4<0>, C4<0>, C4<0>;
L_0x197f040 .functor XOR 1, L_0x197ee70, L_0x197efa0, C4<0>, C4<0>;
L_0x197f1d0 .functor XOR 1, L_0x197f040, L_0x197f100, C4<0>, C4<0>;
v0x196c9b0_0 .net *"_ivl_10", 0 0, L_0x197f100;  1 drivers
v0x196cab0_0 .net *"_ivl_12", 0 0, L_0x197f1d0;  1 drivers
v0x196cb90_0 .net *"_ivl_2", 0 0, L_0x197edd0;  1 drivers
v0x196cc50_0 .net *"_ivl_4", 0 0, L_0x197ee70;  1 drivers
v0x196cd30_0 .net *"_ivl_6", 0 0, L_0x197efa0;  1 drivers
v0x196ce60_0 .net *"_ivl_8", 0 0, L_0x197f040;  1 drivers
v0x196cf40_0 .net "areset", 0 0, L_0x191b040;  1 drivers
v0x196cfe0_0 .var "clk", 0 0;
v0x196d080_0 .var/2u "stats1", 159 0;
v0x196d1f0_0 .var/2u "strobe", 0 0;
v0x196d2b0_0 .net "tb_match", 0 0, L_0x197f2e0;  1 drivers
v0x196d350_0 .net "tb_mismatch", 0 0, L_0x1920f50;  1 drivers
v0x196d3f0_0 .net "wavedrom_enable", 0 0, v0x196b180_0;  1 drivers
v0x196d490_0 .net "wavedrom_title", 511 0, v0x196b270_0;  1 drivers
v0x196d530_0 .net "x", 0 0, v0x196b350_0;  1 drivers
v0x196d5d0_0 .net "z_dut", 0 0, L_0x197ec70;  1 drivers
v0x196d670_0 .net "z_ref", 0 0, L_0x191bcc0;  1 drivers
L_0x197edd0 .concat [ 1 0 0 0], L_0x191bcc0;
L_0x197ee70 .concat [ 1 0 0 0], L_0x191bcc0;
L_0x197efa0 .concat [ 1 0 0 0], L_0x197ec70;
L_0x197f100 .concat [ 1 0 0 0], L_0x191bcc0;
L_0x197f2e0 .cmp/eeq 1, L_0x197edd0, L_0x197f1d0;
S_0x192d120 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0x192ceb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1946b00 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x1946b40 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0x191b280 .functor AND 1, L_0x197d9f0, L_0x197dcc0, C4<1>, C4<1>;
L_0x191b540 .functor AND 1, L_0x197e090, L_0x197e300, C4<1>, C4<1>;
L_0x191bcc0 .functor OR 1, L_0x191b280, L_0x191b540, C4<0>, C4<0>;
v0x1920b20_0 .net *"_ivl_0", 31 0, L_0x196d880;  1 drivers
L_0x7fa3a16b00a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1920e60_0 .net *"_ivl_11", 30 0, L_0x7fa3a16b00a8;  1 drivers
L_0x7fa3a16b00f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1921060_0 .net/2u *"_ivl_12", 31 0, L_0x7fa3a16b00f0;  1 drivers
v0x191b0b0_0 .net *"_ivl_14", 0 0, L_0x197dcc0;  1 drivers
v0x191b350_0 .net *"_ivl_17", 0 0, L_0x191b280;  1 drivers
v0x191b610_0 .net *"_ivl_18", 31 0, L_0x197df00;  1 drivers
L_0x7fa3a16b0138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x191be10_0 .net *"_ivl_21", 30 0, L_0x7fa3a16b0138;  1 drivers
L_0x7fa3a16b0180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x19693c0_0 .net/2u *"_ivl_22", 31 0, L_0x7fa3a16b0180;  1 drivers
v0x19694a0_0 .net *"_ivl_24", 0 0, L_0x197e090;  1 drivers
v0x19695f0_0 .net *"_ivl_26", 31 0, L_0x197e210;  1 drivers
L_0x7fa3a16b01c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x19696d0_0 .net *"_ivl_29", 30 0, L_0x7fa3a16b01c8;  1 drivers
L_0x7fa3a16b0018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x19697b0_0 .net *"_ivl_3", 30 0, L_0x7fa3a16b0018;  1 drivers
L_0x7fa3a16b0210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1969890_0 .net/2u *"_ivl_30", 31 0, L_0x7fa3a16b0210;  1 drivers
v0x1969970_0 .net *"_ivl_32", 0 0, L_0x197e300;  1 drivers
v0x1969a30_0 .net *"_ivl_35", 0 0, L_0x191b540;  1 drivers
L_0x7fa3a16b0060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1969af0_0 .net/2u *"_ivl_4", 31 0, L_0x7fa3a16b0060;  1 drivers
v0x1969bd0_0 .net *"_ivl_6", 0 0, L_0x197d9f0;  1 drivers
v0x1969c90_0 .net *"_ivl_8", 31 0, L_0x197db60;  1 drivers
v0x1969d70_0 .net "areset", 0 0, L_0x191b040;  alias, 1 drivers
v0x1969e30_0 .net "clk", 0 0, v0x196cfe0_0;  1 drivers
v0x1969ef0_0 .var "state", 0 0;
v0x1969fb0_0 .net "x", 0 0, v0x196b350_0;  alias, 1 drivers
v0x196a070_0 .net "z", 0 0, L_0x191bcc0;  alias, 1 drivers
E_0x192b240 .event posedge, v0x1969d70_0, v0x1969e30_0;
L_0x196d880 .concat [ 1 31 0 0], v0x1969ef0_0, L_0x7fa3a16b0018;
L_0x197d9f0 .cmp/eq 32, L_0x196d880, L_0x7fa3a16b0060;
L_0x197db60 .concat [ 1 31 0 0], v0x196b350_0, L_0x7fa3a16b00a8;
L_0x197dcc0 .cmp/eq 32, L_0x197db60, L_0x7fa3a16b00f0;
L_0x197df00 .concat [ 1 31 0 0], v0x1969ef0_0, L_0x7fa3a16b0138;
L_0x197e090 .cmp/eq 32, L_0x197df00, L_0x7fa3a16b0180;
L_0x197e210 .concat [ 1 31 0 0], v0x196b350_0, L_0x7fa3a16b01c8;
L_0x197e300 .cmp/eq 32, L_0x197e210, L_0x7fa3a16b0210;
S_0x196a1b0 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0x192ceb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x191b040 .functor BUFZ 1, v0x196b010_0, C4<0>, C4<0>, C4<0>;
v0x196ae70_0 .net "areset", 0 0, L_0x191b040;  alias, 1 drivers
v0x196af40_0 .net "clk", 0 0, v0x196cfe0_0;  alias, 1 drivers
v0x196b010_0 .var "reset", 0 0;
v0x196b0e0_0 .net "tb_match", 0 0, L_0x197f2e0;  alias, 1 drivers
v0x196b180_0 .var "wavedrom_enable", 0 0;
v0x196b270_0 .var "wavedrom_title", 511 0;
v0x196b350_0 .var "x", 0 0;
E_0x192ad20/0 .event negedge, v0x1969e30_0;
E_0x192ad20/1 .event posedge, v0x1969e30_0;
E_0x192ad20 .event/or E_0x192ad20/0, E_0x192ad20/1;
S_0x196a450 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x196a1b0;
 .timescale -12 -12;
v0x196a6b0_0 .var/2u "arfail", 0 0;
v0x196a790_0 .var "async", 0 0;
v0x196a850_0 .var/2u "datafail", 0 0;
v0x196a8f0_0 .var/2u "srfail", 0 0;
E_0x19139f0 .event posedge, v0x1969e30_0;
E_0x194bd30 .event negedge, v0x1969e30_0;
TD_tb.stim1.reset_test ;
    %wait E_0x19139f0;
    %wait E_0x19139f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x196b010_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19139f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x194bd30;
    %load/vec4 v0x196b0e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x196a850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x196b010_0, 0;
    %wait E_0x19139f0;
    %load/vec4 v0x196b0e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x196a6b0_0, 0, 1;
    %wait E_0x19139f0;
    %load/vec4 v0x196b0e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x196a8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x196b010_0, 0;
    %load/vec4 v0x196a8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x196a6b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x196a790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x196a850_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x196a790_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x196a9b0 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0x196a1b0;
 .timescale -12 -12;
v0x196abb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x196ac90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0x196a1b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x196b490 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0x192ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1969540 .param/l "A" 0 4 9, +C4<00000000000000000000000000000000>;
P_0x1969580 .param/l "B" 0 4 10, +C4<00000000000000000000000000000001>;
L_0x1937ce0 .functor AND 1, L_0x197e7a0, v0x196b350_0, C4<1>, C4<1>;
L_0x1947a30 .functor NOT 1, v0x196b350_0, C4<0>, C4<0>, C4<0>;
L_0x197eb60 .functor AND 1, L_0x197ea20, L_0x1947a30, C4<1>, C4<1>;
L_0x197ec70 .functor OR 1, L_0x1937ce0, L_0x197eb60, C4<0>, C4<0>;
v0x196b880_0 .net *"_ivl_0", 31 0, L_0x197e620;  1 drivers
v0x196b980_0 .net *"_ivl_10", 31 0, L_0x197e8e0;  1 drivers
L_0x7fa3a16b02e8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x196ba60_0 .net *"_ivl_13", 29 0, L_0x7fa3a16b02e8;  1 drivers
L_0x7fa3a16b0330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x196bb50_0 .net/2u *"_ivl_14", 31 0, L_0x7fa3a16b0330;  1 drivers
v0x196bc30_0 .net *"_ivl_16", 0 0, L_0x197ea20;  1 drivers
v0x196bd40_0 .net *"_ivl_18", 0 0, L_0x1947a30;  1 drivers
v0x196be20_0 .net *"_ivl_21", 0 0, L_0x197eb60;  1 drivers
L_0x7fa3a16b0258 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x196bee0_0 .net *"_ivl_3", 29 0, L_0x7fa3a16b0258;  1 drivers
L_0x7fa3a16b02a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x196bfc0_0 .net/2u *"_ivl_4", 31 0, L_0x7fa3a16b02a0;  1 drivers
v0x196c130_0 .net *"_ivl_6", 0 0, L_0x197e7a0;  1 drivers
v0x196c1f0_0 .net *"_ivl_9", 0 0, L_0x1937ce0;  1 drivers
v0x196c2b0_0 .net "areset", 0 0, L_0x191b040;  alias, 1 drivers
v0x196c350_0 .net "clk", 0 0, v0x196cfe0_0;  alias, 1 drivers
v0x196c440_0 .var "state", 1 0;
v0x196c520_0 .net "x", 0 0, v0x196b350_0;  alias, 1 drivers
v0x196c610_0 .net "z", 0 0, L_0x197ec70;  alias, 1 drivers
E_0x192aac0/0 .event negedge, v0x1969d70_0;
E_0x192aac0/1 .event posedge, v0x1969e30_0;
E_0x192aac0 .event/or E_0x192aac0/0, E_0x192aac0/1;
L_0x197e620 .concat [ 2 30 0 0], v0x196c440_0, L_0x7fa3a16b0258;
L_0x197e7a0 .cmp/eq 32, L_0x197e620, L_0x7fa3a16b02a0;
L_0x197e8e0 .concat [ 2 30 0 0], v0x196c440_0, L_0x7fa3a16b02e8;
L_0x197ea20 .cmp/eq 32, L_0x197e8e0, L_0x7fa3a16b0330;
S_0x196c750 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0x192ceb0;
 .timescale -12 -12;
E_0x196c930 .event anyedge, v0x196d1f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x196d1f0_0;
    %nor/r;
    %assign/vec4 v0x196d1f0_0, 0;
    %wait E_0x196c930;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x196a1b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x196b350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x196b010_0, 0;
    %wait E_0x19139f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x196b010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x196b350_0, 0;
    %wait E_0x19139f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x196b350_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x196a790_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x196a450;
    %join;
    %wait E_0x194bd30;
    %wait E_0x19139f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x196b350_0, 0;
    %assign/vec4 v0x196b010_0, 0;
    %wait E_0x19139f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x196b350_0, 0;
    %assign/vec4 v0x196b010_0, 0;
    %wait E_0x19139f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x196b350_0, 0;
    %assign/vec4 v0x196b010_0, 0;
    %wait E_0x19139f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x196b350_0, 0;
    %assign/vec4 v0x196b010_0, 0;
    %wait E_0x19139f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x196b350_0, 0;
    %assign/vec4 v0x196b010_0, 0;
    %wait E_0x19139f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x196b350_0, 0;
    %assign/vec4 v0x196b010_0, 0;
    %wait E_0x19139f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x196b350_0, 0;
    %assign/vec4 v0x196b010_0, 0;
    %wait E_0x19139f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x196b350_0, 0;
    %assign/vec4 v0x196b010_0, 0;
    %wait E_0x19139f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x196b350_0, 0;
    %assign/vec4 v0x196b010_0, 0;
    %wait E_0x194bd30;
    %fork TD_tb.stim1.wavedrom_stop, S_0x196ac90;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x192ad20;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x196b350_0, 0;
    %assign/vec4 v0x196b010_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x192d120;
T_5 ;
    %wait E_0x192b240;
    %load/vec4 v0x1969d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1969ef0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1969ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x1969fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0x1969ef0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1969ef0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x196b490;
T_6 ;
    %wait E_0x192aac0;
    %load/vec4 v0x196c2b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x196c440_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x196c440_0;
    %assign/vec4 v0x196c440_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x196b490;
T_7 ;
    %wait E_0x19139f0;
    %load/vec4 v0x196c440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x196c440_0, 0;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x196c520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x196c440_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x196c440_0, 0;
T_7.5 ;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x196c440_0, 0;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x192ceb0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x196cfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x196d1f0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x192ceb0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x196cfe0_0;
    %inv;
    %store/vec4 v0x196cfe0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x192ceb0;
T_10 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0x196af40_0, v0x196d350_0, v0x196cfe0_0, v0x196cf40_0, v0x196d530_0, v0x196d670_0, v0x196d5d0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x192ceb0;
T_11 ;
    %load/vec4 v0x196d080_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x196d080_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x196d080_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0x196d080_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x196d080_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x196d080_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x196d080_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x192ceb0;
T_12 ;
    %wait E_0x192ad20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x196d080_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x196d080_0, 4, 32;
    %load/vec4 v0x196d2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x196d080_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x196d080_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x196d080_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x196d080_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x196d670_0;
    %load/vec4 v0x196d670_0;
    %load/vec4 v0x196d5d0_0;
    %xor;
    %load/vec4 v0x196d670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x196d080_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x196d080_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x196d080_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x196d080_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/machine/ece241_2014_q5b/iter0/response4/top_module.sv";
