

================================================================
== Vitis HLS Report for 'matprod_Pipeline_4'
================================================================
* Date:           Tue Jan  9 20:32:12 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------------------+----------+-------------+-----+---------------------+---------+
    |        Latency (cycles)       |   Latency (absolute)   |          Interval         | Pipeline|
    |   min   |         max         |    min   |     max     | min |         max         |   Type  |
    +---------+---------------------+----------+-------------+-----+---------------------+---------+
    |        5|  2305843009213693952|  0.100 us|  4.6e+10 sec|    5|  2305843009213693952|       no|
    +---------+---------------------+----------+-------------+-----+---------------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |          |        Latency (cycles)       | Iteration|  Initiation Interval  |           Trip          |          |
        | Loop Name|   min   |         max         |  Latency |  achieved |   target  |          Count          | Pipelined|
        +----------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+
        |- Loop 1  |        3|  2305843009213693952|         3|          1|          1|  1 ~ 2305843009213693951|       yes|
        +----------+---------+---------------------+----------+-----------+-----------+-------------------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     99|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     193|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     193|    144|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_22_fu_112_p2         |         +|   0|  0|  68|          61|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond_fu_118_p2         |      icmp|   0|  0|  27|          61|          61|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  99|         124|          65|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |loop_index_fu_54                  |   9|          2|   61|        122|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   65|        130|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |loop_index_fu_54                  |  61|   0|   61|          0|
    |m3_buffer_load_reg_164            |  64|   0|   64|          0|
    |sext_ln40_cast_reg_145            |  61|   0|   61|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 193|   0|  193|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  matprod_Pipeline_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  matprod_Pipeline_4|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    8|       m_axi|                gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   64|       m_axi|                gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                gmem|       pointer|
|p_cast3_cast         |   in|   61|     ap_none|        p_cast3_cast|        scalar|
|m3_buffer_address0   |  out|   10|   ap_memory|           m3_buffer|         array|
|m3_buffer_ce0        |  out|    1|   ap_memory|           m3_buffer|         array|
|m3_buffer_q0         |   in|   64|   ap_memory|           m3_buffer|         array|
|sext_ln40            |   in|   32|     ap_none|           sext_ln40|        scalar|
+---------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln40"   --->   Operation 7 'read' 'sext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_cast3_cast_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %p_cast3_cast"   --->   Operation 8 'read' 'p_cast3_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln40_cast = sext i32 %sext_ln40_read"   --->   Operation 9 'sext' 'sext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_cast3_cast_cast = sext i61 %p_cast3_cast_read"   --->   Operation 10 'sext' 'p_cast3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 32, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i61 0, i61 %loop_index"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.91>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index_load = load i61 %loop_index"   --->   Operation 14 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i61 %loop_index_load"   --->   Operation 15 'zext' 'loop_index_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%m3_buffer_addr = getelementptr i64 %m3_buffer, i64 0, i64 %loop_index_cast"   --->   Operation 16 'getelementptr' 'm3_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%m3_buffer_load = load i10 %m3_buffer_addr"   --->   Operation 17 'load' 'm3_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_2 : Operation 18 [1/1] (3.48ns)   --->   "%empty_22 = add i61 %loop_index_load, i61 1"   --->   Operation 18 'add' 'empty_22' <Predicate = true> <Delay = 3.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.82ns)   --->   "%exitcond = icmp_eq  i61 %empty_22, i61 %sext_ln40_cast"   --->   Operation 19 'icmp' 'exitcond' <Predicate = true> <Delay = 2.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond, void %loop-memcpy-expansion.loop-memcpy-expansion_crit_edge, void %post-loop-memcpy-expansion.loopexit.exitStub"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln0 = store i61 %empty_22, i61 %loop_index"   --->   Operation 21 'store' 'store_ln0' <Predicate = (!exitcond)> <Delay = 1.61>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 22 'br' 'br_ln0' <Predicate = (!exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%m3_buffer_load = load i10 %m3_buffer_addr"   --->   Operation 23 'load' 'm3_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %p_cast3_cast_cast"   --->   Operation 25 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty = bitcast i64 %m3_buffer_load"   --->   Operation 27 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (14.6ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem_addr, i64 %empty, i8 255"   --->   Operation 28 'write' 'write_ln0' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 2305843009213693951, i64 0"   --->   Operation 29 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_cast3_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m3_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index        (alloca           ) [ 01100]
sext_ln40_read    (read             ) [ 00000]
p_cast3_cast_read (read             ) [ 00000]
sext_ln40_cast    (sext             ) [ 01100]
p_cast3_cast_cast (sext             ) [ 01111]
specinterface_ln0 (specinterface    ) [ 00000]
store_ln0         (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
loop_index_load   (load             ) [ 00000]
loop_index_cast   (zext             ) [ 00000]
m3_buffer_addr    (getelementptr    ) [ 01010]
empty_22          (add              ) [ 00000]
exitcond          (icmp             ) [ 01111]
br_ln0            (br               ) [ 00000]
store_ln0         (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
m3_buffer_load    (load             ) [ 01001]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
gmem_addr         (getelementptr    ) [ 00000]
specpipeline_ln0  (specpipeline     ) [ 00000]
empty             (bitcast          ) [ 00000]
write_ln0         (write            ) [ 00000]
empty_23          (speclooptripcount) [ 00000]
ret_ln0           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_cast3_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast3_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m3_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m3_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln40">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="loop_index_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln40_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln40_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_cast3_cast_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="61" slack="0"/>
<pin id="66" dir="0" index="1" bw="61" slack="0"/>
<pin id="67" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast3_cast_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="0" index="2" bw="64" slack="0"/>
<pin id="74" dir="0" index="3" bw="1" slack="0"/>
<pin id="75" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="m3_buffer_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="61" slack="0"/>
<pin id="82" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m3_buffer_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="10" slack="0"/>
<pin id="87" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m3_buffer_load/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sext_ln40_cast_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_cast/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_cast3_cast_cast_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="61" slack="0"/>
<pin id="97" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast3_cast_cast/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="61" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="loop_index_load_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="61" slack="1"/>
<pin id="106" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_load/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="loop_index_cast_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="61" slack="0"/>
<pin id="109" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="empty_22_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="61" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_22/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="exitcond_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="61" slack="0"/>
<pin id="120" dir="0" index="1" bw="61" slack="1"/>
<pin id="121" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="61" slack="0"/>
<pin id="125" dir="0" index="1" bw="61" slack="1"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="gmem_addr_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="3"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="134" class="1004" name="empty_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="1"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="138" class="1005" name="loop_index_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="61" slack="0"/>
<pin id="140" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opset="loop_index "/>
</bind>
</comp>

<comp id="145" class="1005" name="sext_ln40_cast_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="61" slack="1"/>
<pin id="147" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln40_cast "/>
</bind>
</comp>

<comp id="150" class="1005" name="p_cast3_cast_cast_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="3"/>
<pin id="152" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_cast3_cast_cast "/>
</bind>
</comp>

<comp id="155" class="1005" name="m3_buffer_addr_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="1"/>
<pin id="157" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m3_buffer_addr "/>
</bind>
</comp>

<comp id="160" class="1005" name="exitcond_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="2"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="164" class="1005" name="m3_buffer_load_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m3_buffer_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="44" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="46" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="58" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="64" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="104" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="116"><net_src comp="104" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="112" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="128" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="137"><net_src comp="134" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="141"><net_src comp="54" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="148"><net_src comp="91" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="153"><net_src comp="95" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="158"><net_src comp="78" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="163"><net_src comp="118" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="85" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 }
 - Input state : 
	Port: matprod_Pipeline_4 : gmem | {}
	Port: matprod_Pipeline_4 : p_cast3_cast | {1 }
	Port: matprod_Pipeline_4 : m3_buffer | {2 3 }
	Port: matprod_Pipeline_4 : sext_ln40 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		loop_index_cast : 1
		m3_buffer_addr : 2
		m3_buffer_load : 3
		empty_22 : 1
		exitcond : 2
		br_ln0 : 3
		store_ln0 : 2
	State 3
	State 4
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |        empty_22_fu_112       |    0    |    68   |
|----------|------------------------------|---------|---------|
|   icmp   |        exitcond_fu_118       |    0    |    27   |
|----------|------------------------------|---------|---------|
|   read   |   sext_ln40_read_read_fu_58  |    0    |    0    |
|          | p_cast3_cast_read_read_fu_64 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_70    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |     sext_ln40_cast_fu_91     |    0    |    0    |
|          |    p_cast3_cast_cast_fu_95   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |    loop_index_cast_fu_107    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    95   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     exitcond_reg_160    |    1   |
|    loop_index_reg_138   |   61   |
|  m3_buffer_addr_reg_155 |   10   |
|  m3_buffer_load_reg_164 |   64   |
|p_cast3_cast_cast_reg_150|   64   |
|  sext_ln40_cast_reg_145 |   61   |
+-------------------------+--------+
|          Total          |   261  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   95   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   261  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   261  |   104  |
+-----------+--------+--------+--------+
