{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1575932338505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1575932338505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 19:58:58 2019 " "Processing started: Mon Dec 09 19:58:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1575932338505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1575932338505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off war -c war " "Command: quartus_map --read_settings_files=on --write_settings_files=off war -c war" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1575932338505 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1575932338846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "war.vhd 2 1 " "Using design file war.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 war-BEHAVIOR " "Found design unit 1: war-BEHAVIOR" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1575932339330 ""} { "Info" "ISGN_ENTITY_NAME" "1 war " "Found entity 1: war" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1575932339330 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1575932339330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "war " "Elaborating entity \"war\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1575932339345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ooS war.vhd(69) " "Verilog HDL or VHDL warning at war.vhd(69): object \"ooS\" assigned a value but never read" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1575932339345 "|war"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ol war.vhd(70) " "Verilog HDL or VHDL warning at war.vhd(70): object \"ol\" assigned a value but never read" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1575932339345 "|war"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lo war.vhd(71) " "Verilog HDL or VHDL warning at war.vhd(71): object \"lo\" assigned a value but never read" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1575932339345 "|war"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ll war.vhd(72) " "Verilog HDL or VHDL warning at war.vhd(72): object \"ll\" assigned a value but never read" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1575932339345 "|war"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "money war.vhd(86) " "VHDL Process Statement warning at war.vhd(86): inferring latch(es) for signal or variable \"money\", which holds its previous value in one or more paths through the process" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1575932339345 "|war"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "refrigs war.vhd(86) " "VHDL Process Statement warning at war.vhd(86): inferring latch(es) for signal or variable \"refrigs\", which holds its previous value in one or more paths through the process" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1575932339345 "|war"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vendido war.vhd(86) " "VHDL Process Statement warning at war.vhd(86): inferring latch(es) for signal or variable \"vendido\", which holds its previous value in one or more paths through the process" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1575932339345 "|war"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vendido war.vhd(86) " "Inferred latch for \"vendido\" at war.vhd(86)" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1575932339345 "|war"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refrigs\[0\] war.vhd(86) " "Inferred latch for \"refrigs\[0\]\" at war.vhd(86)" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1575932339345 "|war"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refrigs\[1\] war.vhd(86) " "Inferred latch for \"refrigs\[1\]\" at war.vhd(86)" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1575932339345 "|war"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "refrigs\[2\] war.vhd(86) " "Inferred latch for \"refrigs\[2\]\" at war.vhd(86)" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1575932339345 "|war"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[0\] war.vhd(86) " "Inferred latch for \"money\[0\]\" at war.vhd(86)" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1575932339345 "|war"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[1\] war.vhd(86) " "Inferred latch for \"money\[1\]\" at war.vhd(86)" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1575932339345 "|war"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[2\] war.vhd(86) " "Inferred latch for \"money\[2\]\" at war.vhd(86)" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1575932339345 "|war"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vendido " "Latch vendido has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fstate.r1EndClear " "Ports D and ENA on the latch are fed by the same signal fstate.r1EndClear" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 66 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1575932339891 ""}  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1575932339891 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "moneySeg0\[1\] GND " "Pin \"moneySeg0\[1\]\" is stuck at GND" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|moneySeg0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "moneySeg1\[2\] GND " "Pin \"moneySeg1\[2\]\" is stuck at GND" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|moneySeg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "moneySeg1\[5\] GND " "Pin \"moneySeg1\[5\]\" is stuck at GND" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|moneySeg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "precoSeg0\[1\] GND " "Pin \"precoSeg0\[1\]\" is stuck at GND" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|precoSeg0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "precoSeg1\[2\] GND " "Pin \"precoSeg1\[2\]\" is stuck at GND" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|precoSeg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "precoSeg1\[5\] GND " "Pin \"precoSeg1\[5\]\" is stuck at GND" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|precoSeg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sell1\[1\] VCC " "Pin \"sell1\[1\]\" is stuck at VCC" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|sell1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sell1\[4\] VCC " "Pin \"sell1\[4\]\" is stuck at VCC" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|sell1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sell2\[1\] VCC " "Pin \"sell2\[1\]\" is stuck at VCC" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|sell2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sell2\[2\] VCC " "Pin \"sell2\[2\]\" is stuck at VCC" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|sell2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sell3\[0\] VCC " "Pin \"sell3\[0\]\" is stuck at VCC" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|sell3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sell3\[1\] VCC " "Pin \"sell3\[1\]\" is stuck at VCC" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|sell3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sell3\[2\] VCC " "Pin \"sell3\[2\]\" is stuck at VCC" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|sell3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sell3\[6\] VCC " "Pin \"sell3\[6\]\" is stuck at VCC" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|sell3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sell4\[0\] VCC " "Pin \"sell4\[0\]\" is stuck at VCC" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|sell4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sell4\[1\] VCC " "Pin \"sell4\[1\]\" is stuck at VCC" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|sell4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sell4\[2\] VCC " "Pin \"sell4\[2\]\" is stuck at VCC" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|sell4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sell4\[6\] VCC " "Pin \"sell4\[6\]\" is stuck at VCC" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1575932339985 "|war|sell4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1575932339985 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1575932340216 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1575932340216 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1575932340259 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1575932340259 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1575932340259 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1575932340259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1575932340286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 19:59:00 2019 " "Processing ended: Mon Dec 09 19:59:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1575932340286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1575932340286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1575932340286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1575932340286 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1575932341302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1575932341302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 19:59:01 2019 " "Processing started: Mon Dec 09 19:59:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1575932341302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1575932341302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off war -c war " "Command: quartus_fit --read_settings_files=off --write_settings_files=off war -c war" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1575932341303 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1575932341414 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "war EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"war\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1575932341420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1575932341463 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1575932341463 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1575932341618 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1575932341629 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1575932342112 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1575932342112 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1575932342112 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 297 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1575932342114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 298 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1575932342114 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 299 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1575932342114 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1575932342114 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 82 " "No exact pin location assignment(s) for 28 pins of 82 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell1\[0\] " "Pin sell1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell1[0] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 56 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 39 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell1\[1\] " "Pin sell1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell1[1] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 56 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 40 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell1\[2\] " "Pin sell1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell1[2] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 56 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 41 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell1\[3\] " "Pin sell1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell1[3] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 56 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 42 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell1\[4\] " "Pin sell1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell1[4] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 56 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 43 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell1\[5\] " "Pin sell1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell1[5] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 56 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 44 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell1\[6\] " "Pin sell1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell1[6] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 56 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 45 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell2\[0\] " "Pin sell2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell2[0] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 57 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 46 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell2\[1\] " "Pin sell2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell2[1] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 57 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 47 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell2\[2\] " "Pin sell2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell2[2] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 57 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 48 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell2\[3\] " "Pin sell2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell2[3] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 57 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 49 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell2\[4\] " "Pin sell2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell2[4] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 57 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 50 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell2\[5\] " "Pin sell2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell2[5] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 57 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 51 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell2\[6\] " "Pin sell2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell2[6] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 57 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 52 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell3\[0\] " "Pin sell3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell3[0] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 58 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 53 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell3\[1\] " "Pin sell3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell3[1] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 58 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 54 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell3\[2\] " "Pin sell3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell3[2] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 58 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 55 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell3\[3\] " "Pin sell3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell3[3] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 58 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 56 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell3\[4\] " "Pin sell3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell3[4] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 58 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 57 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell3\[5\] " "Pin sell3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell3[5] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 58 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 58 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell3\[6\] " "Pin sell3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell3[6] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 58 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 59 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell4\[0\] " "Pin sell4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell4[0] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 59 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 60 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell4\[1\] " "Pin sell4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell4[1] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 59 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 61 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell4\[2\] " "Pin sell4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell4[2] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 59 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 62 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell4\[3\] " "Pin sell4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell4[3] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 59 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 63 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell4\[4\] " "Pin sell4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell4[4] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 59 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 64 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell4\[5\] " "Pin sell4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell4[5] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 59 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 65 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sell4\[6\] " "Pin sell4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { sell4[6] } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 59 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sell4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 66 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1575932342250 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1575932342250 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1575932342308 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "war.sdc " "Synopsys Design Constraints File file not found: 'war.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1575932342309 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1575932342309 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1575932342312 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN AD13 (CLK14, LVDSCLK7n, Input)) " "Automatically promoted node reset (placed in PIN AD13 (CLK14, LVDSCLK7n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1575932342320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fstate.start1 " "Destination node fstate.start1" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 66 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fstate.start1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 128 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1575932342320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fstate.start2 " "Destination node fstate.start2" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 66 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fstate.start2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 129 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1575932342320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fstate.start3 " "Destination node fstate.start3" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 66 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fstate.start3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 131 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1575932342320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fstate.start4 " "Destination node fstate.start4" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 66 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fstate.start4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 133 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1575932342320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fstate.r1EndClear " "Destination node fstate.r1EndClear" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 66 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fstate.r1EndClear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 136 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1575932342320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fstate.r1Troco " "Destination node fstate.r1Troco" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 66 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fstate.r1Troco } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 138 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1575932342320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fstate.r2EndClear " "Destination node fstate.r2EndClear" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 66 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fstate.r2EndClear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 141 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1575932342320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fstate.r2Troco " "Destination node fstate.r2Troco" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 66 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fstate.r2Troco } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 142 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1575932342320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fstate.r3EndClear " "Destination node fstate.r3EndClear" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 66 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fstate.r3EndClear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 146 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1575932342320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fstate.r3Troco " "Destination node fstate.r3Troco" {  } { { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 66 -1 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fstate.r3Troco } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 147 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1575932342320 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1575932342320 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1575932342320 ""}  } { { "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "war.vhd" "" { Text "C:/Users/colab55.colab55-8.001/Music/war/war.vhd" 24 0 0 } } { "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 0 { 0 ""} 0 81 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1575932342320 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1575932342375 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1575932342375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1575932342376 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1575932342376 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1575932342377 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1575932342377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1575932342377 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1575932342377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1575932342377 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1575932342378 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1575932342378 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 3.3V 0 28 0 " "Number of I/O pins in group: 28 (unused VREF, 3.3V VCCIO, 0 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1575932342387 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1575932342387 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1575932342387 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 24 40 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1575932342388 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 45 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1575932342388 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1575932342388 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1575932342388 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 3 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1575932342388 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1575932342388 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 9 49 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1575932342388 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 5 51 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1575932342388 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1575932342388 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1575932342388 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1575932342428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1575932343985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1575932344063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1575932344065 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1575932344928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1575932344928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1575932345391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/colab55.colab55-8.001/Music/war/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1575932346640 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1575932346640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1575932347329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1575932347331 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1575932347331 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1575932347344 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "69 " "Found 69 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r1 0 " "Pin \"r1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r2 0 " "Pin \"r2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r3 0 " "Pin \"r3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r4 0 " "Pin \"r4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m1 0 " "Pin \"m1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m2 0 " "Pin \"m2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m3 0 " "Pin \"m3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "m4 0 " "Pin \"m4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "troco 0 " "Pin \"troco\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oo 0 " "Pin \"oo\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oi 0 " "Pin \"oi\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io 0 " "Pin \"io\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ii 0 " "Pin \"ii\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moneySeg0\[0\] 0 " "Pin \"moneySeg0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moneySeg0\[1\] 0 " "Pin \"moneySeg0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moneySeg0\[2\] 0 " "Pin \"moneySeg0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moneySeg0\[3\] 0 " "Pin \"moneySeg0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moneySeg0\[4\] 0 " "Pin \"moneySeg0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moneySeg0\[5\] 0 " "Pin \"moneySeg0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moneySeg0\[6\] 0 " "Pin \"moneySeg0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moneySeg1\[0\] 0 " "Pin \"moneySeg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moneySeg1\[1\] 0 " "Pin \"moneySeg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moneySeg1\[2\] 0 " "Pin \"moneySeg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moneySeg1\[3\] 0 " "Pin \"moneySeg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moneySeg1\[4\] 0 " "Pin \"moneySeg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moneySeg1\[5\] 0 " "Pin \"moneySeg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "moneySeg1\[6\] 0 " "Pin \"moneySeg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "precoSeg0\[0\] 0 " "Pin \"precoSeg0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "precoSeg0\[1\] 0 " "Pin \"precoSeg0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "precoSeg0\[2\] 0 " "Pin \"precoSeg0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "precoSeg0\[3\] 0 " "Pin \"precoSeg0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "precoSeg0\[4\] 0 " "Pin \"precoSeg0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "precoSeg0\[5\] 0 " "Pin \"precoSeg0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "precoSeg0\[6\] 0 " "Pin \"precoSeg0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "precoSeg1\[0\] 0 " "Pin \"precoSeg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "precoSeg1\[1\] 0 " "Pin \"precoSeg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "precoSeg1\[2\] 0 " "Pin \"precoSeg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "precoSeg1\[3\] 0 " "Pin \"precoSeg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "precoSeg1\[4\] 0 " "Pin \"precoSeg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "precoSeg1\[5\] 0 " "Pin \"precoSeg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "precoSeg1\[6\] 0 " "Pin \"precoSeg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell1\[0\] 0 " "Pin \"sell1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell1\[1\] 0 " "Pin \"sell1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell1\[2\] 0 " "Pin \"sell1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell1\[3\] 0 " "Pin \"sell1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell1\[4\] 0 " "Pin \"sell1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell1\[5\] 0 " "Pin \"sell1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell1\[6\] 0 " "Pin \"sell1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell2\[0\] 0 " "Pin \"sell2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell2\[1\] 0 " "Pin \"sell2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell2\[2\] 0 " "Pin \"sell2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell2\[3\] 0 " "Pin \"sell2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell2\[4\] 0 " "Pin \"sell2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell2\[5\] 0 " "Pin \"sell2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell2\[6\] 0 " "Pin \"sell2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell3\[0\] 0 " "Pin \"sell3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell3\[1\] 0 " "Pin \"sell3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell3\[2\] 0 " "Pin \"sell3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell3\[3\] 0 " "Pin \"sell3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell3\[4\] 0 " "Pin \"sell3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell3\[5\] 0 " "Pin \"sell3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell3\[6\] 0 " "Pin \"sell3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell4\[0\] 0 " "Pin \"sell4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell4\[1\] 0 " "Pin \"sell4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell4\[2\] 0 " "Pin \"sell4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell4\[3\] 0 " "Pin \"sell4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell4\[4\] 0 " "Pin \"sell4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell4\[5\] 0 " "Pin \"sell4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sell4\[6\] 0 " "Pin \"sell4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1575932347352 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1575932347352 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1575932347486 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1575932347497 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1575932347637 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1575932347999 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1575932348134 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/colab55.colab55-8.001/Music/war/output_files/war.fit.smsg " "Generated suppressed messages file C:/Users/colab55.colab55-8.001/Music/war/output_files/war.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1575932348232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "642 " "Peak virtual memory: 642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1575932348366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 19:59:08 2019 " "Processing ended: Mon Dec 09 19:59:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1575932348366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1575932348366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1575932348366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1575932348366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1575932349402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1575932349403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 19:59:09 2019 " "Processing started: Mon Dec 09 19:59:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1575932349403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1575932349403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off war -c war " "Command: quartus_asm --read_settings_files=off --write_settings_files=off war -c war" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1575932349403 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1575932350647 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1575932350698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1575932351168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 19:59:11 2019 " "Processing ended: Mon Dec 09 19:59:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1575932351168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1575932351168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1575932351168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1575932351168 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1575932351816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1575932352328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1575932352329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 19:59:12 2019 " "Processing started: Mon Dec 09 19:59:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1575932352329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1575932352329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta war -c war " "Command: quartus_sta war -c war" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1575932352329 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1575932352412 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1575932352534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1575932352574 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1575932352574 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1575932352661 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "war.sdc " "Synopsys Design Constraints File file not found: 'war.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1575932352671 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1575932352672 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1575932352673 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1575932352673 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1575932352673 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1575932352675 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1575932352684 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1575932352689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.434 " "Worst-case setup slack is -3.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.434       -21.271 reset  " "   -3.434       -21.271 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.181        -9.363 clock  " "   -1.181        -9.363 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1575932352695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.055 " "Worst-case hold slack is -0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055        -0.945 clock  " "   -0.055        -0.945 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.322         0.000 reset  " "    2.322         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1575932352699 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1575932352703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1575932352709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 reset  " "   -1.380        -1.380 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -24.222 clock  " "   -1.222       -24.222 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1575932352711 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1575932352765 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1575932352767 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1575932352780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.179 " "Worst-case setup slack is -1.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.179        -7.397 reset  " "   -1.179        -7.397 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007         0.000 clock  " "    0.007         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1575932352786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.107 " "Worst-case hold slack is -0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107        -2.209 clock  " "   -0.107        -2.209 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.296         0.000 reset  " "    1.296         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1575932352793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1575932352799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1575932352802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 reset  " "   -1.380        -1.380 reset " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -24.222 clock  " "   -1.222       -24.222 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1575932352807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1575932352807 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1575932352859 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1575932352885 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1575932352886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1575932352945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 09 19:59:12 2019 " "Processing ended: Mon Dec 09 19:59:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1575932352945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1575932352945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1575932352945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1575932352945 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1575932353585 ""}
