Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 29 11:37:31 2025
| Host         : DESKTOP-IQB8PGC running 64-bit major release  (build 9200)
| Command      : report_methodology -file CPU_methodology_drc_routed.rpt -pb CPU_methodology_drc_routed.pb -rpx CPU_methodology_drc_routed.rpx
| Design       : CPU
| Device       : xc7a50tcsg324-3
| Speed File   : -3
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 98
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 98     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RST relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on ALUResult[0] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on ALUResult[10] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on ALUResult[11] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on ALUResult[12] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on ALUResult[13] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on ALUResult[14] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on ALUResult[15] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on ALUResult[16] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on ALUResult[17] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on ALUResult[18] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on ALUResult[19] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on ALUResult[1] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on ALUResult[20] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on ALUResult[21] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on ALUResult[22] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on ALUResult[23] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on ALUResult[24] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on ALUResult[25] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on ALUResult[26] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on ALUResult[27] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on ALUResult[28] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on ALUResult[29] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on ALUResult[2] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on ALUResult[30] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on ALUResult[31] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on ALUResult[3] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on ALUResult[4] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on ALUResult[5] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on ALUResult[6] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on ALUResult[7] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on ALUResult[8] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on ALUResult[9] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on MemWrite relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on PC[0] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on PC[10] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on PC[11] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on PC[12] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on PC[13] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on PC[14] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on PC[15] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on PC[16] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on PC[17] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on PC[18] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on PC[19] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on PC[1] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on PC[20] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on PC[21] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on PC[22] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on PC[23] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on PC[24] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on PC[25] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on PC[26] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on PC[27] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on PC[28] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on PC[29] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on PC[2] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on PC[30] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on PC[31] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on PC[3] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on PC[4] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on PC[5] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on PC[6] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on PC[7] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on PC[8] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on PC[9] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on WriteData[0] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on WriteData[10] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on WriteData[11] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on WriteData[12] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on WriteData[13] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on WriteData[14] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on WriteData[15] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on WriteData[16] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on WriteData[17] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on WriteData[18] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on WriteData[19] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on WriteData[1] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on WriteData[20] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on WriteData[21] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on WriteData[22] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on WriteData[23] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on WriteData[24] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on WriteData[25] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on WriteData[26] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on WriteData[27] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on WriteData[28] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on WriteData[29] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on WriteData[2] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on WriteData[30] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on WriteData[31] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on WriteData[3] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on WriteData[4] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on WriteData[5] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on WriteData[6] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on WriteData[7] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on WriteData[8] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on WriteData[9] relative to the rising and/or falling clock edge(s) of CLK.
Related violations: <none>


