
2021RoboTrace_1.5.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001b4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018000  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b1c  080181c0  080181c0  000281c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018cdc  08018cdc  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  08018cdc  08018cdc  00028cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018ce4  08018ce4  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08018ce4  08018ce4  00028ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08018cec  08018cec  00028cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08018cf0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00037de0  200001e0  08018ecc  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  20037fc0  08018ecc  00037fc0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000387fb  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007af5  00000000  00000000  00068a07  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002258  00000000  00000000  00070500  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f88  00000000  00000000  00072758  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003777e  00000000  00000000  000746e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00025dbb  00000000  00000000  000abe5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00110d5d  00000000  00000000  000d1c19  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e2976  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a73c  00000000  00000000  001e29f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080181a8 	.word	0x080181a8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001e4 	.word	0x200001e4
 80001fc:	080181a8 	.word	0x080181a8

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <lcd_cmd>:

extern I2C_HandleTypeDef hi2c1;

#define SLAVEADRESS (0x3E<<1)

void lcd_cmd(uint8_t cmd) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txcmd[2] = { 0x00 , cmd };
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	733b      	strb	r3, [r7, #12]
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txcmd,2,100);
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	217c      	movs	r1, #124	; 0x7c
 8000fd6:	4803      	ldr	r0, [pc, #12]	; (8000fe4 <lcd_cmd+0x2c>)
 8000fd8:	f008 f838 	bl	800904c <HAL_I2C_Master_Transmit>
}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20035ab4 	.word	0x20035ab4

08000fe8 <lcd_data>:

void lcd_data(uint8_t data) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t Txdata[2] = { 0x40 , data };
 8000ff2:	2340      	movs	r3, #64	; 0x40
 8000ff4:	733b      	strb	r3, [r7, #12]
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1,SLAVEADRESS,Txdata,2,100);
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	2364      	movs	r3, #100	; 0x64
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	2302      	movs	r3, #2
 8001004:	217c      	movs	r1, #124	; 0x7c
 8001006:	4803      	ldr	r0, [pc, #12]	; (8001014 <lcd_data+0x2c>)
 8001008:	f008 f820 	bl	800904c <HAL_I2C_Master_Transmit>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20035ab4 	.word	0x20035ab4

08001018 <lcd_init>:

void lcd_init(){
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);//lcd_reset_pin
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	481e      	ldr	r0, [pc, #120]	; (800109c <lcd_init+0x84>)
 8001022:	f007 fea9 	bl	8008d78 <HAL_GPIO_WritePin>
	HAL_Delay(40);
 8001026:	2028      	movs	r0, #40	; 0x28
 8001028:	f006 fc10 	bl	800784c <HAL_Delay>
	lcd_cmd(0x38);
 800102c:	2038      	movs	r0, #56	; 0x38
 800102e:	f7ff ffc3 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001032:	2001      	movs	r0, #1
 8001034:	f006 fc0a 	bl	800784c <HAL_Delay>
	lcd_cmd(0x39);
 8001038:	2039      	movs	r0, #57	; 0x39
 800103a:	f7ff ffbd 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f006 fc04 	bl	800784c <HAL_Delay>
	lcd_cmd(0x14);
 8001044:	2014      	movs	r0, #20
 8001046:	f7ff ffb7 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800104a:	2001      	movs	r0, #1
 800104c:	f006 fbfe 	bl	800784c <HAL_Delay>
	lcd_cmd(0x70);
 8001050:	2070      	movs	r0, #112	; 0x70
 8001052:	f7ff ffb1 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001056:	2001      	movs	r0, #1
 8001058:	f006 fbf8 	bl	800784c <HAL_Delay>
	lcd_cmd(0x56);
 800105c:	2056      	movs	r0, #86	; 0x56
 800105e:	f7ff ffab 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f006 fbf2 	bl	800784c <HAL_Delay>
	lcd_cmd(0x6C);
 8001068:	206c      	movs	r0, #108	; 0x6c
 800106a:	f7ff ffa5 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(200);
 800106e:	20c8      	movs	r0, #200	; 0xc8
 8001070:	f006 fbec 	bl	800784c <HAL_Delay>
	lcd_cmd(0x38);
 8001074:	2038      	movs	r0, #56	; 0x38
 8001076:	f7ff ff9f 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 800107a:	2001      	movs	r0, #1
 800107c:	f006 fbe6 	bl	800784c <HAL_Delay>
	lcd_cmd(0x0C);
 8001080:	200c      	movs	r0, #12
 8001082:	f7ff ff99 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001086:	2001      	movs	r0, #1
 8001088:	f006 fbe0 	bl	800784c <HAL_Delay>
	lcd_cmd(0x01);
 800108c:	2001      	movs	r0, #1
 800108e:	f7ff ff93 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 8001092:	2001      	movs	r0, #1
 8001094:	f006 fbda 	bl	800784c <HAL_Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40020000 	.word	0x40020000

080010a0 <lcd_clear>:

void lcd_clear(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
	lcd_cmd(0x01);
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff ff87 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010aa:	2001      	movs	r0, #1
 80010ac:	f006 fbce 	bl	800784c <HAL_Delay>
	lcd_cmd(0x02);
 80010b0:	2002      	movs	r0, #2
 80010b2:	f7ff ff81 	bl	8000fb8 <lcd_cmd>
	HAL_Delay(1);
 80010b6:	2001      	movs	r0, #1
 80010b8:	f006 fbc8 	bl	800784c <HAL_Delay>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <lcd_locate>:

void lcd_locate(int x, int y) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	lcd_cmd(0x80 + y*0x40 + x);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	3302      	adds	r3, #2
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	019b      	lsls	r3, r3, #6
 80010d2:	b2da      	uxtb	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	4413      	add	r3, r2
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff6b 	bl	8000fb8 <lcd_cmd>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <lcd_print>:

void lcd_print(const char *str) {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
	while(*str != '\0')
 80010f2:	e007      	b.n	8001104 <lcd_print+0x1a>
	{
			lcd_data(*str);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff75 	bl	8000fe8 <lcd_data>
			str++;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3301      	adds	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
	while(*str != '\0')
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1f3      	bne.n	80010f4 <lcd_print+0xa>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <lcd_printf>:

short lcd_printf(const char *format, ...) {
 8001114:	b40f      	push	{r0, r1, r2, r3}
 8001116:	b580      	push	{r7, lr}
 8001118:	b088      	sub	sp, #32
 800111a:	af00      	add	r7, sp, #0
	va_list argptr;
	char lcd_bff[20];
	short ret;

  va_start(argptr, format);
 800111c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001120:	61bb      	str	r3, [r7, #24]
  ret = vsprintf(lcd_bff, format, argptr);
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001128:	4618      	mov	r0, r3
 800112a:	f013 ff95 	bl	8015058 <vsiprintf>
 800112e:	4603      	mov	r3, r0
 8001130:	83fb      	strh	r3, [r7, #30]
	va_end(argptr);

	if(ret>0) {
 8001132:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd03      	ble.n	8001142 <lcd_printf+0x2e>
		lcd_print(lcd_bff);
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff ffd4 	bl	80010ea <lcd_print>
	}

	return ret;
 8001142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001150:	b004      	add	sp, #16
 8001152:	4770      	bx	lr

08001154 <_ZN7EncoderC1Ev>:

float monitor_distance;
float monitor_cnt_l;
float monitor_cnt_l_lpf;

Encoder::Encoder() : cnt_l_(0), cnt_r_(0), distance_(0), total_cnt_l_(0), total_cnt_r_(0), total_distance_(0), cross_line_ignore_distance_(0){}
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f04f 0200 	mov.w	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f04f 0200 	mov.w	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	60da      	str	r2, [r3, #12]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f04f 0200 	mov.w	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	f04f 0200 	mov.w	r2, #0
 800118a:	615a      	str	r2, [r3, #20]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f04f 0200 	mov.w	r2, #0
 8001192:	619a      	str	r2, [r3, #24]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	4618      	mov	r0, r3
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
	...

080011a4 <_ZN7Encoder4initEv>:

void Encoder::init()
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 80011ac:	213c      	movs	r1, #60	; 0x3c
 80011ae:	4809      	ldr	r0, [pc, #36]	; (80011d4 <_ZN7Encoder4initEv+0x30>)
 80011b0:	f00b fde4 	bl	800cd7c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 80011b4:	213c      	movs	r1, #60	; 0x3c
 80011b6:	4808      	ldr	r0, [pc, #32]	; (80011d8 <_ZN7Encoder4initEv+0x34>)
 80011b8:	f00b fde0 	bl	800cd7c <HAL_TIM_Encoder_Start>
	TIM1 -> CNT = CNT_OFFSET;
 80011bc:	4b07      	ldr	r3, [pc, #28]	; (80011dc <_ZN7Encoder4initEv+0x38>)
 80011be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011c2:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 80011c4:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <_ZN7Encoder4initEv+0x3c>)
 80011c6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80011ca:	625a      	str	r2, [r3, #36]	; 0x24
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20035d08 	.word	0x20035d08
 80011d8:	200359ec 	.word	0x200359ec
 80011dc:	40010000 	.word	0x40010000
 80011e0:	40010400 	.word	0x40010400
 80011e4:	00000000 	.word	0x00000000

080011e8 <_ZN7Encoder9updateCntEv>:

void Encoder::updateCnt()
{
 80011e8:	b5b0      	push	{r4, r5, r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	static float pre_cnt_l, pre_cnt_r;
	float cnt_l = (float(CNT_OFFSET) - float(TIM1 -> CNT)) * CORRECTION_COEFFICIENT;
 80011f0:	4b6f      	ldr	r3, [pc, #444]	; (80013b0 <_ZN7Encoder9updateCntEv+0x1c8>)
 80011f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f4:	ee07 3a90 	vmov	s15, r3
 80011f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80011fc:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 80013b4 <_ZN7Encoder9updateCntEv+0x1cc>
 8001200:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001204:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 80013b8 <_ZN7Encoder9updateCntEv+0x1d0>
 8001208:	ee67 7a87 	vmul.f32	s15, s15, s14
 800120c:	edc7 7a03 	vstr	s15, [r7, #12]
	float cnt_r = (float(TIM8 -> CNT) - float(CNT_OFFSET)) * CORRECTION_COEFFICIENT;
 8001210:	4b6a      	ldr	r3, [pc, #424]	; (80013bc <_ZN7Encoder9updateCntEv+0x1d4>)
 8001212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001214:	ee07 3a90 	vmov	s15, r3
 8001218:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800121c:	ed9f 7a65 	vldr	s14, [pc, #404]	; 80013b4 <_ZN7Encoder9updateCntEv+0x1cc>
 8001220:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001224:	ed9f 7a64 	vldr	s14, [pc, #400]	; 80013b8 <_ZN7Encoder9updateCntEv+0x1d0>
 8001228:	ee67 7a87 	vmul.f32	s15, s15, s14
 800122c:	edc7 7a02 	vstr	s15, [r7, #8]
	monitor_cnt_l = cnt_l;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	4a63      	ldr	r2, [pc, #396]	; (80013c0 <_ZN7Encoder9updateCntEv+0x1d8>)
 8001234:	6013      	str	r3, [r2, #0]

	cnt_l_ = ((R_ENC)*(cnt_l) + (1.0 - (R_ENC))* (pre_cnt_l)); // lowpath filter
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff f99d 	bl	8000578 <__aeabi_f2d>
 800123e:	a356      	add	r3, pc, #344	; (adr r3, 8001398 <_ZN7Encoder9updateCntEv+0x1b0>)
 8001240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001244:	f7ff f9f0 	bl	8000628 <__aeabi_dmul>
 8001248:	4603      	mov	r3, r0
 800124a:	460c      	mov	r4, r1
 800124c:	4625      	mov	r5, r4
 800124e:	461c      	mov	r4, r3
 8001250:	4b5c      	ldr	r3, [pc, #368]	; (80013c4 <_ZN7Encoder9updateCntEv+0x1dc>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff f98f 	bl	8000578 <__aeabi_f2d>
 800125a:	a351      	add	r3, pc, #324	; (adr r3, 80013a0 <_ZN7Encoder9updateCntEv+0x1b8>)
 800125c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001260:	f7ff f9e2 	bl	8000628 <__aeabi_dmul>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	4620      	mov	r0, r4
 800126a:	4629      	mov	r1, r5
 800126c:	f7ff f826 	bl	80002bc <__adddf3>
 8001270:	4603      	mov	r3, r0
 8001272:	460c      	mov	r4, r1
 8001274:	4618      	mov	r0, r3
 8001276:	4621      	mov	r1, r4
 8001278:	f7ff fcce 	bl	8000c18 <__aeabi_d2f>
 800127c:	4602      	mov	r2, r0
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	601a      	str	r2, [r3, #0]
	cnt_r_ = ((R_ENC)*(cnt_r) + (1.0 - (R_ENC))* (pre_cnt_r)); // lowpath filter
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff f977 	bl	8000578 <__aeabi_f2d>
 800128a:	a343      	add	r3, pc, #268	; (adr r3, 8001398 <_ZN7Encoder9updateCntEv+0x1b0>)
 800128c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001290:	f7ff f9ca 	bl	8000628 <__aeabi_dmul>
 8001294:	4603      	mov	r3, r0
 8001296:	460c      	mov	r4, r1
 8001298:	4625      	mov	r5, r4
 800129a:	461c      	mov	r4, r3
 800129c:	4b4a      	ldr	r3, [pc, #296]	; (80013c8 <_ZN7Encoder9updateCntEv+0x1e0>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff f969 	bl	8000578 <__aeabi_f2d>
 80012a6:	a33e      	add	r3, pc, #248	; (adr r3, 80013a0 <_ZN7Encoder9updateCntEv+0x1b8>)
 80012a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ac:	f7ff f9bc 	bl	8000628 <__aeabi_dmul>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	4620      	mov	r0, r4
 80012b6:	4629      	mov	r1, r5
 80012b8:	f7ff f800 	bl	80002bc <__adddf3>
 80012bc:	4603      	mov	r3, r0
 80012be:	460c      	mov	r4, r1
 80012c0:	4618      	mov	r0, r3
 80012c2:	4621      	mov	r1, r4
 80012c4:	f7ff fca8 	bl	8000c18 <__aeabi_d2f>
 80012c8:	4602      	mov	r2, r0
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	605a      	str	r2, [r3, #4]
	monitor_cnt_l_lpf = cnt_l_;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a3e      	ldr	r2, [pc, #248]	; (80013cc <_ZN7Encoder9updateCntEv+0x1e4>)
 80012d4:	6013      	str	r3, [r2, #0]

	pre_cnt_l = cnt_l_;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a3a      	ldr	r2, [pc, #232]	; (80013c4 <_ZN7Encoder9updateCntEv+0x1dc>)
 80012dc:	6013      	str	r3, [r2, #0]
	pre_cnt_r = cnt_r_;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	4a39      	ldr	r2, [pc, #228]	; (80013c8 <_ZN7Encoder9updateCntEv+0x1e0>)
 80012e4:	6013      	str	r3, [r2, #0]


	total_cnt_l_ += cnt_l_;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	ed93 7a03 	vldr	s14, [r3, #12]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	edd3 7a00 	vldr	s15, [r3]
 80012f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	edc3 7a03 	vstr	s15, [r3, #12]
	total_cnt_r_ += cnt_r_;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	ed93 7a04 	vldr	s14, [r3, #16]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	edd3 7a01 	vldr	s15, [r3, #4]
 8001308:	ee77 7a27 	vadd.f32	s15, s14, s15
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	edc3 7a04 	vstr	s15, [r3, #16]

	//distance_ = distance_ + DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
	distance_ = DISTANCE_PER_CNT * (cnt_l_ + cnt_r_) / 2;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	ed93 7a00 	vldr	s14, [r3]
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	edd3 7a01 	vldr	s15, [r3, #4]
 800131e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001322:	ee17 0a90 	vmov	r0, s15
 8001326:	f7ff f927 	bl	8000578 <__aeabi_f2d>
 800132a:	a31f      	add	r3, pc, #124	; (adr r3, 80013a8 <_ZN7Encoder9updateCntEv+0x1c0>)
 800132c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001330:	f7ff f97a 	bl	8000628 <__aeabi_dmul>
 8001334:	4603      	mov	r3, r0
 8001336:	460c      	mov	r4, r1
 8001338:	4618      	mov	r0, r3
 800133a:	4621      	mov	r1, r4
 800133c:	f04f 0200 	mov.w	r2, #0
 8001340:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001344:	f7ff fa9a 	bl	800087c <__aeabi_ddiv>
 8001348:	4603      	mov	r3, r0
 800134a:	460c      	mov	r4, r1
 800134c:	4618      	mov	r0, r3
 800134e:	4621      	mov	r1, r4
 8001350:	f7ff fc62 	bl	8000c18 <__aeabi_d2f>
 8001354:	4602      	mov	r2, r0
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	609a      	str	r2, [r3, #8]
	total_distance_ += distance_;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	edd3 7a02 	vldr	s15, [r3, #8]
 8001366:	ee77 7a27 	vadd.f32	s15, s14, s15
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	edc3 7a05 	vstr	s15, [r3, #20]
	cross_line_ignore_distance_ += distance_;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	ed93 7a06 	vldr	s14, [r3, #24]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	edd3 7a02 	vldr	s15, [r3, #8]
 800137c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	edc3 7a06 	vstr	s15, [r3, #24]
	monitor_distance = total_distance_;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	695b      	ldr	r3, [r3, #20]
 800138a:	4a11      	ldr	r2, [pc, #68]	; (80013d0 <_ZN7Encoder9updateCntEv+0x1e8>)
 800138c:	6013      	str	r3, [r2, #0]
}
 800138e:	bf00      	nop
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bdb0      	pop	{r4, r5, r7, pc}
 8001396:	bf00      	nop
 8001398:	9999999a 	.word	0x9999999a
 800139c:	3fa99999 	.word	0x3fa99999
 80013a0:	66666666 	.word	0x66666666
 80013a4:	3fee6666 	.word	0x3fee6666
 80013a8:	ce73a049 	.word	0xce73a049
 80013ac:	3f77a3f6 	.word	0x3f77a3f6
 80013b0:	40010000 	.word	0x40010000
 80013b4:	47000000 	.word	0x47000000
 80013b8:	3f912547 	.word	0x3f912547
 80013bc:	40010400 	.word	0x40010400
 80013c0:	20000200 	.word	0x20000200
 80013c4:	20000208 	.word	0x20000208
 80013c8:	2000020c 	.word	0x2000020c
 80013cc:	20000204 	.word	0x20000204
 80013d0:	200001fc 	.word	0x200001fc

080013d4 <_ZN7Encoder6getCntERfS0_>:

void Encoder::getCnt(float &cnt_l, float &cnt_r)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b085      	sub	sp, #20
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
	cnt_l = cnt_l_;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	601a      	str	r2, [r3, #0]
	cnt_r = cnt_r_;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	685a      	ldr	r2, [r3, #4]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	601a      	str	r2, [r3, #0]
}
 80013f0:	bf00      	nop
 80013f2:	3714      	adds	r7, #20
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <_ZN7Encoder11getDistanceEv>:

float Encoder::getDistance()
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	return distance_;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	ee07 3a90 	vmov	s15, r3
}
 800140c:	eeb0 0a67 	vmov.f32	s0, s15
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <_ZN7Encoder16getTotalDistanceEv>:

float Encoder::getTotalDistance()
{
 800141a:	b480      	push	{r7}
 800141c:	b083      	sub	sp, #12
 800141e:	af00      	add	r7, sp, #0
 8001420:	6078      	str	r0, [r7, #4]
	return total_distance_;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	695b      	ldr	r3, [r3, #20]
 8001426:	ee07 3a90 	vmov	s15, r3
}
 800142a:	eeb0 0a67 	vmov.f32	s0, s15
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <_ZN7Encoder13clearDistanceEv>:

void Encoder::clearDistance()
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
	distance_ = 0;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f04f 0200 	mov.w	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <_ZN7Encoder8clearCntEv>:

void Encoder::clearCnt()
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
	cnt_l_ = 0;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
	cnt_r_ = 0;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f04f 0200 	mov.w	r2, #0
 800146a:	605a      	str	r2, [r3, #4]
	TIM1 -> CNT = CNT_OFFSET;
 800146c:	4b08      	ldr	r3, [pc, #32]	; (8001490 <_ZN7Encoder8clearCntEv+0x3c>)
 800146e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001472:	625a      	str	r2, [r3, #36]	; 0x24
	TIM8 -> CNT = CNT_OFFSET;
 8001474:	4b07      	ldr	r3, [pc, #28]	; (8001494 <_ZN7Encoder8clearCntEv+0x40>)
 8001476:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800147a:	625a      	str	r2, [r3, #36]	; 0x24
	distance_ = 0;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f04f 0200 	mov.w	r2, #0
 8001482:	609a      	str	r2, [r3, #8]
}
 8001484:	bf00      	nop
 8001486:	370c      	adds	r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr
 8001490:	40010000 	.word	0x40010000
 8001494:	40010400 	.word	0x40010400

08001498 <_ZN7Encoder13clearTotalCntEv>:
{
	return (total_cnt_l_ + total_cnt_r_) / 2;
}

void Encoder::clearTotalCnt()
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	total_cnt_l_ = 0;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	f04f 0200 	mov.w	r2, #0
 80014a6:	60da      	str	r2, [r3, #12]
	total_cnt_r_ = 0;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	f04f 0200 	mov.w	r2, #0
 80014ae:	611a      	str	r2, [r3, #16]
	total_distance_ = 0;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f04f 0200 	mov.w	r2, #0
 80014b6:	615a      	str	r2, [r3, #20]
}
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>:

float Encoder::getCrossLineIgnoreDistance()
{
 80014c4:	b480      	push	{r7}
 80014c6:	b083      	sub	sp, #12
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
	return cross_line_ignore_distance_;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	699b      	ldr	r3, [r3, #24]
 80014d0:	ee07 3a90 	vmov	s15, r3
}
 80014d4:	eeb0 0a67 	vmov.f32	s0, s15
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr

080014e2 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>:

void Encoder::clearCrossLineIgnoreDistance()
{
 80014e2:	b480      	push	{r7}
 80014e4:	b083      	sub	sp, #12
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
	cross_line_ignore_distance_ = 0;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	f04f 0200 	mov.w	r2, #0
 80014f0:	619a      	str	r2, [r3, #24]
}
 80014f2:	bf00      	nop
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <user_fopen>:
//* fopen
//* char, float *: short: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fopen(const char *p_folder_name, const char *p_file_name){
 80014fe:	b580      	push	{r7, lr}
 8001500:	b084      	sub	sp, #16
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
 8001506:	6039      	str	r1, [r7, #0]

	FRESULT ret = 0;
 8001508:	2300      	movs	r3, #0
 800150a:	73fb      	strb	r3, [r7, #15]

	create_path(p_folder_name, p_file_name);
 800150c:	6839      	ldr	r1, [r7, #0]
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f000 f978 	bl	8001804 <create_path>

	fopen_folder_and_file();	//
 8001514:	f000 f98c 	bl	8001830 <fopen_folder_and_file>

	return ret;
 8001518:	7bfb      	ldrb	r3, [r7, #15]
}
 800151a:	4618      	mov	r0, r3
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
	...

08001524 <user_fclose>:
//* fclose
//* void
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT user_fclose(){
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	71fb      	strb	r3, [r7, #7]

	f_close(&fil);	//
 800152e:	4804      	ldr	r0, [pc, #16]	; (8001540 <user_fclose+0x1c>)
 8001530:	f010 f97e 	bl	8011830 <f_close>

	return ret;
 8001534:	79fb      	ldrb	r3, [r7, #7]
}
 8001536:	4618      	mov	r0, r3
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	200348f8 	.word	0x200348f8

08001544 <sd_write_float>:
//* SD
//* short, float *, char : 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_float(short size, float *data, char state){
 8001544:	b590      	push	{r4, r7, lr}
 8001546:	b087      	sub	sp, #28
 8001548:	af02      	add	r7, sp, #8
 800154a:	4603      	mov	r3, r0
 800154c:	6039      	str	r1, [r7, #0]
 800154e:	80fb      	strh	r3, [r7, #6]
 8001550:	4613      	mov	r3, r2
 8001552:	717b      	strb	r3, [r7, #5]
	FRESULT ret = 0;
 8001554:	2300      	movs	r3, #0
 8001556:	737b      	strb	r3, [r7, #13]

	for(short i = 0 ; i < size; i++){
 8001558:	2300      	movs	r3, #0
 800155a:	81fb      	strh	r3, [r7, #14]
 800155c:	e030      	b.n	80015c0 <sd_write_float+0x7c>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 800155e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	683a      	ldr	r2, [r7, #0]
 8001566:	4413      	add	r3, r2
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff f804 	bl	8000578 <__aeabi_f2d>
 8001570:	4603      	mov	r3, r0
 8001572:	460c      	mov	r4, r1
 8001574:	e9cd 3400 	strd	r3, r4, [sp]
 8001578:	4a17      	ldr	r2, [pc, #92]	; (80015d8 <sd_write_float+0x94>)
 800157a:	2180      	movs	r1, #128	; 0x80
 800157c:	4817      	ldr	r0, [pc, #92]	; (80015dc <sd_write_float+0x98>)
 800157e:	f012 fddb 	bl	8014138 <sniprintf>

		if(state == ADD_WRITE){
 8001582:	797b      	ldrb	r3, [r7, #5]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d106      	bne.n	8001596 <sd_write_float+0x52>
			f_lseek(&fil, f_size(&fil));	//
 8001588:	4b15      	ldr	r3, [pc, #84]	; (80015e0 <sd_write_float+0x9c>)
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	4619      	mov	r1, r3
 800158e:	4814      	ldr	r0, [pc, #80]	; (80015e0 <sd_write_float+0x9c>)
 8001590:	f010 f9c2 	bl	8011918 <f_lseek>
 8001594:	e003      	b.n	800159e <sd_write_float+0x5a>
		}
		else{
			f_lseek(&fil, 0);	//
 8001596:	2100      	movs	r1, #0
 8001598:	4811      	ldr	r0, [pc, #68]	; (80015e0 <sd_write_float+0x9c>)
 800159a:	f010 f9bd 	bl	8011918 <f_lseek>
		}

		f_write(&fil, buffer, strlen(buffer), &bw);	//
 800159e:	480f      	ldr	r0, [pc, #60]	; (80015dc <sd_write_float+0x98>)
 80015a0:	f7fe fe2e 	bl	8000200 <strlen>
 80015a4:	4602      	mov	r2, r0
 80015a6:	4b0f      	ldr	r3, [pc, #60]	; (80015e4 <sd_write_float+0xa0>)
 80015a8:	490c      	ldr	r1, [pc, #48]	; (80015dc <sd_write_float+0x98>)
 80015aa:	480d      	ldr	r0, [pc, #52]	; (80015e0 <sd_write_float+0x9c>)
 80015ac:	f00f ff2b 	bl	8011406 <f_write>

		bufclear();	//
 80015b0:	f000 f958 	bl	8001864 <bufclear>
	for(short i = 0 ; i < size; i++){
 80015b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	3301      	adds	r3, #1
 80015bc:	b29b      	uxth	r3, r3
 80015be:	81fb      	strh	r3, [r7, #14]
 80015c0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80015c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	dbc8      	blt.n	800155e <sd_write_float+0x1a>
	}
	return ret;
 80015cc:	7b7b      	ldrb	r3, [r7, #13]
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3714      	adds	r7, #20
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd90      	pop	{r4, r7, pc}
 80015d6:	bf00      	nop
 80015d8:	080181c0 	.word	0x080181c0
 80015dc:	20034868 	.word	0x20034868
 80015e0:	200348f8 	.word	0x200348f8
 80015e4:	200348e8 	.word	0x200348e8

080015e8 <sd_write_array_float>:
//* SD
//* char *, char *, short, float *, char: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_write_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data, char state){
 80015e8:	b590      	push	{r4, r7, lr}
 80015ea:	b089      	sub	sp, #36	; 0x24
 80015ec:	af02      	add	r7, sp, #8
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	603b      	str	r3, [r7, #0]
 80015f4:	4613      	mov	r3, r2
 80015f6:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80015f8:	2300      	movs	r3, #0
 80015fa:	757b      	strb	r3, [r7, #21]

	create_path(p_folder_name, p_file_name);
 80015fc:	68b9      	ldr	r1, [r7, #8]
 80015fe:	68f8      	ldr	r0, [r7, #12]
 8001600:	f000 f900 	bl	8001804 <create_path>

	if(state == OVER_WRITE){
 8001604:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001608:	2b00      	cmp	r3, #0
 800160a:	d108      	bne.n	800161e <sd_write_array_float+0x36>
		f_chdir(dirpath);
 800160c:	4822      	ldr	r0, [pc, #136]	; (8001698 <sd_write_array_float+0xb0>)
 800160e:	f010 f939 	bl	8011884 <f_chdir>
		f_unlink(filepath);	//	
 8001612:	4822      	ldr	r0, [pc, #136]	; (800169c <sd_write_array_float+0xb4>)
 8001614:	f010 fba4 	bl	8011d60 <f_unlink>
		f_chdir("..");
 8001618:	4821      	ldr	r0, [pc, #132]	; (80016a0 <sd_write_array_float+0xb8>)
 800161a:	f010 f933 	bl	8011884 <f_chdir>
	}

	fopen_folder_and_file();	//	
 800161e:	f000 f907 	bl	8001830 <fopen_folder_and_file>

	for(short i = 0 ; i < size; i++){
 8001622:	2300      	movs	r3, #0
 8001624:	82fb      	strh	r3, [r7, #22]
 8001626:	e028      	b.n	800167a <sd_write_array_float+0x92>
		snprintf(buffer, BUFF_SIZE, "%f\n", *(data + i));	//floatstring
 8001628:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	683a      	ldr	r2, [r7, #0]
 8001630:	4413      	add	r3, r2
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe ff9f 	bl	8000578 <__aeabi_f2d>
 800163a:	4603      	mov	r3, r0
 800163c:	460c      	mov	r4, r1
 800163e:	e9cd 3400 	strd	r3, r4, [sp]
 8001642:	4a18      	ldr	r2, [pc, #96]	; (80016a4 <sd_write_array_float+0xbc>)
 8001644:	2180      	movs	r1, #128	; 0x80
 8001646:	4818      	ldr	r0, [pc, #96]	; (80016a8 <sd_write_array_float+0xc0>)
 8001648:	f012 fd76 	bl	8014138 <sniprintf>

		f_lseek(&fil, f_size(&fil));	//	
 800164c:	4b17      	ldr	r3, [pc, #92]	; (80016ac <sd_write_array_float+0xc4>)
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	4619      	mov	r1, r3
 8001652:	4816      	ldr	r0, [pc, #88]	; (80016ac <sd_write_array_float+0xc4>)
 8001654:	f010 f960 	bl	8011918 <f_lseek>
		f_write(&fil, buffer, strlen(buffer), &bw);	//	
 8001658:	4813      	ldr	r0, [pc, #76]	; (80016a8 <sd_write_array_float+0xc0>)
 800165a:	f7fe fdd1 	bl	8000200 <strlen>
 800165e:	4602      	mov	r2, r0
 8001660:	4b13      	ldr	r3, [pc, #76]	; (80016b0 <sd_write_array_float+0xc8>)
 8001662:	4911      	ldr	r1, [pc, #68]	; (80016a8 <sd_write_array_float+0xc0>)
 8001664:	4811      	ldr	r0, [pc, #68]	; (80016ac <sd_write_array_float+0xc4>)
 8001666:	f00f fece 	bl	8011406 <f_write>

		bufclear();	//	
 800166a:	f000 f8fb 	bl	8001864 <bufclear>
	for(short i = 0 ; i < size; i++){
 800166e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001672:	b29b      	uxth	r3, r3
 8001674:	3301      	adds	r3, #1
 8001676:	b29b      	uxth	r3, r3
 8001678:	82fb      	strh	r3, [r7, #22]
 800167a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800167e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001682:	429a      	cmp	r2, r3
 8001684:	dbd0      	blt.n	8001628 <sd_write_array_float+0x40>
	}

	f_close(&fil);	//	
 8001686:	4809      	ldr	r0, [pc, #36]	; (80016ac <sd_write_array_float+0xc4>)
 8001688:	f010 f8d2 	bl	8011830 <f_close>

	return ret;
 800168c:	7d7b      	ldrb	r3, [r7, #21]
}
 800168e:	4618      	mov	r0, r3
 8001690:	371c      	adds	r7, #28
 8001692:	46bd      	mov	sp, r7
 8001694:	bd90      	pop	{r4, r7, pc}
 8001696:	bf00      	nop
 8001698:	20034768 	.word	0x20034768
 800169c:	20033628 	.word	0x20033628
 80016a0:	080181dc 	.word	0x080181dc
 80016a4:	080181c0 	.word	0x080181c0
 80016a8:	20034868 	.word	0x20034868
 80016ac:	200348f8 	.word	0x200348f8
 80016b0:	200348e8 	.word	0x200348e8

080016b4 <sd_read_array_float>:
//* SD
//* char *, char *, short, float *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_float(const char *p_folder_name, const char *p_file_name, short size, float *data){
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	603b      	str	r3, [r7, #0]
 80016c0:	4613      	mov	r3, r2
 80016c2:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 80016c4:	2300      	movs	r3, #0
 80016c6:	757b      	strb	r3, [r7, #21]
	short i = 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 80016cc:	68b9      	ldr	r1, [r7, #8]
 80016ce:	68f8      	ldr	r0, [r7, #12]
 80016d0:	f000 f898 	bl	8001804 <create_path>
	fopen_folder_and_file();	//
 80016d4:	f000 f8ac 	bl	8001830 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 80016d8:	e019      	b.n	800170e <sd_read_array_float+0x5a>
		sscanf(buffer, "%f", data + i);
 80016da:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	683a      	ldr	r2, [r7, #0]
 80016e2:	4413      	add	r3, r2
 80016e4:	461a      	mov	r2, r3
 80016e6:	4913      	ldr	r1, [pc, #76]	; (8001734 <sd_read_array_float+0x80>)
 80016e8:	4813      	ldr	r0, [pc, #76]	; (8001738 <sd_read_array_float+0x84>)
 80016ea:	f012 fd79 	bl	80141e0 <siscanf>
		i++;
 80016ee:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	3301      	adds	r3, #1
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 80016fa:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80016fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001702:	429a      	cmp	r2, r3
 8001704:	db03      	blt.n	800170e <sd_read_array_float+0x5a>
 8001706:	88fb      	ldrh	r3, [r7, #6]
 8001708:	3b01      	subs	r3, #1
 800170a:	b29b      	uxth	r3, r3
 800170c:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800170e:	4a0b      	ldr	r2, [pc, #44]	; (800173c <sd_read_array_float+0x88>)
 8001710:	2180      	movs	r1, #128	; 0x80
 8001712:	4809      	ldr	r0, [pc, #36]	; (8001738 <sd_read_array_float+0x84>)
 8001714:	f010 fd02 	bl	801211c <f_gets>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d1dd      	bne.n	80016da <sd_read_array_float+0x26>

	}

	bufclear();	//
 800171e:	f000 f8a1 	bl	8001864 <bufclear>

	f_close(&fil);	//
 8001722:	4806      	ldr	r0, [pc, #24]	; (800173c <sd_read_array_float+0x88>)
 8001724:	f010 f884 	bl	8011830 <f_close>

	return ret;
 8001728:	7d7b      	ldrb	r3, [r7, #21]
}
 800172a:	4618      	mov	r0, r3
 800172c:	3718      	adds	r7, #24
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	080181cc 	.word	0x080181cc
 8001738:	20034868 	.word	0x20034868
 800173c:	200348f8 	.word	0x200348f8

08001740 <sd_read_array_double>:
//* SD
//* char *, char *, short, double *: 
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_read_array_double(const char *p_folder_name, const char *p_file_name, short size, double *data){
 8001740:	b580      	push	{r7, lr}
 8001742:	b086      	sub	sp, #24
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	603b      	str	r3, [r7, #0]
 800174c:	4613      	mov	r3, r2
 800174e:	80fb      	strh	r3, [r7, #6]
	FRESULT ret = 0;
 8001750:	2300      	movs	r3, #0
 8001752:	757b      	strb	r3, [r7, #21]
	short i = 0;
 8001754:	2300      	movs	r3, #0
 8001756:	82fb      	strh	r3, [r7, #22]

	create_path(p_folder_name, p_file_name);
 8001758:	68b9      	ldr	r1, [r7, #8]
 800175a:	68f8      	ldr	r0, [r7, #12]
 800175c:	f000 f852 	bl	8001804 <create_path>
	fopen_folder_and_file();	//
 8001760:	f000 f866 	bl	8001830 <fopen_folder_and_file>

	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 8001764:	e019      	b.n	800179a <sd_read_array_double+0x5a>
		sscanf(buffer, "%lf", data + i);
 8001766:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800176a:	00db      	lsls	r3, r3, #3
 800176c:	683a      	ldr	r2, [r7, #0]
 800176e:	4413      	add	r3, r2
 8001770:	461a      	mov	r2, r3
 8001772:	4913      	ldr	r1, [pc, #76]	; (80017c0 <sd_read_array_double+0x80>)
 8001774:	4813      	ldr	r0, [pc, #76]	; (80017c4 <sd_read_array_double+0x84>)
 8001776:	f012 fd33 	bl	80141e0 <siscanf>
		i++;
 800177a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800177e:	b29b      	uxth	r3, r3
 8001780:	3301      	adds	r3, #1
 8001782:	b29b      	uxth	r3, r3
 8001784:	82fb      	strh	r3, [r7, #22]
		if(i >= size) i = size - 1;
 8001786:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800178a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800178e:	429a      	cmp	r2, r3
 8001790:	db03      	blt.n	800179a <sd_read_array_double+0x5a>
 8001792:	88fb      	ldrh	r3, [r7, #6]
 8001794:	3b01      	subs	r3, #1
 8001796:	b29b      	uxth	r3, r3
 8001798:	82fb      	strh	r3, [r7, #22]
	while(f_gets(buffer, sizeof(buffer), &fil) != NULL){
 800179a:	4a0b      	ldr	r2, [pc, #44]	; (80017c8 <sd_read_array_double+0x88>)
 800179c:	2180      	movs	r1, #128	; 0x80
 800179e:	4809      	ldr	r0, [pc, #36]	; (80017c4 <sd_read_array_double+0x84>)
 80017a0:	f010 fcbc 	bl	801211c <f_gets>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d1dd      	bne.n	8001766 <sd_read_array_double+0x26>

	}

	bufclear();	//
 80017aa:	f000 f85b 	bl	8001864 <bufclear>

	f_close(&fil);	//
 80017ae:	4806      	ldr	r0, [pc, #24]	; (80017c8 <sd_read_array_double+0x88>)
 80017b0:	f010 f83e 	bl	8011830 <f_close>

	return ret;
 80017b4:	7d7b      	ldrb	r3, [r7, #21]
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3718      	adds	r7, #24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	080181d8 	.word	0x080181d8
 80017c4:	20034868 	.word	0x20034868
 80017c8:	200348f8 	.word	0x200348f8

080017cc <sd_mount>:
//* SD
//* void:
//* FRESULT:
//*  : 
//************************************************************************/
FRESULT sd_mount(){
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
	FRESULT ret = 0;
 80017d2:	2300      	movs	r3, #0
 80017d4:	71fb      	strb	r3, [r7, #7]

	if(f_mount(&fs, "", 1) == FR_OK) ret = 1;
 80017d6:	2201      	movs	r2, #1
 80017d8:	4908      	ldr	r1, [pc, #32]	; (80017fc <sd_mount+0x30>)
 80017da:	4809      	ldr	r0, [pc, #36]	; (8001800 <sd_mount+0x34>)
 80017dc:	f00f faa0 	bl	8010d20 <f_mount>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d102      	bne.n	80017ec <sd_mount+0x20>
 80017e6:	2301      	movs	r3, #1
 80017e8:	71fb      	strb	r3, [r7, #7]
 80017ea:	e001      	b.n	80017f0 <sd_mount+0x24>
	else ret = 0;
 80017ec:	2300      	movs	r3, #0
 80017ee:	71fb      	strb	r3, [r7, #7]

	return ret;
 80017f0:	79fb      	ldrb	r3, [r7, #7]
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	080181e8 	.word	0x080181e8
 8001800:	20033728 	.word	0x20033728

08001804 <create_path>:
//* 
//* char, char: , 
//* void:
//*  : 
//************************************************************************/
void create_path(char const *p_folder_name, char const *p_file_name){
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]

	sprintf(dirpath, "%s", p_folder_name);
 800180e:	6879      	ldr	r1, [r7, #4]
 8001810:	4805      	ldr	r0, [pc, #20]	; (8001828 <create_path+0x24>)
 8001812:	f012 fd54 	bl	80142be <strcpy>

	sprintf(filepath, "%s", p_file_name);
 8001816:	6839      	ldr	r1, [r7, #0]
 8001818:	4804      	ldr	r0, [pc, #16]	; (800182c <create_path+0x28>)
 800181a:	f012 fd50 	bl	80142be <strcpy>

}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20034768 	.word	0x20034768
 800182c:	20033628 	.word	0x20033628

08001830 <fopen_folder_and_file>:
//* _
//* char: 
//* char: 	0() or 1()
//*  : 
//************************************************************************/
void fopen_folder_and_file(){	//mkdir
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0

	f_mkdir(dirpath);
 8001834:	4807      	ldr	r0, [pc, #28]	; (8001854 <fopen_folder_and_file+0x24>)
 8001836:	f010 fb55 	bl	8011ee4 <f_mkdir>

	f_chdir(dirpath);
 800183a:	4806      	ldr	r0, [pc, #24]	; (8001854 <fopen_folder_and_file+0x24>)
 800183c:	f010 f822 	bl	8011884 <f_chdir>

	f_open(&fil, filepath, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001840:	2213      	movs	r2, #19
 8001842:	4905      	ldr	r1, [pc, #20]	; (8001858 <fopen_folder_and_file+0x28>)
 8001844:	4805      	ldr	r0, [pc, #20]	; (800185c <fopen_folder_and_file+0x2c>)
 8001846:	f00f fab1 	bl	8010dac <f_open>

	f_chdir("..");
 800184a:	4805      	ldr	r0, [pc, #20]	; (8001860 <fopen_folder_and_file+0x30>)
 800184c:	f010 f81a 	bl	8011884 <f_chdir>


}
 8001850:	bf00      	nop
 8001852:	bd80      	pop	{r7, pc}
 8001854:	20034768 	.word	0x20034768
 8001858:	20033628 	.word	0x20033628
 800185c:	200348f8 	.word	0x200348f8
 8001860:	080181dc 	.word	0x080181dc

08001864 <bufclear>:
//* 
//* void:
//* void:
//*  : 
//************************************************************************/
void bufclear(void){
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
	for(int i = 0; i < BUFF_SIZE; i++){
 800186a:	2300      	movs	r3, #0
 800186c:	607b      	str	r3, [r7, #4]
 800186e:	e007      	b.n	8001880 <bufclear+0x1c>
		buffer[i] = '\0';
 8001870:	4a08      	ldr	r2, [pc, #32]	; (8001894 <bufclear+0x30>)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4413      	add	r3, r2
 8001876:	2200      	movs	r2, #0
 8001878:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < BUFF_SIZE; i++){
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	3301      	adds	r3, #1
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2b7f      	cmp	r3, #127	; 0x7f
 8001884:	ddf4      	ble.n	8001870 <bufclear+0xc>
	}
}
 8001886:	bf00      	nop
 8001888:	370c      	adds	r7, #12
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	20034868 	.word	0x20034868

08001898 <read_byte>:
#include "ICM_20648.h"

volatile int16_t xa, ya, za; // (16bit)
volatile int16_t xg, yg, zg;	// (16bit)

uint8_t read_byte( uint8_t reg ) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

	ret = reg | 0x80;
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80018ac:	2200      	movs	r2, #0
 80018ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018b2:	480e      	ldr	r0, [pc, #56]	; (80018ec <read_byte+0x54>)
 80018b4:	f007 fa60 	bl	8008d78 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 80018b8:	f107 010f 	add.w	r1, r7, #15
 80018bc:	2364      	movs	r3, #100	; 0x64
 80018be:	2201      	movs	r2, #1
 80018c0:	480b      	ldr	r0, [pc, #44]	; (80018f0 <read_byte+0x58>)
 80018c2:	f00a fc21 	bl	800c108 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,&val,1,100);
 80018c6:	f107 010e 	add.w	r1, r7, #14
 80018ca:	2364      	movs	r3, #100	; 0x64
 80018cc:	2201      	movs	r2, #1
 80018ce:	4808      	ldr	r0, [pc, #32]	; (80018f0 <read_byte+0x58>)
 80018d0:	f00a fd4e 	bl	800c370 <HAL_SPI_Receive>
	CS_SET;
 80018d4:	2201      	movs	r2, #1
 80018d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018da:	4804      	ldr	r0, [pc, #16]	; (80018ec <read_byte+0x54>)
 80018dc:	f007 fa4c 	bl	8008d78 <HAL_GPIO_WritePin>

	return val;
 80018e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40020400 	.word	0x40020400
 80018f0:	20035994 	.word	0x20035994

080018f4 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	460a      	mov	r2, r1
 80018fe:	71fb      	strb	r3, [r7, #7]
 8001900:	4613      	mov	r3, r2
 8001902:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800190a:	b2db      	uxtb	r3, r3
 800190c:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 800190e:	2200      	movs	r2, #0
 8001910:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001914:	480c      	ldr	r0, [pc, #48]	; (8001948 <write_byte+0x54>)
 8001916:	f007 fa2f 	bl	8008d78 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&ret,1,100);
 800191a:	f107 010f 	add.w	r1, r7, #15
 800191e:	2364      	movs	r3, #100	; 0x64
 8001920:	2201      	movs	r2, #1
 8001922:	480a      	ldr	r0, [pc, #40]	; (800194c <write_byte+0x58>)
 8001924:	f00a fbf0 	bl	800c108 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2,&val,1,100);
 8001928:	1db9      	adds	r1, r7, #6
 800192a:	2364      	movs	r3, #100	; 0x64
 800192c:	2201      	movs	r2, #1
 800192e:	4807      	ldr	r0, [pc, #28]	; (800194c <write_byte+0x58>)
 8001930:	f00a fbea 	bl	800c108 <HAL_SPI_Transmit>
	CS_SET;
 8001934:	2201      	movs	r2, #1
 8001936:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800193a:	4803      	ldr	r0, [pc, #12]	; (8001948 <write_byte+0x54>)
 800193c:	f007 fa1c 	bl	8008d78 <HAL_GPIO_WritePin>
}
 8001940:	bf00      	nop
 8001942:	3710      	adds	r7, #16
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40020400 	.word	0x40020400
 800194c:	20035994 	.word	0x20035994

08001950 <IMU_init>:

uint16_t IMU_init() {
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
	uint8_t who_am_i;
	uint16_t ret = 0;
 8001956:	2300      	movs	r3, #0
 8001958:	80fb      	strh	r3, [r7, #6]

	who_am_i = read_byte(0x00);	//IMU0xE0
 800195a:	2000      	movs	r0, #0
 800195c:	f7ff ff9c 	bl	8001898 <read_byte>
 8001960:	4603      	mov	r3, r0
 8001962:	717b      	strb	r3, [r7, #5]
	if ( who_am_i == 0xE0 ) {
 8001964:	797b      	ldrb	r3, [r7, #5]
 8001966:	2be0      	cmp	r3, #224	; 0xe0
 8001968:	d119      	bne.n	800199e <IMU_init+0x4e>
		ret = 1;
 800196a:	2301      	movs	r3, #1
 800196c:	80fb      	strh	r3, [r7, #6]
		write_byte(0x06,0x01);	//PWR_MGMT_1	
 800196e:	2101      	movs	r1, #1
 8001970:	2006      	movs	r0, #6
 8001972:	f7ff ffbf 	bl	80018f4 <write_byte>
		write_byte(0x03,0x10);	//USER_CTRL	SPIonly
 8001976:	2110      	movs	r1, #16
 8001978:	2003      	movs	r0, #3
 800197a:	f7ff ffbb 	bl	80018f4 <write_byte>
		write_byte(0x7F,0x20);	//USER_BANK2
 800197e:	2120      	movs	r1, #32
 8001980:	207f      	movs	r0, #127	; 0x7f
 8001982:	f7ff ffb7 	bl	80018f4 <write_byte>
		write_byte(0x01,0x06);	//2000dps
 8001986:	2106      	movs	r1, #6
 8001988:	2001      	movs	r0, #1
 800198a:	f7ff ffb3 	bl	80018f4 <write_byte>
		//2:1 GYRO_FS_SEL[1:0] 00:250	01:500 10:1000 11:2000
		write_byte(0x14,0x06);	//16g
 800198e:	2106      	movs	r1, #6
 8001990:	2014      	movs	r0, #20
 8001992:	f7ff ffaf 	bl	80018f4 <write_byte>
		//2:1 ACCEL_FS_SEL[1:0] 00:2	01:4 10:8 11:16
		write_byte(0x7F,0x00);	//USER_BANK0
 8001996:	2100      	movs	r1, #0
 8001998:	207f      	movs	r0, #127	; 0x7f
 800199a:	f7ff ffab 	bl	80018f4 <write_byte>
	}
	return ret;
 800199e:	88fb      	ldrh	r3, [r7, #6]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3708      	adds	r7, #8
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <read_gyro_data>:

void read_gyro_data() {
 80019a8:	b598      	push	{r3, r4, r7, lr}
 80019aa:	af00      	add	r7, sp, #0
	xg = ((uint16_t)read_byte(0x33) << 8) | ((uint16_t)read_byte(0x34));
 80019ac:	2033      	movs	r0, #51	; 0x33
 80019ae:	f7ff ff73 	bl	8001898 <read_byte>
 80019b2:	4603      	mov	r3, r0
 80019b4:	021b      	lsls	r3, r3, #8
 80019b6:	b21c      	sxth	r4, r3
 80019b8:	2034      	movs	r0, #52	; 0x34
 80019ba:	f7ff ff6d 	bl	8001898 <read_byte>
 80019be:	4603      	mov	r3, r0
 80019c0:	b21b      	sxth	r3, r3
 80019c2:	4323      	orrs	r3, r4
 80019c4:	b21a      	sxth	r2, r3
 80019c6:	4b11      	ldr	r3, [pc, #68]	; (8001a0c <read_gyro_data+0x64>)
 80019c8:	801a      	strh	r2, [r3, #0]
	yg = ((uint16_t)read_byte(0x35) << 8) | ((uint16_t)read_byte(0x36));
 80019ca:	2035      	movs	r0, #53	; 0x35
 80019cc:	f7ff ff64 	bl	8001898 <read_byte>
 80019d0:	4603      	mov	r3, r0
 80019d2:	021b      	lsls	r3, r3, #8
 80019d4:	b21c      	sxth	r4, r3
 80019d6:	2036      	movs	r0, #54	; 0x36
 80019d8:	f7ff ff5e 	bl	8001898 <read_byte>
 80019dc:	4603      	mov	r3, r0
 80019de:	b21b      	sxth	r3, r3
 80019e0:	4323      	orrs	r3, r4
 80019e2:	b21a      	sxth	r2, r3
 80019e4:	4b0a      	ldr	r3, [pc, #40]	; (8001a10 <read_gyro_data+0x68>)
 80019e6:	801a      	strh	r2, [r3, #0]
	zg = ((uint16_t)read_byte(0x37) << 8) | ((uint16_t)read_byte(0x38));
 80019e8:	2037      	movs	r0, #55	; 0x37
 80019ea:	f7ff ff55 	bl	8001898 <read_byte>
 80019ee:	4603      	mov	r3, r0
 80019f0:	021b      	lsls	r3, r3, #8
 80019f2:	b21c      	sxth	r4, r3
 80019f4:	2038      	movs	r0, #56	; 0x38
 80019f6:	f7ff ff4f 	bl	8001898 <read_byte>
 80019fa:	4603      	mov	r3, r0
 80019fc:	b21b      	sxth	r3, r3
 80019fe:	4323      	orrs	r3, r4
 8001a00:	b21a      	sxth	r2, r3
 8001a02:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <read_gyro_data+0x6c>)
 8001a04:	801a      	strh	r2, [r3, #0]
}
 8001a06:	bf00      	nop
 8001a08:	bd98      	pop	{r3, r4, r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20035930 	.word	0x20035930
 8001a10:	2003592e 	.word	0x2003592e
 8001a14:	20035928 	.word	0x20035928

08001a18 <_ZN3IMUC1Ev>:

#define PI 3.1415926535

//int16_t mon_zg_;

IMU::IMU() : xa_(0), ya_(0), za_(0), xg_(0), yg_(0), zg_(0), offset_(0)
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2200      	movs	r2, #0
 8001a24:	801a      	strh	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2200      	movs	r2, #0
 8001a2a:	805a      	strh	r2, [r3, #2]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	809a      	strh	r2, [r3, #4]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2200      	movs	r2, #0
 8001a36:	80da      	strh	r2, [r3, #6]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	811a      	strh	r2, [r3, #8]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2200      	movs	r2, #0
 8001a42:	815a      	strh	r2, [r3, #10]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	f04f 0200 	mov.w	r2, #0
 8001a4a:	60da      	str	r2, [r3, #12]
{

}
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
	...

08001a5c <_ZN3IMU4initEv>:

void IMU::init()
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
	uint16_t who_i_am;
	who_i_am = IMU_init();
 8001a64:	f7ff ff74 	bl	8001950 <IMU_init>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	81fb      	strh	r3, [r7, #14]
	printf("who i am: %d\n", who_i_am);
 8001a6c:	89fb      	ldrh	r3, [r7, #14]
 8001a6e:	4619      	mov	r1, r3
 8001a70:	480e      	ldr	r0, [pc, #56]	; (8001aac <_ZN3IMU4initEv+0x50>)
 8001a72:	f012 facb 	bl	801400c <iprintf>

	lcd_clear();
 8001a76:	f7ff fb13 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	2000      	movs	r0, #0
 8001a7e:	f7ff fb1f 	bl	80010c0 <lcd_locate>
	lcd_printf("Who I am");
 8001a82:	480b      	ldr	r0, [pc, #44]	; (8001ab0 <_ZN3IMU4initEv+0x54>)
 8001a84:	f7ff fb46 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001a88:	2101      	movs	r1, #1
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	f7ff fb18 	bl	80010c0 <lcd_locate>
	lcd_printf("%d", who_i_am);
 8001a90:	89fb      	ldrh	r3, [r7, #14]
 8001a92:	4619      	mov	r1, r3
 8001a94:	4807      	ldr	r0, [pc, #28]	; (8001ab4 <_ZN3IMU4initEv+0x58>)
 8001a96:	f7ff fb3d 	bl	8001114 <lcd_printf>

	HAL_Delay(1000);
 8001a9a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a9e:	f005 fed5 	bl	800784c <HAL_Delay>

}
 8001aa2:	bf00      	nop
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	080181ec 	.word	0x080181ec
 8001ab0:	080181fc 	.word	0x080181fc
 8001ab4:	08018208 	.word	0x08018208

08001ab8 <_ZN3IMU12updateValuesEv>:
	if(array_idx >= STORE_NUM) array_idx = 0;

}
*/
void IMU::updateValues()
{
 8001ab8:	b5b0      	push	{r4, r5, r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
	read_gyro_data();
 8001ac0:	f7ff ff72 	bl	80019a8 <read_gyro_data>
	//read_accel_data();

	//xa_ = xa;
	//ya_ = ya;
	//za_ = za;
	xg_ = xg;
 8001ac4:	4b24      	ldr	r3, [pc, #144]	; (8001b58 <_ZN3IMU12updateValuesEv+0xa0>)
 8001ac6:	881b      	ldrh	r3, [r3, #0]
 8001ac8:	b21a      	sxth	r2, r3
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	80da      	strh	r2, [r3, #6]
	yg_ = yg;
 8001ace:	4b23      	ldr	r3, [pc, #140]	; (8001b5c <_ZN3IMU12updateValuesEv+0xa4>)
 8001ad0:	881b      	ldrh	r3, [r3, #0]
 8001ad2:	b21a      	sxth	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	811a      	strh	r2, [r3, #8]
	zg_ = zg;
 8001ad8:	4b21      	ldr	r3, [pc, #132]	; (8001b60 <_ZN3IMU12updateValuesEv+0xa8>)
 8001ada:	881b      	ldrh	r3, [r3, #0]
 8001adc:	b21a      	sxth	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	815a      	strh	r2, [r3, #10]

	static int16_t pre_zg;
	zg_ = ((R_IMU)*(zg_) + (1.0 - (R_IMU))* (pre_zg)); // lowpath filter
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7fe fd33 	bl	8000554 <__aeabi_i2d>
 8001aee:	a316      	add	r3, pc, #88	; (adr r3, 8001b48 <_ZN3IMU12updateValuesEv+0x90>)
 8001af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af4:	f7fe fd98 	bl	8000628 <__aeabi_dmul>
 8001af8:	4603      	mov	r3, r0
 8001afa:	460c      	mov	r4, r1
 8001afc:	4625      	mov	r5, r4
 8001afe:	461c      	mov	r4, r3
 8001b00:	4b18      	ldr	r3, [pc, #96]	; (8001b64 <_ZN3IMU12updateValuesEv+0xac>)
 8001b02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7fe fd24 	bl	8000554 <__aeabi_i2d>
 8001b0c:	a310      	add	r3, pc, #64	; (adr r3, 8001b50 <_ZN3IMU12updateValuesEv+0x98>)
 8001b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b12:	f7fe fd89 	bl	8000628 <__aeabi_dmul>
 8001b16:	4602      	mov	r2, r0
 8001b18:	460b      	mov	r3, r1
 8001b1a:	4620      	mov	r0, r4
 8001b1c:	4629      	mov	r1, r5
 8001b1e:	f7fe fbcd 	bl	80002bc <__adddf3>
 8001b22:	4603      	mov	r3, r0
 8001b24:	460c      	mov	r4, r1
 8001b26:	4618      	mov	r0, r3
 8001b28:	4621      	mov	r1, r4
 8001b2a:	f7ff f82d 	bl	8000b88 <__aeabi_d2iz>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	b21a      	sxth	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	815a      	strh	r2, [r3, #10]

	pre_zg = zg_;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001b3c:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <_ZN3IMU12updateValuesEv+0xac>)
 8001b3e:	801a      	strh	r2, [r3, #0]
	zg_ = temp_val[2];
	mon_zg_ = zg_;
	*/


}
 8001b40:	bf00      	nop
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bdb0      	pop	{r4, r5, r7, pc}
 8001b48:	eb851eb8 	.word	0xeb851eb8
 8001b4c:	3f9eb851 	.word	0x3f9eb851
 8001b50:	70a3d70a 	.word	0x70a3d70a
 8001b54:	3fef0a3d 	.word	0x3fef0a3d
 8001b58:	20035930 	.word	0x20035930
 8001b5c:	2003592e 	.word	0x2003592e
 8001b60:	20035928 	.word	0x20035928
 8001b64:	20000210 	.word	0x20000210

08001b68 <_ZN3IMU8getOmegaEv>:

float IMU::getOmega()
{
 8001b68:	b5b0      	push	{r4, r5, r7, lr}
 8001b6a:	b084      	sub	sp, #16
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
	float corrected_zg = float(zg_) - offset_;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b76:	ee07 3a90 	vmov	s15, r3
 8001b7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	edd3 7a03 	vldr	s15, [r3, #12]
 8001b84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b88:	edc7 7a03 	vstr	s15, [r7, #12]
	return -(corrected_zg / 16.4) * PI / 180;
 8001b8c:	68f8      	ldr	r0, [r7, #12]
 8001b8e:	f7fe fcf3 	bl	8000578 <__aeabi_f2d>
 8001b92:	a316      	add	r3, pc, #88	; (adr r3, 8001bec <_ZN3IMU8getOmegaEv+0x84>)
 8001b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b98:	f7fe fe70 	bl	800087c <__aeabi_ddiv>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	4614      	mov	r4, r2
 8001ba2:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001ba6:	a313      	add	r3, pc, #76	; (adr r3, 8001bf4 <_ZN3IMU8getOmegaEv+0x8c>)
 8001ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bac:	4620      	mov	r0, r4
 8001bae:	4629      	mov	r1, r5
 8001bb0:	f7fe fd3a 	bl	8000628 <__aeabi_dmul>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	460c      	mov	r4, r1
 8001bb8:	4618      	mov	r0, r3
 8001bba:	4621      	mov	r1, r4
 8001bbc:	f04f 0200 	mov.w	r2, #0
 8001bc0:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <_ZN3IMU8getOmegaEv+0x80>)
 8001bc2:	f7fe fe5b 	bl	800087c <__aeabi_ddiv>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	460c      	mov	r4, r1
 8001bca:	4618      	mov	r0, r3
 8001bcc:	4621      	mov	r1, r4
 8001bce:	f7ff f823 	bl	8000c18 <__aeabi_d2f>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	ee07 3a90 	vmov	s15, r3
}
 8001bd8:	eeb0 0a67 	vmov.f32	s0, s15
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bdb0      	pop	{r4, r5, r7, pc}
 8001be2:	bf00      	nop
 8001be4:	f3af 8000 	nop.w
 8001be8:	40668000 	.word	0x40668000
 8001bec:	66666666 	.word	0x66666666
 8001bf0:	40306666 	.word	0x40306666
 8001bf4:	54411744 	.word	0x54411744
 8001bf8:	400921fb 	.word	0x400921fb

08001bfc <_ZN3IMU11calibrationEv>:

void IMU::calibration()
{
 8001bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bfe:	b08b      	sub	sp, #44	; 0x2c
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
	float sum;
	for(const auto &v : zg_vals){
		sum += v;
	}

	offset_ = sum / num;
 8001c04:	466b      	mov	r3, sp
 8001c06:	461e      	mov	r6, r3
	HAL_Delay(1000);
 8001c08:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c0c:	f005 fe1e 	bl	800784c <HAL_Delay>
	lcd_clear();
 8001c10:	f7ff fa46 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8001c14:	2100      	movs	r1, #0
 8001c16:	2000      	movs	r0, #0
 8001c18:	f7ff fa52 	bl	80010c0 <lcd_locate>
	lcd_printf("IMU     ");
 8001c1c:	4840      	ldr	r0, [pc, #256]	; (8001d20 <_ZN3IMU11calibrationEv+0x124>)
 8001c1e:	f7ff fa79 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8001c22:	2101      	movs	r1, #1
 8001c24:	2000      	movs	r0, #0
 8001c26:	f7ff fa4b 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 8001c2a:	483e      	ldr	r0, [pc, #248]	; (8001d24 <_ZN3IMU11calibrationEv+0x128>)
 8001c2c:	f7ff fa72 	bl	8001114 <lcd_printf>
	int16_t num = 2000;
 8001c30:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001c34:	83bb      	strh	r3, [r7, #28]
	float zg_vals[num];
 8001c36:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c3a:	1e5d      	subs	r5, r3, #1
 8001c3c:	61bd      	str	r5, [r7, #24]
 8001c3e:	462b      	mov	r3, r5
 8001c40:	3301      	adds	r3, #1
 8001c42:	4619      	mov	r1, r3
 8001c44:	f04f 0200 	mov.w	r2, #0
 8001c48:	f04f 0300 	mov.w	r3, #0
 8001c4c:	f04f 0400 	mov.w	r4, #0
 8001c50:	0154      	lsls	r4, r2, #5
 8001c52:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c56:	014b      	lsls	r3, r1, #5
 8001c58:	462b      	mov	r3, r5
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	f04f 0300 	mov.w	r3, #0
 8001c66:	f04f 0400 	mov.w	r4, #0
 8001c6a:	0154      	lsls	r4, r2, #5
 8001c6c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c70:	014b      	lsls	r3, r1, #5
 8001c72:	462b      	mov	r3, r5
 8001c74:	3301      	adds	r3, #1
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	3303      	adds	r3, #3
 8001c7a:	3307      	adds	r3, #7
 8001c7c:	08db      	lsrs	r3, r3, #3
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	ebad 0d03 	sub.w	sp, sp, r3
 8001c84:	466b      	mov	r3, sp
 8001c86:	3303      	adds	r3, #3
 8001c88:	089b      	lsrs	r3, r3, #2
 8001c8a:	009b      	lsls	r3, r3, #2
 8001c8c:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < num; i++){
 8001c8e:	2300      	movs	r3, #0
 8001c90:	83fb      	strh	r3, [r7, #30]
 8001c92:	8bfa      	ldrh	r2, [r7, #30]
 8001c94:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	da13      	bge.n	8001cc4 <_ZN3IMU11calibrationEv+0xc8>
		zg_vals[i] = float(zg_);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001ca2:	8bfb      	ldrh	r3, [r7, #30]
 8001ca4:	ee07 2a90 	vmov	s15, r2
 8001ca8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	4413      	add	r3, r2
 8001cb2:	edc3 7a00 	vstr	s15, [r3]
		HAL_Delay(2);
 8001cb6:	2002      	movs	r0, #2
 8001cb8:	f005 fdc8 	bl	800784c <HAL_Delay>
	for(uint16_t i = 0; i < num; i++){
 8001cbc:	8bfb      	ldrh	r3, [r7, #30]
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	83fb      	strh	r3, [r7, #30]
 8001cc2:	e7e6      	b.n	8001c92 <_ZN3IMU11calibrationEv+0x96>
	for(const auto &v : zg_vals){
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	627b      	str	r3, [r7, #36]	; 0x24
 8001cc8:	697a      	ldr	r2, [r7, #20]
 8001cca:	462b      	mov	r3, r5
 8001ccc:	3301      	adds	r3, #1
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	4413      	add	r3, r2
 8001cd2:	613b      	str	r3, [r7, #16]
 8001cd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d00e      	beq.n	8001cfa <_ZN3IMU11calibrationEv+0xfe>
 8001cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cde:	60fb      	str	r3, [r7, #12]
		sum += v;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	edd3 7a00 	vldr	s15, [r3]
 8001ce6:	ed97 7a08 	vldr	s14, [r7, #32]
 8001cea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cee:	edc7 7a08 	vstr	s15, [r7, #32]
	for(const auto &v : zg_vals){
 8001cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf4:	3304      	adds	r3, #4
 8001cf6:	627b      	str	r3, [r7, #36]	; 0x24
 8001cf8:	e7ec      	b.n	8001cd4 <_ZN3IMU11calibrationEv+0xd8>
	offset_ = sum / num;
 8001cfa:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001cfe:	ee07 3a90 	vmov	s15, r3
 8001d02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d06:	edd7 6a08 	vldr	s13, [r7, #32]
 8001d0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	edc3 7a03 	vstr	s15, [r3, #12]
 8001d14:	46b5      	mov	sp, r6
}
 8001d16:	bf00      	nop
 8001d18:	372c      	adds	r7, #44	; 0x2c
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	0801820c 	.word	0x0801820c
 8001d24:	08018218 	.word	0x08018218

08001d28 <INA260_read>:

#include "INA260.h"

//#define SLAVEADRESS1 (0x44<<1)

unsigned short INA260_read(uint8_t pointer_byte, uint8_t slave_adress) {
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af02      	add	r7, sp, #8
 8001d2e:	4603      	mov	r3, r0
 8001d30:	460a      	mov	r2, r1
 8001d32:	71fb      	strb	r3, [r7, #7]
 8001d34:	4613      	mov	r3, r2
 8001d36:	71bb      	strb	r3, [r7, #6]
	uint8_t Rxdata[2];
	unsigned short val;
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, &pointer_byte, 1, 100);
 8001d38:	79bb      	ldrb	r3, [r7, #6]
 8001d3a:	b299      	uxth	r1, r3
 8001d3c:	1dfa      	adds	r2, r7, #7
 8001d3e:	2364      	movs	r3, #100	; 0x64
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	2301      	movs	r3, #1
 8001d44:	480c      	ldr	r0, [pc, #48]	; (8001d78 <INA260_read+0x50>)
 8001d46:	f007 f981 	bl	800904c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, slave_adress, Rxdata, 2, 100);
 8001d4a:	79bb      	ldrb	r3, [r7, #6]
 8001d4c:	b299      	uxth	r1, r3
 8001d4e:	f107 020c 	add.w	r2, r7, #12
 8001d52:	2364      	movs	r3, #100	; 0x64
 8001d54:	9300      	str	r3, [sp, #0]
 8001d56:	2302      	movs	r3, #2
 8001d58:	4807      	ldr	r0, [pc, #28]	; (8001d78 <INA260_read+0x50>)
 8001d5a:	f007 fa75 	bl	8009248 <HAL_I2C_Master_Receive>
	val = ((unsigned short)Rxdata[0] << 8) | (unsigned short)Rxdata[1];
 8001d5e:	7b3b      	ldrb	r3, [r7, #12]
 8001d60:	021b      	lsls	r3, r3, #8
 8001d62:	b21a      	sxth	r2, r3
 8001d64:	7b7b      	ldrb	r3, [r7, #13]
 8001d66:	b21b      	sxth	r3, r3
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	b21b      	sxth	r3, r3
 8001d6c:	81fb      	strh	r3, [r7, #14]
	return val;
 8001d6e:	89fb      	ldrh	r3, [r7, #14]
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	3710      	adds	r7, #16
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	20035b48 	.word	0x20035b48

08001d7c <INA260_write>:

void INA260_write(uint8_t pointer_byte , uint8_t data_msbyte , uint8_t data_lsbyte, uint8_t slave_adress) {
 8001d7c:	b590      	push	{r4, r7, lr}
 8001d7e:	b087      	sub	sp, #28
 8001d80:	af02      	add	r7, sp, #8
 8001d82:	4604      	mov	r4, r0
 8001d84:	4608      	mov	r0, r1
 8001d86:	4611      	mov	r1, r2
 8001d88:	461a      	mov	r2, r3
 8001d8a:	4623      	mov	r3, r4
 8001d8c:	71fb      	strb	r3, [r7, #7]
 8001d8e:	4603      	mov	r3, r0
 8001d90:	71bb      	strb	r3, [r7, #6]
 8001d92:	460b      	mov	r3, r1
 8001d94:	717b      	strb	r3, [r7, #5]
 8001d96:	4613      	mov	r3, r2
 8001d98:	713b      	strb	r3, [r7, #4]
	uint8_t Txcmd[3] = { pointer_byte , data_msbyte , data_lsbyte };
 8001d9a:	79fb      	ldrb	r3, [r7, #7]
 8001d9c:	733b      	strb	r3, [r7, #12]
 8001d9e:	79bb      	ldrb	r3, [r7, #6]
 8001da0:	737b      	strb	r3, [r7, #13]
 8001da2:	797b      	ldrb	r3, [r7, #5]
 8001da4:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, slave_adress, Txcmd, 3, 100);
 8001da6:	793b      	ldrb	r3, [r7, #4]
 8001da8:	b299      	uxth	r1, r3
 8001daa:	f107 020c 	add.w	r2, r7, #12
 8001dae:	2364      	movs	r3, #100	; 0x64
 8001db0:	9300      	str	r3, [sp, #0]
 8001db2:	2303      	movs	r3, #3
 8001db4:	4803      	ldr	r0, [pc, #12]	; (8001dc4 <INA260_write+0x48>)
 8001db6:	f007 f949 	bl	800904c <HAL_I2C_Master_Transmit>
}
 8001dba:	bf00      	nop
 8001dbc:	3714      	adds	r7, #20
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd90      	pop	{r4, r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20035b48 	.word	0x20035b48

08001dc8 <setConfig>:

void setConfig(uint8_t msbyte , uint8_t lsbyte, uint8_t slave_adress) {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	71fb      	strb	r3, [r7, #7]
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	71bb      	strb	r3, [r7, #6]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	717b      	strb	r3, [r7, #5]
	INA260_write(0x00 , msbyte , lsbyte, slave_adress);
 8001dda:	797b      	ldrb	r3, [r7, #5]
 8001ddc:	79ba      	ldrb	r2, [r7, #6]
 8001dde:	79f9      	ldrb	r1, [r7, #7]
 8001de0:	2000      	movs	r0, #0
 8001de2:	f7ff ffcb 	bl	8001d7c <INA260_write>
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <INA260_init>:

void INA260_init(uint8_t slave_adress) {
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	4603      	mov	r3, r0
 8001df6:	71fb      	strb	r3, [r7, #7]
	setConfig(0x00,0xDF, slave_adress);//AVG=1,BusVoltageConversionTime=588u,ShuntCurrentConversionTime=588u,mode=BusVoltageContinuous
 8001df8:	79fb      	ldrb	r3, [r7, #7]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	21df      	movs	r1, #223	; 0xdf
 8001dfe:	2000      	movs	r0, #0
 8001e00:	f7ff ffe2 	bl	8001dc8 <setConfig>
}
 8001e04:	bf00      	nop
 8001e06:	3708      	adds	r7, #8
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <_ZN8JoyStickC1Ev>:
 */

#include "Joystick.hpp"
//#include "stm32f4xx_hal.h"

JoyStick::JoyStick()
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
{

}
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	4618      	mov	r0, r3
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
	...

08001e24 <_ZN8JoyStick8getValueEv>:

uint16_t JoyStick::getValue()
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_10)) ret_value |= 0x01;
 8001e30:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e34:	482a      	ldr	r0, [pc, #168]	; (8001ee0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001e36:	f006 ff87 	bl	8008d48 <HAL_GPIO_ReadPin>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	bf0c      	ite	eq
 8001e40:	2301      	moveq	r3, #1
 8001e42:	2300      	movne	r3, #0
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d003      	beq.n	8001e52 <_ZN8JoyStick8getValueEv+0x2e>
 8001e4a:	89fb      	ldrh	r3, [r7, #14]
 8001e4c:	f043 0301 	orr.w	r3, r3, #1
 8001e50:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_0)) ret_value |= 0x02;
 8001e52:	2101      	movs	r1, #1
 8001e54:	4823      	ldr	r0, [pc, #140]	; (8001ee4 <_ZN8JoyStick8getValueEv+0xc0>)
 8001e56:	f006 ff77 	bl	8008d48 <HAL_GPIO_ReadPin>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	bf0c      	ite	eq
 8001e60:	2301      	moveq	r3, #1
 8001e62:	2300      	movne	r3, #0
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d003      	beq.n	8001e72 <_ZN8JoyStick8getValueEv+0x4e>
 8001e6a:	89fb      	ldrh	r3, [r7, #14]
 8001e6c:	f043 0302 	orr.w	r3, r3, #2
 8001e70:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8)) ret_value |= 0x04;
 8001e72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e76:	481a      	ldr	r0, [pc, #104]	; (8001ee0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001e78:	f006 ff66 	bl	8008d48 <HAL_GPIO_ReadPin>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	bf0c      	ite	eq
 8001e82:	2301      	moveq	r3, #1
 8001e84:	2300      	movne	r3, #0
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d003      	beq.n	8001e94 <_ZN8JoyStick8getValueEv+0x70>
 8001e8c:	89fb      	ldrh	r3, [r7, #14]
 8001e8e:	f043 0304 	orr.w	r3, r3, #4
 8001e92:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)) ret_value |= 0x08;
 8001e94:	2104      	movs	r1, #4
 8001e96:	4814      	ldr	r0, [pc, #80]	; (8001ee8 <_ZN8JoyStick8getValueEv+0xc4>)
 8001e98:	f006 ff56 	bl	8008d48 <HAL_GPIO_ReadPin>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	bf0c      	ite	eq
 8001ea2:	2301      	moveq	r3, #1
 8001ea4:	2300      	movne	r3, #0
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d003      	beq.n	8001eb4 <_ZN8JoyStick8getValueEv+0x90>
 8001eac:	89fb      	ldrh	r3, [r7, #14]
 8001eae:	f043 0308 	orr.w	r3, r3, #8
 8001eb2:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_7)) ret_value |= 0x10;
 8001eb4:	2180      	movs	r1, #128	; 0x80
 8001eb6:	480a      	ldr	r0, [pc, #40]	; (8001ee0 <_ZN8JoyStick8getValueEv+0xbc>)
 8001eb8:	f006 ff46 	bl	8008d48 <HAL_GPIO_ReadPin>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	bf0c      	ite	eq
 8001ec2:	2301      	moveq	r3, #1
 8001ec4:	2300      	movne	r3, #0
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d003      	beq.n	8001ed4 <_ZN8JoyStick8getValueEv+0xb0>
 8001ecc:	89fb      	ldrh	r3, [r7, #14]
 8001ece:	f043 0310 	orr.w	r3, r3, #16
 8001ed2:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8001ed4:	89fb      	ldrh	r3, [r7, #14]
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3710      	adds	r7, #16
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	40020c00 	.word	0x40020c00
 8001ee8:	40020400 	.word	0x40020400

08001eec <_ZN3LED9fullColorEc>:
 */

#include "LED.hpp"

void LED::fullColor(char color)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	70fb      	strb	r3, [r7, #3]
	if(color == 'R'){
 8001ef8:	78fb      	ldrb	r3, [r7, #3]
 8001efa:	2b52      	cmp	r3, #82	; 0x52
 8001efc:	d112      	bne.n	8001f24 <_ZN3LED9fullColorEc+0x38>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001efe:	2200      	movs	r2, #0
 8001f00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f04:	4856      	ldr	r0, [pc, #344]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001f06:	f006 ff37 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f10:	4853      	ldr	r0, [pc, #332]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001f12:	f006 ff31 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001f16:	2201      	movs	r2, #1
 8001f18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f1c:	4850      	ldr	r0, [pc, #320]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001f1e:	f006 ff2b 	bl	8008d78 <HAL_GPIO_WritePin>
	else if(color == '~'){
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
	}
}
 8001f22:	e098      	b.n	8002056 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'G'){
 8001f24:	78fb      	ldrb	r3, [r7, #3]
 8001f26:	2b47      	cmp	r3, #71	; 0x47
 8001f28:	d112      	bne.n	8001f50 <_ZN3LED9fullColorEc+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f30:	484b      	ldr	r0, [pc, #300]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001f32:	f006 ff21 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001f36:	2200      	movs	r2, #0
 8001f38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f3c:	4848      	ldr	r0, [pc, #288]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001f3e:	f006 ff1b 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001f42:	2201      	movs	r2, #1
 8001f44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f48:	4845      	ldr	r0, [pc, #276]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001f4a:	f006 ff15 	bl	8008d78 <HAL_GPIO_WritePin>
}
 8001f4e:	e082      	b.n	8002056 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'B'){
 8001f50:	78fb      	ldrb	r3, [r7, #3]
 8001f52:	2b42      	cmp	r3, #66	; 0x42
 8001f54:	d112      	bne.n	8001f7c <_ZN3LED9fullColorEc+0x90>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f56:	2201      	movs	r2, #1
 8001f58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f5c:	4840      	ldr	r0, [pc, #256]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001f5e:	f006 ff0b 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001f62:	2201      	movs	r2, #1
 8001f64:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f68:	483d      	ldr	r0, [pc, #244]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001f6a:	f006 ff05 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f74:	483a      	ldr	r0, [pc, #232]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001f76:	f006 feff 	bl	8008d78 <HAL_GPIO_WritePin>
}
 8001f7a:	e06c      	b.n	8002056 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'C'){
 8001f7c:	78fb      	ldrb	r3, [r7, #3]
 8001f7e:	2b43      	cmp	r3, #67	; 0x43
 8001f80:	d112      	bne.n	8001fa8 <_ZN3LED9fullColorEc+0xbc>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8001f82:	2201      	movs	r2, #1
 8001f84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f88:	4835      	ldr	r0, [pc, #212]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001f8a:	f006 fef5 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f94:	4832      	ldr	r0, [pc, #200]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001f96:	f006 feef 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fa0:	482f      	ldr	r0, [pc, #188]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001fa2:	f006 fee9 	bl	8008d78 <HAL_GPIO_WritePin>
}
 8001fa6:	e056      	b.n	8002056 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'M'){
 8001fa8:	78fb      	ldrb	r3, [r7, #3]
 8001faa:	2b4d      	cmp	r3, #77	; 0x4d
 8001fac:	d112      	bne.n	8001fd4 <_ZN3LED9fullColorEc+0xe8>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fb4:	482a      	ldr	r0, [pc, #168]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001fb6:	f006 fedf 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fc0:	4827      	ldr	r0, [pc, #156]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001fc2:	f006 fed9 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fcc:	4824      	ldr	r0, [pc, #144]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001fce:	f006 fed3 	bl	8008d78 <HAL_GPIO_WritePin>
}
 8001fd2:	e040      	b.n	8002056 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'Y'){
 8001fd4:	78fb      	ldrb	r3, [r7, #3]
 8001fd6:	2b59      	cmp	r3, #89	; 0x59
 8001fd8:	d112      	bne.n	8002000 <_ZN3LED9fullColorEc+0x114>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fe0:	481f      	ldr	r0, [pc, #124]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001fe2:	f006 fec9 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fec:	481c      	ldr	r0, [pc, #112]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001fee:	f006 fec3 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ff8:	4819      	ldr	r0, [pc, #100]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8001ffa:	f006 febd 	bl	8008d78 <HAL_GPIO_WritePin>
}
 8001ffe:	e02a      	b.n	8002056 <_ZN3LED9fullColorEc+0x16a>
	else if(color == 'W'){
 8002000:	78fb      	ldrb	r3, [r7, #3]
 8002002:	2b57      	cmp	r3, #87	; 0x57
 8002004:	d112      	bne.n	800202c <_ZN3LED9fullColorEc+0x140>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8002006:	2200      	movs	r2, #0
 8002008:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800200c:	4814      	ldr	r0, [pc, #80]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 800200e:	f006 feb3 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 8002012:	2200      	movs	r2, #0
 8002014:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002018:	4811      	ldr	r0, [pc, #68]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 800201a:	f006 fead 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800201e:	2200      	movs	r2, #0
 8002020:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002024:	480e      	ldr	r0, [pc, #56]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8002026:	f006 fea7 	bl	8008d78 <HAL_GPIO_WritePin>
}
 800202a:	e014      	b.n	8002056 <_ZN3LED9fullColorEc+0x16a>
	else if(color == '~'){
 800202c:	78fb      	ldrb	r3, [r7, #3]
 800202e:	2b7e      	cmp	r3, #126	; 0x7e
 8002030:	d111      	bne.n	8002056 <_ZN3LED9fullColorEc+0x16a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8002032:	2201      	movs	r2, #1
 8002034:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002038:	4809      	ldr	r0, [pc, #36]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 800203a:	f006 fe9d 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);
 800203e:	2201      	movs	r2, #1
 8002040:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002044:	4806      	ldr	r0, [pc, #24]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8002046:	f006 fe97 	bl	8008d78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800204a:	2201      	movs	r2, #1
 800204c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002050:	4803      	ldr	r0, [pc, #12]	; (8002060 <_ZN3LED9fullColorEc+0x174>)
 8002052:	f006 fe91 	bl	8008d78 <HAL_GPIO_WritePin>
}
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40020000 	.word	0x40020000

08002064 <_ZN3LED2LREaa>:

void LED::LR(int8_t l_status, int8_t r_status)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	460b      	mov	r3, r1
 800206e:	70fb      	strb	r3, [r7, #3]
 8002070:	4613      	mov	r3, r2
 8002072:	70bb      	strb	r3, [r7, #2]
	if(l_status == 1)
 8002074:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002078:	2b01      	cmp	r3, #1
 800207a:	d106      	bne.n	800208a <_ZN3LED2LREaa+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800207c:	2201      	movs	r2, #1
 800207e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002082:	4813      	ldr	r0, [pc, #76]	; (80020d0 <_ZN3LED2LREaa+0x6c>)
 8002084:	f006 fe78 	bl	8008d78 <HAL_GPIO_WritePin>
 8002088:	e009      	b.n	800209e <_ZN3LED2LREaa+0x3a>
	else if(l_status == 0)
 800208a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d105      	bne.n	800209e <_ZN3LED2LREaa+0x3a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8002092:	2200      	movs	r2, #0
 8002094:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002098:	480d      	ldr	r0, [pc, #52]	; (80020d0 <_ZN3LED2LREaa+0x6c>)
 800209a:	f006 fe6d 	bl	8008d78 <HAL_GPIO_WritePin>

	if(r_status == 1)
 800209e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d106      	bne.n	80020b4 <_ZN3LED2LREaa+0x50>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 80020a6:	2201      	movs	r2, #1
 80020a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020ac:	4808      	ldr	r0, [pc, #32]	; (80020d0 <_ZN3LED2LREaa+0x6c>)
 80020ae:	f006 fe63 	bl	8008d78 <HAL_GPIO_WritePin>
	else if(r_status == 0)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);

}
 80020b2:	e009      	b.n	80020c8 <_ZN3LED2LREaa+0x64>
	else if(r_status == 0)
 80020b4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d105      	bne.n	80020c8 <_ZN3LED2LREaa+0x64>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80020bc:	2200      	movs	r2, #0
 80020be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020c2:	4803      	ldr	r0, [pc, #12]	; (80020d0 <_ZN3LED2LREaa+0x6c>)
 80020c4:	f006 fe58 	bl	8008d78 <HAL_GPIO_WritePin>
}
 80020c8:	bf00      	nop
 80020ca:	3708      	adds	r7, #8
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	40020000 	.word	0x40020000

080020d4 <_ZN10LineSensorC1Ev>:
#include "Macro.h"
#include "AQM0802.h"

float mon_sens, mon_sens_lpf;

LineSensor::LineSensor()
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b092      	sub	sp, #72	; 0x48
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff fe92 	bl	8001e0c <_ZN8JoyStickC1Ev>
{
	for(auto &av : analog_val_){
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	637b      	str	r3, [r7, #52]	; 0x34
 80020ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020ee:	647b      	str	r3, [r7, #68]	; 0x44
 80020f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020f2:	331c      	adds	r3, #28
 80020f4:	633b      	str	r3, [r7, #48]	; 0x30
 80020f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80020f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d008      	beq.n	8002110 <_ZN10LineSensorC1Ev+0x3c>
 80020fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002100:	62fb      	str	r3, [r7, #44]	; 0x2c
		av = 0;
 8002102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002104:	2200      	movs	r2, #0
 8002106:	801a      	strh	r2, [r3, #0]
	for(auto &av : analog_val_){
 8002108:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800210a:	3302      	adds	r3, #2
 800210c:	647b      	str	r3, [r7, #68]	; 0x44
 800210e:	e7f2      	b.n	80020f6 <_ZN10LineSensorC1Ev+0x22>
	}

	for(auto &s : sensor){
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002116:	62bb      	str	r3, [r7, #40]	; 0x28
 8002118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800211a:	643b      	str	r3, [r7, #64]	; 0x40
 800211c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800211e:	3338      	adds	r3, #56	; 0x38
 8002120:	627b      	str	r3, [r7, #36]	; 0x24
 8002122:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002126:	429a      	cmp	r2, r3
 8002128:	d009      	beq.n	800213e <_ZN10LineSensorC1Ev+0x6a>
 800212a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800212c:	623b      	str	r3, [r7, #32]
		s = 0;
 800212e:	6a3b      	ldr	r3, [r7, #32]
 8002130:	f04f 0200 	mov.w	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor){
 8002136:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002138:	3304      	adds	r3, #4
 800213a:	643b      	str	r3, [r7, #64]	; 0x40
 800213c:	e7f1      	b.n	8002122 <_ZN10LineSensorC1Ev+0x4e>
	}

	for(auto &m : offset_values_){
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8002144:	61fb      	str	r3, [r7, #28]
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	63fb      	str	r3, [r7, #60]	; 0x3c
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	3338      	adds	r3, #56	; 0x38
 800214e:	61bb      	str	r3, [r7, #24]
 8002150:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	429a      	cmp	r2, r3
 8002156:	d009      	beq.n	800216c <_ZN10LineSensorC1Ev+0x98>
 8002158:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800215a:	617b      	str	r3, [r7, #20]
		m = 0;
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	f04f 0200 	mov.w	r2, #0
 8002162:	601a      	str	r2, [r3, #0]
	for(auto &m : offset_values_){
 8002164:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002166:	3304      	adds	r3, #4
 8002168:	63fb      	str	r3, [r7, #60]	; 0x3c
 800216a:	e7f1      	b.n	8002150 <_ZN10LineSensorC1Ev+0x7c>
	}
	for(auto &s : sensor_coefficient_){
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f503 7313 	add.w	r3, r3, #588	; 0x24c
 8002172:	613b      	str	r3, [r7, #16]
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	63bb      	str	r3, [r7, #56]	; 0x38
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	3338      	adds	r3, #56	; 0x38
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	429a      	cmp	r2, r3
 8002184:	d009      	beq.n	800219a <_ZN10LineSensorC1Ev+0xc6>
 8002186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002188:	60bb      	str	r3, [r7, #8]
		s = 1;
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002190:	601a      	str	r2, [r3, #0]
	for(auto &s : sensor_coefficient_){
 8002192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002194:	3304      	adds	r3, #4
 8002196:	63bb      	str	r3, [r7, #56]	; 0x38
 8002198:	e7f1      	b.n	800217e <_ZN10LineSensorC1Ev+0xaa>
	}

}
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	4618      	mov	r0, r3
 800219e:	3748      	adds	r7, #72	; 0x48
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <_ZN10LineSensor8ADCStartEv>:

void LineSensor::ADCStart()
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) analog_val_, 14);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	220e      	movs	r2, #14
 80021b0:	4619      	mov	r1, r3
 80021b2:	4803      	ldr	r0, [pc, #12]	; (80021c0 <_ZN10LineSensor8ADCStartEv+0x1c>)
 80021b4:	f005 fbb0 	bl	8007918 <HAL_ADC_Start_DMA>
}
 80021b8:	bf00      	nop
 80021ba:	3708      	adds	r7, #8
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	20035a6c 	.word	0x20035a6c

080021c4 <_ZN10LineSensor17storeSensorValuesEv>:

void LineSensor::storeSensorValues()
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;

	for(int i = 0; i < AD_DATA_SIZE; i++){
 80021cc:	2300      	movs	r3, #0
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2b0d      	cmp	r3, #13
 80021d4:	dc2f      	bgt.n	8002236 <_ZN10LineSensor17storeSensorValuesEv+0x72>
		store_vals_[cnt][i] = sensor_coefficient_[i] * (analog_val_[i] - offset_values_[i]) ;
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	3392      	adds	r3, #146	; 0x92
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	4413      	add	r3, r2
 80021e0:	3304      	adds	r3, #4
 80021e2:	ed93 7a00 	vldr	s14, [r3]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	68fa      	ldr	r2, [r7, #12]
 80021ea:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80021ee:	ee07 3a90 	vmov	s15, r3
 80021f2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	33a0      	adds	r3, #160	; 0xa0
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	4413      	add	r3, r2
 8002200:	3304      	adds	r3, #4
 8002202:	edd3 7a00 	vldr	s15, [r3]
 8002206:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800220a:	4b14      	ldr	r3, [pc, #80]	; (800225c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 800220c:	781b      	ldrb	r3, [r3, #0]
 800220e:	4619      	mov	r1, r3
 8002210:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002214:	687a      	ldr	r2, [r7, #4]
 8002216:	460b      	mov	r3, r1
 8002218:	00db      	lsls	r3, r3, #3
 800221a:	1a5b      	subs	r3, r3, r1
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	68f9      	ldr	r1, [r7, #12]
 8002220:	440b      	add	r3, r1
 8002222:	3306      	adds	r3, #6
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	4413      	add	r3, r2
 8002228:	3304      	adds	r3, #4
 800222a:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < AD_DATA_SIZE; i++){
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	3301      	adds	r3, #1
 8002232:	60fb      	str	r3, [r7, #12]
 8002234:	e7cc      	b.n	80021d0 <_ZN10LineSensor17storeSensorValuesEv+0xc>
		//store_vals_[cnt][i] = float(analog_val_[i]) ;
	}

	cnt++;
 8002236:	4b09      	ldr	r3, [pc, #36]	; (800225c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	3301      	adds	r3, #1
 800223c:	b2da      	uxtb	r2, r3
 800223e:	4b07      	ldr	r3, [pc, #28]	; (800225c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002240:	701a      	strb	r2, [r3, #0]
	if(cnt >= 10) cnt = 0;
 8002242:	4b06      	ldr	r3, [pc, #24]	; (800225c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	2b09      	cmp	r3, #9
 8002248:	d902      	bls.n	8002250 <_ZN10LineSensor17storeSensorValuesEv+0x8c>
 800224a:	4b04      	ldr	r3, [pc, #16]	; (800225c <_ZN10LineSensor17storeSensorValuesEv+0x98>)
 800224c:	2200      	movs	r2, #0
 800224e:	701a      	strb	r2, [r3, #0]


}
 8002250:	bf00      	nop
 8002252:	3714      	adds	r7, #20
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	2000021c 	.word	0x2000021c

08002260 <_ZN10LineSensor18updateSensorValuesEv>:
void LineSensor::updateSensorValues()
{
 8002260:	b5b0      	push	{r4, r5, r7, lr}
 8002262:	b08e      	sub	sp, #56	; 0x38
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
	float temp_val[10];
	static float pre_sensor[AD_DATA_SIZE];

	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 8002268:	2300      	movs	r3, #0
 800226a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800226e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002272:	2b0d      	cmp	r3, #13
 8002274:	f200 80b8 	bhi.w	80023e8 <_ZN10LineSensor18updateSensorValuesEv+0x188>
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 8002278:	2300      	movs	r3, #0
 800227a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800227e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002282:	2b09      	cmp	r3, #9
 8002284:	d81c      	bhi.n	80022c0 <_ZN10LineSensor18updateSensorValuesEv+0x60>
			temp_val[store_cnt] = store_vals_[store_cnt][ad_cnt];
 8002286:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800228a:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 800228e:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	4613      	mov	r3, r2
 8002296:	00db      	lsls	r3, r3, #3
 8002298:	1a9b      	subs	r3, r3, r2
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	4423      	add	r3, r4
 800229e:	3306      	adds	r3, #6
 80022a0:	009b      	lsls	r3, r3, #2
 80022a2:	4403      	add	r3, r0
 80022a4:	3304      	adds	r3, #4
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	008b      	lsls	r3, r1, #2
 80022aa:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80022ae:	440b      	add	r3, r1
 80022b0:	3b30      	subs	r3, #48	; 0x30
 80022b2:	601a      	str	r2, [r3, #0]
		for(uint8_t store_cnt = 0; store_cnt < 10; store_cnt++){
 80022b4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80022b8:	3301      	adds	r3, #1
 80022ba:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80022be:	e7de      	b.n	800227e <_ZN10LineSensor18updateSensorValuesEv+0x1e>
		}

		// sort
		for(uint8_t i = 0; i < 10; i++){
 80022c0:	2300      	movs	r3, #0
 80022c2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80022c6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022ca:	2b09      	cmp	r3, #9
 80022cc:	d84d      	bhi.n	800236a <_ZN10LineSensor18updateSensorValuesEv+0x10a>
			for (uint8_t j = i+1; j < 10; j++) {
 80022ce:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022d2:	3301      	adds	r3, #1
 80022d4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80022d8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022dc:	2b09      	cmp	r3, #9
 80022de:	d83e      	bhi.n	800235e <_ZN10LineSensor18updateSensorValuesEv+0xfe>
				if(temp_val[i] < temp_val[j]){
 80022e0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022ea:	4413      	add	r3, r2
 80022ec:	3b30      	subs	r3, #48	; 0x30
 80022ee:	ed93 7a00 	vldr	s14, [r3]
 80022f2:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022fc:	4413      	add	r3, r2
 80022fe:	3b30      	subs	r3, #48	; 0x30
 8002300:	edd3 7a00 	vldr	s15, [r3]
 8002304:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800230c:	d521      	bpl.n	8002352 <_ZN10LineSensor18updateSensorValuesEv+0xf2>
					float tmp = temp_val[j];
 800230e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002318:	4413      	add	r3, r2
 800231a:	3b30      	subs	r3, #48	; 0x30
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	633b      	str	r3, [r7, #48]	; 0x30
					temp_val[j] = temp_val[i];
 8002320:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8002324:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002328:	0092      	lsls	r2, r2, #2
 800232a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800232e:	440a      	add	r2, r1
 8002330:	3a30      	subs	r2, #48	; 0x30
 8002332:	6812      	ldr	r2, [r2, #0]
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800233a:	440b      	add	r3, r1
 800233c:	3b30      	subs	r3, #48	; 0x30
 800233e:	601a      	str	r2, [r3, #0]
					temp_val[i] = tmp;
 8002340:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800234a:	4413      	add	r3, r2
 800234c:	3b30      	subs	r3, #48	; 0x30
 800234e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002350:	601a      	str	r2, [r3, #0]
			for (uint8_t j = i+1; j < 10; j++) {
 8002352:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002356:	3301      	adds	r3, #1
 8002358:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 800235c:	e7bc      	b.n	80022d8 <_ZN10LineSensor18updateSensorValuesEv+0x78>
		for(uint8_t i = 0; i < 10; i++){
 800235e:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002362:	3301      	adds	r3, #1
 8002364:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8002368:	e7ad      	b.n	80022c6 <_ZN10LineSensor18updateSensorValuesEv+0x66>
				}
			}
		}

		sensor[ad_cnt] = ((R_LINESENSE)*(temp_val[5]) + (1.0 - (R_LINESENSE))* (pre_sensor[ad_cnt]));
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	4618      	mov	r0, r3
 800236e:	f7fe f903 	bl	8000578 <__aeabi_f2d>
 8002372:	a32a      	add	r3, pc, #168	; (adr r3, 800241c <_ZN10LineSensor18updateSensorValuesEv+0x1bc>)
 8002374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002378:	f7fe f956 	bl	8000628 <__aeabi_dmul>
 800237c:	4603      	mov	r3, r0
 800237e:	460c      	mov	r4, r1
 8002380:	4625      	mov	r5, r4
 8002382:	461c      	mov	r4, r3
 8002384:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002388:	4a21      	ldr	r2, [pc, #132]	; (8002410 <_ZN10LineSensor18updateSensorValuesEv+0x1b0>)
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	4413      	add	r3, r2
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4618      	mov	r0, r3
 8002392:	f7fe f8f1 	bl	8000578 <__aeabi_f2d>
 8002396:	a31c      	add	r3, pc, #112	; (adr r3, 8002408 <_ZN10LineSensor18updateSensorValuesEv+0x1a8>)
 8002398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800239c:	f7fe f944 	bl	8000628 <__aeabi_dmul>
 80023a0:	4602      	mov	r2, r0
 80023a2:	460b      	mov	r3, r1
 80023a4:	4620      	mov	r0, r4
 80023a6:	4629      	mov	r1, r5
 80023a8:	f7fd ff88 	bl	80002bc <__adddf3>
 80023ac:	4603      	mov	r3, r0
 80023ae:	460c      	mov	r4, r1
 80023b0:	461a      	mov	r2, r3
 80023b2:	4623      	mov	r3, r4
 80023b4:	f897 4037 	ldrb.w	r4, [r7, #55]	; 0x37
 80023b8:	4610      	mov	r0, r2
 80023ba:	4619      	mov	r1, r3
 80023bc:	f7fe fc2c 	bl	8000c18 <__aeabi_d2f>
 80023c0:	4601      	mov	r1, r0
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	f104 03b0 	add.w	r3, r4, #176	; 0xb0
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	4413      	add	r3, r2
 80023cc:	6019      	str	r1, [r3, #0]
		pre_sensor[ad_cnt] = temp_val[5];
 80023ce:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023d2:	69fa      	ldr	r2, [r7, #28]
 80023d4:	490e      	ldr	r1, [pc, #56]	; (8002410 <_ZN10LineSensor18updateSensorValuesEv+0x1b0>)
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	601a      	str	r2, [r3, #0]
	for(uint8_t ad_cnt = 0; ad_cnt < AD_DATA_SIZE; ad_cnt++){
 80023dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023e0:	3301      	adds	r3, #1
 80023e2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80023e6:	e742      	b.n	800226e <_ZN10LineSensor18updateSensorValuesEv+0xe>
	}

	mon_sens = store_vals_[5][5];
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 80023ee:	4a09      	ldr	r2, [pc, #36]	; (8002414 <_ZN10LineSensor18updateSensorValuesEv+0x1b4>)
 80023f0:	6013      	str	r3, [r2, #0]
	mon_sens_lpf = sensor[5];
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80023f8:	4a07      	ldr	r2, [pc, #28]	; (8002418 <_ZN10LineSensor18updateSensorValuesEv+0x1b8>)
 80023fa:	6013      	str	r3, [r2, #0]
}
 80023fc:	bf00      	nop
 80023fe:	3738      	adds	r7, #56	; 0x38
 8002400:	46bd      	mov	sp, r7
 8002402:	bdb0      	pop	{r4, r5, r7, pc}
 8002404:	f3af 8000 	nop.w
 8002408:	66666666 	.word	0x66666666
 800240c:	3fee6666 	.word	0x3fee6666
 8002410:	20000220 	.word	0x20000220
 8002414:	20000214 	.word	0x20000214
 8002418:	20000218 	.word	0x20000218
 800241c:	9999999a 	.word	0x9999999a
 8002420:	3fa99999 	.word	0x3fa99999

08002424 <_ZN10LineSensor11calibrationEv>:

void LineSensor::calibration()
{
 8002424:	b590      	push	{r4, r7, lr}
 8002426:	b0a9      	sub	sp, #164	; 0xa4
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
	HAL_Delay(100);
 800242c:	2064      	movs	r0, #100	; 0x64
 800242e:	f005 fa0d 	bl	800784c <HAL_Delay>

	lcd_clear();
 8002432:	f7fe fe35 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8002436:	2100      	movs	r1, #0
 8002438:	2000      	movs	r0, #0
 800243a:	f7fe fe41 	bl	80010c0 <lcd_locate>
	lcd_printf("LineSens");
 800243e:	48b1      	ldr	r0, [pc, #708]	; (8002704 <_ZN10LineSensor11calibrationEv+0x2e0>)
 8002440:	f7fe fe68 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8002444:	2101      	movs	r1, #1
 8002446:	2000      	movs	r0, #0
 8002448:	f7fe fe3a 	bl	80010c0 <lcd_locate>
	lcd_printf("Calib   ");
 800244c:	48ae      	ldr	r0, [pc, #696]	; (8002708 <_ZN10LineSensor11calibrationEv+0x2e4>)
 800244e:	f7fe fe61 	bl	8001114 <lcd_printf>


	float max_values[AD_DATA_SIZE];
	float min_values[AD_DATA_SIZE];

	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002452:	2300      	movs	r3, #0
 8002454:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 8002458:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 800245c:	2b0d      	cmp	r3, #13
 800245e:	d823      	bhi.n	80024a8 <_ZN10LineSensor11calibrationEv+0x84>
		max_values[i] = sensor[i];
 8002460:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 8002464:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002468:	6879      	ldr	r1, [r7, #4]
 800246a:	32b0      	adds	r2, #176	; 0xb0
 800246c:	0092      	lsls	r2, r2, #2
 800246e:	440a      	add	r2, r1
 8002470:	6812      	ldr	r2, [r2, #0]
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8002478:	440b      	add	r3, r1
 800247a:	3b60      	subs	r3, #96	; 0x60
 800247c:	601a      	str	r2, [r3, #0]
		min_values[i] = sensor[i];
 800247e:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 8002482:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002486:	6879      	ldr	r1, [r7, #4]
 8002488:	32b0      	adds	r2, #176	; 0xb0
 800248a:	0092      	lsls	r2, r2, #2
 800248c:	440a      	add	r2, r1
 800248e:	6812      	ldr	r2, [r2, #0]
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8002496:	440b      	add	r3, r1
 8002498:	3b98      	subs	r3, #152	; 0x98
 800249a:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 800249c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80024a0:	3301      	adds	r3, #1
 80024a2:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 80024a6:	e7d7      	b.n	8002458 <_ZN10LineSensor11calibrationEv+0x34>
	}

	while(joy_stick_.getValue() != JOY_C){
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f203 23bd 	addw	r3, r3, #701	; 0x2bd
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff fcb8 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b02      	cmp	r3, #2
 80024b8:	bf14      	ite	ne
 80024ba:	2301      	movne	r3, #1
 80024bc:	2300      	moveq	r3, #0
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d079      	beq.n	80025b8 <_ZN10LineSensor11calibrationEv+0x194>

		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80024c4:	2300      	movs	r3, #0
 80024c6:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 80024ca:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80024ce:	2b0d      	cmp	r3, #13
 80024d0:	d850      	bhi.n	8002574 <_ZN10LineSensor11calibrationEv+0x150>
			if(max_values[i] < sensor[i]){
 80024d2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80024dc:	4413      	add	r3, r2
 80024de:	3b60      	subs	r3, #96	; 0x60
 80024e0:	ed93 7a00 	vldr	s14, [r3]
 80024e4:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	33b0      	adds	r3, #176	; 0xb0
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	4413      	add	r3, r2
 80024f0:	edd3 7a00 	vldr	s15, [r3]
 80024f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024fc:	d50f      	bpl.n	800251e <_ZN10LineSensor11calibrationEv+0xfa>
				max_values[i] = sensor[i];
 80024fe:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8002502:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002506:	6879      	ldr	r1, [r7, #4]
 8002508:	32b0      	adds	r2, #176	; 0xb0
 800250a:	0092      	lsls	r2, r2, #2
 800250c:	440a      	add	r2, r1
 800250e:	6812      	ldr	r2, [r2, #0]
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8002516:	440b      	add	r3, r1
 8002518:	3b60      	subs	r3, #96	; 0x60
 800251a:	601a      	str	r2, [r3, #0]
 800251c:	e024      	b.n	8002568 <_ZN10LineSensor11calibrationEv+0x144>
			}
			else if(min_values[i] > sensor[i]){
 800251e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8002528:	4413      	add	r3, r2
 800252a:	3b98      	subs	r3, #152	; 0x98
 800252c:	ed93 7a00 	vldr	s14, [r3]
 8002530:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002534:	687a      	ldr	r2, [r7, #4]
 8002536:	33b0      	adds	r3, #176	; 0xb0
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	4413      	add	r3, r2
 800253c:	edd3 7a00 	vldr	s15, [r3]
 8002540:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002548:	dd0e      	ble.n	8002568 <_ZN10LineSensor11calibrationEv+0x144>
				min_values[i] = sensor[i];
 800254a:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 800254e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8002552:	6879      	ldr	r1, [r7, #4]
 8002554:	32b0      	adds	r2, #176	; 0xb0
 8002556:	0092      	lsls	r2, r2, #2
 8002558:	440a      	add	r2, r1
 800255a:	6812      	ldr	r2, [r2, #0]
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 8002562:	440b      	add	r3, r1
 8002564:	3b98      	subs	r3, #152	; 0x98
 8002566:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002568:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800256c:	3301      	adds	r3, #1
 800256e:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 8002572:	e7aa      	b.n	80024ca <_ZN10LineSensor11calibrationEv+0xa6>
			}
		}

		if(rotary_switch_.getValue() == 0){
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f203 23be 	addw	r3, r3, #702	; 0x2be
 800257a:	4618      	mov	r0, r3
 800257c:	f001 fbbe 	bl	8003cfc <_ZN12RotarySwitch8getValueEv>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	bf0c      	ite	eq
 8002586:	2301      	moveq	r3, #1
 8002588:	2300      	movne	r3, #0
 800258a:	b2db      	uxtb	r3, r3
 800258c:	2b00      	cmp	r3, #0
 800258e:	d009      	beq.n	80025a4 <_ZN10LineSensor11calibrationEv+0x180>
			led_.LR(-1, 1);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 8002596:	2201      	movs	r2, #1
 8002598:	f04f 31ff 	mov.w	r1, #4294967295
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff fd61 	bl	8002064 <_ZN3LED2LREaa>
 80025a2:	e781      	b.n	80024a8 <_ZN10LineSensor11calibrationEv+0x84>

		}
		else{
			led_.LR(-1, 0);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 80025aa:	2200      	movs	r2, #0
 80025ac:	f04f 31ff 	mov.w	r1, #4294967295
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7ff fd57 	bl	8002064 <_ZN3LED2LREaa>
	while(joy_stick_.getValue() != JOY_C){
 80025b6:	e777      	b.n	80024a8 <_ZN10LineSensor11calibrationEv+0x84>

		}
	}

	for(const auto &m : max_values){
 80025b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80025bc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80025c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80025c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80025c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80025cc:	3338      	adds	r3, #56	; 0x38
 80025ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80025d2:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80025d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80025da:	429a      	cmp	r2, r3
 80025dc:	d016      	beq.n	800260c <_ZN10LineSensor11calibrationEv+0x1e8>
 80025de:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80025e2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		printf("%f, ", m);
 80025e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fd ffc3 	bl	8000578 <__aeabi_f2d>
 80025f2:	4603      	mov	r3, r0
 80025f4:	460c      	mov	r4, r1
 80025f6:	461a      	mov	r2, r3
 80025f8:	4623      	mov	r3, r4
 80025fa:	4844      	ldr	r0, [pc, #272]	; (800270c <_ZN10LineSensor11calibrationEv+0x2e8>)
 80025fc:	f011 fd06 	bl	801400c <iprintf>
	for(const auto &m : max_values){
 8002600:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002604:	3304      	adds	r3, #4
 8002606:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800260a:	e7e2      	b.n	80025d2 <_ZN10LineSensor11calibrationEv+0x1ae>
	}
		printf("\n");
 800260c:	200a      	movs	r0, #10
 800260e:	f011 fd15 	bl	801403c <putchar>
	for(const auto &m : min_values){
 8002612:	f107 0308 	add.w	r3, r7, #8
 8002616:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800261a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800261e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002622:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002626:	3338      	adds	r3, #56	; 0x38
 8002628:	67fb      	str	r3, [r7, #124]	; 0x7c
 800262a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800262e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002630:	429a      	cmp	r2, r3
 8002632:	d014      	beq.n	800265e <_ZN10LineSensor11calibrationEv+0x23a>
 8002634:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002638:	67bb      	str	r3, [r7, #120]	; 0x78
		printf("%f, ", m);
 800263a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4618      	mov	r0, r3
 8002640:	f7fd ff9a 	bl	8000578 <__aeabi_f2d>
 8002644:	4603      	mov	r3, r0
 8002646:	460c      	mov	r4, r1
 8002648:	461a      	mov	r2, r3
 800264a:	4623      	mov	r3, r4
 800264c:	482f      	ldr	r0, [pc, #188]	; (800270c <_ZN10LineSensor11calibrationEv+0x2e8>)
 800264e:	f011 fcdd 	bl	801400c <iprintf>
	for(const auto &m : min_values){
 8002652:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002656:	3304      	adds	r3, #4
 8002658:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800265c:	e7e5      	b.n	800262a <_ZN10LineSensor11calibrationEv+0x206>
	}
		printf("\n");
 800265e:	200a      	movs	r0, #10
 8002660:	f011 fcec 	bl	801403c <putchar>


	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 8002664:	2300      	movs	r3, #0
 8002666:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 800266a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800266e:	2b0d      	cmp	r3, #13
 8002670:	d826      	bhi.n	80026c0 <_ZN10LineSensor11calibrationEv+0x29c>
		sensor_coefficient_[i] = 1000 / (max_values[i] - min_values[i]);
 8002672:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 800267c:	4413      	add	r3, r2
 800267e:	3b60      	subs	r3, #96	; 0x60
 8002680:	ed93 7a00 	vldr	s14, [r3]
 8002684:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 800268e:	4413      	add	r3, r2
 8002690:	3b98      	subs	r3, #152	; 0x98
 8002692:	edd3 7a00 	vldr	s15, [r3]
 8002696:	ee37 7a67 	vsub.f32	s14, s14, s15
 800269a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800269e:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8002710 <_ZN10LineSensor11calibrationEv+0x2ec>
 80026a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	3392      	adds	r3, #146	; 0x92
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	3304      	adds	r3, #4
 80026b0:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80026b4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80026b8:	3301      	adds	r3, #1
 80026ba:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 80026be:	e7d4      	b.n	800266a <_ZN10LineSensor11calibrationEv+0x246>
	}
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80026c0:	2300      	movs	r3, #0
 80026c2:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 80026c6:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 80026ca:	2b0d      	cmp	r3, #13
 80026cc:	d815      	bhi.n	80026fa <_ZN10LineSensor11calibrationEv+0x2d6>
		offset_values_[i] = min_values[i];
 80026ce:	f8b7 2090 	ldrh.w	r2, [r7, #144]	; 0x90
 80026d2:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 80026d6:	0092      	lsls	r2, r2, #2
 80026d8:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
 80026dc:	440a      	add	r2, r1
 80026de:	3a98      	subs	r2, #152	; 0x98
 80026e0:	6812      	ldr	r2, [r2, #0]
 80026e2:	6879      	ldr	r1, [r7, #4]
 80026e4:	33a0      	adds	r3, #160	; 0xa0
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	440b      	add	r3, r1
 80026ea:	3304      	adds	r3, #4
 80026ec:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < AD_DATA_SIZE; i++){
 80026ee:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 80026f2:	3301      	adds	r3, #1
 80026f4:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
 80026f8:	e7e5      	b.n	80026c6 <_ZN10LineSensor11calibrationEv+0x2a2>
	}


}
 80026fa:	bf00      	nop
 80026fc:	37a4      	adds	r7, #164	; 0xa4
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd90      	pop	{r4, r7, pc}
 8002702:	bf00      	nop
 8002704:	08018224 	.word	0x08018224
 8002708:	08018230 	.word	0x08018230
 800270c:	0801823c 	.word	0x0801823c
 8002710:	447a0000 	.word	0x447a0000

08002714 <_ZN10LineSensor13emergencyStopEv>:
{
	printf("%f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f, %f\n", sensor[0], sensor[1], sensor[2], sensor[3], sensor[4], sensor[5], sensor[6], sensor[7], sensor[8], sensor[9], sensor[10], sensor[11], sensor[12], sensor[13]);
}

bool LineSensor::emergencyStop()
{
 8002714:	b480      	push	{r7}
 8002716:	b089      	sub	sp, #36	; 0x24
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
	uint8_t out_cnt = 0;
 800271c:	2300      	movs	r3, #0
 800271e:	77fb      	strb	r3, [r7, #31]
	static uint8_t cnt = 0;

	for(const auto & s : sensor){
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 8002726:	613b      	str	r3, [r7, #16]
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	61bb      	str	r3, [r7, #24]
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	3338      	adds	r3, #56	; 0x38
 8002730:	60fb      	str	r3, [r7, #12]
 8002732:	69ba      	ldr	r2, [r7, #24]
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	429a      	cmp	r2, r3
 8002738:	d012      	beq.n	8002760 <_ZN10LineSensor13emergencyStopEv+0x4c>
 800273a:	69bb      	ldr	r3, [r7, #24]
 800273c:	60bb      	str	r3, [r7, #8]
		if(s >= 700) out_cnt++;
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	edd3 7a00 	vldr	s15, [r3]
 8002744:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800279c <_ZN10LineSensor13emergencyStopEv+0x88>
 8002748:	eef4 7ac7 	vcmpe.f32	s15, s14
 800274c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002750:	db02      	blt.n	8002758 <_ZN10LineSensor13emergencyStopEv+0x44>
 8002752:	7ffb      	ldrb	r3, [r7, #31]
 8002754:	3301      	adds	r3, #1
 8002756:	77fb      	strb	r3, [r7, #31]
	for(const auto & s : sensor){
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	3304      	adds	r3, #4
 800275c:	61bb      	str	r3, [r7, #24]
 800275e:	e7e8      	b.n	8002732 <_ZN10LineSensor13emergencyStopEv+0x1e>
	}

	bool flag;
	if(out_cnt >= AD_DATA_SIZE){
 8002760:	7ffb      	ldrb	r3, [r7, #31]
 8002762:	2b0d      	cmp	r3, #13
 8002764:	d906      	bls.n	8002774 <_ZN10LineSensor13emergencyStopEv+0x60>
		cnt++;
 8002766:	4b0e      	ldr	r3, [pc, #56]	; (80027a0 <_ZN10LineSensor13emergencyStopEv+0x8c>)
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	3301      	adds	r3, #1
 800276c:	b2da      	uxtb	r2, r3
 800276e:	4b0c      	ldr	r3, [pc, #48]	; (80027a0 <_ZN10LineSensor13emergencyStopEv+0x8c>)
 8002770:	701a      	strb	r2, [r3, #0]
 8002772:	e002      	b.n	800277a <_ZN10LineSensor13emergencyStopEv+0x66>
	}
	else{
		cnt = 0;
 8002774:	4b0a      	ldr	r3, [pc, #40]	; (80027a0 <_ZN10LineSensor13emergencyStopEv+0x8c>)
 8002776:	2200      	movs	r2, #0
 8002778:	701a      	strb	r2, [r3, #0]
	}

	if(cnt >= 100){
 800277a:	4b09      	ldr	r3, [pc, #36]	; (80027a0 <_ZN10LineSensor13emergencyStopEv+0x8c>)
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	2b63      	cmp	r3, #99	; 0x63
 8002780:	d902      	bls.n	8002788 <_ZN10LineSensor13emergencyStopEv+0x74>
		flag = true;
 8002782:	2301      	movs	r3, #1
 8002784:	75fb      	strb	r3, [r7, #23]
 8002786:	e001      	b.n	800278c <_ZN10LineSensor13emergencyStopEv+0x78>
	}
	else flag = false;
 8002788:	2300      	movs	r3, #0
 800278a:	75fb      	strb	r3, [r7, #23]

	return flag;
 800278c:	7dfb      	ldrb	r3, [r7, #23]

}
 800278e:	4618      	mov	r0, r3
 8002790:	3724      	adds	r7, #36	; 0x24
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	442f0000 	.word	0x442f0000
 80027a0:	20000258 	.word	0x20000258

080027a4 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger>:
float mon_diff, mon_diff_lpf;

uint16_t mon_store_cnt;
float mon_pdis;

LineTrace::LineTrace(Motor *motor, LineSensor *line_sensor, VelocityCtrl *velocity_ctrl, SideSensor *side_sensor, Encoder *encoder, Odometry *odometry, Logger *logger) :
 80027a4:	b480      	push	{r7}
 80027a6:	b087      	sub	sp, #28
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
 80027b0:	603b      	str	r3, [r7, #0]
				kp_(0), kd_(0), ki_(0), kp_velo_(0), kd_velo_(0), ki_velo_(0),
				excution_flag_(false), i_reset_flag_(false), normal_ratio_(0), target_velocity_(0), logging_flag_(false)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f04f 0200 	mov.w	r2, #0
 80027b8:	621a      	str	r2, [r3, #32]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f04f 0200 	mov.w	r2, #0
 80027c0:	625a      	str	r2, [r3, #36]	; 0x24
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f04f 0200 	mov.w	r2, #0
 80027c8:	629a      	str	r2, [r3, #40]	; 0x28
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f04f 0200 	mov.w	r2, #0
 80027d0:	62da      	str	r2, [r3, #44]	; 0x2c
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	f04f 0200 	mov.w	r2, #0
 80027d8:	631a      	str	r2, [r3, #48]	; 0x30
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f04f 0200 	mov.w	r2, #0
 80027e0:	635a      	str	r2, [r3, #52]	; 0x34
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	f04f 0200 	mov.w	r2, #0
 80027f8:	63da      	str	r2, [r3, #60]	; 0x3c
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f04f 0200 	mov.w	r2, #0
 8002800:	675a      	str	r2, [r3, #116]	; 0x74
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2200      	movs	r2, #0
 8002806:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
{
	motor_ = motor;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	68ba      	ldr	r2, [r7, #8]
 800280e:	601a      	str	r2, [r3, #0]
	line_sensor_ = line_sensor;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	687a      	ldr	r2, [r7, #4]
 8002814:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	683a      	ldr	r2, [r7, #0]
 800281a:	609a      	str	r2, [r3, #8]
	side_sensor_ = side_sensor;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6a3a      	ldr	r2, [r7, #32]
 8002820:	611a      	str	r2, [r3, #16]
	encoder_ = encoder;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002826:	615a      	str	r2, [r3, #20]
	odometry_ = odometry;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800282c:	619a      	str	r2, [r3, #24]
	logger_ = logger;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002832:	61da      	str	r2, [r3, #28]

	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002834:	2300      	movs	r3, #0
 8002836:	82fb      	strh	r3, [r7, #22]
 8002838:	8afb      	ldrh	r3, [r7, #22]
 800283a:	f241 726f 	movw	r2, #5999	; 0x176f
 800283e:	4293      	cmp	r3, r2
 8002840:	d80c      	bhi.n	800285c <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger+0xb8>
		velocityTable[i] = 0;
 8002842:	8afb      	ldrh	r3, [r7, #22]
 8002844:	68fa      	ldr	r2, [r7, #12]
 8002846:	331e      	adds	r3, #30
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	4413      	add	r3, r2
 800284c:	3304      	adds	r3, #4
 800284e:	f04f 0200 	mov.w	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002854:	8afb      	ldrh	r3, [r7, #22]
 8002856:	3301      	adds	r3, #1
 8002858:	82fb      	strh	r3, [r7, #22]
 800285a:	e7ed      	b.n	8002838 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger+0x94>
	}
}
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	4618      	mov	r0, r3
 8002860:	371c      	adds	r7, #28
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	0000      	movs	r0, r0
 800286c:	0000      	movs	r0, r0
	...

08002870 <_ZN9LineTrace9calcErrorEv>:

// --------private--------- //
float LineTrace::calcError()
{
 8002870:	b5b0      	push	{r4, r5, r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
	static float pre_diff;
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 8002888:	ee37 7a27 	vadd.f32	s14, s14, s15
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 8002894:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	edd3 7ab3 	vldr	s15, [r3, #716]	; 0x2cc
 80028a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	edd3 7ab4 	vldr	s15, [r3, #720]	; 0x2d0
 80028ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	edd3 7ab5 	vldr	s15, [r3, #724]	; 0x2d4
 80028b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	edd3 7ab6 	vldr	s15, [r3, #728]	; 0x2d8
 80028c4:	ee37 7a27 	vadd.f32	s14, s14, s15
			- (line_sensor_->sensor[7] + line_sensor_->sensor[8] + line_sensor_->sensor[9] + line_sensor_->sensor[10] + line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	edd3 6ab7 	vldr	s13, [r3, #732]	; 0x2dc
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	edd3 7ab8 	vldr	s15, [r3, #736]	; 0x2e0
 80028d8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	edd3 7ab9 	vldr	s15, [r3, #740]	; 0x2e4
 80028e4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	edd3 7aba 	vldr	s15, [r3, #744]	; 0x2e8
 80028f0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	edd3 7abb 	vldr	s15, [r3, #748]	; 0x2ec
 80028fc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 8002908:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 8002914:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002918:	ee77 7a67 	vsub.f32	s15, s14, s15
	float diff = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2] + line_sensor_->sensor[3] + line_sensor_->sensor[4] + line_sensor_->sensor[5] + line_sensor_->sensor[6])
 800291c:	edc7 7a03 	vstr	s15, [r7, #12]
	mon_diff = diff;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	4a1f      	ldr	r2, [pc, #124]	; (80029a0 <_ZN9LineTrace9calcErrorEv+0x130>)
 8002924:	6013      	str	r3, [r2, #0]

	diff = ((R_DIFF)*(diff) + (1.0 - (R_DIFF))* (pre_diff));
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	4618      	mov	r0, r3
 800292a:	f7fd fe25 	bl	8000578 <__aeabi_f2d>
 800292e:	a318      	add	r3, pc, #96	; (adr r3, 8002990 <_ZN9LineTrace9calcErrorEv+0x120>)
 8002930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002934:	f7fd fe78 	bl	8000628 <__aeabi_dmul>
 8002938:	4603      	mov	r3, r0
 800293a:	460c      	mov	r4, r1
 800293c:	4625      	mov	r5, r4
 800293e:	461c      	mov	r4, r3
 8002940:	4b18      	ldr	r3, [pc, #96]	; (80029a4 <_ZN9LineTrace9calcErrorEv+0x134>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4618      	mov	r0, r3
 8002946:	f7fd fe17 	bl	8000578 <__aeabi_f2d>
 800294a:	a313      	add	r3, pc, #76	; (adr r3, 8002998 <_ZN9LineTrace9calcErrorEv+0x128>)
 800294c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002950:	f7fd fe6a 	bl	8000628 <__aeabi_dmul>
 8002954:	4602      	mov	r2, r0
 8002956:	460b      	mov	r3, r1
 8002958:	4620      	mov	r0, r4
 800295a:	4629      	mov	r1, r5
 800295c:	f7fd fcae 	bl	80002bc <__adddf3>
 8002960:	4603      	mov	r3, r0
 8002962:	460c      	mov	r4, r1
 8002964:	4618      	mov	r0, r3
 8002966:	4621      	mov	r1, r4
 8002968:	f7fe f956 	bl	8000c18 <__aeabi_d2f>
 800296c:	4603      	mov	r3, r0
 800296e:	60fb      	str	r3, [r7, #12]
	mon_diff_lpf = diff;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	4a0d      	ldr	r2, [pc, #52]	; (80029a8 <_ZN9LineTrace9calcErrorEv+0x138>)
 8002974:	6013      	str	r3, [r2, #0]

	pre_diff = diff;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	4a0a      	ldr	r2, [pc, #40]	; (80029a4 <_ZN9LineTrace9calcErrorEv+0x134>)
 800297a:	6013      	str	r3, [r2, #0]

	return diff;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	ee07 3a90 	vmov	s15, r3

}
 8002982:	eeb0 0a67 	vmov.f32	s0, s15
 8002986:	3710      	adds	r7, #16
 8002988:	46bd      	mov	sp, r7
 800298a:	bdb0      	pop	{r4, r5, r7, pc}
 800298c:	f3af 8000 	nop.w
 8002990:	47ae147b 	.word	0x47ae147b
 8002994:	3fb47ae1 	.word	0x3fb47ae1
 8002998:	d70a3d71 	.word	0xd70a3d71
 800299c:	3fed70a3 	.word	0x3fed70a3
 80029a0:	2000025c 	.word	0x2000025c
 80029a4:	2000026c 	.word	0x2000026c
 80029a8:	20000260 	.word	0x20000260
 80029ac:	00000000 	.word	0x00000000

080029b0 <_ZN9LineTrace8pidTraceEv>:
	float phi = atan2(norm_l - norm_r, 1.0);
	delta_theta = (phi * ANGLE_BETWEEN_SENSORS/2) / (PI / 4);
}

void LineTrace::pidTrace()
{
 80029b0:	b5b0      	push	{r4, r5, r7, lr}
 80029b2:	b086      	sub	sp, #24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
	float diff = calcError();
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f7ff ff59 	bl	8002870 <_ZN9LineTrace9calcErrorEv>
 80029be:	ed87 0a05 	vstr	s0, [r7, #20]
	static float pre_diff = 0;
	float p, d;
	static float i;

	if(i_reset_flag_ == true){
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d007      	beq.n	80029dc <_ZN9LineTrace8pidTraceEv+0x2c>
		i = 0;
 80029cc:	4b3c      	ldr	r3, [pc, #240]	; (8002ac0 <_ZN9LineTrace8pidTraceEv+0x110>)
 80029ce:	f04f 0200 	mov.w	r2, #0
 80029d2:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	}

	p = kp_ * diff;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	edd3 7a08 	vldr	s15, [r3, #32]
 80029e2:	ed97 7a05 	vldr	s14, [r7, #20]
 80029e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ea:	edc7 7a04 	vstr	s15, [r7, #16]
	d = kd_ * (diff - pre_diff) / DELTA_T;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80029f4:	4b33      	ldr	r3, [pc, #204]	; (8002ac4 <_ZN9LineTrace8pidTraceEv+0x114>)
 80029f6:	edd3 7a00 	vldr	s15, [r3]
 80029fa:	edd7 6a05 	vldr	s13, [r7, #20]
 80029fe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a06:	ee17 0a90 	vmov	r0, s15
 8002a0a:	f7fd fdb5 	bl	8000578 <__aeabi_f2d>
 8002a0e:	a32a      	add	r3, pc, #168	; (adr r3, 8002ab8 <_ZN9LineTrace8pidTraceEv+0x108>)
 8002a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a14:	f7fd ff32 	bl	800087c <__aeabi_ddiv>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	460c      	mov	r4, r1
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	4621      	mov	r1, r4
 8002a20:	f7fe f8fa 	bl	8000c18 <__aeabi_d2f>
 8002a24:	4603      	mov	r3, r0
 8002a26:	60fb      	str	r3, [r7, #12]
	i += ki_ * diff * DELTA_T;
 8002a28:	4b25      	ldr	r3, [pc, #148]	; (8002ac0 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7fd fda3 	bl	8000578 <__aeabi_f2d>
 8002a32:	4604      	mov	r4, r0
 8002a34:	460d      	mov	r5, r1
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002a3c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a44:	ee17 0a90 	vmov	r0, s15
 8002a48:	f7fd fd96 	bl	8000578 <__aeabi_f2d>
 8002a4c:	a31a      	add	r3, pc, #104	; (adr r3, 8002ab8 <_ZN9LineTrace8pidTraceEv+0x108>)
 8002a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a52:	f7fd fde9 	bl	8000628 <__aeabi_dmul>
 8002a56:	4602      	mov	r2, r0
 8002a58:	460b      	mov	r3, r1
 8002a5a:	4620      	mov	r0, r4
 8002a5c:	4629      	mov	r1, r5
 8002a5e:	f7fd fc2d 	bl	80002bc <__adddf3>
 8002a62:	4603      	mov	r3, r0
 8002a64:	460c      	mov	r4, r1
 8002a66:	4618      	mov	r0, r3
 8002a68:	4621      	mov	r1, r4
 8002a6a:	f7fe f8d5 	bl	8000c18 <__aeabi_d2f>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	4b13      	ldr	r3, [pc, #76]	; (8002ac0 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002a72:	601a      	str	r2, [r3, #0]

	float rotation_ratio = p + d + i;
 8002a74:	ed97 7a04 	vldr	s14, [r7, #16]
 8002a78:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a7c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a80:	4b0f      	ldr	r3, [pc, #60]	; (8002ac0 <_ZN9LineTrace8pidTraceEv+0x110>)
 8002a82:	edd3 7a00 	vldr	s15, [r3]
 8002a86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a8a:	edc7 7a02 	vstr	s15, [r7, #8]

	//motor_->setRatio(left_ratio, right_ratio);
	velocity_ctrl_->setTranslationVelocityOnly(target_velocity_, rotation_ratio);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	689a      	ldr	r2, [r3, #8]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8002a98:	edd7 0a02 	vldr	s1, [r7, #8]
 8002a9c:	eeb0 0a67 	vmov.f32	s0, s15
 8002aa0:	4610      	mov	r0, r2
 8002aa2:	f001 fc99 	bl	80043d8 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>

	pre_diff = diff;
 8002aa6:	4a07      	ldr	r2, [pc, #28]	; (8002ac4 <_ZN9LineTrace8pidTraceEv+0x114>)
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	6013      	str	r3, [r2, #0]

}
 8002aac:	bf00      	nop
 8002aae:	3718      	adds	r7, #24
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bdb0      	pop	{r4, r5, r7, pc}
 8002ab4:	f3af 8000 	nop.w
 8002ab8:	d2f1a9fc 	.word	0xd2f1a9fc
 8002abc:	3f50624d 	.word	0x3f50624d
 8002ac0:	20000274 	.word	0x20000274
 8002ac4:	20000270 	.word	0x20000270

08002ac8 <_ZN9LineTrace11loggerStartEv>:
	monitor_target_omega = target_omega;
	monitor_r = r;
}

void LineTrace::loggerStart()
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
	encoder_->clearTotalCnt();
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	695b      	ldr	r3, [r3, #20]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7fe fcdf 	bl	8001498 <_ZN7Encoder13clearTotalCntEv>
	odometry_->clearPotition();
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f000 ff5e 	bl	80039a0 <_ZN8Odometry13clearPotitionEv>
	//logger_->start();

	logging_flag_ = true;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
}
 8002aec:	bf00      	nop
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <_ZN9LineTrace10loggerStopEv>:

void LineTrace::loggerStop()
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	69db      	ldr	r3, [r3, #28]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f000 fcf3 	bl	80034ec <_ZN6Logger4stopEv>
	logging_flag_ = false;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
}
 8002b0e:	bf00      	nop
 8002b10:	3708      	adds	r7, #8
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
	...

08002b18 <_ZN9LineTrace11isCrossLineEv>:

bool LineTrace::isCrossLine()
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b087      	sub	sp, #28
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
	static uint16_t cnt;
	float sensor_edge_val_l = (line_sensor_->sensor[0] + line_sensor_->sensor[1] + line_sensor_->sensor[2]) / 3;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	ed93 7ab0 	vldr	s14, [r3, #704]	; 0x2c0
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	edd3 7ab1 	vldr	s15, [r3, #708]	; 0x2c4
 8002b30:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	edd3 7ab2 	vldr	s15, [r3, #712]	; 0x2c8
 8002b3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b40:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8002b44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b48:	edc7 7a04 	vstr	s15, [r7, #16]
	float sensor_edge_val_r = (line_sensor_->sensor[11] + line_sensor_->sensor[12] + line_sensor_->sensor[13]) / 3;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	ed93 7abb 	vldr	s14, [r3, #748]	; 0x2ec
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	edd3 7abc 	vldr	s15, [r3, #752]	; 0x2f0
 8002b5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	edd3 7abd 	vldr	s15, [r3, #756]	; 0x2f4
 8002b68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b6c:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8002b70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b74:	edc7 7a03 	vstr	s15, [r7, #12]
	bool flag = false;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	75fb      	strb	r3, [r7, #23]

	if(sensor_edge_val_l < 500 && sensor_edge_val_r < 500){
 8002b7c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b80:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002bd0 <_ZN9LineTrace11isCrossLineEv+0xb8>
 8002b84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b8c:	d50f      	bpl.n	8002bae <_ZN9LineTrace11isCrossLineEv+0x96>
 8002b8e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b92:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002bd0 <_ZN9LineTrace11isCrossLineEv+0xb8>
 8002b96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b9e:	d506      	bpl.n	8002bae <_ZN9LineTrace11isCrossLineEv+0x96>
		cnt++;
 8002ba0:	4b0c      	ldr	r3, [pc, #48]	; (8002bd4 <_ZN9LineTrace11isCrossLineEv+0xbc>)
 8002ba2:	881b      	ldrh	r3, [r3, #0]
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	4b0a      	ldr	r3, [pc, #40]	; (8002bd4 <_ZN9LineTrace11isCrossLineEv+0xbc>)
 8002baa:	801a      	strh	r2, [r3, #0]
 8002bac:	e002      	b.n	8002bb4 <_ZN9LineTrace11isCrossLineEv+0x9c>
	}
	else{
		cnt = 0;
 8002bae:	4b09      	ldr	r3, [pc, #36]	; (8002bd4 <_ZN9LineTrace11isCrossLineEv+0xbc>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 5){
 8002bb4:	4b07      	ldr	r3, [pc, #28]	; (8002bd4 <_ZN9LineTrace11isCrossLineEv+0xbc>)
 8002bb6:	881b      	ldrh	r3, [r3, #0]
 8002bb8:	2b04      	cmp	r3, #4
 8002bba:	d901      	bls.n	8002bc0 <_ZN9LineTrace11isCrossLineEv+0xa8>
		flag = true;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	75fb      	strb	r3, [r7, #23]
		//cnt = 0;
	}

	return flag;
 8002bc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	371c      	adds	r7, #28
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	43fa0000 	.word	0x43fa0000
 8002bd4:	20000278 	.word	0x20000278

08002bd8 <_ZN9LineTrace20createVelocityTabeleEv>:
{
	if(theta == 0) theta = 0.000001;
	return distance / theta;
}
void LineTrace::createVelocityTabele()
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b086      	sub	sp, #24
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
	logger_->importDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	69d8      	ldr	r0, [r3, #28]
 8002be4:	4b14      	ldr	r3, [pc, #80]	; (8002c38 <_ZN9LineTrace20createVelocityTabeleEv+0x60>)
 8002be6:	4a15      	ldr	r2, [pc, #84]	; (8002c3c <_ZN9LineTrace20createVelocityTabeleEv+0x64>)
 8002be8:	4915      	ldr	r1, [pc, #84]	; (8002c40 <_ZN9LineTrace20createVelocityTabeleEv+0x68>)
 8002bea:	f000 fbd4 	bl	8003396 <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>
	const float *p_distance, *p_theta;
	p_distance = logger_->getDistanceArrayPointer();
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	69db      	ldr	r3, [r3, #28]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f000 fb67 	bl	80032c6 <_ZN6Logger23getDistanceArrayPointerEv>
 8002bf8:	6138      	str	r0, [r7, #16]
	p_theta= logger_->getThetaArrayPointer();
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	69db      	ldr	r3, [r3, #28]
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f000 fb6f 	bl	80032e2 <_ZN6Logger20getThetaArrayPointerEv>
 8002c04:	60f8      	str	r0, [r7, #12]

	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002c06:	2300      	movs	r3, #0
 8002c08:	82fb      	strh	r3, [r7, #22]
 8002c0a:	8afb      	ldrh	r3, [r7, #22]
 8002c0c:	f241 726f 	movw	r2, #5999	; 0x176f
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d80d      	bhi.n	8002c30 <_ZN9LineTrace20createVelocityTabeleEv+0x58>
		mon_pdis = p_distance[i];
 8002c14:	8afb      	ldrh	r3, [r7, #22]
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	693a      	ldr	r2, [r7, #16]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a09      	ldr	r2, [pc, #36]	; (8002c44 <_ZN9LineTrace20createVelocityTabeleEv+0x6c>)
 8002c20:	6013      	str	r3, [r2, #0]
		HAL_Delay(10);
 8002c22:	200a      	movs	r0, #10
 8002c24:	f004 fe12 	bl	800784c <HAL_Delay>
	for(uint16_t i = 0; i < LOG_DATA_SIZE_DIS; i++){
 8002c28:	8afb      	ldrh	r3, [r7, #22]
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	82fb      	strh	r3, [r7, #22]
 8002c2e:	e7ec      	b.n	8002c0a <_ZN9LineTrace20createVelocityTabeleEv+0x32>

	}

}
 8002c30:	bf00      	nop
 8002c32:	3718      	adds	r7, #24
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	0801827c 	.word	0x0801827c
 8002c3c:	08018288 	.word	0x08018288
 8002c40:	08018298 	.word	0x08018298
 8002c44:	20000268 	.word	0x20000268

08002c48 <_ZN9LineTrace4initEv>:

}

// -------public---------- //
void LineTrace::init()
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b086      	sub	sp, #24
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
	float temp_kp, temp_ki, temp_kd;
	sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 8002c50:	f107 0314 	add.w	r3, r7, #20
 8002c54:	2201      	movs	r2, #1
 8002c56:	4912      	ldr	r1, [pc, #72]	; (8002ca0 <_ZN9LineTrace4initEv+0x58>)
 8002c58:	4812      	ldr	r0, [pc, #72]	; (8002ca4 <_ZN9LineTrace4initEv+0x5c>)
 8002c5a:	f7fe fd2b 	bl	80016b4 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 8002c5e:	f107 0310 	add.w	r3, r7, #16
 8002c62:	2201      	movs	r2, #1
 8002c64:	4910      	ldr	r1, [pc, #64]	; (8002ca8 <_ZN9LineTrace4initEv+0x60>)
 8002c66:	480f      	ldr	r0, [pc, #60]	; (8002ca4 <_ZN9LineTrace4initEv+0x5c>)
 8002c68:	f7fe fd24 	bl	80016b4 <sd_read_array_float>
	sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 8002c6c:	f107 030c 	add.w	r3, r7, #12
 8002c70:	2201      	movs	r2, #1
 8002c72:	490e      	ldr	r1, [pc, #56]	; (8002cac <_ZN9LineTrace4initEv+0x64>)
 8002c74:	480b      	ldr	r0, [pc, #44]	; (8002ca4 <_ZN9LineTrace4initEv+0x5c>)
 8002c76:	f7fe fd1d 	bl	80016b4 <sd_read_array_float>
	setGain(temp_kp, temp_ki, temp_kd);
 8002c7a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c7e:	ed97 7a04 	vldr	s14, [r7, #16]
 8002c82:	edd7 6a03 	vldr	s13, [r7, #12]
 8002c86:	eeb0 1a66 	vmov.f32	s2, s13
 8002c8a:	eef0 0a47 	vmov.f32	s1, s14
 8002c8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 f80c 	bl	8002cb0 <_ZN9LineTrace7setGainEfff>

}
 8002c98:	bf00      	nop
 8002c9a:	3718      	adds	r7, #24
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	080182a4 	.word	0x080182a4
 8002ca4:	080182ac 	.word	0x080182ac
 8002ca8:	080182b4 	.word	0x080182b4
 8002cac:	080182bc 	.word	0x080182bc

08002cb0 <_ZN9LineTrace7setGainEfff>:

void LineTrace::setGain(float kp, float ki, float kd)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	ed87 0a02 	vstr	s0, [r7, #8]
 8002cbc:	edc7 0a01 	vstr	s1, [r7, #4]
 8002cc0:	ed87 1a00 	vstr	s2, [r7]
	kp_ = kp;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	68ba      	ldr	r2, [r7, #8]
 8002cc8:	621a      	str	r2, [r3, #32]
	ki_ = ki;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	629a      	str	r2, [r3, #40]	; 0x28
	kd_ = kd;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	683a      	ldr	r2, [r7, #0]
 8002cd4:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002cd6:	bf00      	nop
 8002cd8:	3714      	adds	r7, #20
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr

08002ce2 <_ZN9LineTrace5getKpEv>:
	ki_velo_ = ki;
	kd_velo_ = kd;
}

float LineTrace::getKp()
{
 8002ce2:	b480      	push	{r7}
 8002ce4:	b083      	sub	sp, #12
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
	return kp_;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a1b      	ldr	r3, [r3, #32]
 8002cee:	ee07 3a90 	vmov	s15, r3
}
 8002cf2:	eeb0 0a67 	vmov.f32	s0, s15
 8002cf6:	370c      	adds	r7, #12
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfe:	4770      	bx	lr

08002d00 <_ZN9LineTrace5getKiEv>:

float LineTrace::getKi()
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
	return ki_;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d0c:	ee07 3a90 	vmov	s15, r3
}
 8002d10:	eeb0 0a67 	vmov.f32	s0, s15
 8002d14:	370c      	adds	r7, #12
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr

08002d1e <_ZN9LineTrace5getKdEv>:

float LineTrace::getKd()
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b083      	sub	sp, #12
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
	return kd_;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2a:	ee07 3a90 	vmov	s15, r3
}
 8002d2e:	eeb0 0a67 	vmov.f32	s0, s15
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <_ZN9LineTrace14setNormalRatioEf>:
{
	return kd_velo_;
}

void LineTrace::setNormalRatio(float ratio)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	ed87 0a00 	vstr	s0, [r7]
	normal_ratio_ = ratio;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	683a      	ldr	r2, [r7, #0]
 8002d4c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <_ZN9LineTrace17setTargetVelocityEf>:

void LineTrace::setTargetVelocity(float velocity)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
 8002d62:	ed87 0a00 	vstr	s0, [r7]
	target_velocity_ = velocity;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	675a      	str	r2, [r3, #116]	; 0x74
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr

08002d78 <_ZN9LineTrace4flipEv>:

void LineTrace::flip()
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
	if(excution_flag_ == true){
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d053      	beq.n	8002e32 <_ZN9LineTrace4flipEv+0xba>
		// ---- line following processing -----//
		pidTrace();
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f7ff fe10 	bl	80029b0 <_ZN9LineTrace8pidTraceEv>
		//pidAngularVelocityTrace();
		//steeringAngleTrace();

		// ----- cross line ignore processing ------//
		if(isCrossLine() == true){ //detect cross line
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f7ff fec1 	bl	8002b18 <_ZN9LineTrace11isCrossLineEv>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d011      	beq.n	8002dc0 <_ZN9LineTrace4flipEv+0x48>
			led_.LR(1, -1);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	330c      	adds	r3, #12
 8002da0:	f04f 32ff 	mov.w	r2, #4294967295
 8002da4:	2101      	movs	r1, #1
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff f95c 	bl	8002064 <_ZN3LED2LREaa>
			side_sensor_->enableIgnore();
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	691b      	ldr	r3, [r3, #16]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f001 f8a9 	bl	8003f08 <_ZN10SideSensor12enableIgnoreEv>
			encoder_->clearCrossLineIgnoreDistance();
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	695b      	ldr	r3, [r3, #20]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7fe fb91 	bl	80014e2 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
		}
		else{
		}
		if(side_sensor_->getIgnoreFlag() == true && encoder_->getCrossLineIgnoreDistance() >= 200){
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	691b      	ldr	r3, [r3, #16]
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f001 f8b9 	bl	8003f3c <_ZN10SideSensor13getIgnoreFlagEv>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d00f      	beq.n	8002df0 <_ZN9LineTrace4flipEv+0x78>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	695b      	ldr	r3, [r3, #20]
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7fe fb75 	bl	80014c4 <_ZN7Encoder26getCrossLineIgnoreDistanceEv>
 8002dda:	eeb0 7a40 	vmov.f32	s14, s0
 8002dde:	eddf 7a17 	vldr	s15, [pc, #92]	; 8002e3c <_ZN9LineTrace4flipEv+0xc4>
 8002de2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002de6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dea:	db01      	blt.n	8002df0 <_ZN9LineTrace4flipEv+0x78>
 8002dec:	2301      	movs	r3, #1
 8002dee:	e000      	b.n	8002df2 <_ZN9LineTrace4flipEv+0x7a>
 8002df0:	2300      	movs	r3, #0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00c      	beq.n	8002e10 <_ZN9LineTrace4flipEv+0x98>
			side_sensor_->disableIgnore();
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	691b      	ldr	r3, [r3, #16]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f001 f891 	bl	8003f22 <_ZN10SideSensor13disableIgnoreEv>
			led_.LR(0, -1);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	330c      	adds	r3, #12
 8002e04:	f04f 32ff 	mov.w	r2, #4294967295
 8002e08:	2100      	movs	r1, #0
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7ff f92a 	bl	8002064 <_ZN3LED2LREaa>
		}

		// ----- emergency stop processing------//
		if(line_sensor_->emergencyStop() == true){
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7ff fc7d 	bl	8002714 <_ZN10LineSensor13emergencyStopEv>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d008      	beq.n	8002e32 <_ZN9LineTrace4flipEv+0xba>
			velocity_ctrl_->setTranslationVelocityOnly(0, 0);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	eddf 0a06 	vldr	s1, [pc, #24]	; 8002e40 <_ZN9LineTrace4flipEv+0xc8>
 8002e28:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8002e40 <_ZN9LineTrace4flipEv+0xc8>
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f001 fad3 	bl	80043d8 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>
		}
		else{
			//led_.LR(0, -1);
		}
	}
}
 8002e32:	bf00      	nop
 8002e34:	3708      	adds	r7, #8
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	43480000 	.word	0x43480000
 8002e40:	00000000 	.word	0x00000000

08002e44 <_ZN9LineTrace5startEv>:

void LineTrace::start()
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2201      	movs	r2, #1
 8002e50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	i_reset_flag_ = true;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2201      	movs	r2, #1
 8002e58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	velocity_ctrl_->start();
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f001 fb12 	bl	800448a <_ZN12VelocityCtrl5startEv>
	side_sensor_->resetWhiteLineCnt();
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f001 f83c 	bl	8003ee8 <_ZN10SideSensor17resetWhiteLineCntEv>
}
 8002e70:	bf00      	nop
 8002e72:	3708      	adds	r7, #8
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <_ZN9LineTrace4stopEv>:

void LineTrace::stop()
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	velocity_ctrl_->stop();
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f001 fb0f 	bl	80044b0 <_ZN12VelocityCtrl4stopEv>

	led_.LR(-1, 1);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	330c      	adds	r3, #12
 8002e96:	2201      	movs	r2, #1
 8002e98:	f04f 31ff 	mov.w	r1, #4294967295
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7ff f8e1 	bl	8002064 <_ZN3LED2LREaa>
	logger_->saveDistanceAndTheta("COURSLOG", "DISTANCE.TXT", "THETA.TXT");
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	69d8      	ldr	r0, [r3, #28]
 8002ea6:	4b0b      	ldr	r3, [pc, #44]	; (8002ed4 <_ZN9LineTrace4stopEv+0x5c>)
 8002ea8:	4a0b      	ldr	r2, [pc, #44]	; (8002ed8 <_ZN9LineTrace4stopEv+0x60>)
 8002eaa:	490c      	ldr	r1, [pc, #48]	; (8002edc <_ZN9LineTrace4stopEv+0x64>)
 8002eac:	f000 fa50 	bl	8003350 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>
	led_.LR(-1, 0);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	330c      	adds	r3, #12
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f04f 31ff 	mov.w	r1, #4294967295
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7ff f8d2 	bl	8002064 <_ZN3LED2LREaa>
	logger_->resetLogs();
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	69db      	ldr	r3, [r3, #28]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f000 fa84 	bl	80033d2 <_ZN6Logger9resetLogsEv>
}
 8002eca:	bf00      	nop
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	bf00      	nop
 8002ed4:	0801827c 	.word	0x0801827c
 8002ed8:	08018288 	.word	0x08018288
 8002edc:	08018298 	.word	0x08018298

08002ee0 <_ZN9LineTrace7runningEv>:

void LineTrace::running()
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
	uint16_t stage = 0;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	81fb      	strh	r3, [r7, #14]
	bool goal_flag = false;
 8002eec:	2300      	movs	r3, #0
 8002eee:	737b      	strb	r3, [r7, #13]
	start();
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f7ff ffa7 	bl	8002e44 <_ZN9LineTrace5startEv>

	while(goal_flag == false){
 8002ef6:	7b7b      	ldrb	r3, [r7, #13]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d148      	bne.n	8002f8e <_ZN9LineTrace7runningEv+0xae>
		switch(stage){
 8002efc:	89fb      	ldrh	r3, [r7, #14]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d002      	beq.n	8002f08 <_ZN9LineTrace7runningEv+0x28>
 8002f02:	2b0a      	cmp	r3, #10
 8002f04:	d020      	beq.n	8002f48 <_ZN9LineTrace7runningEv+0x68>
 8002f06:	e041      	b.n	8002f8c <_ZN9LineTrace7runningEv+0xac>
		case 0:
			if(side_sensor_->getWhiteLineCntR() == 1){
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f000 ffdf 	bl	8003ed0 <_ZN10SideSensor16getWhiteLineCntREv>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	bf0c      	ite	eq
 8002f18:	2301      	moveq	r3, #1
 8002f1a:	2300      	movne	r3, #0
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d031      	beq.n	8002f86 <_ZN9LineTrace7runningEv+0xa6>
				loggerStart();
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f7ff fdd0 	bl	8002ac8 <_ZN9LineTrace11loggerStartEv>
				encoder_->clearCrossLineIgnoreDistance();
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	695b      	ldr	r3, [r3, #20]
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7fe fad8 	bl	80014e2 <_ZN7Encoder28clearCrossLineIgnoreDistanceEv>
				led_.LR(1, -1);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	330c      	adds	r3, #12
 8002f36:	f04f 32ff 	mov.w	r2, #4294967295
 8002f3a:	2101      	movs	r1, #1
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7ff f891 	bl	8002064 <_ZN3LED2LREaa>
				stage = 10;
 8002f42:	230a      	movs	r3, #10
 8002f44:	81fb      	strh	r3, [r7, #14]
			}

			break;
 8002f46:	e01e      	b.n	8002f86 <_ZN9LineTrace7runningEv+0xa6>

		case 10:
			if(side_sensor_->getWhiteLineCntR() == 2){
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f000 ffbf 	bl	8003ed0 <_ZN10SideSensor16getWhiteLineCntREv>
 8002f52:	4603      	mov	r3, r0
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	bf0c      	ite	eq
 8002f58:	2301      	moveq	r3, #1
 8002f5a:	2300      	movne	r3, #0
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d013      	beq.n	8002f8a <_ZN9LineTrace7runningEv+0xaa>
				loggerStop();
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f7ff fdc6 	bl	8002af4 <_ZN9LineTrace10loggerStopEv>
				HAL_Delay(100); //Run through after the goal
 8002f68:	2064      	movs	r0, #100	; 0x64
 8002f6a:	f004 fc6f 	bl	800784c <HAL_Delay>

				setTargetVelocity(0);
 8002f6e:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8002f9c <_ZN9LineTrace7runningEv+0xbc>
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f7ff fef1 	bl	8002d5a <_ZN9LineTrace17setTargetVelocityEf>
				HAL_Delay(500); //Stop for a while on the spot
 8002f78:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002f7c:	f004 fc66 	bl	800784c <HAL_Delay>

				goal_flag = true;
 8002f80:	2301      	movs	r3, #1
 8002f82:	737b      	strb	r3, [r7, #13]

			}

			break;
 8002f84:	e001      	b.n	8002f8a <_ZN9LineTrace7runningEv+0xaa>
			break;
 8002f86:	bf00      	nop
 8002f88:	e7b5      	b.n	8002ef6 <_ZN9LineTrace7runningEv+0x16>
			break;
 8002f8a:	bf00      	nop
	while(goal_flag == false){
 8002f8c:	e7b3      	b.n	8002ef6 <_ZN9LineTrace7runningEv+0x16>
		}
	}

	stop();
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f7ff ff72 	bl	8002e78 <_ZN9LineTrace4stopEv>

}
 8002f94:	bf00      	nop
 8002f96:	3710      	adds	r7, #16
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	00000000 	.word	0x00000000

08002fa0 <_ZN9LineTrace9storeLogsEv>:

void LineTrace::storeLogs()
{
 8002fa0:	b590      	push	{r4, r7, lr}
 8002fa2:	ed2d 8b02 	vpush	{d8}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
	if(logging_flag_ == true && encoder_->getTotalDistance() >= 10){
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d00f      	beq.n	8002fd6 <_ZN9LineTrace9storeLogsEv+0x36>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	695b      	ldr	r3, [r3, #20]
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7fe fa2d 	bl	800141a <_ZN7Encoder16getTotalDistanceEv>
 8002fc0:	eeb0 7a40 	vmov.f32	s14, s0
 8002fc4:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 8002fc8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fd0:	db01      	blt.n	8002fd6 <_ZN9LineTrace9storeLogsEv+0x36>
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e000      	b.n	8002fd8 <_ZN9LineTrace9storeLogsEv+0x38>
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d02b      	beq.n	8003034 <_ZN9LineTrace9storeLogsEv+0x94>
		logger_->storeDistanceAndTheta(encoder_->getTotalDistance(), odometry_->getTheta());
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	69dc      	ldr	r4, [r3, #28]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	695b      	ldr	r3, [r3, #20]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7fe fa18 	bl	800141a <_ZN7Encoder16getTotalDistanceEv>
 8002fea:	eeb0 8a40 	vmov.f32	s16, s0
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	699b      	ldr	r3, [r3, #24]
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f000 fcc3 	bl	800397e <_ZN8Odometry8getThetaEv>
 8002ff8:	ec53 2b10 	vmov	r2, r3, d0
 8002ffc:	4610      	mov	r0, r2
 8002ffe:	4619      	mov	r1, r3
 8003000:	f7fd fe0a 	bl	8000c18 <__aeabi_d2f>
 8003004:	4603      	mov	r3, r0
 8003006:	ee00 3a90 	vmov	s1, r3
 800300a:	eeb0 0a48 	vmov.f32	s0, s16
 800300e:	4620      	mov	r0, r4
 8003010:	f000 f911 	bl	8003236 <_ZN6Logger21storeDistanceAndThetaEff>
		encoder_->clearTotalCnt();
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	695b      	ldr	r3, [r3, #20]
 8003018:	4618      	mov	r0, r3
 800301a:	f7fe fa3d 	bl	8001498 <_ZN7Encoder13clearTotalCntEv>
		odometry_->clearPotition();
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	699b      	ldr	r3, [r3, #24]
 8003022:	4618      	mov	r0, r3
 8003024:	f000 fcbc 	bl	80039a0 <_ZN8Odometry13clearPotitionEv>
		mon_store_cnt++;
 8003028:	4b05      	ldr	r3, [pc, #20]	; (8003040 <_ZN9LineTrace9storeLogsEv+0xa0>)
 800302a:	881b      	ldrh	r3, [r3, #0]
 800302c:	3301      	adds	r3, #1
 800302e:	b29a      	uxth	r2, r3
 8003030:	4b03      	ldr	r3, [pc, #12]	; (8003040 <_ZN9LineTrace9storeLogsEv+0xa0>)
 8003032:	801a      	strh	r2, [r3, #0]
	}
}
 8003034:	bf00      	nop
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	ecbd 8b02 	vpop	{d8}
 800303e:	bd90      	pop	{r4, r7, pc}
 8003040:	20000264 	.word	0x20000264

08003044 <_ZN6LoggerC1Ev>:
#include "HAL_SDcard_lib.h"
#include <stdio.h>
#include "Macro.h"
#include "AQM0802.h"

Logger::Logger() : recording_flag_(false), log_index_tim_(0), log_index_tim2_(0), log_index_dis_(0){}
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003052:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8003056:	2200      	movs	r2, #0
 8003058:	701a      	strb	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003060:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003064:	2200      	movs	r2, #0
 8003066:	801a      	strh	r2, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800306e:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8003072:	2200      	movs	r2, #0
 8003074:	801a      	strh	r2, [r3, #0]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800307c:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 8003080:	2200      	movs	r2, #0
 8003082:	801a      	strh	r2, [r3, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4618      	mov	r0, r3
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
	...

08003094 <_ZN6Logger10sdCardInitEv>:

bool Logger::sdCardInit()
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
	bool ret = false;
 800309c:	2300      	movs	r3, #0
 800309e:	73fb      	strb	r3, [r7, #15]

	if(sd_mount() == 1){
 80030a0:	f7fe fb94 	bl	80017cc <sd_mount>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	bf0c      	ite	eq
 80030aa:	2301      	moveq	r3, #1
 80030ac:	2300      	movne	r3, #0
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d019      	beq.n	80030e8 <_ZN6Logger10sdCardInitEv+0x54>
	  printf("mount success\r\n");
 80030b4:	481b      	ldr	r0, [pc, #108]	; (8003124 <_ZN6Logger10sdCardInitEv+0x90>)
 80030b6:	f011 f831 	bl	801411c <puts>

	  lcd_clear();
 80030ba:	f7fd fff1 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 80030be:	2100      	movs	r1, #0
 80030c0:	2000      	movs	r0, #0
 80030c2:	f7fd fffd 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 80030c6:	4818      	ldr	r0, [pc, #96]	; (8003128 <_ZN6Logger10sdCardInitEv+0x94>)
 80030c8:	f7fe f824 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 80030cc:	2101      	movs	r1, #1
 80030ce:	2000      	movs	r0, #0
 80030d0:	f7fd fff6 	bl	80010c0 <lcd_locate>
	  lcd_printf("success");
 80030d4:	4815      	ldr	r0, [pc, #84]	; (800312c <_ZN6Logger10sdCardInitEv+0x98>)
 80030d6:	f7fe f81d 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 80030da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80030de:	f004 fbb5 	bl	800784c <HAL_Delay>

	  ret = true;
 80030e2:	2301      	movs	r3, #1
 80030e4:	73fb      	strb	r3, [r7, #15]
 80030e6:	e018      	b.n	800311a <_ZN6Logger10sdCardInitEv+0x86>
	}
	else{
	  printf("mount error\r\n");
 80030e8:	4811      	ldr	r0, [pc, #68]	; (8003130 <_ZN6Logger10sdCardInitEv+0x9c>)
 80030ea:	f011 f817 	bl	801411c <puts>

	  lcd_clear();
 80030ee:	f7fd ffd7 	bl	80010a0 <lcd_clear>
	  lcd_locate(0,0);
 80030f2:	2100      	movs	r1, #0
 80030f4:	2000      	movs	r0, #0
 80030f6:	f7fd ffe3 	bl	80010c0 <lcd_locate>
	  lcd_printf("SD mount");
 80030fa:	480b      	ldr	r0, [pc, #44]	; (8003128 <_ZN6Logger10sdCardInitEv+0x94>)
 80030fc:	f7fe f80a 	bl	8001114 <lcd_printf>
	  lcd_locate(0,1);
 8003100:	2101      	movs	r1, #1
 8003102:	2000      	movs	r0, #0
 8003104:	f7fd ffdc 	bl	80010c0 <lcd_locate>
	  lcd_printf("fail");
 8003108:	480a      	ldr	r0, [pc, #40]	; (8003134 <_ZN6Logger10sdCardInitEv+0xa0>)
 800310a:	f7fe f803 	bl	8001114 <lcd_printf>
	  HAL_Delay(1000);
 800310e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003112:	f004 fb9b 	bl	800784c <HAL_Delay>

	  ret = false;
 8003116:	2300      	movs	r3, #0
 8003118:	73fb      	strb	r3, [r7, #15]
	//data[0] = 100;
	//sd_write_array_int("sdio", "write1.txt", DATA_SIZE, data, ADD_WRITE); //write
	//sd_read_array_int("sdio", "write1.txt", DATA_SIZE, temp); //read
	//sd_write_array_int("sdio", "write2.txt", DATA_SIZE, temp, ADD_WRITE); //write

	return ret;
 800311a:	7bfb      	ldrb	r3, [r7, #15]
}
 800311c:	4618      	mov	r0, r3
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	080182c4 	.word	0x080182c4
 8003128:	080182d4 	.word	0x080182d4
 800312c:	080182e0 	.word	0x080182e0
 8003130:	080182e8 	.word	0x080182e8
 8003134:	080182f8 	.word	0x080182f8

08003138 <_ZN6Logger8storeLogEf>:

	}

}
void Logger::storeLog(float data)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800314a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 800314e:	781b      	ldrb	r3, [r3, #0]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d029      	beq.n	80031a8 <_ZN6Logger8storeLogEf+0x70>
		store_data_float_[log_index_tim_] = data;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800315a:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 800315e:	881b      	ldrh	r3, [r3, #0]
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	4413      	add	r3, r2
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	601a      	str	r2, [r3, #0]

		log_index_tim_++;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003170:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003174:	881b      	ldrh	r3, [r3, #0]
 8003176:	3301      	adds	r3, #1
 8003178:	b29a      	uxth	r2, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003180:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003184:	801a      	strh	r2, [r3, #0]

		if(log_index_tim_ >= LOG_DATA_SIZE_TIM) log_index_tim_ = 0;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800318c:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8003190:	881b      	ldrh	r3, [r3, #0]
 8003192:	f241 3287 	movw	r2, #4999	; 0x1387
 8003196:	4293      	cmp	r3, r2
 8003198:	d906      	bls.n	80031a8 <_ZN6Logger8storeLogEf+0x70>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80031a0:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 80031a4:	2200      	movs	r2, #0
 80031a6:	801a      	strh	r2, [r3, #0]
	}
}
 80031a8:	bf00      	nop
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <_ZN6Logger9storeLog2Ef>:
void Logger::storeLog2(float data)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	ed87 0a00 	vstr	s0, [r7]
	if(recording_flag_ == true){
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80031c6:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d02c      	beq.n	800322a <_ZN6Logger9storeLog2Ef+0x76>
		store_data_float2_[log_index_tim2_] = data;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80031d6:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 80031da:	881b      	ldrh	r3, [r3, #0]
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 80031e2:	3308      	adds	r3, #8
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	4413      	add	r3, r2
 80031e8:	683a      	ldr	r2, [r7, #0]
 80031ea:	601a      	str	r2, [r3, #0]

		log_index_tim2_++;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80031f2:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 80031f6:	881b      	ldrh	r3, [r3, #0]
 80031f8:	3301      	adds	r3, #1
 80031fa:	b29a      	uxth	r2, r3
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003202:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8003206:	801a      	strh	r2, [r3, #0]

		if(log_index_tim2_ >= LOG_DATA_SIZE_TIM2) log_index_tim2_ = 0;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800320e:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8003212:	881b      	ldrh	r3, [r3, #0]
 8003214:	f241 3287 	movw	r2, #4999	; 0x1387
 8003218:	4293      	cmp	r3, r2
 800321a:	d906      	bls.n	800322a <_ZN6Logger9storeLog2Ef+0x76>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003222:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8003226:	2200      	movs	r2, #0
 8003228:	801a      	strh	r2, [r3, #0]
	}
}
 800322a:	bf00      	nop
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr

08003236 <_ZN6Logger21storeDistanceAndThetaEff>:
{

}

void Logger::storeDistanceAndTheta(float distance, float theta)
{
 8003236:	b480      	push	{r7}
 8003238:	b085      	sub	sp, #20
 800323a:	af00      	add	r7, sp, #0
 800323c:	60f8      	str	r0, [r7, #12]
 800323e:	ed87 0a02 	vstr	s0, [r7, #8]
 8003242:	edc7 0a01 	vstr	s1, [r7, #4]
	//if(recording_flag_ == true){
		store_distance_[log_index_dis_] = distance;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800324c:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 8003250:	881b      	ldrh	r3, [r3, #0]
 8003252:	68fa      	ldr	r2, [r7, #12]
 8003254:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8003258:	3310      	adds	r3, #16
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	4413      	add	r3, r2
 800325e:	68ba      	ldr	r2, [r7, #8]
 8003260:	601a      	str	r2, [r3, #0]
		store_theta_[log_index_dis_] = theta;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003268:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 800326c:	881b      	ldrh	r3, [r3, #0]
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	f503 537a 	add.w	r3, r3, #16000	; 0x3e80
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	4413      	add	r3, r2
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	601a      	str	r2, [r3, #0]

		log_index_dis_++;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003282:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 8003286:	881b      	ldrh	r3, [r3, #0]
 8003288:	3301      	adds	r3, #1
 800328a:	b29a      	uxth	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 8003292:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 8003296:	801a      	strh	r2, [r3, #0]

		if(log_index_dis_ >= LOG_DATA_SIZE_DIS) log_index_dis_ = 0;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 800329e:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 80032a2:	881b      	ldrh	r3, [r3, #0]
 80032a4:	f241 726f 	movw	r2, #5999	; 0x176f
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d906      	bls.n	80032ba <_ZN6Logger21storeDistanceAndThetaEff+0x84>
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80032b2:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 80032b6:	2200      	movs	r2, #0
 80032b8:	801a      	strh	r2, [r3, #0]
	//}
}
 80032ba:	bf00      	nop
 80032bc:	3714      	adds	r7, #20
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr

080032c6 <_ZN6Logger23getDistanceArrayPointerEv>:

const float *Logger::getDistanceArrayPointer()
{
 80032c6:	b480      	push	{r7}
 80032c8:	b083      	sub	sp, #12
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
	return store_distance_;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 80032d4:	3340      	adds	r3, #64	; 0x40
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr

080032e2 <_ZN6Logger20getThetaArrayPointerEv>:

const float *Logger::getThetaArrayPointer()
{
 80032e2:	b480      	push	{r7}
 80032e4:	b083      	sub	sp, #12
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
	return store_theta_;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr

080032fc <_ZN6Logger8saveLogsEPKcS1_>:

void Logger::saveLogs(const char *folder_name, const char *file_name)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af02      	add	r7, sp, #8
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM, store_data_float_, OVER_WRITE); //write
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	2300      	movs	r3, #0
 800330c:	9300      	str	r3, [sp, #0]
 800330e:	4613      	mov	r3, r2
 8003310:	f241 3288 	movw	r2, #5000	; 0x1388
 8003314:	6879      	ldr	r1, [r7, #4]
 8003316:	68b8      	ldr	r0, [r7, #8]
 8003318:	f7fe f966 	bl	80015e8 <sd_write_array_float>
}
 800331c:	bf00      	nop
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}

08003324 <_ZN6Logger9saveLogs2EPKcS1_>:
void Logger::saveLogs2(const char *folder_name, const char *file_name)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b086      	sub	sp, #24
 8003328:	af02      	add	r7, sp, #8
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
	sd_write_array_float(folder_name, file_name, LOG_DATA_SIZE_TIM2, store_data_float2_, OVER_WRITE); //write
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 8003336:	3320      	adds	r3, #32
 8003338:	2200      	movs	r2, #0
 800333a:	9200      	str	r2, [sp, #0]
 800333c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003340:	6879      	ldr	r1, [r7, #4]
 8003342:	68b8      	ldr	r0, [r7, #8]
 8003344:	f7fe f950 	bl	80015e8 <sd_write_array_float>
}
 8003348:	bf00      	nop
 800334a:	3710      	adds	r7, #16
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>:

void Logger::saveDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b086      	sub	sp, #24
 8003354:	af02      	add	r7, sp, #8
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	607a      	str	r2, [r7, #4]
 800335c:	603b      	str	r3, [r7, #0]
	sd_write_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_, OVER_WRITE); //write
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 8003364:	3340      	adds	r3, #64	; 0x40
 8003366:	2200      	movs	r2, #0
 8003368:	9200      	str	r2, [sp, #0]
 800336a:	f241 7270 	movw	r2, #6000	; 0x1770
 800336e:	6879      	ldr	r1, [r7, #4]
 8003370:	68b8      	ldr	r0, [r7, #8]
 8003372:	f7fe f939 	bl	80015e8 <sd_write_array_float>
	sd_write_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_, OVER_WRITE); //write
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f503 427a 	add.w	r2, r3, #64000	; 0xfa00
 800337c:	2300      	movs	r3, #0
 800337e:	9300      	str	r3, [sp, #0]
 8003380:	4613      	mov	r3, r2
 8003382:	f241 7270 	movw	r2, #6000	; 0x1770
 8003386:	6839      	ldr	r1, [r7, #0]
 8003388:	68b8      	ldr	r0, [r7, #8]
 800338a:	f7fe f92d 	bl	80015e8 <sd_write_array_float>
}
 800338e:	bf00      	nop
 8003390:	3710      	adds	r7, #16
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <_ZN6Logger22importDistanceAndThetaEPKcS1_S1_>:

void Logger::importDistanceAndTheta(const char *folder_name, const char *file_name1, const char *file_name2)
{
 8003396:	b580      	push	{r7, lr}
 8003398:	b084      	sub	sp, #16
 800339a:	af00      	add	r7, sp, #0
 800339c:	60f8      	str	r0, [r7, #12]
 800339e:	60b9      	str	r1, [r7, #8]
 80033a0:	607a      	str	r2, [r7, #4]
 80033a2:	603b      	str	r3, [r7, #0]
	sd_read_array_float(folder_name, file_name1, LOG_DATA_SIZE_DIS, store_distance_); //read
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 80033aa:	3340      	adds	r3, #64	; 0x40
 80033ac:	f241 7270 	movw	r2, #6000	; 0x1770
 80033b0:	6879      	ldr	r1, [r7, #4]
 80033b2:	68b8      	ldr	r0, [r7, #8]
 80033b4:	f7fe f97e 	bl	80016b4 <sd_read_array_float>
	sd_read_array_float(folder_name, file_name2, LOG_DATA_SIZE_DIS, store_theta_); //read
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
 80033be:	f241 7270 	movw	r2, #6000	; 0x1770
 80033c2:	6839      	ldr	r1, [r7, #0]
 80033c4:	68b8      	ldr	r0, [r7, #8]
 80033c6:	f7fe f975 	bl	80016b4 <sd_read_array_float>
}
 80033ca:	bf00      	nop
 80033cc:	3710      	adds	r7, #16
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <_ZN6Logger9resetLogsEv>:
	user_fclose();
}
*/

void Logger::resetLogs()
{
 80033d2:	b480      	push	{r7}
 80033d4:	b093      	sub	sp, #76	; 0x4c
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
	for(auto &log : store_data_float_){
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	637b      	str	r3, [r7, #52]	; 0x34
 80033de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033e0:	647b      	str	r3, [r7, #68]	; 0x44
 80033e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033e4:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 80033e8:	3320      	adds	r3, #32
 80033ea:	633b      	str	r3, [r7, #48]	; 0x30
 80033ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80033ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d009      	beq.n	8003408 <_ZN6Logger9resetLogsEv+0x36>
 80033f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033f6:	62fb      	str	r3, [r7, #44]	; 0x2c
		log = 0;
 80033f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033fa:	f04f 0200 	mov.w	r2, #0
 80033fe:	601a      	str	r2, [r3, #0]
	for(auto &log : store_data_float_){
 8003400:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003402:	3304      	adds	r3, #4
 8003404:	647b      	str	r3, [r7, #68]	; 0x44
 8003406:	e7f1      	b.n	80033ec <_ZN6Logger9resetLogsEv+0x1a>
	}
	for(auto &log : store_data_float2_){
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 800340e:	3320      	adds	r3, #32
 8003410:	62bb      	str	r3, [r7, #40]	; 0x28
 8003412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003414:	643b      	str	r3, [r7, #64]	; 0x40
 8003416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003418:	f503 439c 	add.w	r3, r3, #19968	; 0x4e00
 800341c:	3320      	adds	r3, #32
 800341e:	627b      	str	r3, [r7, #36]	; 0x24
 8003420:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003424:	429a      	cmp	r2, r3
 8003426:	d009      	beq.n	800343c <_ZN6Logger9resetLogsEv+0x6a>
 8003428:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800342a:	623b      	str	r3, [r7, #32]
		log = 0;
 800342c:	6a3b      	ldr	r3, [r7, #32]
 800342e:	f04f 0200 	mov.w	r2, #0
 8003432:	601a      	str	r2, [r3, #0]
	for(auto &log : store_data_float2_){
 8003434:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003436:	3304      	adds	r3, #4
 8003438:	643b      	str	r3, [r7, #64]	; 0x40
 800343a:	e7f1      	b.n	8003420 <_ZN6Logger9resetLogsEv+0x4e>
	/*
	for(auto &log : store_data_uint16_){
		log = 0;
	}
	*/
	for(auto &log : store_distance_){
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 8003442:	3340      	adds	r3, #64	; 0x40
 8003444:	61fb      	str	r3, [r7, #28]
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	63fb      	str	r3, [r7, #60]	; 0x3c
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8003450:	3340      	adds	r3, #64	; 0x40
 8003452:	61bb      	str	r3, [r7, #24]
 8003454:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	429a      	cmp	r2, r3
 800345a:	d009      	beq.n	8003470 <_ZN6Logger9resetLogsEv+0x9e>
 800345c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800345e:	617b      	str	r3, [r7, #20]
		log = 0;
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	f04f 0200 	mov.w	r2, #0
 8003466:	601a      	str	r2, [r3, #0]
	for(auto &log : store_distance_){
 8003468:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800346a:	3304      	adds	r3, #4
 800346c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800346e:	e7f1      	b.n	8003454 <_ZN6Logger9resetLogsEv+0x82>
	}
	for(auto &log : store_theta_){
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f503 437a 	add.w	r3, r3, #64000	; 0xfa00
 8003476:	613b      	str	r3, [r7, #16]
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	63bb      	str	r3, [r7, #56]	; 0x38
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	f503 43bb 	add.w	r3, r3, #23936	; 0x5d80
 8003482:	3340      	adds	r3, #64	; 0x40
 8003484:	60fb      	str	r3, [r7, #12]
 8003486:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	429a      	cmp	r2, r3
 800348c:	d009      	beq.n	80034a2 <_ZN6Logger9resetLogsEv+0xd0>
 800348e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003490:	60bb      	str	r3, [r7, #8]
		log = 0;
 8003492:	68bb      	ldr	r3, [r7, #8]
 8003494:	f04f 0200 	mov.w	r2, #0
 8003498:	601a      	str	r2, [r3, #0]
	for(auto &log : store_theta_){
 800349a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800349c:	3304      	adds	r3, #4
 800349e:	63bb      	str	r3, [r7, #56]	; 0x38
 80034a0:	e7f1      	b.n	8003486 <_ZN6Logger9resetLogsEv+0xb4>
	}

	log_index_tim_ = 0;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80034a8:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 80034ac:	2200      	movs	r2, #0
 80034ae:	801a      	strh	r2, [r3, #0]
	log_index_dis_ = 0;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80034b6:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 80034ba:	2200      	movs	r2, #0
 80034bc:	801a      	strh	r2, [r3, #0]
}
 80034be:	bf00      	nop
 80034c0:	374c      	adds	r7, #76	; 0x4c
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr

080034ca <_ZN6Logger5startEv>:

void Logger::start()
{
 80034ca:	b480      	push	{r7}
 80034cc:	b083      	sub	sp, #12
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	6078      	str	r0, [r7, #4]
	recording_flag_ = true;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80034d8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80034dc:	2201      	movs	r2, #1
 80034de:	701a      	strb	r2, [r3, #0]
}
 80034e0:	bf00      	nop
 80034e2:	370c      	adds	r7, #12
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr

080034ec <_ZN6Logger4stopEv>:

void Logger::stop()
{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
	recording_flag_ = false;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f503 33ab 	add.w	r3, r3, #87552	; 0x15600
 80034fa:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80034fe:	2200      	movs	r2, #0
 8003500:	701a      	strb	r2, [r3, #0]
}
 8003502:	bf00      	nop
 8003504:	370c      	adds	r7, #12
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr

0800350e <_ZN5MotorC1Ev>:

#include "Motor.hpp"
#include "G_variables.h"


Motor::Motor() : temp_left_counter_period_(0), temp_right_counter_period_(0){}
 800350e:	b480      	push	{r7}
 8003510:	b083      	sub	sp, #12
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2200      	movs	r2, #0
 800351a:	801a      	strh	r2, [r3, #0]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	805a      	strh	r2, [r3, #2]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4618      	mov	r0, r3
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <_ZN5Motor4initEv>:

void Motor::init()
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
	//PWM start
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8003538:	2108      	movs	r1, #8
 800353a:	4805      	ldr	r0, [pc, #20]	; (8003550 <_ZN5Motor4initEv+0x20>)
 800353c:	f009 fb4e 	bl	800cbdc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8003540:	210c      	movs	r1, #12
 8003542:	4803      	ldr	r0, [pc, #12]	; (8003550 <_ZN5Motor4initEv+0x20>)
 8003544:	f009 fb4a 	bl	800cbdc <HAL_TIM_PWM_Start>

}
 8003548:	bf00      	nop
 800354a:	3708      	adds	r7, #8
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	20035a2c 	.word	0x20035a2c

08003554 <_ZN5Motor9motorCtrlEv>:

void Motor::motorCtrl()
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
	uint16_t left_counter_period, right_counter_period;

	if(temp_left_counter_period_ < 0) {
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003562:	2b00      	cmp	r3, #0
 8003564:	da0d      	bge.n	8003582 <_ZN5Motor9motorCtrlEv+0x2e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 8003566:	2200      	movs	r2, #0
 8003568:	f44f 7100 	mov.w	r1, #512	; 0x200
 800356c:	481f      	ldr	r0, [pc, #124]	; (80035ec <_ZN5Motor9motorCtrlEv+0x98>)
 800356e:	f005 fc03 	bl	8008d78 <HAL_GPIO_WritePin>
		left_counter_period = -1 * temp_left_counter_period_;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003578:	b29b      	uxth	r3, r3
 800357a:	425b      	negs	r3, r3
 800357c:	b29b      	uxth	r3, r3
 800357e:	81fb      	strh	r3, [r7, #14]
 8003580:	e00a      	b.n	8003598 <_ZN5Motor9motorCtrlEv+0x44>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8003582:	2201      	movs	r2, #1
 8003584:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003588:	4818      	ldr	r0, [pc, #96]	; (80035ec <_ZN5Motor9motorCtrlEv+0x98>)
 800358a:	f005 fbf5 	bl	8008d78 <HAL_GPIO_WritePin>
		left_counter_period = temp_left_counter_period_;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003594:	b29b      	uxth	r3, r3
 8003596:	81fb      	strh	r3, [r7, #14]
	}

	if(temp_right_counter_period_ < 0) {
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	da0d      	bge.n	80035be <_ZN5Motor9motorCtrlEv+0x6a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_SET);
 80035a2:	2201      	movs	r2, #1
 80035a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80035a8:	4810      	ldr	r0, [pc, #64]	; (80035ec <_ZN5Motor9motorCtrlEv+0x98>)
 80035aa:	f005 fbe5 	bl	8008d78 <HAL_GPIO_WritePin>
		right_counter_period = -1 * temp_right_counter_period_;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	425b      	negs	r3, r3
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	81bb      	strh	r3, [r7, #12]
 80035bc:	e00a      	b.n	80035d4 <_ZN5Motor9motorCtrlEv+0x80>
	}
	else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 80035be:	2200      	movs	r2, #0
 80035c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80035c4:	4809      	ldr	r0, [pc, #36]	; (80035ec <_ZN5Motor9motorCtrlEv+0x98>)
 80035c6:	f005 fbd7 	bl	8008d78 <HAL_GPIO_WritePin>
		right_counter_period = temp_right_counter_period_;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, left_counter_period);
 80035d4:	89fa      	ldrh	r2, [r7, #14]
 80035d6:	4b06      	ldr	r3, [pc, #24]	; (80035f0 <_ZN5Motor9motorCtrlEv+0x9c>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, right_counter_period);
 80035dc:	89ba      	ldrh	r2, [r7, #12]
 80035de:	4b04      	ldr	r3, [pc, #16]	; (80035f0 <_ZN5Motor9motorCtrlEv+0x9c>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80035e4:	bf00      	nop
 80035e6:	3710      	adds	r7, #16
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	40020c00 	.word	0x40020c00
 80035f0:	20035a2c 	.word	0x20035a2c

080035f4 <_ZN5Motor8setRatioEdd>:

void Motor::setRatio(double left_ratio, double right_ratio)
{
 80035f4:	b590      	push	{r4, r7, lr}
 80035f6:	b087      	sub	sp, #28
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6178      	str	r0, [r7, #20]
 80035fc:	ed87 0b02 	vstr	d0, [r7, #8]
 8003600:	ed87 1b00 	vstr	d1, [r7]
	if(left_ratio > 1) left_ratio = 1;
 8003604:	f04f 0200 	mov.w	r2, #0
 8003608:	4b30      	ldr	r3, [pc, #192]	; (80036cc <_ZN5Motor8setRatioEdd+0xd8>)
 800360a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800360e:	f7fd fa9b 	bl	8000b48 <__aeabi_dcmpgt>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d005      	beq.n	8003624 <_ZN5Motor8setRatioEdd+0x30>
 8003618:	f04f 0300 	mov.w	r3, #0
 800361c:	4c2b      	ldr	r4, [pc, #172]	; (80036cc <_ZN5Motor8setRatioEdd+0xd8>)
 800361e:	e9c7 3402 	strd	r3, r4, [r7, #8]
 8003622:	e00e      	b.n	8003642 <_ZN5Motor8setRatioEdd+0x4e>
	else if(left_ratio < -1) left_ratio = -1;
 8003624:	f04f 0200 	mov.w	r2, #0
 8003628:	4b29      	ldr	r3, [pc, #164]	; (80036d0 <_ZN5Motor8setRatioEdd+0xdc>)
 800362a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800362e:	f7fd fa6d 	bl	8000b0c <__aeabi_dcmplt>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d004      	beq.n	8003642 <_ZN5Motor8setRatioEdd+0x4e>
 8003638:	f04f 0300 	mov.w	r3, #0
 800363c:	4c24      	ldr	r4, [pc, #144]	; (80036d0 <_ZN5Motor8setRatioEdd+0xdc>)
 800363e:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if(right_ratio > 1) right_ratio = 1;
 8003642:	f04f 0200 	mov.w	r2, #0
 8003646:	4b21      	ldr	r3, [pc, #132]	; (80036cc <_ZN5Motor8setRatioEdd+0xd8>)
 8003648:	e9d7 0100 	ldrd	r0, r1, [r7]
 800364c:	f7fd fa7c 	bl	8000b48 <__aeabi_dcmpgt>
 8003650:	4603      	mov	r3, r0
 8003652:	2b00      	cmp	r3, #0
 8003654:	d005      	beq.n	8003662 <_ZN5Motor8setRatioEdd+0x6e>
 8003656:	f04f 0300 	mov.w	r3, #0
 800365a:	4c1c      	ldr	r4, [pc, #112]	; (80036cc <_ZN5Motor8setRatioEdd+0xd8>)
 800365c:	e9c7 3400 	strd	r3, r4, [r7]
 8003660:	e00e      	b.n	8003680 <_ZN5Motor8setRatioEdd+0x8c>
	else if(right_ratio < -1) right_ratio = -1;
 8003662:	f04f 0200 	mov.w	r2, #0
 8003666:	4b1a      	ldr	r3, [pc, #104]	; (80036d0 <_ZN5Motor8setRatioEdd+0xdc>)
 8003668:	e9d7 0100 	ldrd	r0, r1, [r7]
 800366c:	f7fd fa4e 	bl	8000b0c <__aeabi_dcmplt>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d004      	beq.n	8003680 <_ZN5Motor8setRatioEdd+0x8c>
 8003676:	f04f 0300 	mov.w	r3, #0
 800367a:	4c15      	ldr	r4, [pc, #84]	; (80036d0 <_ZN5Motor8setRatioEdd+0xdc>)
 800367c:	e9c7 3400 	strd	r3, r4, [r7]

	temp_left_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * left_ratio);
 8003680:	f04f 0200 	mov.w	r2, #0
 8003684:	4b13      	ldr	r3, [pc, #76]	; (80036d4 <_ZN5Motor8setRatioEdd+0xe0>)
 8003686:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800368a:	f7fc ffcd 	bl	8000628 <__aeabi_dmul>
 800368e:	4603      	mov	r3, r0
 8003690:	460c      	mov	r4, r1
 8003692:	4618      	mov	r0, r3
 8003694:	4621      	mov	r1, r4
 8003696:	f7fd fa77 	bl	8000b88 <__aeabi_d2iz>
 800369a:	4603      	mov	r3, r0
 800369c:	b21a      	sxth	r2, r3
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	801a      	strh	r2, [r3, #0]
	temp_right_counter_period_ = (int)((double)MAX_COUNTER_PERIOD * right_ratio);
 80036a2:	f04f 0200 	mov.w	r2, #0
 80036a6:	4b0b      	ldr	r3, [pc, #44]	; (80036d4 <_ZN5Motor8setRatioEdd+0xe0>)
 80036a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80036ac:	f7fc ffbc 	bl	8000628 <__aeabi_dmul>
 80036b0:	4603      	mov	r3, r0
 80036b2:	460c      	mov	r4, r1
 80036b4:	4618      	mov	r0, r3
 80036b6:	4621      	mov	r1, r4
 80036b8:	f7fd fa66 	bl	8000b88 <__aeabi_d2iz>
 80036bc:	4603      	mov	r3, r0
 80036be:	b21a      	sxth	r2, r3
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	805a      	strh	r2, [r3, #2]

}
 80036c4:	bf00      	nop
 80036c6:	371c      	adds	r7, #28
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd90      	pop	{r4, r7, pc}
 80036cc:	3ff00000 	.word	0x3ff00000
 80036d0:	bff00000 	.word	0xbff00000
 80036d4:	409c2000 	.word	0x409c2000

080036d8 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>:

#define DELTA_T 0.001

float monitor_x, monitor_y, monitor_theta;

Odometry::Odometry(Encoder *encoder, IMU *imu, VelocityCtrl *velocity_ctrl) : x_robot_(0), y_robot_(0), theta_(0), x_sens_(0), y_sens_(0)
 80036d8:	b490      	push	{r4, r7}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
 80036e4:	603b      	str	r3, [r7, #0]
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	f04f 0300 	mov.w	r3, #0
 80036ec:	f04f 0400 	mov.w	r4, #0
 80036f0:	e9c2 3404 	strd	r3, r4, [r2, #16]
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	f04f 0300 	mov.w	r3, #0
 80036fa:	f04f 0400 	mov.w	r4, #0
 80036fe:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8003702:	68fa      	ldr	r2, [r7, #12]
 8003704:	f04f 0300 	mov.w	r3, #0
 8003708:	f04f 0400 	mov.w	r4, #0
 800370c:	e9c2 3408 	strd	r3, r4, [r2, #32]
 8003710:	68fa      	ldr	r2, [r7, #12]
 8003712:	f04f 0300 	mov.w	r3, #0
 8003716:	f04f 0400 	mov.w	r4, #0
 800371a:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
 800371e:	68fa      	ldr	r2, [r7, #12]
 8003720:	f04f 0300 	mov.w	r3, #0
 8003724:	f04f 0400 	mov.w	r4, #0
 8003728:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
{
	encoder_ = encoder;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	68ba      	ldr	r2, [r7, #8]
 8003730:	601a      	str	r2, [r3, #0]
	imu_ = imu;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	605a      	str	r2, [r3, #4]
	velocity_ctrl_ = velocity_ctrl;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	609a      	str	r2, [r3, #8]
}
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	4618      	mov	r0, r3
 8003742:	3710      	adds	r7, #16
 8003744:	46bd      	mov	sp, r7
 8003746:	bc90      	pop	{r4, r7}
 8003748:	4770      	bx	lr
 800374a:	0000      	movs	r0, r0
 800374c:	0000      	movs	r0, r0
	...

08003750 <_ZN8Odometry12calcPotitionEv>:


void Odometry::calcPotition()
{
 8003750:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003754:	b086      	sub	sp, #24
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
	//float current_velocity = velocity_ctrl_->getCurrentVelocity();
	double current_omega = imu_->getOmega();
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	4618      	mov	r0, r3
 8003760:	f7fe fa02 	bl	8001b68 <_ZN3IMU8getOmegaEv>
 8003764:	ee10 3a10 	vmov	r3, s0
 8003768:	4618      	mov	r0, r3
 800376a:	f7fc ff05 	bl	8000578 <__aeabi_f2d>
 800376e:	4603      	mov	r3, r0
 8003770:	460c      	mov	r4, r1
 8003772:	e9c7 3404 	strd	r3, r4, [r7, #16]
	float distance = encoder_->getDistance();
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4618      	mov	r0, r3
 800377c:	f7fd fe3e 	bl	80013fc <_ZN7Encoder11getDistanceEv>
 8003780:	ed87 0a03 	vstr	s0, [r7, #12]

	delta_theta_ = current_omega * DELTA_T;
 8003784:	a376      	add	r3, pc, #472	; (adr r3, 8003960 <_ZN8Odometry12calcPotitionEv+0x210>)
 8003786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800378a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800378e:	f7fc ff4b 	bl	8000628 <__aeabi_dmul>
 8003792:	4603      	mov	r3, r0
 8003794:	460c      	mov	r4, r1
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38

	x_robot_ = x_robot_ + distance * cos(theta_ + delta_theta_ / 2);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80037a2:	68f8      	ldr	r0, [r7, #12]
 80037a4:	f7fc fee8 	bl	8000578 <__aeabi_f2d>
 80037a8:	4682      	mov	sl, r0
 80037aa:	468b      	mov	fp, r1
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80037b8:	f04f 0200 	mov.w	r2, #0
 80037bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80037c0:	f7fd f85c 	bl	800087c <__aeabi_ddiv>
 80037c4:	4602      	mov	r2, r0
 80037c6:	460b      	mov	r3, r1
 80037c8:	4640      	mov	r0, r8
 80037ca:	4649      	mov	r1, r9
 80037cc:	f7fc fd76 	bl	80002bc <__adddf3>
 80037d0:	4602      	mov	r2, r0
 80037d2:	460b      	mov	r3, r1
 80037d4:	ec43 2b17 	vmov	d7, r2, r3
 80037d8:	eeb0 0a47 	vmov.f32	s0, s14
 80037dc:	eef0 0a67 	vmov.f32	s1, s15
 80037e0:	f00e fd42 	bl	8012268 <cos>
 80037e4:	ec53 2b10 	vmov	r2, r3, d0
 80037e8:	4650      	mov	r0, sl
 80037ea:	4659      	mov	r1, fp
 80037ec:	f7fc ff1c 	bl	8000628 <__aeabi_dmul>
 80037f0:	4602      	mov	r2, r0
 80037f2:	460b      	mov	r3, r1
 80037f4:	4620      	mov	r0, r4
 80037f6:	4629      	mov	r1, r5
 80037f8:	f7fc fd60 	bl	80002bc <__adddf3>
 80037fc:	4603      	mov	r3, r0
 80037fe:	460c      	mov	r4, r1
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	e9c2 3404 	strd	r3, r4, [r2, #16]
	y_robot_ = y_robot_ + distance * sin(theta_ + delta_theta_ / 2);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800380c:	68f8      	ldr	r0, [r7, #12]
 800380e:	f7fc feb3 	bl	8000578 <__aeabi_f2d>
 8003812:	4682      	mov	sl, r0
 8003814:	468b      	mov	fp, r1
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	e9d3 8908 	ldrd	r8, r9, [r3, #32]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003822:	f04f 0200 	mov.w	r2, #0
 8003826:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800382a:	f7fd f827 	bl	800087c <__aeabi_ddiv>
 800382e:	4602      	mov	r2, r0
 8003830:	460b      	mov	r3, r1
 8003832:	4640      	mov	r0, r8
 8003834:	4649      	mov	r1, r9
 8003836:	f7fc fd41 	bl	80002bc <__adddf3>
 800383a:	4602      	mov	r2, r0
 800383c:	460b      	mov	r3, r1
 800383e:	ec43 2b17 	vmov	d7, r2, r3
 8003842:	eeb0 0a47 	vmov.f32	s0, s14
 8003846:	eef0 0a67 	vmov.f32	s1, s15
 800384a:	f00e fd51 	bl	80122f0 <sin>
 800384e:	ec53 2b10 	vmov	r2, r3, d0
 8003852:	4650      	mov	r0, sl
 8003854:	4659      	mov	r1, fp
 8003856:	f7fc fee7 	bl	8000628 <__aeabi_dmul>
 800385a:	4602      	mov	r2, r0
 800385c:	460b      	mov	r3, r1
 800385e:	4620      	mov	r0, r4
 8003860:	4629      	mov	r1, r5
 8003862:	f7fc fd2b 	bl	80002bc <__adddf3>
 8003866:	4603      	mov	r3, r0
 8003868:	460c      	mov	r4, r1
 800386a:	687a      	ldr	r2, [r7, #4]
 800386c:	e9c2 3406 	strd	r3, r4, [r2, #24]
	theta_= theta_ + delta_theta_;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 800387c:	461a      	mov	r2, r3
 800387e:	4623      	mov	r3, r4
 8003880:	f7fc fd1c 	bl	80002bc <__adddf3>
 8003884:	4603      	mov	r3, r0
 8003886:	460c      	mov	r4, r1
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	e9c2 3408 	strd	r3, r4, [r2, #32]

	x_sens_ = x_robot_ + SENSOR_LENGTH * cos(theta_); //calculate a sensor position from robot's center position
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	ed93 7b08 	vldr	d7, [r3, #32]
 800389a:	eeb0 0a47 	vmov.f32	s0, s14
 800389e:	eef0 0a67 	vmov.f32	s1, s15
 80038a2:	f00e fce1 	bl	8012268 <cos>
 80038a6:	ec51 0b10 	vmov	r0, r1, d0
 80038aa:	f04f 0200 	mov.w	r2, #0
 80038ae:	4b28      	ldr	r3, [pc, #160]	; (8003950 <_ZN8Odometry12calcPotitionEv+0x200>)
 80038b0:	f7fc feba 	bl	8000628 <__aeabi_dmul>
 80038b4:	4602      	mov	r2, r0
 80038b6:	460b      	mov	r3, r1
 80038b8:	4620      	mov	r0, r4
 80038ba:	4629      	mov	r1, r5
 80038bc:	f7fc fcfe 	bl	80002bc <__adddf3>
 80038c0:	4603      	mov	r3, r0
 80038c2:	460c      	mov	r4, r1
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = y_robot_ + SENSOR_LENGTH * sin(theta_);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	ed93 7b08 	vldr	d7, [r3, #32]
 80038d6:	eeb0 0a47 	vmov.f32	s0, s14
 80038da:	eef0 0a67 	vmov.f32	s1, s15
 80038de:	f00e fd07 	bl	80122f0 <sin>
 80038e2:	ec51 0b10 	vmov	r0, r1, d0
 80038e6:	f04f 0200 	mov.w	r2, #0
 80038ea:	4b19      	ldr	r3, [pc, #100]	; (8003950 <_ZN8Odometry12calcPotitionEv+0x200>)
 80038ec:	f7fc fe9c 	bl	8000628 <__aeabi_dmul>
 80038f0:	4602      	mov	r2, r0
 80038f2:	460b      	mov	r3, r1
 80038f4:	4620      	mov	r0, r4
 80038f6:	4629      	mov	r1, r5
 80038f8:	f7fc fce0 	bl	80002bc <__adddf3>
 80038fc:	4603      	mov	r3, r0
 80038fe:	460c      	mov	r4, r1
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30

	monitor_x = x_sens_;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	e9d3 340a 	ldrd	r3, r4, [r3, #40]	; 0x28
 800390c:	4618      	mov	r0, r3
 800390e:	4621      	mov	r1, r4
 8003910:	f7fd f982 	bl	8000c18 <__aeabi_d2f>
 8003914:	4602      	mov	r2, r0
 8003916:	4b0f      	ldr	r3, [pc, #60]	; (8003954 <_ZN8Odometry12calcPotitionEv+0x204>)
 8003918:	601a      	str	r2, [r3, #0]
	monitor_y = y_sens_;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8003920:	4618      	mov	r0, r3
 8003922:	4621      	mov	r1, r4
 8003924:	f7fd f978 	bl	8000c18 <__aeabi_d2f>
 8003928:	4602      	mov	r2, r0
 800392a:	4b0b      	ldr	r3, [pc, #44]	; (8003958 <_ZN8Odometry12calcPotitionEv+0x208>)
 800392c:	601a      	str	r2, [r3, #0]
	monitor_theta = theta_;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8003934:	4618      	mov	r0, r3
 8003936:	4621      	mov	r1, r4
 8003938:	f7fd f96e 	bl	8000c18 <__aeabi_d2f>
 800393c:	4602      	mov	r2, r0
 800393e:	4b07      	ldr	r3, [pc, #28]	; (800395c <_ZN8Odometry12calcPotitionEv+0x20c>)
 8003940:	601a      	str	r2, [r3, #0]
}
 8003942:	bf00      	nop
 8003944:	3718      	adds	r7, #24
 8003946:	46bd      	mov	sp, r7
 8003948:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800394c:	f3af 8000 	nop.w
 8003950:	405b8000 	.word	0x405b8000
 8003954:	2000027c 	.word	0x2000027c
 8003958:	20000280 	.word	0x20000280
 800395c:	20000284 	.word	0x20000284
 8003960:	d2f1a9fc 	.word	0xd2f1a9fc
 8003964:	3f50624d 	.word	0x3f50624d

08003968 <_ZN8Odometry4flipEv>:

void Odometry::flip()
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
	calcPotition();
 8003970:	6878      	ldr	r0, [r7, #4]
 8003972:	f7ff feed 	bl	8003750 <_ZN8Odometry12calcPotitionEv>
}
 8003976:	bf00      	nop
 8003978:	3708      	adds	r7, #8
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}

0800397e <_ZN8Odometry8getThetaEv>:
{
	return y_sens_;
}

double Odometry::getTheta()
{
 800397e:	b490      	push	{r4, r7}
 8003980:	b082      	sub	sp, #8
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
	return theta_;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 800398c:	ec44 3b17 	vmov	d7, r3, r4
}
 8003990:	eeb0 0a47 	vmov.f32	s0, s14
 8003994:	eef0 0a67 	vmov.f32	s1, s15
 8003998:	3708      	adds	r7, #8
 800399a:	46bd      	mov	sp, r7
 800399c:	bc90      	pop	{r4, r7}
 800399e:	4770      	bx	lr

080039a0 <_ZN8Odometry13clearPotitionEv>:
{
	return delta_theta_;
}

void Odometry::clearPotition()
{
 80039a0:	b490      	push	{r4, r7}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
	x_sens_ = 0;
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	f04f 0300 	mov.w	r3, #0
 80039ae:	f04f 0400 	mov.w	r4, #0
 80039b2:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	y_sens_ = 0;
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	f04f 0300 	mov.w	r3, #0
 80039bc:	f04f 0400 	mov.w	r4, #0
 80039c0:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
	theta_ = 0;
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	f04f 0300 	mov.w	r3, #0
 80039ca:	f04f 0400 	mov.w	r4, #0
 80039ce:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 80039d2:	bf00      	nop
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bc90      	pop	{r4, r7}
 80039da:	4770      	bx	lr

080039dc <_ZN13PathFollowingC1Ev>:

uint16_t mon_ref_num;
double mon_x, mon_y, mon_th;
double mon_log_dis, mon_log_th;

PathFollowing::PathFollowing() : execute_flag_(false), x_tar_(0), y_tar_(0), th_tar_(0), ref_num(0)
 80039dc:	b490      	push	{r4, r7}
 80039de:	b082      	sub	sp, #8
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	701a      	strb	r2, [r3, #0]
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	f04f 0300 	mov.w	r3, #0
 80039f0:	f04f 0400 	mov.w	r4, #0
 80039f4:	e9c2 3402 	strd	r3, r4, [r2, #8]
 80039f8:	687a      	ldr	r2, [r7, #4]
 80039fa:	f04f 0300 	mov.w	r3, #0
 80039fe:	f04f 0400 	mov.w	r4, #0
 8003a02:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	f04f 0300 	mov.w	r3, #0
 8003a0c:	f04f 0400 	mov.w	r4, #0
 8003a10:	e9c2 3406 	strd	r3, r4, [r2, #24]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	f503 33bb 	add.w	r3, r3, #95744	; 0x17600
 8003a1a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8003a1e:	2200      	movs	r2, #0
 8003a20:	801a      	strh	r2, [r3, #0]
{
	rtParam.kx = 0;
 8003a22:	4a29      	ldr	r2, [pc, #164]	; (8003ac8 <_ZN13PathFollowingC1Ev+0xec>)
 8003a24:	f04f 0300 	mov.w	r3, #0
 8003a28:	f04f 0400 	mov.w	r4, #0
 8003a2c:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = 0;
 8003a30:	4a25      	ldr	r2, [pc, #148]	; (8003ac8 <_ZN13PathFollowingC1Ev+0xec>)
 8003a32:	f04f 0300 	mov.w	r3, #0
 8003a36:	f04f 0400 	mov.w	r4, #0
 8003a3a:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = 0;
 8003a3e:	4a22      	ldr	r2, [pc, #136]	; (8003ac8 <_ZN13PathFollowingC1Ev+0xec>)
 8003a40:	f04f 0300 	mov.w	r3, #0
 8003a44:	f04f 0400 	mov.w	r4, #0
 8003a48:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.target_x = 0;
 8003a4c:	4a1f      	ldr	r2, [pc, #124]	; (8003acc <_ZN13PathFollowingC1Ev+0xf0>)
 8003a4e:	f04f 0300 	mov.w	r3, #0
 8003a52:	f04f 0400 	mov.w	r4, #0
 8003a56:	e9c2 3400 	strd	r3, r4, [r2]
	rtU.target_y = 0;
 8003a5a:	4a1c      	ldr	r2, [pc, #112]	; (8003acc <_ZN13PathFollowingC1Ev+0xf0>)
 8003a5c:	f04f 0300 	mov.w	r3, #0
 8003a60:	f04f 0400 	mov.w	r4, #0
 8003a64:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtU.th = 0;
 8003a68:	4a18      	ldr	r2, [pc, #96]	; (8003acc <_ZN13PathFollowingC1Ev+0xf0>)
 8003a6a:	f04f 0300 	mov.w	r3, #0
 8003a6e:	f04f 0400 	mov.w	r4, #0
 8003a72:	e9c2 3404 	strd	r3, r4, [r2, #16]
	rtU.x = 0;
 8003a76:	4a15      	ldr	r2, [pc, #84]	; (8003acc <_ZN13PathFollowingC1Ev+0xf0>)
 8003a78:	f04f 0300 	mov.w	r3, #0
 8003a7c:	f04f 0400 	mov.w	r4, #0
 8003a80:	e9c2 3406 	strd	r3, r4, [r2, #24]
	rtU.y = 0;
 8003a84:	4a11      	ldr	r2, [pc, #68]	; (8003acc <_ZN13PathFollowingC1Ev+0xf0>)
 8003a86:	f04f 0300 	mov.w	r3, #0
 8003a8a:	f04f 0400 	mov.w	r4, #0
 8003a8e:	e9c2 3408 	strd	r3, r4, [r2, #32]
	rtU.th_cur = 0;
 8003a92:	4a0e      	ldr	r2, [pc, #56]	; (8003acc <_ZN13PathFollowingC1Ev+0xf0>)
 8003a94:	f04f 0300 	mov.w	r3, #0
 8003a98:	f04f 0400 	mov.w	r4, #0
 8003a9c:	e9c2 340a 	strd	r3, r4, [r2, #40]	; 0x28
	rtY.V_tar = 0;
 8003aa0:	4a0b      	ldr	r2, [pc, #44]	; (8003ad0 <_ZN13PathFollowingC1Ev+0xf4>)
 8003aa2:	f04f 0300 	mov.w	r3, #0
 8003aa6:	f04f 0400 	mov.w	r4, #0
 8003aaa:	e9c2 3400 	strd	r3, r4, [r2]
	rtY.tar = 0;
 8003aae:	4a08      	ldr	r2, [pc, #32]	; (8003ad0 <_ZN13PathFollowingC1Ev+0xf4>)
 8003ab0:	f04f 0300 	mov.w	r3, #0
 8003ab4:	f04f 0400 	mov.w	r4, #0
 8003ab8:	e9c2 3402 	strd	r3, r4, [r2, #8]

}
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4618      	mov	r0, r3
 8003ac0:	3708      	adds	r7, #8
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bc90      	pop	{r4, r7}
 8003ac6:	4770      	bx	lr
 8003ac8:	20035f30 	.word	0x20035f30
 8003acc:	20035ec0 	.word	0x20035ec0
 8003ad0:	20035f20 	.word	0x20035f20

08003ad4 <_ZN13PathFollowing4initEv>:
	}

}

void PathFollowing::init()
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b088      	sub	sp, #32
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
	path_following_initialize();
 8003adc:	f001 fce0 	bl	80054a0 <path_following_initialize>

	double temp_kx, temp_ky, temp_kt;
	sd_read_array_double("PARAMS", "KX.TXT", 1, &temp_kx);
 8003ae0:	f107 0318 	add.w	r3, r7, #24
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	4915      	ldr	r1, [pc, #84]	; (8003b3c <_ZN13PathFollowing4initEv+0x68>)
 8003ae8:	4815      	ldr	r0, [pc, #84]	; (8003b40 <_ZN13PathFollowing4initEv+0x6c>)
 8003aea:	f7fd fe29 	bl	8001740 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KY.TXT", 1, &temp_ky);
 8003aee:	f107 0310 	add.w	r3, r7, #16
 8003af2:	2201      	movs	r2, #1
 8003af4:	4913      	ldr	r1, [pc, #76]	; (8003b44 <_ZN13PathFollowing4initEv+0x70>)
 8003af6:	4812      	ldr	r0, [pc, #72]	; (8003b40 <_ZN13PathFollowing4initEv+0x6c>)
 8003af8:	f7fd fe22 	bl	8001740 <sd_read_array_double>
	sd_read_array_double("PARAMS", "KT.TXT", 1, &temp_kt);
 8003afc:	f107 0308 	add.w	r3, r7, #8
 8003b00:	2201      	movs	r2, #1
 8003b02:	4911      	ldr	r1, [pc, #68]	; (8003b48 <_ZN13PathFollowing4initEv+0x74>)
 8003b04:	480e      	ldr	r0, [pc, #56]	; (8003b40 <_ZN13PathFollowing4initEv+0x6c>)
 8003b06:	f7fd fe1b 	bl	8001740 <sd_read_array_double>
	setGain(temp_kx, temp_ky, temp_kt);
 8003b0a:	ed97 7b06 	vldr	d7, [r7, #24]
 8003b0e:	ed97 6b04 	vldr	d6, [r7, #16]
 8003b12:	ed97 5b02 	vldr	d5, [r7, #8]
 8003b16:	eeb0 2a45 	vmov.f32	s4, s10
 8003b1a:	eef0 2a65 	vmov.f32	s5, s11
 8003b1e:	eeb0 1a46 	vmov.f32	s2, s12
 8003b22:	eef0 1a66 	vmov.f32	s3, s13
 8003b26:	eeb0 0a47 	vmov.f32	s0, s14
 8003b2a:	eef0 0a67 	vmov.f32	s1, s15
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f000 f80c 	bl	8003b4c <_ZN13PathFollowing7setGainEddd>
}
 8003b34:	bf00      	nop
 8003b36:	3720      	adds	r7, #32
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	08018300 	.word	0x08018300
 8003b40:	08018308 	.word	0x08018308
 8003b44:	08018310 	.word	0x08018310
 8003b48:	08018318 	.word	0x08018318

08003b4c <_ZN13PathFollowing7setGainEddd>:

void PathFollowing::setGain(double kx, double ky, double kt)
{
 8003b4c:	b490      	push	{r4, r7}
 8003b4e:	b088      	sub	sp, #32
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	61f8      	str	r0, [r7, #28]
 8003b54:	ed87 0b04 	vstr	d0, [r7, #16]
 8003b58:	ed87 1b02 	vstr	d1, [r7, #8]
 8003b5c:	ed87 2b00 	vstr	d2, [r7]
	rtParam.kx = kx;
 8003b60:	4a09      	ldr	r2, [pc, #36]	; (8003b88 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8003b62:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003b66:	e9c2 3400 	strd	r3, r4, [r2]
	rtParam.ky = ky;
 8003b6a:	4a07      	ldr	r2, [pc, #28]	; (8003b88 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8003b6c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003b70:	e9c2 3402 	strd	r3, r4, [r2, #8]
	rtParam.kt = kt;
 8003b74:	4a04      	ldr	r2, [pc, #16]	; (8003b88 <_ZN13PathFollowing7setGainEddd+0x3c>)
 8003b76:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003b7a:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 8003b7e:	bf00      	nop
 8003b80:	3720      	adds	r7, #32
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bc90      	pop	{r4, r7}
 8003b86:	4770      	bx	lr
 8003b88:	20035f30 	.word	0x20035f30

08003b8c <_ZN13PathFollowing8getKxValEv>:

double PathFollowing::getKxVal()
{
 8003b8c:	b490      	push	{r4, r7}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
	return rtParam.kx;
 8003b94:	4b06      	ldr	r3, [pc, #24]	; (8003bb0 <_ZN13PathFollowing8getKxValEv+0x24>)
 8003b96:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003b9a:	ec44 3b17 	vmov	d7, r3, r4
}
 8003b9e:	eeb0 0a47 	vmov.f32	s0, s14
 8003ba2:	eef0 0a67 	vmov.f32	s1, s15
 8003ba6:	3708      	adds	r7, #8
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bc90      	pop	{r4, r7}
 8003bac:	4770      	bx	lr
 8003bae:	bf00      	nop
 8003bb0:	20035f30 	.word	0x20035f30

08003bb4 <_ZN13PathFollowing8getKyValEv>:

double PathFollowing::getKyVal()
{
 8003bb4:	b490      	push	{r4, r7}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
	return rtParam.ky;
 8003bbc:	4b06      	ldr	r3, [pc, #24]	; (8003bd8 <_ZN13PathFollowing8getKyValEv+0x24>)
 8003bbe:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8003bc2:	ec44 3b17 	vmov	d7, r3, r4
}
 8003bc6:	eeb0 0a47 	vmov.f32	s0, s14
 8003bca:	eef0 0a67 	vmov.f32	s1, s15
 8003bce:	3708      	adds	r7, #8
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bc90      	pop	{r4, r7}
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	20035f30 	.word	0x20035f30

08003bdc <_ZN13PathFollowing8getKtValEv>:

double PathFollowing::getKtVal()
{
 8003bdc:	b490      	push	{r4, r7}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
	return rtParam.kt;
 8003be4:	4b06      	ldr	r3, [pc, #24]	; (8003c00 <_ZN13PathFollowing8getKtValEv+0x24>)
 8003be6:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8003bea:	ec44 3b17 	vmov	d7, r3, r4
}
 8003bee:	eeb0 0a47 	vmov.f32	s0, s14
 8003bf2:	eef0 0a67 	vmov.f32	s1, s15
 8003bf6:	3708      	adds	r7, #8
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bc90      	pop	{r4, r7}
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	20035f30 	.word	0x20035f30

08003c04 <_ZN11PowerSensor4initEv>:
#define LOW_VOLTAGE_THRESHOLD 7.4

float monitor_voltage;

void PowerSensor::init()
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b082      	sub	sp, #8
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT);
 8003c0c:	2088      	movs	r0, #136	; 0x88
 8003c0e:	f7fe f8ee 	bl	8001dee <INA260_init>
	INA260_init(CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT);
 8003c12:	2080      	movs	r0, #128	; 0x80
 8003c14:	f7fe f8eb 	bl	8001dee <INA260_init>
}
 8003c18:	bf00      	nop
 8003c1a:	3708      	adds	r7, #8
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}

08003c20 <_ZN11PowerSensor12updateValuesEv>:

void PowerSensor::updateValues()
{
 8003c20:	b590      	push	{r4, r7, lr}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
	//current_l_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
	//current_r_ = INA260_read(0x01, CURRENT_VOLTAGE_SENSOR_ADRESS_RIGHT) * 0.00125;
	buttery_voltage_ = INA260_read(0x02, CURRENT_VOLTAGE_SENSOR_ADRESS_LEFT) * 0.00125;
 8003c28:	2188      	movs	r1, #136	; 0x88
 8003c2a:	2002      	movs	r0, #2
 8003c2c:	f7fe f87c 	bl	8001d28 <INA260_read>
 8003c30:	4603      	mov	r3, r0
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7fc fc8e 	bl	8000554 <__aeabi_i2d>
 8003c38:	a30c      	add	r3, pc, #48	; (adr r3, 8003c6c <_ZN11PowerSensor12updateValuesEv+0x4c>)
 8003c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c3e:	f7fc fcf3 	bl	8000628 <__aeabi_dmul>
 8003c42:	4603      	mov	r3, r0
 8003c44:	460c      	mov	r4, r1
 8003c46:	4618      	mov	r0, r3
 8003c48:	4621      	mov	r1, r4
 8003c4a:	f7fc ffe5 	bl	8000c18 <__aeabi_d2f>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	609a      	str	r2, [r3, #8]

	monitor_voltage = buttery_voltage_;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	4a03      	ldr	r2, [pc, #12]	; (8003c68 <_ZN11PowerSensor12updateValuesEv+0x48>)
 8003c5a:	6013      	str	r3, [r2, #0]
}
 8003c5c:	bf00      	nop
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd90      	pop	{r4, r7, pc}
 8003c64:	f3af 8000 	nop.w
 8003c68:	20000288 	.word	0x20000288
 8003c6c:	47ae147b 	.word	0x47ae147b
 8003c70:	3f547ae1 	.word	0x3f547ae1

08003c74 <_ZN11PowerSensor17getButteryVoltageEv>:
	left = current_l_;
	right = current_r_;
}

float PowerSensor::getButteryVoltage()
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
	return buttery_voltage_;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	ee07 3a90 	vmov	s15, r3

}
 8003c84:	eeb0 0a67 	vmov.f32	s0, s15
 8003c88:	370c      	adds	r7, #12
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
 8003c92:	0000      	movs	r0, r0
 8003c94:	0000      	movs	r0, r0
	...

08003c98 <_ZN11PowerSensor12butteryCheckEv>:

bool PowerSensor::butteryCheck()
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
	static uint16_t cnt;
	bool ret = false;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	73fb      	strb	r3, [r7, #15]

	if(buttery_voltage_ < LOW_VOLTAGE_THRESHOLD) cnt++;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7fc fc65 	bl	8000578 <__aeabi_f2d>
 8003cae:	a311      	add	r3, pc, #68	; (adr r3, 8003cf4 <_ZN11PowerSensor12butteryCheckEv+0x5c>)
 8003cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb4:	f7fc ff2a 	bl	8000b0c <__aeabi_dcmplt>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d006      	beq.n	8003ccc <_ZN11PowerSensor12butteryCheckEv+0x34>
 8003cbe:	4b0c      	ldr	r3, [pc, #48]	; (8003cf0 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003cc0:	881b      	ldrh	r3, [r3, #0]
 8003cc2:	3301      	adds	r3, #1
 8003cc4:	b29a      	uxth	r2, r3
 8003cc6:	4b0a      	ldr	r3, [pc, #40]	; (8003cf0 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003cc8:	801a      	strh	r2, [r3, #0]
 8003cca:	e002      	b.n	8003cd2 <_ZN11PowerSensor12butteryCheckEv+0x3a>
	else cnt = 0;
 8003ccc:	4b08      	ldr	r3, [pc, #32]	; (8003cf0 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003cce:	2200      	movs	r2, #0
 8003cd0:	801a      	strh	r2, [r3, #0]

	if(cnt >= 1) {
 8003cd2:	4b07      	ldr	r3, [pc, #28]	; (8003cf0 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003cd4:	881b      	ldrh	r3, [r3, #0]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d004      	beq.n	8003ce4 <_ZN11PowerSensor12butteryCheckEv+0x4c>
		ret = true;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	73fb      	strb	r3, [r7, #15]
		cnt = 1;
 8003cde:	4b04      	ldr	r3, [pc, #16]	; (8003cf0 <_ZN11PowerSensor12butteryCheckEv+0x58>)
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	801a      	strh	r2, [r3, #0]
	}

	return ret;
 8003ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	3710      	adds	r7, #16
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	2000028c 	.word	0x2000028c
 8003cf4:	9999999a 	.word	0x9999999a
 8003cf8:	401d9999 	.word	0x401d9999

08003cfc <_ZN12RotarySwitch8getValueEv>:

#include "RotarySwitch.hpp"


uint16_t RotarySwitch::getValue()
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
	uint16_t ret_value = 0;
 8003d04:	2300      	movs	r3, #0
 8003d06:	81fb      	strh	r3, [r7, #14]

	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_1))	ret_value |= 0x01;
 8003d08:	2102      	movs	r1, #2
 8003d0a:	4822      	ldr	r0, [pc, #136]	; (8003d94 <_ZN12RotarySwitch8getValueEv+0x98>)
 8003d0c:	f005 f81c 	bl	8008d48 <HAL_GPIO_ReadPin>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	bf0c      	ite	eq
 8003d16:	2301      	moveq	r3, #1
 8003d18:	2300      	movne	r3, #0
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d003      	beq.n	8003d28 <_ZN12RotarySwitch8getValueEv+0x2c>
 8003d20:	89fb      	ldrh	r3, [r7, #14]
 8003d22:	f043 0301 	orr.w	r3, r3, #1
 8003d26:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_3))	ret_value |= 0x02;
 8003d28:	2108      	movs	r1, #8
 8003d2a:	481a      	ldr	r0, [pc, #104]	; (8003d94 <_ZN12RotarySwitch8getValueEv+0x98>)
 8003d2c:	f005 f80c 	bl	8008d48 <HAL_GPIO_ReadPin>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	bf0c      	ite	eq
 8003d36:	2301      	moveq	r3, #1
 8003d38:	2300      	movne	r3, #0
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d003      	beq.n	8003d48 <_ZN12RotarySwitch8getValueEv+0x4c>
 8003d40:	89fb      	ldrh	r3, [r7, #14]
 8003d42:	f043 0302 	orr.w	r3, r3, #2
 8003d46:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_4))	ret_value |= 0x04;
 8003d48:	2110      	movs	r1, #16
 8003d4a:	4812      	ldr	r0, [pc, #72]	; (8003d94 <_ZN12RotarySwitch8getValueEv+0x98>)
 8003d4c:	f004 fffc 	bl	8008d48 <HAL_GPIO_ReadPin>
 8003d50:	4603      	mov	r3, r0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	bf0c      	ite	eq
 8003d56:	2301      	moveq	r3, #1
 8003d58:	2300      	movne	r3, #0
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d003      	beq.n	8003d68 <_ZN12RotarySwitch8getValueEv+0x6c>
 8003d60:	89fb      	ldrh	r3, [r7, #14]
 8003d62:	f043 0304 	orr.w	r3, r3, #4
 8003d66:	81fb      	strh	r3, [r7, #14]
	if(!HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_7))	ret_value |= 0x08;
 8003d68:	2180      	movs	r1, #128	; 0x80
 8003d6a:	480a      	ldr	r0, [pc, #40]	; (8003d94 <_ZN12RotarySwitch8getValueEv+0x98>)
 8003d6c:	f004 ffec 	bl	8008d48 <HAL_GPIO_ReadPin>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	bf0c      	ite	eq
 8003d76:	2301      	moveq	r3, #1
 8003d78:	2300      	movne	r3, #0
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d003      	beq.n	8003d88 <_ZN12RotarySwitch8getValueEv+0x8c>
 8003d80:	89fb      	ldrh	r3, [r7, #14]
 8003d82:	f043 0308 	orr.w	r3, r3, #8
 8003d86:	81fb      	strh	r3, [r7, #14]

	return ret_value;
 8003d88:	89fb      	ldrh	r3, [r7, #14]

}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	40020c00 	.word	0x40020c00

08003d98 <_ZN10SideSensorC1Ev>:
#include "SideSensor.hpp"

uint16_t mon_status;
uint16_t mon_cnt_l, mon_cnt_r;

SideSensor::SideSensor() : status_(0), white_line_cnt_l_(0), white_line_cnt_r_(0), ignore_flag_(false)
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	801a      	strh	r2, [r3, #0]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	805a      	strh	r2, [r3, #2]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	809a      	strh	r2, [r3, #4]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	719a      	strb	r2, [r3, #6]
{

}
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
	...

08003dc8 <_ZN10SideSensor12updateStatusEt>:

void SideSensor::updateStatus(uint16_t gpio_pin)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
 8003dd0:	460b      	mov	r3, r1
 8003dd2:	807b      	strh	r3, [r7, #2]
	static bool white_flag1 = false;
	static bool white_flag2 = false;

	if(ignore_flag_ == false){
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	799b      	ldrb	r3, [r3, #6]
 8003dd8:	f083 0301 	eor.w	r3, r3, #1
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d065      	beq.n	8003eae <_ZN10SideSensor12updateStatusEt+0xe6>

		if (gpio_pin == GPIO_PIN_2 && white_flag1 == false){
 8003de2:	887b      	ldrh	r3, [r7, #2]
 8003de4:	2b04      	cmp	r3, #4
 8003de6:	d111      	bne.n	8003e0c <_ZN10SideSensor12updateStatusEt+0x44>
 8003de8:	4b34      	ldr	r3, [pc, #208]	; (8003ebc <_ZN10SideSensor12updateStatusEt+0xf4>)
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	f083 0301 	eor.w	r3, r3, #1
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00a      	beq.n	8003e0c <_ZN10SideSensor12updateStatusEt+0x44>
			status_ |= 0x01;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	881b      	ldrh	r3, [r3, #0]
 8003dfa:	f043 0301 	orr.w	r3, r3, #1
 8003dfe:	b29a      	uxth	r2, r3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	801a      	strh	r2, [r3, #0]
			white_flag1 = true;
 8003e04:	4b2d      	ldr	r3, [pc, #180]	; (8003ebc <_ZN10SideSensor12updateStatusEt+0xf4>)
 8003e06:	2201      	movs	r2, #1
 8003e08:	701a      	strb	r2, [r3, #0]
 8003e0a:	e01a      	b.n	8003e42 <_ZN10SideSensor12updateStatusEt+0x7a>
		}
		else if(gpio_pin == GPIO_PIN_2 && white_flag1 == true){
 8003e0c:	887b      	ldrh	r3, [r7, #2]
 8003e0e:	2b04      	cmp	r3, #4
 8003e10:	d117      	bne.n	8003e42 <_ZN10SideSensor12updateStatusEt+0x7a>
 8003e12:	4b2a      	ldr	r3, [pc, #168]	; (8003ebc <_ZN10SideSensor12updateStatusEt+0xf4>)
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d013      	beq.n	8003e42 <_ZN10SideSensor12updateStatusEt+0x7a>
			status_ ^= 0x01;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	881b      	ldrh	r3, [r3, #0]
 8003e1e:	f083 0301 	eor.w	r3, r3, #1
 8003e22:	b29a      	uxth	r2, r3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	801a      	strh	r2, [r3, #0]
			white_flag1 = false;
 8003e28:	4b24      	ldr	r3, [pc, #144]	; (8003ebc <_ZN10SideSensor12updateStatusEt+0xf4>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	701a      	strb	r2, [r3, #0]

			white_line_cnt_r_++;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	889b      	ldrh	r3, [r3, #4]
 8003e32:	3301      	adds	r3, #1
 8003e34:	b29a      	uxth	r2, r3
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	809a      	strh	r2, [r3, #4]
			mon_cnt_r = white_line_cnt_r_;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	889a      	ldrh	r2, [r3, #4]
 8003e3e:	4b20      	ldr	r3, [pc, #128]	; (8003ec0 <_ZN10SideSensor12updateStatusEt+0xf8>)
 8003e40:	801a      	strh	r2, [r3, #0]

		}

		if (gpio_pin == GPIO_PIN_8 && white_flag2 == false){
 8003e42:	887b      	ldrh	r3, [r7, #2]
 8003e44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e48:	d111      	bne.n	8003e6e <_ZN10SideSensor12updateStatusEt+0xa6>
 8003e4a:	4b1e      	ldr	r3, [pc, #120]	; (8003ec4 <_ZN10SideSensor12updateStatusEt+0xfc>)
 8003e4c:	781b      	ldrb	r3, [r3, #0]
 8003e4e:	f083 0301 	eor.w	r3, r3, #1
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d00a      	beq.n	8003e6e <_ZN10SideSensor12updateStatusEt+0xa6>
			status_ |= 0x02;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	881b      	ldrh	r3, [r3, #0]
 8003e5c:	f043 0302 	orr.w	r3, r3, #2
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	801a      	strh	r2, [r3, #0]
			white_flag2 = true;
 8003e66:	4b17      	ldr	r3, [pc, #92]	; (8003ec4 <_ZN10SideSensor12updateStatusEt+0xfc>)
 8003e68:	2201      	movs	r2, #1
 8003e6a:	701a      	strb	r2, [r3, #0]
 8003e6c:	e01b      	b.n	8003ea6 <_ZN10SideSensor12updateStatusEt+0xde>
		}
		else if(gpio_pin == GPIO_PIN_8 && white_flag2 == true){
 8003e6e:	887b      	ldrh	r3, [r7, #2]
 8003e70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e74:	d117      	bne.n	8003ea6 <_ZN10SideSensor12updateStatusEt+0xde>
 8003e76:	4b13      	ldr	r3, [pc, #76]	; (8003ec4 <_ZN10SideSensor12updateStatusEt+0xfc>)
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d013      	beq.n	8003ea6 <_ZN10SideSensor12updateStatusEt+0xde>
			status_ ^= 0x02;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	881b      	ldrh	r3, [r3, #0]
 8003e82:	f083 0302 	eor.w	r3, r3, #2
 8003e86:	b29a      	uxth	r2, r3
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	801a      	strh	r2, [r3, #0]
			white_flag2 = false;
 8003e8c:	4b0d      	ldr	r3, [pc, #52]	; (8003ec4 <_ZN10SideSensor12updateStatusEt+0xfc>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	701a      	strb	r2, [r3, #0]

			white_line_cnt_l_++;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	885b      	ldrh	r3, [r3, #2]
 8003e96:	3301      	adds	r3, #1
 8003e98:	b29a      	uxth	r2, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	805a      	strh	r2, [r3, #2]
			mon_cnt_l = white_line_cnt_l_;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	885a      	ldrh	r2, [r3, #2]
 8003ea2:	4b09      	ldr	r3, [pc, #36]	; (8003ec8 <_ZN10SideSensor12updateStatusEt+0x100>)
 8003ea4:	801a      	strh	r2, [r3, #0]
		}

		mon_status = status_;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	881a      	ldrh	r2, [r3, #0]
 8003eaa:	4b08      	ldr	r3, [pc, #32]	; (8003ecc <_ZN10SideSensor12updateStatusEt+0x104>)
 8003eac:	801a      	strh	r2, [r3, #0]
	}

}
 8003eae:	bf00      	nop
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	20000294 	.word	0x20000294
 8003ec0:	20000292 	.word	0x20000292
 8003ec4:	20000295 	.word	0x20000295
 8003ec8:	20000290 	.word	0x20000290
 8003ecc:	2000028e 	.word	0x2000028e

08003ed0 <_ZN10SideSensor16getWhiteLineCntREv>:
{
	return white_line_cnt_l_;
}

uint16_t SideSensor::getWhiteLineCntR()
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
	return white_line_cnt_r_;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	889b      	ldrh	r3, [r3, #4]
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <_ZN10SideSensor17resetWhiteLineCntEv>:

void SideSensor::resetWhiteLineCnt()
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b083      	sub	sp, #12
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
	white_line_cnt_l_ = 0;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	805a      	strh	r2, [r3, #2]
	white_line_cnt_r_ = 0;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	809a      	strh	r2, [r3, #4]
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <_ZN10SideSensor12enableIgnoreEv>:

void SideSensor::enableIgnore()
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
	ignore_flag_ = true;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	719a      	strb	r2, [r3, #6]
}
 8003f16:	bf00      	nop
 8003f18:	370c      	adds	r7, #12
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr

08003f22 <_ZN10SideSensor13disableIgnoreEv>:

void SideSensor::disableIgnore()
{
 8003f22:	b480      	push	{r7}
 8003f24:	b083      	sub	sp, #12
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
	ignore_flag_ = false;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	719a      	strb	r2, [r3, #6]
}
 8003f30:	bf00      	nop
 8003f32:	370c      	adds	r7, #12
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr

08003f3c <_ZN10SideSensor13getIgnoreFlagEv>:

bool SideSensor::getIgnoreFlag()
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
	return ignore_flag_;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	799b      	ldrb	r3, [r3, #6]
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>:

#include "SystemIdentification.hpp"

float mon_msig;

SystemIdentification::SystemIdentification(Logger *logger, Motor *motor) : msigArrayIdx_(0), inputVal_(0), processing_flag_(false)
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	4a10      	ldr	r2, [pc, #64]	; (8003fa4 <_ZN20SystemIdentificationC1EP6LoggerP5Motor+0x50>)
 8003f64:	3308      	adds	r3, #8
 8003f66:	4611      	mov	r1, r2
 8003f68:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f00f f9fb 	bl	8013368 <memcpy>
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f04f 0200 	mov.w	r2, #0
 8003f80:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2200      	movs	r2, #0
 8003f88:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
{
	logger_ = logger;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	68ba      	ldr	r2, [r7, #8]
 8003f90:	601a      	str	r2, [r3, #0]
	motor_ = motor;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	687a      	ldr	r2, [r7, #4]
 8003f96:	605a      	str	r2, [r3, #4]
	//msigItr_ = msigArray_.begin();
}
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3710      	adds	r7, #16
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	0801833c 	.word	0x0801833c

08003fa8 <_ZN20SystemIdentification13inOutputStoreEf>:
{

}

void SystemIdentification::inOutputStore(float output)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b082      	sub	sp, #8
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	ed87 0a00 	vstr	s0, [r7]
	if(processing_flag_ == true){
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d010      	beq.n	8003fe0 <_ZN20SystemIdentification13inOutputStoreEf+0x38>
		logger_->storeLog(output);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	ed97 0a00 	vldr	s0, [r7]
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f7ff f8b6 	bl	8003138 <_ZN6Logger8storeLogEf>
		logger_->storeLog2(inputVal_);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 8003fd6:	eeb0 0a67 	vmov.f32	s0, s15
 8003fda:	4610      	mov	r0, r2
 8003fdc:	f7ff f8ea 	bl	80031b4 <_ZN6Logger9storeLog2Ef>
	}

}
 8003fe0:	bf00      	nop
 8003fe2:	3708      	adds	r7, #8
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <_ZN20SystemIdentification12inOutputSaveEv>:

void SystemIdentification::inOutputSave()
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
	logger_->saveLogs("sysident", "MSIGRES.txt");
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a07      	ldr	r2, [pc, #28]	; (8004014 <_ZN20SystemIdentification12inOutputSaveEv+0x2c>)
 8003ff6:	4908      	ldr	r1, [pc, #32]	; (8004018 <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7ff f97f 	bl	80032fc <_ZN6Logger8saveLogsEPKcS1_>
	logger_->saveLogs2("sysident", "INPUT.txt");
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a06      	ldr	r2, [pc, #24]	; (800401c <_ZN20SystemIdentification12inOutputSaveEv+0x34>)
 8004004:	4904      	ldr	r1, [pc, #16]	; (8004018 <_ZN20SystemIdentification12inOutputSaveEv+0x30>)
 8004006:	4618      	mov	r0, r3
 8004008:	f7ff f98c 	bl	8003324 <_ZN6Logger9saveLogs2EPKcS1_>
}
 800400c:	bf00      	nop
 800400e:	3708      	adds	r7, #8
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}
 8004014:	08018530 	.word	0x08018530
 8004018:	0801853c 	.word	0x0801853c
 800401c:	08018548 	.word	0x08018548

08004020 <_ZN20SystemIdentification10updateMsigEv>:

void SystemIdentification::updateMsig()
{
 8004020:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
	if(processing_flag_ == true){
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 800402e:	2b00      	cmp	r3, #0
 8004030:	d046      	beq.n	80040c0 <_ZN20SystemIdentification10updateMsigEv+0xa0>
		inputVal_ = inputRatio_ * msigArray_[msigArrayIdx_];
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	ed93 7a81 	vldr	s14, [r3, #516]	; 0x204
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 800403e:	461a      	mov	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	3204      	adds	r2, #4
 8004044:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8004048:	ee07 3a90 	vmov	s15, r3
 800404c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004050:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	edc3 7a80 	vstr	s15, [r3, #512]	; 0x200
		msigArrayIdx_++;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 8004060:	3301      	adds	r3, #1
 8004062:	b29a      	uxth	r2, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
		mon_msig = inputVal_;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004070:	4a15      	ldr	r2, [pc, #84]	; (80040c8 <_ZN20SystemIdentification10updateMsigEv+0xa8>)
 8004072:	6013      	str	r3, [r2, #0]

		if(msigArrayIdx_ >= MSIG_SIZE) msigArrayIdx_ = MSIG_SIZE;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f8b3 31fc 	ldrh.w	r3, [r3, #508]	; 0x1fc
 800407a:	2bf9      	cmp	r3, #249	; 0xf9
 800407c:	d903      	bls.n	8004086 <_ZN20SystemIdentification10updateMsigEv+0x66>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	22fa      	movs	r2, #250	; 0xfa
 8004082:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc

		motor_->setRatio(inputVal_, -inputVal_);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	685c      	ldr	r4, [r3, #4]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004090:	4618      	mov	r0, r3
 8004092:	f7fc fa71 	bl	8000578 <__aeabi_f2d>
 8004096:	4605      	mov	r5, r0
 8004098:	460e      	mov	r6, r1
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	edd3 7a80 	vldr	s15, [r3, #512]	; 0x200
 80040a0:	eef1 7a67 	vneg.f32	s15, s15
 80040a4:	ee17 3a90 	vmov	r3, s15
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7fc fa65 	bl	8000578 <__aeabi_f2d>
 80040ae:	4602      	mov	r2, r0
 80040b0:	460b      	mov	r3, r1
 80040b2:	ec43 2b11 	vmov	d1, r2, r3
 80040b6:	ec46 5b10 	vmov	d0, r5, r6
 80040ba:	4620      	mov	r0, r4
 80040bc:	f7ff fa9a 	bl	80035f4 <_ZN5Motor8setRatioEdd>

	}

}
 80040c0:	bf00      	nop
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040c8:	20000298 	.word	0x20000298

080040cc <_ZN20SystemIdentification13setInputRatioEf>:
void SystemIdentification::setInputRatio(float ratio)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	ed87 0a00 	vstr	s0, [r7]
	inputRatio_ = ratio;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	683a      	ldr	r2, [r7, #0]
 80040dc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
}
 80040e0:	bf00      	nop
 80040e2:	370c      	adds	r7, #12
 80040e4:	46bd      	mov	sp, r7
 80040e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ea:	4770      	bx	lr

080040ec <_ZN20SystemIdentification5startEv>:

void SystemIdentification::start()
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
	//logger_->resetLogs();
	logger_->start();
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4618      	mov	r0, r3
 80040fa:	f7ff f9e6 	bl	80034ca <_ZN6Logger5startEv>
	processing_flag_ = true;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2201      	movs	r2, #1
 8004102:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
}
 8004106:	bf00      	nop
 8004108:	3708      	adds	r7, #8
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
	...

08004110 <_ZN20SystemIdentification4stopEv>:

void SystemIdentification::stop()
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
	logger_->stop();
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4618      	mov	r0, r3
 800411e:	f7ff f9e5 	bl	80034ec <_ZN6Logger4stopEv>
	processing_flag_ = false;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
	msigArrayIdx_ = 0;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	f8a3 21fc 	strh.w	r2, [r3, #508]	; 0x1fc
	motor_->setRatio(0, 0);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8004150 <_ZN20SystemIdentification4stopEv+0x40>
 800413a:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8004150 <_ZN20SystemIdentification4stopEv+0x40>
 800413e:	4618      	mov	r0, r3
 8004140:	f7ff fa58 	bl	80035f4 <_ZN5Motor8setRatioEdd>
}
 8004144:	bf00      	nop
 8004146:	3708      	adds	r7, #8
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	f3af 8000 	nop.w
	...

08004158 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>:

#include "VelocityCtrl.hpp"
//#include "ICM_20648.h"
#include <stdio.h>

VelocityCtrl::VelocityCtrl(Motor *motor, Encoder *encoder, IMU *imu) :
 8004158:	b480      	push	{r7}
 800415a:	b085      	sub	sp, #20
 800415c:	af00      	add	r7, sp, #0
 800415e:	60f8      	str	r0, [r7, #12]
 8004160:	60b9      	str	r1, [r7, #8]
 8004162:	607a      	str	r2, [r7, #4]
 8004164:	603b      	str	r3, [r7, #0]
target_velocity_(0), target_omega_(0), current_velocity_(0), current_omega_(0), v_kp_(0), v_kd_(0), v_ki_(0),
	o_kp_(0), o_kd_(0), o_ki_(0), excution_flag_(false), i_reset_flag_(false), rotation_ratio_(0)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f04f 0200 	mov.w	r2, #0
 800416c:	601a      	str	r2, [r3, #0]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f04f 0200 	mov.w	r2, #0
 8004174:	605a      	str	r2, [r3, #4]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f04f 0200 	mov.w	r2, #0
 800417c:	609a      	str	r2, [r3, #8]
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	f04f 0200 	mov.w	r2, #0
 8004184:	60da      	str	r2, [r3, #12]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	f04f 0200 	mov.w	r2, #0
 800418c:	611a      	str	r2, [r3, #16]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f04f 0200 	mov.w	r2, #0
 8004194:	615a      	str	r2, [r3, #20]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	f04f 0200 	mov.w	r2, #0
 800419c:	619a      	str	r2, [r3, #24]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f04f 0200 	mov.w	r2, #0
 80041a4:	61da      	str	r2, [r3, #28]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	f04f 0200 	mov.w	r2, #0
 80041ac:	621a      	str	r2, [r3, #32]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f04f 0200 	mov.w	r2, #0
 80041b4:	625a      	str	r2, [r3, #36]	; 0x24
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f04f 0200 	mov.w	r2, #0
 80041cc:	62da      	str	r2, [r3, #44]	; 0x2c
{
	motor_ = motor;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	68ba      	ldr	r2, [r7, #8]
 80041d2:	631a      	str	r2, [r3, #48]	; 0x30
	encoder_ = encoder;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	635a      	str	r2, [r3, #52]	; 0x34
	imu_ = imu;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	639a      	str	r2, [r3, #56]	; 0x38

}
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	4618      	mov	r0, r3
 80041e4:	3714      	adds	r7, #20
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
	...

080041f0 <_ZN12VelocityCtrl12calcVelocityEv>:

// ---------private ---------//

float VelocityCtrl::calcVelocity()
{
 80041f0:	b590      	push	{r4, r7, lr}
 80041f2:	b087      	sub	sp, #28
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
	float enc_l, enc_r;
	encoder_->getCnt(enc_l, enc_r);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041fc:	f107 020c 	add.w	r2, r7, #12
 8004200:	f107 0110 	add.w	r1, r7, #16
 8004204:	4618      	mov	r0, r3
 8004206:	f7fd f8e5 	bl	80013d4 <_ZN7Encoder6getCntERfS0_>
	float enc_cnt = (enc_l + enc_r) / 2;
 800420a:	ed97 7a04 	vldr	s14, [r7, #16]
 800420e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004212:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004216:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800421a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800421e:	edc7 7a05 	vstr	s15, [r7, #20]

	current_velocity_ = VELOCITY_PER_CNT * enc_cnt;
 8004222:	6978      	ldr	r0, [r7, #20]
 8004224:	f7fc f9a8 	bl	8000578 <__aeabi_f2d>
 8004228:	a30b      	add	r3, pc, #44	; (adr r3, 8004258 <_ZN12VelocityCtrl12calcVelocityEv+0x68>)
 800422a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800422e:	f7fc f9fb 	bl	8000628 <__aeabi_dmul>
 8004232:	4603      	mov	r3, r0
 8004234:	460c      	mov	r4, r1
 8004236:	4618      	mov	r0, r3
 8004238:	4621      	mov	r1, r4
 800423a:	f7fc fced 	bl	8000c18 <__aeabi_d2f>
 800423e:	4602      	mov	r2, r0
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	609a      	str	r2, [r3, #8]

	return current_velocity_;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	ee07 3a90 	vmov	s15, r3
}
 800424c:	eeb0 0a67 	vmov.f32	s0, s15
 8004250:	371c      	adds	r7, #28
 8004252:	46bd      	mov	sp, r7
 8004254:	bd90      	pop	{r4, r7, pc}
 8004256:	bf00      	nop
 8004258:	1ab1d998 	.word	0x1ab1d998
 800425c:	3f7830b5 	.word	0x3f7830b5

08004260 <_ZN12VelocityCtrl18pidTranslationOnlyEv>:
	v_pre_diff = v_diff;
	o_pre_diff = o_diff;
}

void VelocityCtrl::pidTranslationOnly()
{
 8004260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004262:	b087      	sub	sp, #28
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
	float static v_pre_diff;
	float v_diff = target_velocity_ - current_velocity_;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	ed93 7a00 	vldr	s14, [r3]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	edd3 7a02 	vldr	s15, [r3, #8]
 8004274:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004278:	edc7 7a05 	vstr	s15, [r7, #20]

	float v_p, v_d ;
	static float v_i;

	if(i_reset_flag_ == true){
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8004282:	2b00      	cmp	r3, #0
 8004284:	d007      	beq.n	8004296 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x36>
		v_i = 0;
 8004286:	4b48      	ldr	r3, [pc, #288]	; (80043a8 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 8004288:	f04f 0200 	mov.w	r2, #0
 800428c:	601a      	str	r2, [r3, #0]
		i_reset_flag_ = false;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	}

	v_p = v_kp_ * v_diff;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	edd3 7a04 	vldr	s15, [r3, #16]
 800429c:	ed97 7a05 	vldr	s14, [r7, #20]
 80042a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042a4:	edc7 7a04 	vstr	s15, [r7, #16]
	v_i += v_ki_ * v_diff * DELTA_T;
 80042a8:	4b3f      	ldr	r3, [pc, #252]	; (80043a8 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4618      	mov	r0, r3
 80042ae:	f7fc f963 	bl	8000578 <__aeabi_f2d>
 80042b2:	4604      	mov	r4, r0
 80042b4:	460d      	mov	r5, r1
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	ed93 7a06 	vldr	s14, [r3, #24]
 80042bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80042c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042c4:	ee17 0a90 	vmov	r0, s15
 80042c8:	f7fc f956 	bl	8000578 <__aeabi_f2d>
 80042cc:	a334      	add	r3, pc, #208	; (adr r3, 80043a0 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 80042ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d2:	f7fc f9a9 	bl	8000628 <__aeabi_dmul>
 80042d6:	4602      	mov	r2, r0
 80042d8:	460b      	mov	r3, r1
 80042da:	4620      	mov	r0, r4
 80042dc:	4629      	mov	r1, r5
 80042de:	f7fb ffed 	bl	80002bc <__adddf3>
 80042e2:	4603      	mov	r3, r0
 80042e4:	460c      	mov	r4, r1
 80042e6:	4618      	mov	r0, r3
 80042e8:	4621      	mov	r1, r4
 80042ea:	f7fc fc95 	bl	8000c18 <__aeabi_d2f>
 80042ee:	4602      	mov	r2, r0
 80042f0:	4b2d      	ldr	r3, [pc, #180]	; (80043a8 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 80042f2:	601a      	str	r2, [r3, #0]
	v_d = v_kd_ * (v_diff - v_pre_diff) / DELTA_T;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	ed93 7a05 	vldr	s14, [r3, #20]
 80042fa:	4b2c      	ldr	r3, [pc, #176]	; (80043ac <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 80042fc:	edd3 7a00 	vldr	s15, [r3]
 8004300:	edd7 6a05 	vldr	s13, [r7, #20]
 8004304:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004308:	ee67 7a27 	vmul.f32	s15, s14, s15
 800430c:	ee17 0a90 	vmov	r0, s15
 8004310:	f7fc f932 	bl	8000578 <__aeabi_f2d>
 8004314:	a322      	add	r3, pc, #136	; (adr r3, 80043a0 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x140>)
 8004316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800431a:	f7fc faaf 	bl	800087c <__aeabi_ddiv>
 800431e:	4603      	mov	r3, r0
 8004320:	460c      	mov	r4, r1
 8004322:	4618      	mov	r0, r3
 8004324:	4621      	mov	r1, r4
 8004326:	f7fc fc77 	bl	8000c18 <__aeabi_d2f>
 800432a:	4603      	mov	r3, r0
 800432c:	60fb      	str	r3, [r7, #12]

	float translation_ratio;

	translation_ratio =  v_p + v_d + v_i;
 800432e:	ed97 7a04 	vldr	s14, [r7, #16]
 8004332:	edd7 7a03 	vldr	s15, [r7, #12]
 8004336:	ee37 7a27 	vadd.f32	s14, s14, s15
 800433a:	4b1b      	ldr	r3, [pc, #108]	; (80043a8 <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x148>)
 800433c:	edd3 7a00 	vldr	s15, [r3]
 8004340:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004344:	edc7 7a02 	vstr	s15, [r7, #8]

	motor_->setRatio(translation_ratio + rotation_ratio_, translation_ratio - rotation_ratio_);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8004352:	edd7 7a02 	vldr	s15, [r7, #8]
 8004356:	ee77 7a27 	vadd.f32	s15, s14, s15
 800435a:	ee17 0a90 	vmov	r0, s15
 800435e:	f7fc f90b 	bl	8000578 <__aeabi_f2d>
 8004362:	4605      	mov	r5, r0
 8004364:	460e      	mov	r6, r1
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800436c:	ed97 7a02 	vldr	s14, [r7, #8]
 8004370:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004374:	ee17 0a90 	vmov	r0, s15
 8004378:	f7fc f8fe 	bl	8000578 <__aeabi_f2d>
 800437c:	4602      	mov	r2, r0
 800437e:	460b      	mov	r3, r1
 8004380:	ec43 2b11 	vmov	d1, r2, r3
 8004384:	ec46 5b10 	vmov	d0, r5, r6
 8004388:	4620      	mov	r0, r4
 800438a:	f7ff f933 	bl	80035f4 <_ZN5Motor8setRatioEdd>

	v_pre_diff = v_diff;
 800438e:	4a07      	ldr	r2, [pc, #28]	; (80043ac <_ZN12VelocityCtrl18pidTranslationOnlyEv+0x14c>)
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	6013      	str	r3, [r2, #0]
}
 8004394:	bf00      	nop
 8004396:	371c      	adds	r7, #28
 8004398:	46bd      	mov	sp, r7
 800439a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800439c:	f3af 8000 	nop.w
 80043a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80043a4:	3f50624d 	.word	0x3f50624d
 80043a8:	200002a0 	.word	0x200002a0
 80043ac:	2000029c 	.word	0x2000029c

080043b0 <_ZN12VelocityCtrl11setVelocityEff>:
{

}

void VelocityCtrl::setVelocity(float velocity, float omega)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b085      	sub	sp, #20
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	ed87 0a02 	vstr	s0, [r7, #8]
 80043bc:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	68ba      	ldr	r2, [r7, #8]
 80043c4:	601a      	str	r2, [r3, #0]
	target_omega_= omega;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	605a      	str	r2, [r3, #4]
}
 80043cc:	bf00      	nop
 80043ce:	3714      	adds	r7, #20
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr

080043d8 <_ZN12VelocityCtrl26setTranslationVelocityOnlyEff>:

void VelocityCtrl::setTranslationVelocityOnly(float velocity, float rotation_ratio)
{
 80043d8:	b480      	push	{r7}
 80043da:	b085      	sub	sp, #20
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	ed87 0a02 	vstr	s0, [r7, #8]
 80043e4:	edc7 0a01 	vstr	s1, [r7, #4]
	target_velocity_ = velocity;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	68ba      	ldr	r2, [r7, #8]
 80043ec:	601a      	str	r2, [r3, #0]
	rotation_ratio_ = rotation_ratio;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80043f4:	bf00      	nop
 80043f6:	3714      	adds	r7, #20
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <_ZN12VelocityCtrl15setVelocityGainEfff>:

void VelocityCtrl::setVelocityGain(float kp, float ki, float kd)
{
 8004400:	b480      	push	{r7}
 8004402:	b085      	sub	sp, #20
 8004404:	af00      	add	r7, sp, #0
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	ed87 0a02 	vstr	s0, [r7, #8]
 800440c:	edc7 0a01 	vstr	s1, [r7, #4]
 8004410:	ed87 1a00 	vstr	s2, [r7]
	v_kp_ = kp;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	68ba      	ldr	r2, [r7, #8]
 8004418:	611a      	str	r2, [r3, #16]
	v_ki_ = ki;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	619a      	str	r2, [r3, #24]
	v_kd_ = kd;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	683a      	ldr	r2, [r7, #0]
 8004424:	615a      	str	r2, [r3, #20]
}
 8004426:	bf00      	nop
 8004428:	3714      	adds	r7, #20
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr

08004432 <_ZN12VelocityCtrl12setOmegaGainEfff>:

void VelocityCtrl::setOmegaGain(float kp, float ki, float kd)
{
 8004432:	b480      	push	{r7}
 8004434:	b085      	sub	sp, #20
 8004436:	af00      	add	r7, sp, #0
 8004438:	60f8      	str	r0, [r7, #12]
 800443a:	ed87 0a02 	vstr	s0, [r7, #8]
 800443e:	edc7 0a01 	vstr	s1, [r7, #4]
 8004442:	ed87 1a00 	vstr	s2, [r7]
	o_kp_ = kp;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	68ba      	ldr	r2, [r7, #8]
 800444a:	61da      	str	r2, [r3, #28]
	o_ki_ = ki;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	625a      	str	r2, [r3, #36]	; 0x24
	o_kd_ = kd;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	683a      	ldr	r2, [r7, #0]
 8004456:	621a      	str	r2, [r3, #32]
}
 8004458:	bf00      	nop
 800445a:	3714      	adds	r7, #20
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <_ZN12VelocityCtrl4flipEv>:

void VelocityCtrl::flip()
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
    calcVelocity();
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f7ff febf 	bl	80041f0 <_ZN12VelocityCtrl12calcVelocityEv>
	//calcOmega();

	if(excution_flag_ == true){
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004478:	2b00      	cmp	r3, #0
 800447a:	d002      	beq.n	8004482 <_ZN12VelocityCtrl4flipEv+0x1e>
		//pid();
		pidTranslationOnly();
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f7ff feef 	bl	8004260 <_ZN12VelocityCtrl18pidTranslationOnlyEv>
	}


}
 8004482:	bf00      	nop
 8004484:	3708      	adds	r7, #8
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}

0800448a <_ZN12VelocityCtrl5startEv>:

void VelocityCtrl::start()
{
 800448a:	b480      	push	{r7}
 800448c:	b083      	sub	sp, #12
 800448e:	af00      	add	r7, sp, #0
 8004490:	6078      	str	r0, [r7, #4]
	excution_flag_ = true;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	i_reset_flag_ = true;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2201      	movs	r2, #1
 800449e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	//calcOmega();
}
 80044a2:	bf00      	nop
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
	...

080044b0 <_ZN12VelocityCtrl4stopEv>:

void VelocityCtrl::stop()
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b082      	sub	sp, #8
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
	excution_flag_ = false;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	motor_->setRatio(0, 0);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c4:	ed9f 1b06 	vldr	d1, [pc, #24]	; 80044e0 <_ZN12VelocityCtrl4stopEv+0x30>
 80044c8:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80044e0 <_ZN12VelocityCtrl4stopEv+0x30>
 80044cc:	4618      	mov	r0, r3
 80044ce:	f7ff f891 	bl	80035f4 <_ZN5Motor8setRatioEdd>

}
 80044d2:	bf00      	nop
 80044d4:	3708      	adds	r7, #8
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	f3af 8000 	nop.w
	...

080044e8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80044f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80044f4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80044f8:	f003 0301 	and.w	r3, r3, #1
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d013      	beq.n	8004528 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8004500:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004504:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8004508:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800450c:	2b00      	cmp	r3, #0
 800450e:	d00b      	beq.n	8004528 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8004510:	e000      	b.n	8004514 <ITM_SendChar+0x2c>
    {
      __NOP();
 8004512:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8004514:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d0f9      	beq.n	8004512 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800451e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	b2d2      	uxtb	r2, r2
 8004526:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8004528:	687b      	ldr	r3, [r7, #4]
}
 800452a:	4618      	mov	r0, r3
 800452c:	370c      	adds	r7, #12
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr

08004536 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int _write(int file, char *ptr, int len)
{
 8004536:	b580      	push	{r7, lr}
 8004538:	b086      	sub	sp, #24
 800453a:	af00      	add	r7, sp, #0
 800453c:	60f8      	str	r0, [r7, #12]
 800453e:	60b9      	str	r1, [r7, #8]
 8004540:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8004542:	2300      	movs	r3, #0
 8004544:	617b      	str	r3, [r7, #20]
 8004546:	e009      	b.n	800455c <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	1c5a      	adds	r2, r3, #1
 800454c:	60ba      	str	r2, [r7, #8]
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	4618      	mov	r0, r3
 8004552:	f7ff ffc9 	bl	80044e8 <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	3301      	adds	r3, #1
 800455a:	617b      	str	r3, [r7, #20]
 800455c:	697a      	ldr	r2, [r7, #20]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	429a      	cmp	r2, r3
 8004562:	dbf1      	blt.n	8004548 <_write+0x12>
  }
  return len;
 8004564:	687b      	ldr	r3, [r7, #4]
}
 8004566:	4618      	mov	r0, r3
 8004568:	3718      	adds	r7, #24
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}

0800456e <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800456e:	b580      	push	{r7, lr}
 8004570:	b082      	sub	sp, #8
 8004572:	af00      	add	r7, sp, #0
 8004574:	4603      	mov	r3, r0
 8004576:	80fb      	strh	r3, [r7, #6]
	cppExit(GPIO_Pin);
 8004578:	88fb      	ldrh	r3, [r7, #6]
 800457a:	4618      	mov	r0, r3
 800457c:	f001 ff14 	bl	80063a8 <cppExit>
}
 8004580:	bf00      	nop
 8004582:	3708      	adds	r7, #8
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}

08004588 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6){
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a1e      	ldr	r2, [pc, #120]	; (8004610 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d10e      	bne.n	80045b8 <HAL_TIM_PeriodElapsedCallback+0x30>
		cppFlip1ms();
 800459a:	f001 fe95 	bl	80062c8 <cppFlip1ms>

		tim6_timer++;
 800459e:	4b1d      	ldr	r3, [pc, #116]	; (8004614 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	3301      	adds	r3, #1
 80045a4:	4a1b      	ldr	r2, [pc, #108]	; (8004614 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80045a6:	6013      	str	r3, [r2, #0]
		if(tim6_timer >= 100000) tim6_timer = 0;
 80045a8:	4b1a      	ldr	r3, [pc, #104]	; (8004614 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a1a      	ldr	r2, [pc, #104]	; (8004618 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d902      	bls.n	80045b8 <HAL_TIM_PeriodElapsedCallback+0x30>
 80045b2:	4b18      	ldr	r3, [pc, #96]	; (8004614 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	601a      	str	r2, [r3, #0]
	}

	if(htim->Instance == TIM7){
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a17      	ldr	r2, [pc, #92]	; (800461c <HAL_TIM_PeriodElapsedCallback+0x94>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d10e      	bne.n	80045e0 <HAL_TIM_PeriodElapsedCallback+0x58>
		cppFlip100ns();
 80045c2:	f001 fec9 	bl	8006358 <cppFlip100ns>

		tim7_timer++;
 80045c6:	4b16      	ldr	r3, [pc, #88]	; (8004620 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	3301      	adds	r3, #1
 80045cc:	4a14      	ldr	r2, [pc, #80]	; (8004620 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80045ce:	6013      	str	r3, [r2, #0]
		if(tim7_timer >= 100000) tim7_timer = 0;
 80045d0:	4b13      	ldr	r3, [pc, #76]	; (8004620 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a10      	ldr	r2, [pc, #64]	; (8004618 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d902      	bls.n	80045e0 <HAL_TIM_PeriodElapsedCallback+0x58>
 80045da:	4b11      	ldr	r3, [pc, #68]	; (8004620 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80045dc:	2200      	movs	r2, #0
 80045de:	601a      	str	r2, [r3, #0]
	}
	if(htim->Instance == TIM13){
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a0f      	ldr	r2, [pc, #60]	; (8004624 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d10e      	bne.n	8004608 <HAL_TIM_PeriodElapsedCallback+0x80>
		cppFlip10ms();
 80045ea:	f001 febf 	bl	800636c <cppFlip10ms>

		tim13_timer++;
 80045ee:	4b0e      	ldr	r3, [pc, #56]	; (8004628 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	3301      	adds	r3, #1
 80045f4:	4a0c      	ldr	r2, [pc, #48]	; (8004628 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80045f6:	6013      	str	r3, [r2, #0]
		if(tim13_timer >= 100000) tim13_timer = 0;
 80045f8:	4b0b      	ldr	r3, [pc, #44]	; (8004628 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a06      	ldr	r2, [pc, #24]	; (8004618 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d902      	bls.n	8004608 <HAL_TIM_PeriodElapsedCallback+0x80>
 8004602:	4b09      	ldr	r3, [pc, #36]	; (8004628 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8004604:	2200      	movs	r2, #0
 8004606:	601a      	str	r2, [r3, #0]
	}

}
 8004608:	bf00      	nop
 800460a:	3708      	adds	r7, #8
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	40001000 	.word	0x40001000
 8004614:	20035b9c 	.word	0x20035b9c
 8004618:	0001869f 	.word	0x0001869f
 800461c:	40001400 	.word	0x40001400
 8004620:	20035be0 	.word	0x20035be0
 8004624:	40001c00 	.word	0x40001c00
 8004628:	20035be4 	.word	0x20035be4

0800462c <init>:

void init()
{
 800462c:	b580      	push	{r7, lr}
 800462e:	af00      	add	r7, sp, #0
	// ------initialize------//
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET); // sensor led ON
 8004630:	2201      	movs	r2, #1
 8004632:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004636:	4808      	ldr	r0, [pc, #32]	; (8004658 <init+0x2c>)
 8004638:	f004 fb9e 	bl	8008d78 <HAL_GPIO_WritePin>

	// timer interrpt in start
	HAL_TIM_Base_Start_IT(&htim6);
 800463c:	4807      	ldr	r0, [pc, #28]	; (800465c <init+0x30>)
 800463e:	f008 fa7e 	bl	800cb3e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8004642:	4807      	ldr	r0, [pc, #28]	; (8004660 <init+0x34>)
 8004644:	f008 fa7b 	bl	800cb3e <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8004648:	4806      	ldr	r0, [pc, #24]	; (8004664 <init+0x38>)
 800464a:	f008 fa78 	bl	800cb3e <HAL_TIM_Base_Start_IT>

	cppInit();
 800464e:	f001 fd91 	bl	8006174 <cppInit>

	//path_following_initialize();

}
 8004652:	bf00      	nop
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	40021000 	.word	0x40021000
 800465c:	20035cc8 	.word	0x20035cc8
 8004660:	20035e6c 	.word	0x20035e6c
 8004664:	20035be8 	.word	0x20035be8

08004668 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800466c:	f003 f87c 	bl	8007768 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004670:	f000 f82a 	bl	80046c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004674:	f000 fdbc 	bl	80051f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8004678:	f000 fd8a 	bl	8005190 <MX_DMA_Init>
  MX_I2C2_Init();
 800467c:	f000 f9e8 	bl	8004a50 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8004680:	f000 fa14 	bl	8004aac <MX_SDIO_SD_Init>
  MX_SPI2_Init();
 8004684:	f000 fa32 	bl	8004aec <MX_SPI2_Init>
  MX_TIM1_Init();
 8004688:	f000 fa66 	bl	8004b58 <MX_TIM1_Init>
  MX_TIM4_Init();
 800468c:	f000 fb70 	bl	8004d70 <MX_TIM4_Init>
  MX_TIM8_Init();
 8004690:	f000 fc3c 	bl	8004f0c <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8004694:	f000 fd52 	bl	800513c <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8004698:	f00a fa24 	bl	800eae4 <MX_FATFS_Init>
  MX_TIM6_Init();
 800469c:	f000 fbcc 	bl	8004e38 <MX_TIM6_Init>
  MX_I2C1_Init();
 80046a0:	f000 f9a8 	bl	80049f4 <MX_I2C1_Init>
  MX_TIM3_Init();
 80046a4:	f000 fb00 	bl	8004ca8 <MX_TIM3_Init>
  MX_TIM10_Init();
 80046a8:	f000 fc88 	bl	8004fbc <MX_TIM10_Init>
  MX_TIM11_Init();
 80046ac:	f000 fcd4 	bl	8005058 <MX_TIM11_Init>
  MX_ADC2_Init();
 80046b0:	f000 f898 	bl	80047e4 <MX_ADC2_Init>
  MX_TIM7_Init();
 80046b4:	f000 fbf6 	bl	8004ea4 <MX_TIM7_Init>
  MX_TIM13_Init();
 80046b8:	f000 fd1c 	bl	80050f4 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  init();
 80046bc:	f7ff ffb6 	bl	800462c <init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  cppLoop();
 80046c0:	f001 fe82 	bl	80063c8 <cppLoop>
 80046c4:	e7fc      	b.n	80046c0 <main+0x58>
	...

080046c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b0a4      	sub	sp, #144	; 0x90
 80046cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80046ce:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80046d2:	2234      	movs	r2, #52	; 0x34
 80046d4:	2100      	movs	r1, #0
 80046d6:	4618      	mov	r0, r3
 80046d8:	f00e fe51 	bl	801337e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80046dc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80046e0:	2200      	movs	r2, #0
 80046e2:	601a      	str	r2, [r3, #0]
 80046e4:	605a      	str	r2, [r3, #4]
 80046e6:	609a      	str	r2, [r3, #8]
 80046e8:	60da      	str	r2, [r3, #12]
 80046ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80046ec:	f107 030c 	add.w	r3, r7, #12
 80046f0:	223c      	movs	r2, #60	; 0x3c
 80046f2:	2100      	movs	r1, #0
 80046f4:	4618      	mov	r0, r3
 80046f6:	f00e fe42 	bl	801337e <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80046fa:	2300      	movs	r3, #0
 80046fc:	60bb      	str	r3, [r7, #8]
 80046fe:	4b37      	ldr	r3, [pc, #220]	; (80047dc <SystemClock_Config+0x114>)
 8004700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004702:	4a36      	ldr	r2, [pc, #216]	; (80047dc <SystemClock_Config+0x114>)
 8004704:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004708:	6413      	str	r3, [r2, #64]	; 0x40
 800470a:	4b34      	ldr	r3, [pc, #208]	; (80047dc <SystemClock_Config+0x114>)
 800470c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004712:	60bb      	str	r3, [r7, #8]
 8004714:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004716:	2300      	movs	r3, #0
 8004718:	607b      	str	r3, [r7, #4]
 800471a:	4b31      	ldr	r3, [pc, #196]	; (80047e0 <SystemClock_Config+0x118>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a30      	ldr	r2, [pc, #192]	; (80047e0 <SystemClock_Config+0x118>)
 8004720:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004724:	6013      	str	r3, [r2, #0]
 8004726:	4b2e      	ldr	r3, [pc, #184]	; (80047e0 <SystemClock_Config+0x118>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800472e:	607b      	str	r3, [r7, #4]
 8004730:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004732:	2301      	movs	r3, #1
 8004734:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004736:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800473a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800473c:	2302      	movs	r3, #2
 800473e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004740:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004744:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004746:	2308      	movs	r3, #8
 8004748:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800474a:	23b4      	movs	r3, #180	; 0xb4
 800474c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004750:	2302      	movs	r3, #2
 8004752:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8004756:	2308      	movs	r3, #8
 8004758:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 800475c:	2302      	movs	r3, #2
 800475e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004762:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004766:	4618      	mov	r0, r3
 8004768:	f005 ff40 	bl	800a5ec <HAL_RCC_OscConfig>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d001      	beq.n	8004776 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8004772:	f000 fe91 	bl	8005498 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004776:	f005 fabb 	bl	8009cf0 <HAL_PWREx_EnableOverDrive>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d001      	beq.n	8004784 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8004780:	f000 fe8a 	bl	8005498 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004784:	230f      	movs	r3, #15
 8004786:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004788:	2302      	movs	r3, #2
 800478a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800478c:	2300      	movs	r3, #0
 800478e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004790:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004794:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004796:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800479a:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800479c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80047a0:	2105      	movs	r1, #5
 80047a2:	4618      	mov	r0, r3
 80047a4:	f005 faf4 	bl	8009d90 <HAL_RCC_ClockConfig>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d001      	beq.n	80047b2 <SystemClock_Config+0xea>
  {
    Error_Handler();
 80047ae:	f000 fe73 	bl	8005498 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 80047b2:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80047b6:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80047b8:	2300      	movs	r3, #0
 80047ba:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 80047bc:	2300      	movs	r3, #0
 80047be:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80047c0:	f107 030c 	add.w	r3, r7, #12
 80047c4:	4618      	mov	r0, r3
 80047c6:	f005 fcd3 	bl	800a170 <HAL_RCCEx_PeriphCLKConfig>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d001      	beq.n	80047d4 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 80047d0:	f000 fe62 	bl	8005498 <Error_Handler>
  }
}
 80047d4:	bf00      	nop
 80047d6:	3790      	adds	r7, #144	; 0x90
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	40023800 	.word	0x40023800
 80047e0:	40007000 	.word	0x40007000

080047e4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80047ea:	463b      	mov	r3, r7
 80047ec:	2200      	movs	r2, #0
 80047ee:	601a      	str	r2, [r3, #0]
 80047f0:	605a      	str	r2, [r3, #4]
 80047f2:	609a      	str	r2, [r3, #8]
 80047f4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80047f6:	4b7c      	ldr	r3, [pc, #496]	; (80049e8 <MX_ADC2_Init+0x204>)
 80047f8:	4a7c      	ldr	r2, [pc, #496]	; (80049ec <MX_ADC2_Init+0x208>)
 80047fa:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80047fc:	4b7a      	ldr	r3, [pc, #488]	; (80049e8 <MX_ADC2_Init+0x204>)
 80047fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004802:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004804:	4b78      	ldr	r3, [pc, #480]	; (80049e8 <MX_ADC2_Init+0x204>)
 8004806:	2200      	movs	r2, #0
 8004808:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 800480a:	4b77      	ldr	r3, [pc, #476]	; (80049e8 <MX_ADC2_Init+0x204>)
 800480c:	2201      	movs	r2, #1
 800480e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8004810:	4b75      	ldr	r3, [pc, #468]	; (80049e8 <MX_ADC2_Init+0x204>)
 8004812:	2201      	movs	r2, #1
 8004814:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004816:	4b74      	ldr	r3, [pc, #464]	; (80049e8 <MX_ADC2_Init+0x204>)
 8004818:	2200      	movs	r2, #0
 800481a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800481e:	4b72      	ldr	r3, [pc, #456]	; (80049e8 <MX_ADC2_Init+0x204>)
 8004820:	2200      	movs	r2, #0
 8004822:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004824:	4b70      	ldr	r3, [pc, #448]	; (80049e8 <MX_ADC2_Init+0x204>)
 8004826:	4a72      	ldr	r2, [pc, #456]	; (80049f0 <MX_ADC2_Init+0x20c>)
 8004828:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800482a:	4b6f      	ldr	r3, [pc, #444]	; (80049e8 <MX_ADC2_Init+0x204>)
 800482c:	2200      	movs	r2, #0
 800482e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 14;
 8004830:	4b6d      	ldr	r3, [pc, #436]	; (80049e8 <MX_ADC2_Init+0x204>)
 8004832:	220e      	movs	r2, #14
 8004834:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8004836:	4b6c      	ldr	r3, [pc, #432]	; (80049e8 <MX_ADC2_Init+0x204>)
 8004838:	2201      	movs	r2, #1
 800483a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800483e:	4b6a      	ldr	r3, [pc, #424]	; (80049e8 <MX_ADC2_Init+0x204>)
 8004840:	2201      	movs	r2, #1
 8004842:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004844:	4868      	ldr	r0, [pc, #416]	; (80049e8 <MX_ADC2_Init+0x204>)
 8004846:	f003 f823 	bl	8007890 <HAL_ADC_Init>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d001      	beq.n	8004854 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8004850:	f000 fe22 	bl	8005498 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8004854:	230a      	movs	r3, #10
 8004856:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004858:	2301      	movs	r3, #1
 800485a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 800485c:	2306      	movs	r3, #6
 800485e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004860:	463b      	mov	r3, r7
 8004862:	4619      	mov	r1, r3
 8004864:	4860      	ldr	r0, [pc, #384]	; (80049e8 <MX_ADC2_Init+0x204>)
 8004866:	f003 f967 	bl	8007b38 <HAL_ADC_ConfigChannel>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d001      	beq.n	8004874 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8004870:	f000 fe12 	bl	8005498 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8004874:	230b      	movs	r3, #11
 8004876:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004878:	2302      	movs	r3, #2
 800487a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800487c:	463b      	mov	r3, r7
 800487e:	4619      	mov	r1, r3
 8004880:	4859      	ldr	r0, [pc, #356]	; (80049e8 <MX_ADC2_Init+0x204>)
 8004882:	f003 f959 	bl	8007b38 <HAL_ADC_ConfigChannel>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d001      	beq.n	8004890 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800488c:	f000 fe04 	bl	8005498 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8004890:	230c      	movs	r3, #12
 8004892:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8004894:	2303      	movs	r3, #3
 8004896:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004898:	463b      	mov	r3, r7
 800489a:	4619      	mov	r1, r3
 800489c:	4852      	ldr	r0, [pc, #328]	; (80049e8 <MX_ADC2_Init+0x204>)
 800489e:	f003 f94b 	bl	8007b38 <HAL_ADC_ConfigChannel>
 80048a2:	4603      	mov	r3, r0
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d001      	beq.n	80048ac <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 80048a8:	f000 fdf6 	bl	8005498 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80048ac:	230d      	movs	r3, #13
 80048ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80048b0:	2304      	movs	r3, #4
 80048b2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80048b4:	463b      	mov	r3, r7
 80048b6:	4619      	mov	r1, r3
 80048b8:	484b      	ldr	r0, [pc, #300]	; (80049e8 <MX_ADC2_Init+0x204>)
 80048ba:	f003 f93d 	bl	8007b38 <HAL_ADC_ConfigChannel>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d001      	beq.n	80048c8 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 80048c4:	f000 fde8 	bl	8005498 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80048c8:	2300      	movs	r3, #0
 80048ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80048cc:	2305      	movs	r3, #5
 80048ce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80048d0:	463b      	mov	r3, r7
 80048d2:	4619      	mov	r1, r3
 80048d4:	4844      	ldr	r0, [pc, #272]	; (80049e8 <MX_ADC2_Init+0x204>)
 80048d6:	f003 f92f 	bl	8007b38 <HAL_ADC_ConfigChannel>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d001      	beq.n	80048e4 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 80048e0:	f000 fdda 	bl	8005498 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80048e4:	2301      	movs	r3, #1
 80048e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80048e8:	2306      	movs	r3, #6
 80048ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80048ec:	463b      	mov	r3, r7
 80048ee:	4619      	mov	r1, r3
 80048f0:	483d      	ldr	r0, [pc, #244]	; (80049e8 <MX_ADC2_Init+0x204>)
 80048f2:	f003 f921 	bl	8007b38 <HAL_ADC_ConfigChannel>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d001      	beq.n	8004900 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 80048fc:	f000 fdcc 	bl	8005498 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8004900:	2302      	movs	r3, #2
 8004902:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8004904:	2307      	movs	r3, #7
 8004906:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004908:	463b      	mov	r3, r7
 800490a:	4619      	mov	r1, r3
 800490c:	4836      	ldr	r0, [pc, #216]	; (80049e8 <MX_ADC2_Init+0x204>)
 800490e:	f003 f913 	bl	8007b38 <HAL_ADC_ConfigChannel>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d001      	beq.n	800491c <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 8004918:	f000 fdbe 	bl	8005498 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800491c:	2303      	movs	r3, #3
 800491e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8004920:	2308      	movs	r3, #8
 8004922:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004924:	463b      	mov	r3, r7
 8004926:	4619      	mov	r1, r3
 8004928:	482f      	ldr	r0, [pc, #188]	; (80049e8 <MX_ADC2_Init+0x204>)
 800492a:	f003 f905 	bl	8007b38 <HAL_ADC_ConfigChannel>
 800492e:	4603      	mov	r3, r0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d001      	beq.n	8004938 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 8004934:	f000 fdb0 	bl	8005498 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8004938:	2304      	movs	r3, #4
 800493a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 800493c:	2309      	movs	r3, #9
 800493e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004940:	463b      	mov	r3, r7
 8004942:	4619      	mov	r1, r3
 8004944:	4828      	ldr	r0, [pc, #160]	; (80049e8 <MX_ADC2_Init+0x204>)
 8004946:	f003 f8f7 	bl	8007b38 <HAL_ADC_ConfigChannel>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d001      	beq.n	8004954 <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 8004950:	f000 fda2 	bl	8005498 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8004954:	2305      	movs	r3, #5
 8004956:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8004958:	230a      	movs	r3, #10
 800495a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800495c:	463b      	mov	r3, r7
 800495e:	4619      	mov	r1, r3
 8004960:	4821      	ldr	r0, [pc, #132]	; (80049e8 <MX_ADC2_Init+0x204>)
 8004962:	f003 f8e9 	bl	8007b38 <HAL_ADC_ConfigChannel>
 8004966:	4603      	mov	r3, r0
 8004968:	2b00      	cmp	r3, #0
 800496a:	d001      	beq.n	8004970 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 800496c:	f000 fd94 	bl	8005498 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8004970:	2306      	movs	r3, #6
 8004972:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8004974:	230b      	movs	r3, #11
 8004976:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004978:	463b      	mov	r3, r7
 800497a:	4619      	mov	r1, r3
 800497c:	481a      	ldr	r0, [pc, #104]	; (80049e8 <MX_ADC2_Init+0x204>)
 800497e:	f003 f8db 	bl	8007b38 <HAL_ADC_ConfigChannel>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d001      	beq.n	800498c <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8004988:	f000 fd86 	bl	8005498 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800498c:	2307      	movs	r3, #7
 800498e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8004990:	230c      	movs	r3, #12
 8004992:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004994:	463b      	mov	r3, r7
 8004996:	4619      	mov	r1, r3
 8004998:	4813      	ldr	r0, [pc, #76]	; (80049e8 <MX_ADC2_Init+0x204>)
 800499a:	f003 f8cd 	bl	8007b38 <HAL_ADC_ConfigChannel>
 800499e:	4603      	mov	r3, r0
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d001      	beq.n	80049a8 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 80049a4:	f000 fd78 	bl	8005498 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80049a8:	2308      	movs	r3, #8
 80049aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 80049ac:	230d      	movs	r3, #13
 80049ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80049b0:	463b      	mov	r3, r7
 80049b2:	4619      	mov	r1, r3
 80049b4:	480c      	ldr	r0, [pc, #48]	; (80049e8 <MX_ADC2_Init+0x204>)
 80049b6:	f003 f8bf 	bl	8007b38 <HAL_ADC_ConfigChannel>
 80049ba:	4603      	mov	r3, r0
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d001      	beq.n	80049c4 <MX_ADC2_Init+0x1e0>
  {
    Error_Handler();
 80049c0:	f000 fd6a 	bl	8005498 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80049c4:	2309      	movs	r3, #9
 80049c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 14;
 80049c8:	230e      	movs	r3, #14
 80049ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80049cc:	463b      	mov	r3, r7
 80049ce:	4619      	mov	r1, r3
 80049d0:	4805      	ldr	r0, [pc, #20]	; (80049e8 <MX_ADC2_Init+0x204>)
 80049d2:	f003 f8b1 	bl	8007b38 <HAL_ADC_ConfigChannel>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d001      	beq.n	80049e0 <MX_ADC2_Init+0x1fc>
  {
    Error_Handler();
 80049dc:	f000 fd5c 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80049e0:	bf00      	nop
 80049e2:	3710      	adds	r7, #16
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	20035a6c 	.word	0x20035a6c
 80049ec:	40012100 	.word	0x40012100
 80049f0:	0f000001 	.word	0x0f000001

080049f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80049f8:	4b12      	ldr	r3, [pc, #72]	; (8004a44 <MX_I2C1_Init+0x50>)
 80049fa:	4a13      	ldr	r2, [pc, #76]	; (8004a48 <MX_I2C1_Init+0x54>)
 80049fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80049fe:	4b11      	ldr	r3, [pc, #68]	; (8004a44 <MX_I2C1_Init+0x50>)
 8004a00:	4a12      	ldr	r2, [pc, #72]	; (8004a4c <MX_I2C1_Init+0x58>)
 8004a02:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004a04:	4b0f      	ldr	r3, [pc, #60]	; (8004a44 <MX_I2C1_Init+0x50>)
 8004a06:	2200      	movs	r2, #0
 8004a08:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004a0a:	4b0e      	ldr	r3, [pc, #56]	; (8004a44 <MX_I2C1_Init+0x50>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004a10:	4b0c      	ldr	r3, [pc, #48]	; (8004a44 <MX_I2C1_Init+0x50>)
 8004a12:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004a16:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004a18:	4b0a      	ldr	r3, [pc, #40]	; (8004a44 <MX_I2C1_Init+0x50>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004a1e:	4b09      	ldr	r3, [pc, #36]	; (8004a44 <MX_I2C1_Init+0x50>)
 8004a20:	2200      	movs	r2, #0
 8004a22:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004a24:	4b07      	ldr	r3, [pc, #28]	; (8004a44 <MX_I2C1_Init+0x50>)
 8004a26:	2200      	movs	r2, #0
 8004a28:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8004a2a:	4b06      	ldr	r3, [pc, #24]	; (8004a44 <MX_I2C1_Init+0x50>)
 8004a2c:	2280      	movs	r2, #128	; 0x80
 8004a2e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004a30:	4804      	ldr	r0, [pc, #16]	; (8004a44 <MX_I2C1_Init+0x50>)
 8004a32:	f004 f9d3 	bl	8008ddc <HAL_I2C_Init>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d001      	beq.n	8004a40 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004a3c:	f000 fd2c 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004a40:	bf00      	nop
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	20035ab4 	.word	0x20035ab4
 8004a48:	40005400 	.word	0x40005400
 8004a4c:	000186a0 	.word	0x000186a0

08004a50 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8004a54:	4b12      	ldr	r3, [pc, #72]	; (8004aa0 <MX_I2C2_Init+0x50>)
 8004a56:	4a13      	ldr	r2, [pc, #76]	; (8004aa4 <MX_I2C2_Init+0x54>)
 8004a58:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8004a5a:	4b11      	ldr	r3, [pc, #68]	; (8004aa0 <MX_I2C2_Init+0x50>)
 8004a5c:	4a12      	ldr	r2, [pc, #72]	; (8004aa8 <MX_I2C2_Init+0x58>)
 8004a5e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004a60:	4b0f      	ldr	r3, [pc, #60]	; (8004aa0 <MX_I2C2_Init+0x50>)
 8004a62:	2200      	movs	r2, #0
 8004a64:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8004a66:	4b0e      	ldr	r3, [pc, #56]	; (8004aa0 <MX_I2C2_Init+0x50>)
 8004a68:	2200      	movs	r2, #0
 8004a6a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004a6c:	4b0c      	ldr	r3, [pc, #48]	; (8004aa0 <MX_I2C2_Init+0x50>)
 8004a6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004a72:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004a74:	4b0a      	ldr	r3, [pc, #40]	; (8004aa0 <MX_I2C2_Init+0x50>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8004a7a:	4b09      	ldr	r3, [pc, #36]	; (8004aa0 <MX_I2C2_Init+0x50>)
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004a80:	4b07      	ldr	r3, [pc, #28]	; (8004aa0 <MX_I2C2_Init+0x50>)
 8004a82:	2200      	movs	r2, #0
 8004a84:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8004a86:	4b06      	ldr	r3, [pc, #24]	; (8004aa0 <MX_I2C2_Init+0x50>)
 8004a88:	2280      	movs	r2, #128	; 0x80
 8004a8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004a8c:	4804      	ldr	r0, [pc, #16]	; (8004aa0 <MX_I2C2_Init+0x50>)
 8004a8e:	f004 f9a5 	bl	8008ddc <HAL_I2C_Init>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d001      	beq.n	8004a9c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8004a98:	f000 fcfe 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004a9c:	bf00      	nop
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	20035b48 	.word	0x20035b48
 8004aa4:	40005800 	.word	0x40005800
 8004aa8:	000186a0 	.word	0x000186a0

08004aac <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8004aac:	b480      	push	{r7}
 8004aae:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8004ab0:	4b0c      	ldr	r3, [pc, #48]	; (8004ae4 <MX_SDIO_SD_Init+0x38>)
 8004ab2:	4a0d      	ldr	r2, [pc, #52]	; (8004ae8 <MX_SDIO_SD_Init+0x3c>)
 8004ab4:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8004ab6:	4b0b      	ldr	r3, [pc, #44]	; (8004ae4 <MX_SDIO_SD_Init+0x38>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8004abc:	4b09      	ldr	r3, [pc, #36]	; (8004ae4 <MX_SDIO_SD_Init+0x38>)
 8004abe:	2200      	movs	r2, #0
 8004ac0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004ac2:	4b08      	ldr	r3, [pc, #32]	; (8004ae4 <MX_SDIO_SD_Init+0x38>)
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8004ac8:	4b06      	ldr	r3, [pc, #24]	; (8004ae4 <MX_SDIO_SD_Init+0x38>)
 8004aca:	2200      	movs	r2, #0
 8004acc:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004ace:	4b05      	ldr	r3, [pc, #20]	; (8004ae4 <MX_SDIO_SD_Init+0x38>)
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8004ad4:	4b03      	ldr	r3, [pc, #12]	; (8004ae4 <MX_SDIO_SD_Init+0x38>)
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8004ada:	bf00      	nop
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr
 8004ae4:	20035d48 	.word	0x20035d48
 8004ae8:	40012c00 	.word	0x40012c00

08004aec <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8004af0:	4b17      	ldr	r3, [pc, #92]	; (8004b50 <MX_SPI2_Init+0x64>)
 8004af2:	4a18      	ldr	r2, [pc, #96]	; (8004b54 <MX_SPI2_Init+0x68>)
 8004af4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004af6:	4b16      	ldr	r3, [pc, #88]	; (8004b50 <MX_SPI2_Init+0x64>)
 8004af8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004afc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004afe:	4b14      	ldr	r3, [pc, #80]	; (8004b50 <MX_SPI2_Init+0x64>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004b04:	4b12      	ldr	r3, [pc, #72]	; (8004b50 <MX_SPI2_Init+0x64>)
 8004b06:	2200      	movs	r2, #0
 8004b08:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004b0a:	4b11      	ldr	r3, [pc, #68]	; (8004b50 <MX_SPI2_Init+0x64>)
 8004b0c:	2202      	movs	r2, #2
 8004b0e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004b10:	4b0f      	ldr	r3, [pc, #60]	; (8004b50 <MX_SPI2_Init+0x64>)
 8004b12:	2201      	movs	r2, #1
 8004b14:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004b16:	4b0e      	ldr	r3, [pc, #56]	; (8004b50 <MX_SPI2_Init+0x64>)
 8004b18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b1c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004b1e:	4b0c      	ldr	r3, [pc, #48]	; (8004b50 <MX_SPI2_Init+0x64>)
 8004b20:	2228      	movs	r2, #40	; 0x28
 8004b22:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004b24:	4b0a      	ldr	r3, [pc, #40]	; (8004b50 <MX_SPI2_Init+0x64>)
 8004b26:	2200      	movs	r2, #0
 8004b28:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004b2a:	4b09      	ldr	r3, [pc, #36]	; (8004b50 <MX_SPI2_Init+0x64>)
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b30:	4b07      	ldr	r3, [pc, #28]	; (8004b50 <MX_SPI2_Init+0x64>)
 8004b32:	2200      	movs	r2, #0
 8004b34:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004b36:	4b06      	ldr	r3, [pc, #24]	; (8004b50 <MX_SPI2_Init+0x64>)
 8004b38:	220a      	movs	r2, #10
 8004b3a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004b3c:	4804      	ldr	r0, [pc, #16]	; (8004b50 <MX_SPI2_Init+0x64>)
 8004b3e:	f007 fa7f 	bl	800c040 <HAL_SPI_Init>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d001      	beq.n	8004b4c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004b48:	f000 fca6 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004b4c:	bf00      	nop
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	20035994 	.word	0x20035994
 8004b54:	40003800 	.word	0x40003800

08004b58 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b09a      	sub	sp, #104	; 0x68
 8004b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004b5e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004b62:	2224      	movs	r2, #36	; 0x24
 8004b64:	2100      	movs	r1, #0
 8004b66:	4618      	mov	r0, r3
 8004b68:	f00e fc09 	bl	801337e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b6c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004b70:	2200      	movs	r2, #0
 8004b72:	601a      	str	r2, [r3, #0]
 8004b74:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004b76:	f107 0320 	add.w	r3, r7, #32
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	601a      	str	r2, [r3, #0]
 8004b7e:	605a      	str	r2, [r3, #4]
 8004b80:	609a      	str	r2, [r3, #8]
 8004b82:	60da      	str	r2, [r3, #12]
 8004b84:	611a      	str	r2, [r3, #16]
 8004b86:	615a      	str	r2, [r3, #20]
 8004b88:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004b8a:	463b      	mov	r3, r7
 8004b8c:	2220      	movs	r2, #32
 8004b8e:	2100      	movs	r1, #0
 8004b90:	4618      	mov	r0, r3
 8004b92:	f00e fbf4 	bl	801337e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004b96:	4b42      	ldr	r3, [pc, #264]	; (8004ca0 <MX_TIM1_Init+0x148>)
 8004b98:	4a42      	ldr	r2, [pc, #264]	; (8004ca4 <MX_TIM1_Init+0x14c>)
 8004b9a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004b9c:	4b40      	ldr	r3, [pc, #256]	; (8004ca0 <MX_TIM1_Init+0x148>)
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ba2:	4b3f      	ldr	r3, [pc, #252]	; (8004ca0 <MX_TIM1_Init+0x148>)
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8004ba8:	4b3d      	ldr	r3, [pc, #244]	; (8004ca0 <MX_TIM1_Init+0x148>)
 8004baa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004bae:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004bb0:	4b3b      	ldr	r3, [pc, #236]	; (8004ca0 <MX_TIM1_Init+0x148>)
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004bb6:	4b3a      	ldr	r3, [pc, #232]	; (8004ca0 <MX_TIM1_Init+0x148>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004bbc:	4b38      	ldr	r3, [pc, #224]	; (8004ca0 <MX_TIM1_Init+0x148>)
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004bc2:	4837      	ldr	r0, [pc, #220]	; (8004ca0 <MX_TIM1_Init+0x148>)
 8004bc4:	f007 ffdf 	bl	800cb86 <HAL_TIM_PWM_Init>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d001      	beq.n	8004bd2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004bce:	f000 fc63 	bl	8005498 <Error_Handler>
  }
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004bde:	2300      	movs	r3, #0
 8004be0:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8004be2:	2300      	movs	r3, #0
 8004be4:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004be6:	2300      	movs	r3, #0
 8004be8:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004bea:	2301      	movs	r3, #1
 8004bec:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8004bf6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	4828      	ldr	r0, [pc, #160]	; (8004ca0 <MX_TIM1_Init+0x148>)
 8004bfe:	f008 f82b 	bl	800cc58 <HAL_TIM_Encoder_Init>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d001      	beq.n	8004c0c <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8004c08:	f000 fc46 	bl	8005498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c10:	2300      	movs	r3, #0
 8004c12:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004c14:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004c18:	4619      	mov	r1, r3
 8004c1a:	4821      	ldr	r0, [pc, #132]	; (8004ca0 <MX_TIM1_Init+0x148>)
 8004c1c:	f008 fd52 	bl	800d6c4 <HAL_TIMEx_MasterConfigSynchronization>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d001      	beq.n	8004c2a <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 8004c26:	f000 fc37 	bl	8005498 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004c2a:	2360      	movs	r3, #96	; 0x60
 8004c2c:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004c32:	2300      	movs	r3, #0
 8004c34:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004c36:	2300      	movs	r3, #0
 8004c38:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004c42:	2300      	movs	r3, #0
 8004c44:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004c46:	f107 0320 	add.w	r3, r7, #32
 8004c4a:	2208      	movs	r2, #8
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	4814      	ldr	r0, [pc, #80]	; (8004ca0 <MX_TIM1_Init+0x148>)
 8004c50:	f008 f9d4 	bl	800cffc <HAL_TIM_PWM_ConfigChannel>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d001      	beq.n	8004c5e <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8004c5a:	f000 fc1d 	bl	8005498 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004c62:	2300      	movs	r3, #0
 8004c64:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004c66:	2300      	movs	r3, #0
 8004c68:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004c72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c76:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004c7c:	463b      	mov	r3, r7
 8004c7e:	4619      	mov	r1, r3
 8004c80:	4807      	ldr	r0, [pc, #28]	; (8004ca0 <MX_TIM1_Init+0x148>)
 8004c82:	f008 fd9b 	bl	800d7bc <HAL_TIMEx_ConfigBreakDeadTime>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d001      	beq.n	8004c90 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8004c8c:	f000 fc04 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004c90:	4803      	ldr	r0, [pc, #12]	; (8004ca0 <MX_TIM1_Init+0x148>)
 8004c92:	f000 fff1 	bl	8005c78 <HAL_TIM_MspPostInit>

}
 8004c96:	bf00      	nop
 8004c98:	3768      	adds	r7, #104	; 0x68
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	20035d08 	.word	0x20035d08
 8004ca4:	40010000 	.word	0x40010000

08004ca8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b08a      	sub	sp, #40	; 0x28
 8004cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004cae:	f107 0320 	add.w	r3, r7, #32
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	601a      	str	r2, [r3, #0]
 8004cb6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004cb8:	1d3b      	adds	r3, r7, #4
 8004cba:	2200      	movs	r2, #0
 8004cbc:	601a      	str	r2, [r3, #0]
 8004cbe:	605a      	str	r2, [r3, #4]
 8004cc0:	609a      	str	r2, [r3, #8]
 8004cc2:	60da      	str	r2, [r3, #12]
 8004cc4:	611a      	str	r2, [r3, #16]
 8004cc6:	615a      	str	r2, [r3, #20]
 8004cc8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004cca:	4b27      	ldr	r3, [pc, #156]	; (8004d68 <MX_TIM3_Init+0xc0>)
 8004ccc:	4a27      	ldr	r2, [pc, #156]	; (8004d6c <MX_TIM3_Init+0xc4>)
 8004cce:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004cd0:	4b25      	ldr	r3, [pc, #148]	; (8004d68 <MX_TIM3_Init+0xc0>)
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004cd6:	4b24      	ldr	r3, [pc, #144]	; (8004d68 <MX_TIM3_Init+0xc0>)
 8004cd8:	2200      	movs	r2, #0
 8004cda:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004cdc:	4b22      	ldr	r3, [pc, #136]	; (8004d68 <MX_TIM3_Init+0xc0>)
 8004cde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004ce2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ce4:	4b20      	ldr	r3, [pc, #128]	; (8004d68 <MX_TIM3_Init+0xc0>)
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004cea:	4b1f      	ldr	r3, [pc, #124]	; (8004d68 <MX_TIM3_Init+0xc0>)
 8004cec:	2200      	movs	r2, #0
 8004cee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004cf0:	481d      	ldr	r0, [pc, #116]	; (8004d68 <MX_TIM3_Init+0xc0>)
 8004cf2:	f007 ff48 	bl	800cb86 <HAL_TIM_PWM_Init>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d001      	beq.n	8004d00 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8004cfc:	f000 fbcc 	bl	8005498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d00:	2300      	movs	r3, #0
 8004d02:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d04:	2300      	movs	r3, #0
 8004d06:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004d08:	f107 0320 	add.w	r3, r7, #32
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	4816      	ldr	r0, [pc, #88]	; (8004d68 <MX_TIM3_Init+0xc0>)
 8004d10:	f008 fcd8 	bl	800d6c4 <HAL_TIMEx_MasterConfigSynchronization>
 8004d14:	4603      	mov	r3, r0
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d001      	beq.n	8004d1e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8004d1a:	f000 fbbd 	bl	8005498 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004d1e:	2360      	movs	r3, #96	; 0x60
 8004d20:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004d22:	2300      	movs	r3, #0
 8004d24:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004d26:	2300      	movs	r3, #0
 8004d28:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004d2e:	1d3b      	adds	r3, r7, #4
 8004d30:	2200      	movs	r2, #0
 8004d32:	4619      	mov	r1, r3
 8004d34:	480c      	ldr	r0, [pc, #48]	; (8004d68 <MX_TIM3_Init+0xc0>)
 8004d36:	f008 f961 	bl	800cffc <HAL_TIM_PWM_ConfigChannel>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d001      	beq.n	8004d44 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8004d40:	f000 fbaa 	bl	8005498 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004d44:	1d3b      	adds	r3, r7, #4
 8004d46:	2204      	movs	r2, #4
 8004d48:	4619      	mov	r1, r3
 8004d4a:	4807      	ldr	r0, [pc, #28]	; (8004d68 <MX_TIM3_Init+0xc0>)
 8004d4c:	f008 f956 	bl	800cffc <HAL_TIM_PWM_ConfigChannel>
 8004d50:	4603      	mov	r3, r0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d001      	beq.n	8004d5a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8004d56:	f000 fb9f 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004d5a:	4803      	ldr	r0, [pc, #12]	; (8004d68 <MX_TIM3_Init+0xc0>)
 8004d5c:	f000 ff8c 	bl	8005c78 <HAL_TIM_MspPostInit>

}
 8004d60:	bf00      	nop
 8004d62:	3728      	adds	r7, #40	; 0x28
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}
 8004d68:	20035ba0 	.word	0x20035ba0
 8004d6c:	40000400 	.word	0x40000400

08004d70 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b08a      	sub	sp, #40	; 0x28
 8004d74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d76:	f107 0320 	add.w	r3, r7, #32
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	601a      	str	r2, [r3, #0]
 8004d7e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004d80:	1d3b      	adds	r3, r7, #4
 8004d82:	2200      	movs	r2, #0
 8004d84:	601a      	str	r2, [r3, #0]
 8004d86:	605a      	str	r2, [r3, #4]
 8004d88:	609a      	str	r2, [r3, #8]
 8004d8a:	60da      	str	r2, [r3, #12]
 8004d8c:	611a      	str	r2, [r3, #16]
 8004d8e:	615a      	str	r2, [r3, #20]
 8004d90:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004d92:	4b27      	ldr	r3, [pc, #156]	; (8004e30 <MX_TIM4_Init+0xc0>)
 8004d94:	4a27      	ldr	r2, [pc, #156]	; (8004e34 <MX_TIM4_Init+0xc4>)
 8004d96:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004d98:	4b25      	ldr	r3, [pc, #148]	; (8004e30 <MX_TIM4_Init+0xc0>)
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d9e:	4b24      	ldr	r3, [pc, #144]	; (8004e30 <MX_TIM4_Init+0xc0>)
 8004da0:	2200      	movs	r2, #0
 8004da2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1800;
 8004da4:	4b22      	ldr	r3, [pc, #136]	; (8004e30 <MX_TIM4_Init+0xc0>)
 8004da6:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8004daa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004dac:	4b20      	ldr	r3, [pc, #128]	; (8004e30 <MX_TIM4_Init+0xc0>)
 8004dae:	2200      	movs	r2, #0
 8004db0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004db2:	4b1f      	ldr	r3, [pc, #124]	; (8004e30 <MX_TIM4_Init+0xc0>)
 8004db4:	2200      	movs	r2, #0
 8004db6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004db8:	481d      	ldr	r0, [pc, #116]	; (8004e30 <MX_TIM4_Init+0xc0>)
 8004dba:	f007 fee4 	bl	800cb86 <HAL_TIM_PWM_Init>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d001      	beq.n	8004dc8 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8004dc4:	f000 fb68 	bl	8005498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004dd0:	f107 0320 	add.w	r3, r7, #32
 8004dd4:	4619      	mov	r1, r3
 8004dd6:	4816      	ldr	r0, [pc, #88]	; (8004e30 <MX_TIM4_Init+0xc0>)
 8004dd8:	f008 fc74 	bl	800d6c4 <HAL_TIMEx_MasterConfigSynchronization>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d001      	beq.n	8004de6 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8004de2:	f000 fb59 	bl	8005498 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004de6:	2360      	movs	r3, #96	; 0x60
 8004de8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004dea:	2300      	movs	r3, #0
 8004dec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004dee:	2300      	movs	r3, #0
 8004df0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004df2:	2300      	movs	r3, #0
 8004df4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004df6:	1d3b      	adds	r3, r7, #4
 8004df8:	2208      	movs	r2, #8
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	480c      	ldr	r0, [pc, #48]	; (8004e30 <MX_TIM4_Init+0xc0>)
 8004dfe:	f008 f8fd 	bl	800cffc <HAL_TIM_PWM_ConfigChannel>
 8004e02:	4603      	mov	r3, r0
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d001      	beq.n	8004e0c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8004e08:	f000 fb46 	bl	8005498 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004e0c:	1d3b      	adds	r3, r7, #4
 8004e0e:	220c      	movs	r2, #12
 8004e10:	4619      	mov	r1, r3
 8004e12:	4807      	ldr	r0, [pc, #28]	; (8004e30 <MX_TIM4_Init+0xc0>)
 8004e14:	f008 f8f2 	bl	800cffc <HAL_TIM_PWM_ConfigChannel>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d001      	beq.n	8004e22 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8004e1e:	f000 fb3b 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8004e22:	4803      	ldr	r0, [pc, #12]	; (8004e30 <MX_TIM4_Init+0xc0>)
 8004e24:	f000 ff28 	bl	8005c78 <HAL_TIM_MspPostInit>

}
 8004e28:	bf00      	nop
 8004e2a:	3728      	adds	r7, #40	; 0x28
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	20035a2c 	.word	0x20035a2c
 8004e34:	40000800 	.word	0x40000800

08004e38 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004e3e:	463b      	mov	r3, r7
 8004e40:	2200      	movs	r2, #0
 8004e42:	601a      	str	r2, [r3, #0]
 8004e44:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004e46:	4b15      	ldr	r3, [pc, #84]	; (8004e9c <MX_TIM6_Init+0x64>)
 8004e48:	4a15      	ldr	r2, [pc, #84]	; (8004ea0 <MX_TIM6_Init+0x68>)
 8004e4a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 89;
 8004e4c:	4b13      	ldr	r3, [pc, #76]	; (8004e9c <MX_TIM6_Init+0x64>)
 8004e4e:	2259      	movs	r2, #89	; 0x59
 8004e50:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e52:	4b12      	ldr	r3, [pc, #72]	; (8004e9c <MX_TIM6_Init+0x64>)
 8004e54:	2200      	movs	r2, #0
 8004e56:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8004e58:	4b10      	ldr	r3, [pc, #64]	; (8004e9c <MX_TIM6_Init+0x64>)
 8004e5a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004e5e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004e60:	4b0e      	ldr	r3, [pc, #56]	; (8004e9c <MX_TIM6_Init+0x64>)
 8004e62:	2280      	movs	r2, #128	; 0x80
 8004e64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004e66:	480d      	ldr	r0, [pc, #52]	; (8004e9c <MX_TIM6_Init+0x64>)
 8004e68:	f007 fe3e 	bl	800cae8 <HAL_TIM_Base_Init>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d001      	beq.n	8004e76 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8004e72:	f000 fb11 	bl	8005498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004e76:	2300      	movs	r3, #0
 8004e78:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004e7e:	463b      	mov	r3, r7
 8004e80:	4619      	mov	r1, r3
 8004e82:	4806      	ldr	r0, [pc, #24]	; (8004e9c <MX_TIM6_Init+0x64>)
 8004e84:	f008 fc1e 	bl	800d6c4 <HAL_TIMEx_MasterConfigSynchronization>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d001      	beq.n	8004e92 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8004e8e:	f000 fb03 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8004e92:	bf00      	nop
 8004e94:	3708      	adds	r7, #8
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bd80      	pop	{r7, pc}
 8004e9a:	bf00      	nop
 8004e9c:	20035cc8 	.word	0x20035cc8
 8004ea0:	40001000 	.word	0x40001000

08004ea4 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004eaa:	463b      	mov	r3, r7
 8004eac:	2200      	movs	r2, #0
 8004eae:	601a      	str	r2, [r3, #0]
 8004eb0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8004eb2:	4b14      	ldr	r3, [pc, #80]	; (8004f04 <MX_TIM7_Init+0x60>)
 8004eb4:	4a14      	ldr	r2, [pc, #80]	; (8004f08 <MX_TIM7_Init+0x64>)
 8004eb6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 179;
 8004eb8:	4b12      	ldr	r3, [pc, #72]	; (8004f04 <MX_TIM7_Init+0x60>)
 8004eba:	22b3      	movs	r2, #179	; 0xb3
 8004ebc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ebe:	4b11      	ldr	r3, [pc, #68]	; (8004f04 <MX_TIM7_Init+0x60>)
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 49;
 8004ec4:	4b0f      	ldr	r3, [pc, #60]	; (8004f04 <MX_TIM7_Init+0x60>)
 8004ec6:	2231      	movs	r2, #49	; 0x31
 8004ec8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004eca:	4b0e      	ldr	r3, [pc, #56]	; (8004f04 <MX_TIM7_Init+0x60>)
 8004ecc:	2280      	movs	r2, #128	; 0x80
 8004ece:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004ed0:	480c      	ldr	r0, [pc, #48]	; (8004f04 <MX_TIM7_Init+0x60>)
 8004ed2:	f007 fe09 	bl	800cae8 <HAL_TIM_Base_Init>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d001      	beq.n	8004ee0 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8004edc:	f000 fadc 	bl	8005498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004ee8:	463b      	mov	r3, r7
 8004eea:	4619      	mov	r1, r3
 8004eec:	4805      	ldr	r0, [pc, #20]	; (8004f04 <MX_TIM7_Init+0x60>)
 8004eee:	f008 fbe9 	bl	800d6c4 <HAL_TIMEx_MasterConfigSynchronization>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d001      	beq.n	8004efc <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8004ef8:	f000 face 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004efc:	bf00      	nop
 8004efe:	3708      	adds	r7, #8
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	20035e6c 	.word	0x20035e6c
 8004f08:	40001400 	.word	0x40001400

08004f0c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b08c      	sub	sp, #48	; 0x30
 8004f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004f12:	f107 030c 	add.w	r3, r7, #12
 8004f16:	2224      	movs	r2, #36	; 0x24
 8004f18:	2100      	movs	r1, #0
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f00e fa2f 	bl	801337e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f20:	1d3b      	adds	r3, r7, #4
 8004f22:	2200      	movs	r2, #0
 8004f24:	601a      	str	r2, [r3, #0]
 8004f26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004f28:	4b22      	ldr	r3, [pc, #136]	; (8004fb4 <MX_TIM8_Init+0xa8>)
 8004f2a:	4a23      	ldr	r2, [pc, #140]	; (8004fb8 <MX_TIM8_Init+0xac>)
 8004f2c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8004f2e:	4b21      	ldr	r3, [pc, #132]	; (8004fb4 <MX_TIM8_Init+0xa8>)
 8004f30:	2200      	movs	r2, #0
 8004f32:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8004f34:	4b1f      	ldr	r3, [pc, #124]	; (8004fb4 <MX_TIM8_Init+0xa8>)
 8004f36:	2210      	movs	r2, #16
 8004f38:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8004f3a:	4b1e      	ldr	r3, [pc, #120]	; (8004fb4 <MX_TIM8_Init+0xa8>)
 8004f3c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004f40:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f42:	4b1c      	ldr	r3, [pc, #112]	; (8004fb4 <MX_TIM8_Init+0xa8>)
 8004f44:	2200      	movs	r2, #0
 8004f46:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004f48:	4b1a      	ldr	r3, [pc, #104]	; (8004fb4 <MX_TIM8_Init+0xa8>)
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f4e:	4b19      	ldr	r3, [pc, #100]	; (8004fb4 <MX_TIM8_Init+0xa8>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004f54:	2303      	movs	r3, #3
 8004f56:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004f60:	2300      	movs	r3, #0
 8004f62:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004f64:	2300      	movs	r3, #0
 8004f66:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004f68:	2300      	movs	r3, #0
 8004f6a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004f70:	2300      	movs	r3, #0
 8004f72:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8004f74:	2300      	movs	r3, #0
 8004f76:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8004f78:	f107 030c 	add.w	r3, r7, #12
 8004f7c:	4619      	mov	r1, r3
 8004f7e:	480d      	ldr	r0, [pc, #52]	; (8004fb4 <MX_TIM8_Init+0xa8>)
 8004f80:	f007 fe6a 	bl	800cc58 <HAL_TIM_Encoder_Init>
 8004f84:	4603      	mov	r3, r0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d001      	beq.n	8004f8e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8004f8a:	f000 fa85 	bl	8005498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f92:	2300      	movs	r3, #0
 8004f94:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004f96:	1d3b      	adds	r3, r7, #4
 8004f98:	4619      	mov	r1, r3
 8004f9a:	4806      	ldr	r0, [pc, #24]	; (8004fb4 <MX_TIM8_Init+0xa8>)
 8004f9c:	f008 fb92 	bl	800d6c4 <HAL_TIMEx_MasterConfigSynchronization>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d001      	beq.n	8004faa <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8004fa6:	f000 fa77 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8004faa:	bf00      	nop
 8004fac:	3730      	adds	r7, #48	; 0x30
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	200359ec 	.word	0x200359ec
 8004fb8:	40010400 	.word	0x40010400

08004fbc <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b088      	sub	sp, #32
 8004fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004fc2:	1d3b      	adds	r3, r7, #4
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	601a      	str	r2, [r3, #0]
 8004fc8:	605a      	str	r2, [r3, #4]
 8004fca:	609a      	str	r2, [r3, #8]
 8004fcc:	60da      	str	r2, [r3, #12]
 8004fce:	611a      	str	r2, [r3, #16]
 8004fd0:	615a      	str	r2, [r3, #20]
 8004fd2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8004fd4:	4b1e      	ldr	r3, [pc, #120]	; (8005050 <MX_TIM10_Init+0x94>)
 8004fd6:	4a1f      	ldr	r2, [pc, #124]	; (8005054 <MX_TIM10_Init+0x98>)
 8004fd8:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8004fda:	4b1d      	ldr	r3, [pc, #116]	; (8005050 <MX_TIM10_Init+0x94>)
 8004fdc:	2200      	movs	r2, #0
 8004fde:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004fe0:	4b1b      	ldr	r3, [pc, #108]	; (8005050 <MX_TIM10_Init+0x94>)
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8004fe6:	4b1a      	ldr	r3, [pc, #104]	; (8005050 <MX_TIM10_Init+0x94>)
 8004fe8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004fec:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004fee:	4b18      	ldr	r3, [pc, #96]	; (8005050 <MX_TIM10_Init+0x94>)
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004ff4:	4b16      	ldr	r3, [pc, #88]	; (8005050 <MX_TIM10_Init+0x94>)
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8004ffa:	4815      	ldr	r0, [pc, #84]	; (8005050 <MX_TIM10_Init+0x94>)
 8004ffc:	f007 fd74 	bl	800cae8 <HAL_TIM_Base_Init>
 8005000:	4603      	mov	r3, r0
 8005002:	2b00      	cmp	r3, #0
 8005004:	d001      	beq.n	800500a <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8005006:	f000 fa47 	bl	8005498 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 800500a:	4811      	ldr	r0, [pc, #68]	; (8005050 <MX_TIM10_Init+0x94>)
 800500c:	f007 fdbb 	bl	800cb86 <HAL_TIM_PWM_Init>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d001      	beq.n	800501a <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8005016:	f000 fa3f 	bl	8005498 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800501a:	2360      	movs	r3, #96	; 0x60
 800501c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800501e:	2300      	movs	r3, #0
 8005020:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005022:	2300      	movs	r3, #0
 8005024:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005026:	2300      	movs	r3, #0
 8005028:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800502a:	1d3b      	adds	r3, r7, #4
 800502c:	2200      	movs	r2, #0
 800502e:	4619      	mov	r1, r3
 8005030:	4807      	ldr	r0, [pc, #28]	; (8005050 <MX_TIM10_Init+0x94>)
 8005032:	f007 ffe3 	bl	800cffc <HAL_TIM_PWM_ConfigChannel>
 8005036:	4603      	mov	r3, r0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d001      	beq.n	8005040 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 800503c:	f000 fa2c 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8005040:	4803      	ldr	r0, [pc, #12]	; (8005050 <MX_TIM10_Init+0x94>)
 8005042:	f000 fe19 	bl	8005c78 <HAL_TIM_MspPostInit>

}
 8005046:	bf00      	nop
 8005048:	3720      	adds	r7, #32
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	20035b08 	.word	0x20035b08
 8005054:	40014400 	.word	0x40014400

08005058 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b088      	sub	sp, #32
 800505c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800505e:	1d3b      	adds	r3, r7, #4
 8005060:	2200      	movs	r2, #0
 8005062:	601a      	str	r2, [r3, #0]
 8005064:	605a      	str	r2, [r3, #4]
 8005066:	609a      	str	r2, [r3, #8]
 8005068:	60da      	str	r2, [r3, #12]
 800506a:	611a      	str	r2, [r3, #16]
 800506c:	615a      	str	r2, [r3, #20]
 800506e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8005070:	4b1e      	ldr	r3, [pc, #120]	; (80050ec <MX_TIM11_Init+0x94>)
 8005072:	4a1f      	ldr	r2, [pc, #124]	; (80050f0 <MX_TIM11_Init+0x98>)
 8005074:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8005076:	4b1d      	ldr	r3, [pc, #116]	; (80050ec <MX_TIM11_Init+0x94>)
 8005078:	2200      	movs	r2, #0
 800507a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800507c:	4b1b      	ldr	r3, [pc, #108]	; (80050ec <MX_TIM11_Init+0x94>)
 800507e:	2200      	movs	r2, #0
 8005080:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8005082:	4b1a      	ldr	r3, [pc, #104]	; (80050ec <MX_TIM11_Init+0x94>)
 8005084:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005088:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800508a:	4b18      	ldr	r3, [pc, #96]	; (80050ec <MX_TIM11_Init+0x94>)
 800508c:	2200      	movs	r2, #0
 800508e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005090:	4b16      	ldr	r3, [pc, #88]	; (80050ec <MX_TIM11_Init+0x94>)
 8005092:	2200      	movs	r2, #0
 8005094:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8005096:	4815      	ldr	r0, [pc, #84]	; (80050ec <MX_TIM11_Init+0x94>)
 8005098:	f007 fd26 	bl	800cae8 <HAL_TIM_Base_Init>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d001      	beq.n	80050a6 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 80050a2:	f000 f9f9 	bl	8005498 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80050a6:	4811      	ldr	r0, [pc, #68]	; (80050ec <MX_TIM11_Init+0x94>)
 80050a8:	f007 fd6d 	bl	800cb86 <HAL_TIM_PWM_Init>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d001      	beq.n	80050b6 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 80050b2:	f000 f9f1 	bl	8005498 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80050b6:	2360      	movs	r3, #96	; 0x60
 80050b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80050ba:	2300      	movs	r3, #0
 80050bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80050be:	2300      	movs	r3, #0
 80050c0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80050c2:	2300      	movs	r3, #0
 80050c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80050c6:	1d3b      	adds	r3, r7, #4
 80050c8:	2200      	movs	r2, #0
 80050ca:	4619      	mov	r1, r3
 80050cc:	4807      	ldr	r0, [pc, #28]	; (80050ec <MX_TIM11_Init+0x94>)
 80050ce:	f007 ff95 	bl	800cffc <HAL_TIM_PWM_ConfigChannel>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d001      	beq.n	80050dc <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 80050d8:	f000 f9de 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 80050dc:	4803      	ldr	r0, [pc, #12]	; (80050ec <MX_TIM11_Init+0x94>)
 80050de:	f000 fdcb 	bl	8005c78 <HAL_TIM_MspPostInit>

}
 80050e2:	bf00      	nop
 80050e4:	3720      	adds	r7, #32
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	20035c28 	.word	0x20035c28
 80050f0:	40014800 	.word	0x40014800

080050f4 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80050f8:	4b0e      	ldr	r3, [pc, #56]	; (8005134 <MX_TIM13_Init+0x40>)
 80050fa:	4a0f      	ldr	r2, [pc, #60]	; (8005138 <MX_TIM13_Init+0x44>)
 80050fc:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 80050fe:	4b0d      	ldr	r3, [pc, #52]	; (8005134 <MX_TIM13_Init+0x40>)
 8005100:	2259      	movs	r2, #89	; 0x59
 8005102:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005104:	4b0b      	ldr	r3, [pc, #44]	; (8005134 <MX_TIM13_Init+0x40>)
 8005106:	2200      	movs	r2, #0
 8005108:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 9999;
 800510a:	4b0a      	ldr	r3, [pc, #40]	; (8005134 <MX_TIM13_Init+0x40>)
 800510c:	f242 720f 	movw	r2, #9999	; 0x270f
 8005110:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005112:	4b08      	ldr	r3, [pc, #32]	; (8005134 <MX_TIM13_Init+0x40>)
 8005114:	2200      	movs	r2, #0
 8005116:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005118:	4b06      	ldr	r3, [pc, #24]	; (8005134 <MX_TIM13_Init+0x40>)
 800511a:	2280      	movs	r2, #128	; 0x80
 800511c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800511e:	4805      	ldr	r0, [pc, #20]	; (8005134 <MX_TIM13_Init+0x40>)
 8005120:	f007 fce2 	bl	800cae8 <HAL_TIM_Base_Init>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d001      	beq.n	800512e <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 800512a:	f000 f9b5 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 800512e:	bf00      	nop
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	20035be8 	.word	0x20035be8
 8005138:	40001c00 	.word	0x40001c00

0800513c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005140:	4b11      	ldr	r3, [pc, #68]	; (8005188 <MX_USART2_UART_Init+0x4c>)
 8005142:	4a12      	ldr	r2, [pc, #72]	; (800518c <MX_USART2_UART_Init+0x50>)
 8005144:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005146:	4b10      	ldr	r3, [pc, #64]	; (8005188 <MX_USART2_UART_Init+0x4c>)
 8005148:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800514c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800514e:	4b0e      	ldr	r3, [pc, #56]	; (8005188 <MX_USART2_UART_Init+0x4c>)
 8005150:	2200      	movs	r2, #0
 8005152:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005154:	4b0c      	ldr	r3, [pc, #48]	; (8005188 <MX_USART2_UART_Init+0x4c>)
 8005156:	2200      	movs	r2, #0
 8005158:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800515a:	4b0b      	ldr	r3, [pc, #44]	; (8005188 <MX_USART2_UART_Init+0x4c>)
 800515c:	2200      	movs	r2, #0
 800515e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005160:	4b09      	ldr	r3, [pc, #36]	; (8005188 <MX_USART2_UART_Init+0x4c>)
 8005162:	220c      	movs	r2, #12
 8005164:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005166:	4b08      	ldr	r3, [pc, #32]	; (8005188 <MX_USART2_UART_Init+0x4c>)
 8005168:	2200      	movs	r2, #0
 800516a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800516c:	4b06      	ldr	r3, [pc, #24]	; (8005188 <MX_USART2_UART_Init+0x4c>)
 800516e:	2200      	movs	r2, #0
 8005170:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005172:	4805      	ldr	r0, [pc, #20]	; (8005188 <MX_USART2_UART_Init+0x4c>)
 8005174:	f008 fb88 	bl	800d888 <HAL_UART_Init>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d001      	beq.n	8005182 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800517e:	f000 f98b 	bl	8005498 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005182:	bf00      	nop
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	20035dcc 	.word	0x20035dcc
 800518c:	40004400 	.word	0x40004400

08005190 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b082      	sub	sp, #8
 8005194:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005196:	2300      	movs	r3, #0
 8005198:	607b      	str	r3, [r7, #4]
 800519a:	4b14      	ldr	r3, [pc, #80]	; (80051ec <MX_DMA_Init+0x5c>)
 800519c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800519e:	4a13      	ldr	r2, [pc, #76]	; (80051ec <MX_DMA_Init+0x5c>)
 80051a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80051a4:	6313      	str	r3, [r2, #48]	; 0x30
 80051a6:	4b11      	ldr	r3, [pc, #68]	; (80051ec <MX_DMA_Init+0x5c>)
 80051a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051ae:	607b      	str	r3, [r7, #4]
 80051b0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80051b2:	2200      	movs	r2, #0
 80051b4:	2100      	movs	r1, #0
 80051b6:	203a      	movs	r0, #58	; 0x3a
 80051b8:	f003 f849 	bl	800824e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80051bc:	203a      	movs	r0, #58	; 0x3a
 80051be:	f003 f862 	bl	8008286 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80051c2:	2200      	movs	r2, #0
 80051c4:	2100      	movs	r1, #0
 80051c6:	203b      	movs	r0, #59	; 0x3b
 80051c8:	f003 f841 	bl	800824e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80051cc:	203b      	movs	r0, #59	; 0x3b
 80051ce:	f003 f85a 	bl	8008286 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80051d2:	2200      	movs	r2, #0
 80051d4:	2100      	movs	r1, #0
 80051d6:	2045      	movs	r0, #69	; 0x45
 80051d8:	f003 f839 	bl	800824e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80051dc:	2045      	movs	r0, #69	; 0x45
 80051de:	f003 f852 	bl	8008286 <HAL_NVIC_EnableIRQ>

}
 80051e2:	bf00      	nop
 80051e4:	3708      	adds	r7, #8
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	40023800 	.word	0x40023800

080051f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b08c      	sub	sp, #48	; 0x30
 80051f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051f6:	f107 031c 	add.w	r3, r7, #28
 80051fa:	2200      	movs	r2, #0
 80051fc:	601a      	str	r2, [r3, #0]
 80051fe:	605a      	str	r2, [r3, #4]
 8005200:	609a      	str	r2, [r3, #8]
 8005202:	60da      	str	r2, [r3, #12]
 8005204:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005206:	2300      	movs	r3, #0
 8005208:	61bb      	str	r3, [r7, #24]
 800520a:	4b9c      	ldr	r3, [pc, #624]	; (800547c <MX_GPIO_Init+0x28c>)
 800520c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800520e:	4a9b      	ldr	r2, [pc, #620]	; (800547c <MX_GPIO_Init+0x28c>)
 8005210:	f043 0310 	orr.w	r3, r3, #16
 8005214:	6313      	str	r3, [r2, #48]	; 0x30
 8005216:	4b99      	ldr	r3, [pc, #612]	; (800547c <MX_GPIO_Init+0x28c>)
 8005218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521a:	f003 0310 	and.w	r3, r3, #16
 800521e:	61bb      	str	r3, [r7, #24]
 8005220:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005222:	2300      	movs	r3, #0
 8005224:	617b      	str	r3, [r7, #20]
 8005226:	4b95      	ldr	r3, [pc, #596]	; (800547c <MX_GPIO_Init+0x28c>)
 8005228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800522a:	4a94      	ldr	r2, [pc, #592]	; (800547c <MX_GPIO_Init+0x28c>)
 800522c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005230:	6313      	str	r3, [r2, #48]	; 0x30
 8005232:	4b92      	ldr	r3, [pc, #584]	; (800547c <MX_GPIO_Init+0x28c>)
 8005234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005236:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800523a:	617b      	str	r3, [r7, #20]
 800523c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800523e:	2300      	movs	r3, #0
 8005240:	613b      	str	r3, [r7, #16]
 8005242:	4b8e      	ldr	r3, [pc, #568]	; (800547c <MX_GPIO_Init+0x28c>)
 8005244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005246:	4a8d      	ldr	r2, [pc, #564]	; (800547c <MX_GPIO_Init+0x28c>)
 8005248:	f043 0304 	orr.w	r3, r3, #4
 800524c:	6313      	str	r3, [r2, #48]	; 0x30
 800524e:	4b8b      	ldr	r3, [pc, #556]	; (800547c <MX_GPIO_Init+0x28c>)
 8005250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005252:	f003 0304 	and.w	r3, r3, #4
 8005256:	613b      	str	r3, [r7, #16]
 8005258:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800525a:	2300      	movs	r3, #0
 800525c:	60fb      	str	r3, [r7, #12]
 800525e:	4b87      	ldr	r3, [pc, #540]	; (800547c <MX_GPIO_Init+0x28c>)
 8005260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005262:	4a86      	ldr	r2, [pc, #536]	; (800547c <MX_GPIO_Init+0x28c>)
 8005264:	f043 0301 	orr.w	r3, r3, #1
 8005268:	6313      	str	r3, [r2, #48]	; 0x30
 800526a:	4b84      	ldr	r3, [pc, #528]	; (800547c <MX_GPIO_Init+0x28c>)
 800526c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800526e:	f003 0301 	and.w	r3, r3, #1
 8005272:	60fb      	str	r3, [r7, #12]
 8005274:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005276:	2300      	movs	r3, #0
 8005278:	60bb      	str	r3, [r7, #8]
 800527a:	4b80      	ldr	r3, [pc, #512]	; (800547c <MX_GPIO_Init+0x28c>)
 800527c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800527e:	4a7f      	ldr	r2, [pc, #508]	; (800547c <MX_GPIO_Init+0x28c>)
 8005280:	f043 0302 	orr.w	r3, r3, #2
 8005284:	6313      	str	r3, [r2, #48]	; 0x30
 8005286:	4b7d      	ldr	r3, [pc, #500]	; (800547c <MX_GPIO_Init+0x28c>)
 8005288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800528a:	f003 0302 	and.w	r3, r3, #2
 800528e:	60bb      	str	r3, [r7, #8]
 8005290:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005292:	2300      	movs	r3, #0
 8005294:	607b      	str	r3, [r7, #4]
 8005296:	4b79      	ldr	r3, [pc, #484]	; (800547c <MX_GPIO_Init+0x28c>)
 8005298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800529a:	4a78      	ldr	r2, [pc, #480]	; (800547c <MX_GPIO_Init+0x28c>)
 800529c:	f043 0308 	orr.w	r3, r3, #8
 80052a0:	6313      	str	r3, [r2, #48]	; 0x30
 80052a2:	4b76      	ldr	r3, [pc, #472]	; (800547c <MX_GPIO_Init+0x28c>)
 80052a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052a6:	f003 0308 	and.w	r3, r3, #8
 80052aa:	607b      	str	r3, [r7, #4]
 80052ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 80052ae:	2200      	movs	r2, #0
 80052b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80052b4:	4872      	ldr	r0, [pc, #456]	; (8005480 <MX_GPIO_Init+0x290>)
 80052b6:	f003 fd5f 	bl	8008d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80052ba:	2200      	movs	r2, #0
 80052bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80052c0:	4870      	ldr	r0, [pc, #448]	; (8005484 <MX_GPIO_Init+0x294>)
 80052c2:	f003 fd59 	bl	8008d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80052c6:	2200      	movs	r2, #0
 80052c8:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80052cc:	486e      	ldr	r0, [pc, #440]	; (8005488 <MX_GPIO_Init+0x298>)
 80052ce:	f003 fd53 	bl	8008d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80052d2:	2200      	movs	r2, #0
 80052d4:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
 80052d8:	486c      	ldr	r0, [pc, #432]	; (800548c <MX_GPIO_Init+0x29c>)
 80052da:	f003 fd4d 	bl	8008d78 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80052de:	2304      	movs	r3, #4
 80052e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80052e2:	4b6b      	ldr	r3, [pc, #428]	; (8005490 <MX_GPIO_Init+0x2a0>)
 80052e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052e6:	2300      	movs	r3, #0
 80052e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80052ea:	f107 031c 	add.w	r3, r7, #28
 80052ee:	4619      	mov	r1, r3
 80052f0:	4863      	ldr	r0, [pc, #396]	; (8005480 <MX_GPIO_Init+0x290>)
 80052f2:	f003 fb7f 	bl	80089f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80052f6:	230f      	movs	r3, #15
 80052f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80052fa:	2303      	movs	r3, #3
 80052fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052fe:	2300      	movs	r3, #0
 8005300:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005302:	f107 031c 	add.w	r3, r7, #28
 8005306:	4619      	mov	r1, r3
 8005308:	4862      	ldr	r0, [pc, #392]	; (8005494 <MX_GPIO_Init+0x2a4>)
 800530a:	f003 fb73 	bl	80089f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800530e:	23e1      	movs	r3, #225	; 0xe1
 8005310:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005312:	2303      	movs	r3, #3
 8005314:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005316:	2300      	movs	r3, #0
 8005318:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800531a:	f107 031c 	add.w	r3, r7, #28
 800531e:	4619      	mov	r1, r3
 8005320:	485a      	ldr	r0, [pc, #360]	; (800548c <MX_GPIO_Init+0x29c>)
 8005322:	f003 fb67 	bl	80089f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005326:	2303      	movs	r3, #3
 8005328:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800532a:	2303      	movs	r3, #3
 800532c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800532e:	2300      	movs	r3, #0
 8005330:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005332:	f107 031c 	add.w	r3, r7, #28
 8005336:	4619      	mov	r1, r3
 8005338:	4852      	ldr	r0, [pc, #328]	; (8005484 <MX_GPIO_Init+0x294>)
 800533a:	f003 fb5b 	bl	80089f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800533e:	2304      	movs	r3, #4
 8005340:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005342:	2300      	movs	r3, #0
 8005344:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005346:	2301      	movs	r3, #1
 8005348:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800534a:	f107 031c 	add.w	r3, r7, #28
 800534e:	4619      	mov	r1, r3
 8005350:	484c      	ldr	r0, [pc, #304]	; (8005484 <MX_GPIO_Init+0x294>)
 8005352:	f003 fb4f 	bl	80089f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8005356:	f44f 63b0 	mov.w	r3, #1408	; 0x580
 800535a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800535c:	2300      	movs	r3, #0
 800535e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005360:	2301      	movs	r3, #1
 8005362:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005364:	f107 031c 	add.w	r3, r7, #28
 8005368:	4619      	mov	r1, r3
 800536a:	4845      	ldr	r0, [pc, #276]	; (8005480 <MX_GPIO_Init+0x290>)
 800536c:	f003 fb42 	bl	80089f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8005370:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005374:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005376:	2301      	movs	r3, #1
 8005378:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800537a:	2300      	movs	r3, #0
 800537c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800537e:	2300      	movs	r3, #0
 8005380:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005382:	f107 031c 	add.w	r3, r7, #28
 8005386:	4619      	mov	r1, r3
 8005388:	483d      	ldr	r0, [pc, #244]	; (8005480 <MX_GPIO_Init+0x290>)
 800538a:	f003 fb33 	bl	80089f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800538e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005392:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005394:	2301      	movs	r3, #1
 8005396:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005398:	2300      	movs	r3, #0
 800539a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800539c:	2300      	movs	r3, #0
 800539e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80053a0:	f107 031c 	add.w	r3, r7, #28
 80053a4:	4619      	mov	r1, r3
 80053a6:	4837      	ldr	r0, [pc, #220]	; (8005484 <MX_GPIO_Init+0x294>)
 80053a8:	f003 fb24 	bl	80089f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80053ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80053b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80053b2:	4b37      	ldr	r3, [pc, #220]	; (8005490 <MX_GPIO_Init+0x2a0>)
 80053b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053b6:	2300      	movs	r3, #0
 80053b8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80053ba:	f107 031c 	add.w	r3, r7, #28
 80053be:	4619      	mov	r1, r3
 80053c0:	4831      	ldr	r0, [pc, #196]	; (8005488 <MX_GPIO_Init+0x298>)
 80053c2:	f003 fb17 	bl	80089f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80053c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80053ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80053cc:	2301      	movs	r3, #1
 80053ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053d0:	2300      	movs	r3, #0
 80053d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053d4:	2300      	movs	r3, #0
 80053d6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80053d8:	f107 031c 	add.w	r3, r7, #28
 80053dc:	4619      	mov	r1, r3
 80053de:	482a      	ldr	r0, [pc, #168]	; (8005488 <MX_GPIO_Init+0x298>)
 80053e0:	f003 fb08 	bl	80089f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80053e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80053ea:	2301      	movs	r3, #1
 80053ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80053ee:	2301      	movs	r3, #1
 80053f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053f2:	2300      	movs	r3, #0
 80053f4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80053f6:	f107 031c 	add.w	r3, r7, #28
 80053fa:	4619      	mov	r1, r3
 80053fc:	4822      	ldr	r0, [pc, #136]	; (8005488 <MX_GPIO_Init+0x298>)
 80053fe:	f003 faf9 	bl	80089f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8005402:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8005406:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005408:	2301      	movs	r3, #1
 800540a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800540c:	2300      	movs	r3, #0
 800540e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005410:	2300      	movs	r3, #0
 8005412:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005414:	f107 031c 	add.w	r3, r7, #28
 8005418:	4619      	mov	r1, r3
 800541a:	481c      	ldr	r0, [pc, #112]	; (800548c <MX_GPIO_Init+0x29c>)
 800541c:	f003 faea 	bl	80089f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005420:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005424:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005426:	2300      	movs	r3, #0
 8005428:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800542a:	2300      	movs	r3, #0
 800542c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800542e:	f107 031c 	add.w	r3, r7, #28
 8005432:	4619      	mov	r1, r3
 8005434:	4815      	ldr	r0, [pc, #84]	; (800548c <MX_GPIO_Init+0x29c>)
 8005436:	f003 fadd 	bl	80089f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD3 PD4
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4
 800543a:	239b      	movs	r3, #155	; 0x9b
 800543c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800543e:	2300      	movs	r3, #0
 8005440:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005442:	2301      	movs	r3, #1
 8005444:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005446:	f107 031c 	add.w	r3, r7, #28
 800544a:	4619      	mov	r1, r3
 800544c:	480e      	ldr	r0, [pc, #56]	; (8005488 <MX_GPIO_Init+0x298>)
 800544e:	f003 fad1 	bl	80089f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8005452:	2200      	movs	r2, #0
 8005454:	2100      	movs	r1, #0
 8005456:	2008      	movs	r0, #8
 8005458:	f002 fef9 	bl	800824e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800545c:	2008      	movs	r0, #8
 800545e:	f002 ff12 	bl	8008286 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8005462:	2200      	movs	r2, #0
 8005464:	2100      	movs	r1, #0
 8005466:	2017      	movs	r0, #23
 8005468:	f002 fef1 	bl	800824e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800546c:	2017      	movs	r0, #23
 800546e:	f002 ff0a 	bl	8008286 <HAL_NVIC_EnableIRQ>

}
 8005472:	bf00      	nop
 8005474:	3730      	adds	r7, #48	; 0x30
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
 800547a:	bf00      	nop
 800547c:	40023800 	.word	0x40023800
 8005480:	40021000 	.word	0x40021000
 8005484:	40020400 	.word	0x40020400
 8005488:	40020c00 	.word	0x40020c00
 800548c:	40020000 	.word	0x40020000
 8005490:	10310000 	.word	0x10310000
 8005494:	40020800 	.word	0x40020800

08005498 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005498:	b480      	push	{r7}
 800549a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800549c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800549e:	e7fe      	b.n	800549e <Error_Handler+0x6>

080054a0 <path_following_initialize>:
  /* End of Outputs for SubSystem: '<Root>/path_following' */
}

/* Model initialize function */
void path_following_initialize(void)
{
 80054a0:	b480      	push	{r7}
 80054a2:	af00      	add	r7, sp, #0
  /* (no initialization code required) */
}
 80054a4:	bf00      	nop
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr
	...

080054b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054b6:	2300      	movs	r3, #0
 80054b8:	607b      	str	r3, [r7, #4]
 80054ba:	4b10      	ldr	r3, [pc, #64]	; (80054fc <HAL_MspInit+0x4c>)
 80054bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054be:	4a0f      	ldr	r2, [pc, #60]	; (80054fc <HAL_MspInit+0x4c>)
 80054c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80054c4:	6453      	str	r3, [r2, #68]	; 0x44
 80054c6:	4b0d      	ldr	r3, [pc, #52]	; (80054fc <HAL_MspInit+0x4c>)
 80054c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054ce:	607b      	str	r3, [r7, #4]
 80054d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80054d2:	2300      	movs	r3, #0
 80054d4:	603b      	str	r3, [r7, #0]
 80054d6:	4b09      	ldr	r3, [pc, #36]	; (80054fc <HAL_MspInit+0x4c>)
 80054d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054da:	4a08      	ldr	r2, [pc, #32]	; (80054fc <HAL_MspInit+0x4c>)
 80054dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054e0:	6413      	str	r3, [r2, #64]	; 0x40
 80054e2:	4b06      	ldr	r3, [pc, #24]	; (80054fc <HAL_MspInit+0x4c>)
 80054e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054ea:	603b      	str	r3, [r7, #0]
 80054ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80054ee:	bf00      	nop
 80054f0:	370c      	adds	r7, #12
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr
 80054fa:	bf00      	nop
 80054fc:	40023800 	.word	0x40023800

08005500 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b08c      	sub	sp, #48	; 0x30
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005508:	f107 031c 	add.w	r3, r7, #28
 800550c:	2200      	movs	r2, #0
 800550e:	601a      	str	r2, [r3, #0]
 8005510:	605a      	str	r2, [r3, #4]
 8005512:	609a      	str	r2, [r3, #8]
 8005514:	60da      	str	r2, [r3, #12]
 8005516:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a4a      	ldr	r2, [pc, #296]	; (8005648 <HAL_ADC_MspInit+0x148>)
 800551e:	4293      	cmp	r3, r2
 8005520:	f040 808e 	bne.w	8005640 <HAL_ADC_MspInit+0x140>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8005524:	2300      	movs	r3, #0
 8005526:	61bb      	str	r3, [r7, #24]
 8005528:	4b48      	ldr	r3, [pc, #288]	; (800564c <HAL_ADC_MspInit+0x14c>)
 800552a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800552c:	4a47      	ldr	r2, [pc, #284]	; (800564c <HAL_ADC_MspInit+0x14c>)
 800552e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005532:	6453      	str	r3, [r2, #68]	; 0x44
 8005534:	4b45      	ldr	r3, [pc, #276]	; (800564c <HAL_ADC_MspInit+0x14c>)
 8005536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005538:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800553c:	61bb      	str	r3, [r7, #24]
 800553e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005540:	2300      	movs	r3, #0
 8005542:	617b      	str	r3, [r7, #20]
 8005544:	4b41      	ldr	r3, [pc, #260]	; (800564c <HAL_ADC_MspInit+0x14c>)
 8005546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005548:	4a40      	ldr	r2, [pc, #256]	; (800564c <HAL_ADC_MspInit+0x14c>)
 800554a:	f043 0304 	orr.w	r3, r3, #4
 800554e:	6313      	str	r3, [r2, #48]	; 0x30
 8005550:	4b3e      	ldr	r3, [pc, #248]	; (800564c <HAL_ADC_MspInit+0x14c>)
 8005552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005554:	f003 0304 	and.w	r3, r3, #4
 8005558:	617b      	str	r3, [r7, #20]
 800555a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800555c:	2300      	movs	r3, #0
 800555e:	613b      	str	r3, [r7, #16]
 8005560:	4b3a      	ldr	r3, [pc, #232]	; (800564c <HAL_ADC_MspInit+0x14c>)
 8005562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005564:	4a39      	ldr	r2, [pc, #228]	; (800564c <HAL_ADC_MspInit+0x14c>)
 8005566:	f043 0301 	orr.w	r3, r3, #1
 800556a:	6313      	str	r3, [r2, #48]	; 0x30
 800556c:	4b37      	ldr	r3, [pc, #220]	; (800564c <HAL_ADC_MspInit+0x14c>)
 800556e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005570:	f003 0301 	and.w	r3, r3, #1
 8005574:	613b      	str	r3, [r7, #16]
 8005576:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005578:	2300      	movs	r3, #0
 800557a:	60fb      	str	r3, [r7, #12]
 800557c:	4b33      	ldr	r3, [pc, #204]	; (800564c <HAL_ADC_MspInit+0x14c>)
 800557e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005580:	4a32      	ldr	r2, [pc, #200]	; (800564c <HAL_ADC_MspInit+0x14c>)
 8005582:	f043 0302 	orr.w	r3, r3, #2
 8005586:	6313      	str	r3, [r2, #48]	; 0x30
 8005588:	4b30      	ldr	r3, [pc, #192]	; (800564c <HAL_ADC_MspInit+0x14c>)
 800558a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800558c:	f003 0302 	and.w	r3, r3, #2
 8005590:	60fb      	str	r3, [r7, #12]
 8005592:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC2_IN6
    PA7     ------> ADC2_IN7
    PB0     ------> ADC2_IN8
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005594:	230f      	movs	r3, #15
 8005596:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005598:	2303      	movs	r3, #3
 800559a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800559c:	2300      	movs	r3, #0
 800559e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80055a0:	f107 031c 	add.w	r3, r7, #28
 80055a4:	4619      	mov	r1, r3
 80055a6:	482a      	ldr	r0, [pc, #168]	; (8005650 <HAL_ADC_MspInit+0x150>)
 80055a8:	f003 fa24 	bl	80089f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80055ac:	23ff      	movs	r3, #255	; 0xff
 80055ae:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80055b0:	2303      	movs	r3, #3
 80055b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055b4:	2300      	movs	r3, #0
 80055b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055b8:	f107 031c 	add.w	r3, r7, #28
 80055bc:	4619      	mov	r1, r3
 80055be:	4825      	ldr	r0, [pc, #148]	; (8005654 <HAL_ADC_MspInit+0x154>)
 80055c0:	f003 fa18 	bl	80089f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80055c4:	2303      	movs	r3, #3
 80055c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80055c8:	2303      	movs	r3, #3
 80055ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055cc:	2300      	movs	r3, #0
 80055ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055d0:	f107 031c 	add.w	r3, r7, #28
 80055d4:	4619      	mov	r1, r3
 80055d6:	4820      	ldr	r0, [pc, #128]	; (8005658 <HAL_ADC_MspInit+0x158>)
 80055d8:	f003 fa0c 	bl	80089f4 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 80055dc:	4b1f      	ldr	r3, [pc, #124]	; (800565c <HAL_ADC_MspInit+0x15c>)
 80055de:	4a20      	ldr	r2, [pc, #128]	; (8005660 <HAL_ADC_MspInit+0x160>)
 80055e0:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80055e2:	4b1e      	ldr	r3, [pc, #120]	; (800565c <HAL_ADC_MspInit+0x15c>)
 80055e4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80055e8:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80055ea:	4b1c      	ldr	r3, [pc, #112]	; (800565c <HAL_ADC_MspInit+0x15c>)
 80055ec:	2200      	movs	r2, #0
 80055ee:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80055f0:	4b1a      	ldr	r3, [pc, #104]	; (800565c <HAL_ADC_MspInit+0x15c>)
 80055f2:	2200      	movs	r2, #0
 80055f4:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80055f6:	4b19      	ldr	r3, [pc, #100]	; (800565c <HAL_ADC_MspInit+0x15c>)
 80055f8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80055fc:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80055fe:	4b17      	ldr	r3, [pc, #92]	; (800565c <HAL_ADC_MspInit+0x15c>)
 8005600:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005604:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005606:	4b15      	ldr	r3, [pc, #84]	; (800565c <HAL_ADC_MspInit+0x15c>)
 8005608:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800560c:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800560e:	4b13      	ldr	r3, [pc, #76]	; (800565c <HAL_ADC_MspInit+0x15c>)
 8005610:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005614:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005616:	4b11      	ldr	r3, [pc, #68]	; (800565c <HAL_ADC_MspInit+0x15c>)
 8005618:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800561c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800561e:	4b0f      	ldr	r3, [pc, #60]	; (800565c <HAL_ADC_MspInit+0x15c>)
 8005620:	2200      	movs	r2, #0
 8005622:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005624:	480d      	ldr	r0, [pc, #52]	; (800565c <HAL_ADC_MspInit+0x15c>)
 8005626:	f002 fe49 	bl	80082bc <HAL_DMA_Init>
 800562a:	4603      	mov	r3, r0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d001      	beq.n	8005634 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 8005630:	f7ff ff32 	bl	8005498 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	4a09      	ldr	r2, [pc, #36]	; (800565c <HAL_ADC_MspInit+0x15c>)
 8005638:	639a      	str	r2, [r3, #56]	; 0x38
 800563a:	4a08      	ldr	r2, [pc, #32]	; (800565c <HAL_ADC_MspInit+0x15c>)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005640:	bf00      	nop
 8005642:	3730      	adds	r7, #48	; 0x30
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}
 8005648:	40012100 	.word	0x40012100
 800564c:	40023800 	.word	0x40023800
 8005650:	40020800 	.word	0x40020800
 8005654:	40020000 	.word	0x40020000
 8005658:	40020400 	.word	0x40020400
 800565c:	20035e0c 	.word	0x20035e0c
 8005660:	40026440 	.word	0x40026440

08005664 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b08c      	sub	sp, #48	; 0x30
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800566c:	f107 031c 	add.w	r3, r7, #28
 8005670:	2200      	movs	r2, #0
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	605a      	str	r2, [r3, #4]
 8005676:	609a      	str	r2, [r3, #8]
 8005678:	60da      	str	r2, [r3, #12]
 800567a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a32      	ldr	r2, [pc, #200]	; (800574c <HAL_I2C_MspInit+0xe8>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d12c      	bne.n	80056e0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005686:	2300      	movs	r3, #0
 8005688:	61bb      	str	r3, [r7, #24]
 800568a:	4b31      	ldr	r3, [pc, #196]	; (8005750 <HAL_I2C_MspInit+0xec>)
 800568c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800568e:	4a30      	ldr	r2, [pc, #192]	; (8005750 <HAL_I2C_MspInit+0xec>)
 8005690:	f043 0302 	orr.w	r3, r3, #2
 8005694:	6313      	str	r3, [r2, #48]	; 0x30
 8005696:	4b2e      	ldr	r3, [pc, #184]	; (8005750 <HAL_I2C_MspInit+0xec>)
 8005698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800569a:	f003 0302 	and.w	r3, r3, #2
 800569e:	61bb      	str	r3, [r7, #24]
 80056a0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80056a2:	23c0      	movs	r3, #192	; 0xc0
 80056a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80056a6:	2312      	movs	r3, #18
 80056a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80056aa:	2301      	movs	r3, #1
 80056ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056ae:	2303      	movs	r3, #3
 80056b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80056b2:	2304      	movs	r3, #4
 80056b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80056b6:	f107 031c 	add.w	r3, r7, #28
 80056ba:	4619      	mov	r1, r3
 80056bc:	4825      	ldr	r0, [pc, #148]	; (8005754 <HAL_I2C_MspInit+0xf0>)
 80056be:	f003 f999 	bl	80089f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80056c2:	2300      	movs	r3, #0
 80056c4:	617b      	str	r3, [r7, #20]
 80056c6:	4b22      	ldr	r3, [pc, #136]	; (8005750 <HAL_I2C_MspInit+0xec>)
 80056c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ca:	4a21      	ldr	r2, [pc, #132]	; (8005750 <HAL_I2C_MspInit+0xec>)
 80056cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80056d0:	6413      	str	r3, [r2, #64]	; 0x40
 80056d2:	4b1f      	ldr	r3, [pc, #124]	; (8005750 <HAL_I2C_MspInit+0xec>)
 80056d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056da:	617b      	str	r3, [r7, #20]
 80056dc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80056de:	e031      	b.n	8005744 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a1c      	ldr	r2, [pc, #112]	; (8005758 <HAL_I2C_MspInit+0xf4>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d12c      	bne.n	8005744 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80056ea:	2300      	movs	r3, #0
 80056ec:	613b      	str	r3, [r7, #16]
 80056ee:	4b18      	ldr	r3, [pc, #96]	; (8005750 <HAL_I2C_MspInit+0xec>)
 80056f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f2:	4a17      	ldr	r2, [pc, #92]	; (8005750 <HAL_I2C_MspInit+0xec>)
 80056f4:	f043 0302 	orr.w	r3, r3, #2
 80056f8:	6313      	str	r3, [r2, #48]	; 0x30
 80056fa:	4b15      	ldr	r3, [pc, #84]	; (8005750 <HAL_I2C_MspInit+0xec>)
 80056fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056fe:	f003 0302 	and.w	r3, r3, #2
 8005702:	613b      	str	r3, [r7, #16]
 8005704:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8005706:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800570a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800570c:	2312      	movs	r3, #18
 800570e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005710:	2301      	movs	r3, #1
 8005712:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005714:	2303      	movs	r3, #3
 8005716:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8005718:	2304      	movs	r3, #4
 800571a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800571c:	f107 031c 	add.w	r3, r7, #28
 8005720:	4619      	mov	r1, r3
 8005722:	480c      	ldr	r0, [pc, #48]	; (8005754 <HAL_I2C_MspInit+0xf0>)
 8005724:	f003 f966 	bl	80089f4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005728:	2300      	movs	r3, #0
 800572a:	60fb      	str	r3, [r7, #12]
 800572c:	4b08      	ldr	r3, [pc, #32]	; (8005750 <HAL_I2C_MspInit+0xec>)
 800572e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005730:	4a07      	ldr	r2, [pc, #28]	; (8005750 <HAL_I2C_MspInit+0xec>)
 8005732:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005736:	6413      	str	r3, [r2, #64]	; 0x40
 8005738:	4b05      	ldr	r3, [pc, #20]	; (8005750 <HAL_I2C_MspInit+0xec>)
 800573a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005740:	60fb      	str	r3, [r7, #12]
 8005742:	68fb      	ldr	r3, [r7, #12]
}
 8005744:	bf00      	nop
 8005746:	3730      	adds	r7, #48	; 0x30
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}
 800574c:	40005400 	.word	0x40005400
 8005750:	40023800 	.word	0x40023800
 8005754:	40020400 	.word	0x40020400
 8005758:	40005800 	.word	0x40005800

0800575c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b08a      	sub	sp, #40	; 0x28
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005764:	f107 0314 	add.w	r3, r7, #20
 8005768:	2200      	movs	r2, #0
 800576a:	601a      	str	r2, [r3, #0]
 800576c:	605a      	str	r2, [r3, #4]
 800576e:	609a      	str	r2, [r3, #8]
 8005770:	60da      	str	r2, [r3, #12]
 8005772:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a69      	ldr	r2, [pc, #420]	; (8005920 <HAL_SD_MspInit+0x1c4>)
 800577a:	4293      	cmp	r3, r2
 800577c:	f040 80cb 	bne.w	8005916 <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8005780:	2300      	movs	r3, #0
 8005782:	613b      	str	r3, [r7, #16]
 8005784:	4b67      	ldr	r3, [pc, #412]	; (8005924 <HAL_SD_MspInit+0x1c8>)
 8005786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005788:	4a66      	ldr	r2, [pc, #408]	; (8005924 <HAL_SD_MspInit+0x1c8>)
 800578a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800578e:	6453      	str	r3, [r2, #68]	; 0x44
 8005790:	4b64      	ldr	r3, [pc, #400]	; (8005924 <HAL_SD_MspInit+0x1c8>)
 8005792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005794:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005798:	613b      	str	r3, [r7, #16]
 800579a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800579c:	2300      	movs	r3, #0
 800579e:	60fb      	str	r3, [r7, #12]
 80057a0:	4b60      	ldr	r3, [pc, #384]	; (8005924 <HAL_SD_MspInit+0x1c8>)
 80057a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057a4:	4a5f      	ldr	r2, [pc, #380]	; (8005924 <HAL_SD_MspInit+0x1c8>)
 80057a6:	f043 0304 	orr.w	r3, r3, #4
 80057aa:	6313      	str	r3, [r2, #48]	; 0x30
 80057ac:	4b5d      	ldr	r3, [pc, #372]	; (8005924 <HAL_SD_MspInit+0x1c8>)
 80057ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b0:	f003 0304 	and.w	r3, r3, #4
 80057b4:	60fb      	str	r3, [r7, #12]
 80057b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80057b8:	2300      	movs	r3, #0
 80057ba:	60bb      	str	r3, [r7, #8]
 80057bc:	4b59      	ldr	r3, [pc, #356]	; (8005924 <HAL_SD_MspInit+0x1c8>)
 80057be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057c0:	4a58      	ldr	r2, [pc, #352]	; (8005924 <HAL_SD_MspInit+0x1c8>)
 80057c2:	f043 0308 	orr.w	r3, r3, #8
 80057c6:	6313      	str	r3, [r2, #48]	; 0x30
 80057c8:	4b56      	ldr	r3, [pc, #344]	; (8005924 <HAL_SD_MspInit+0x1c8>)
 80057ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057cc:	f003 0308 	and.w	r3, r3, #8
 80057d0:	60bb      	str	r3, [r7, #8]
 80057d2:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80057d4:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80057d8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057da:	2302      	movs	r3, #2
 80057dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057de:	2300      	movs	r3, #0
 80057e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057e2:	2303      	movs	r3, #3
 80057e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80057e6:	230c      	movs	r3, #12
 80057e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057ea:	f107 0314 	add.w	r3, r7, #20
 80057ee:	4619      	mov	r1, r3
 80057f0:	484d      	ldr	r0, [pc, #308]	; (8005928 <HAL_SD_MspInit+0x1cc>)
 80057f2:	f003 f8ff 	bl	80089f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80057f6:	2304      	movs	r3, #4
 80057f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057fa:	2302      	movs	r3, #2
 80057fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057fe:	2300      	movs	r3, #0
 8005800:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005802:	2303      	movs	r3, #3
 8005804:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005806:	230c      	movs	r3, #12
 8005808:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800580a:	f107 0314 	add.w	r3, r7, #20
 800580e:	4619      	mov	r1, r3
 8005810:	4846      	ldr	r0, [pc, #280]	; (800592c <HAL_SD_MspInit+0x1d0>)
 8005812:	f003 f8ef 	bl	80089f4 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8005816:	4b46      	ldr	r3, [pc, #280]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 8005818:	4a46      	ldr	r2, [pc, #280]	; (8005934 <HAL_SD_MspInit+0x1d8>)
 800581a:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800581c:	4b44      	ldr	r3, [pc, #272]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 800581e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005822:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005824:	4b42      	ldr	r3, [pc, #264]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 8005826:	2200      	movs	r2, #0
 8005828:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800582a:	4b41      	ldr	r3, [pc, #260]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 800582c:	2200      	movs	r2, #0
 800582e:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005830:	4b3f      	ldr	r3, [pc, #252]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 8005832:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005836:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005838:	4b3d      	ldr	r3, [pc, #244]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 800583a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800583e:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005840:	4b3b      	ldr	r3, [pc, #236]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 8005842:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005846:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8005848:	4b39      	ldr	r3, [pc, #228]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 800584a:	2220      	movs	r2, #32
 800584c:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800584e:	4b38      	ldr	r3, [pc, #224]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 8005850:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005854:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8005856:	4b36      	ldr	r3, [pc, #216]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 8005858:	2204      	movs	r2, #4
 800585a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800585c:	4b34      	ldr	r3, [pc, #208]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 800585e:	2203      	movs	r2, #3
 8005860:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8005862:	4b33      	ldr	r3, [pc, #204]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 8005864:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8005868:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800586a:	4b31      	ldr	r3, [pc, #196]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 800586c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005870:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8005872:	482f      	ldr	r0, [pc, #188]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 8005874:	f002 fd22 	bl	80082bc <HAL_DMA_Init>
 8005878:	4603      	mov	r3, r0
 800587a:	2b00      	cmp	r3, #0
 800587c:	d001      	beq.n	8005882 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 800587e:	f7ff fe0b 	bl	8005498 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a2a      	ldr	r2, [pc, #168]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 8005886:	641a      	str	r2, [r3, #64]	; 0x40
 8005888:	4a29      	ldr	r2, [pc, #164]	; (8005930 <HAL_SD_MspInit+0x1d4>)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 800588e:	4b2a      	ldr	r3, [pc, #168]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 8005890:	4a2a      	ldr	r2, [pc, #168]	; (800593c <HAL_SD_MspInit+0x1e0>)
 8005892:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8005894:	4b28      	ldr	r3, [pc, #160]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 8005896:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800589a:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800589c:	4b26      	ldr	r3, [pc, #152]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 800589e:	2240      	movs	r2, #64	; 0x40
 80058a0:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80058a2:	4b25      	ldr	r3, [pc, #148]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 80058a4:	2200      	movs	r2, #0
 80058a6:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80058a8:	4b23      	ldr	r3, [pc, #140]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 80058aa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80058ae:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80058b0:	4b21      	ldr	r3, [pc, #132]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 80058b2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80058b6:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80058b8:	4b1f      	ldr	r3, [pc, #124]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 80058ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80058be:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80058c0:	4b1d      	ldr	r3, [pc, #116]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 80058c2:	2220      	movs	r2, #32
 80058c4:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80058c6:	4b1c      	ldr	r3, [pc, #112]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 80058c8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80058cc:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80058ce:	4b1a      	ldr	r3, [pc, #104]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 80058d0:	2204      	movs	r2, #4
 80058d2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80058d4:	4b18      	ldr	r3, [pc, #96]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 80058d6:	2203      	movs	r2, #3
 80058d8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80058da:	4b17      	ldr	r3, [pc, #92]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 80058dc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80058e0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80058e2:	4b15      	ldr	r3, [pc, #84]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 80058e4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80058e8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80058ea:	4813      	ldr	r0, [pc, #76]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 80058ec:	f002 fce6 	bl	80082bc <HAL_DMA_Init>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d001      	beq.n	80058fa <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 80058f6:	f7ff fdcf 	bl	8005498 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a0e      	ldr	r2, [pc, #56]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 80058fe:	63da      	str	r2, [r3, #60]	; 0x3c
 8005900:	4a0d      	ldr	r2, [pc, #52]	; (8005938 <HAL_SD_MspInit+0x1dc>)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8005906:	2200      	movs	r2, #0
 8005908:	2100      	movs	r1, #0
 800590a:	2031      	movs	r0, #49	; 0x31
 800590c:	f002 fc9f 	bl	800824e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8005910:	2031      	movs	r0, #49	; 0x31
 8005912:	f002 fcb8 	bl	8008286 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8005916:	bf00      	nop
 8005918:	3728      	adds	r7, #40	; 0x28
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	40012c00 	.word	0x40012c00
 8005924:	40023800 	.word	0x40023800
 8005928:	40020800 	.word	0x40020800
 800592c:	40020c00 	.word	0x40020c00
 8005930:	20035934 	.word	0x20035934
 8005934:	40026458 	.word	0x40026458
 8005938:	20035c68 	.word	0x20035c68
 800593c:	400264a0 	.word	0x400264a0

08005940 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b08a      	sub	sp, #40	; 0x28
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005948:	f107 0314 	add.w	r3, r7, #20
 800594c:	2200      	movs	r2, #0
 800594e:	601a      	str	r2, [r3, #0]
 8005950:	605a      	str	r2, [r3, #4]
 8005952:	609a      	str	r2, [r3, #8]
 8005954:	60da      	str	r2, [r3, #12]
 8005956:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a19      	ldr	r2, [pc, #100]	; (80059c4 <HAL_SPI_MspInit+0x84>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d12c      	bne.n	80059bc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005962:	2300      	movs	r3, #0
 8005964:	613b      	str	r3, [r7, #16]
 8005966:	4b18      	ldr	r3, [pc, #96]	; (80059c8 <HAL_SPI_MspInit+0x88>)
 8005968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800596a:	4a17      	ldr	r2, [pc, #92]	; (80059c8 <HAL_SPI_MspInit+0x88>)
 800596c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005970:	6413      	str	r3, [r2, #64]	; 0x40
 8005972:	4b15      	ldr	r3, [pc, #84]	; (80059c8 <HAL_SPI_MspInit+0x88>)
 8005974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005976:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800597a:	613b      	str	r3, [r7, #16]
 800597c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800597e:	2300      	movs	r3, #0
 8005980:	60fb      	str	r3, [r7, #12]
 8005982:	4b11      	ldr	r3, [pc, #68]	; (80059c8 <HAL_SPI_MspInit+0x88>)
 8005984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005986:	4a10      	ldr	r2, [pc, #64]	; (80059c8 <HAL_SPI_MspInit+0x88>)
 8005988:	f043 0302 	orr.w	r3, r3, #2
 800598c:	6313      	str	r3, [r2, #48]	; 0x30
 800598e:	4b0e      	ldr	r3, [pc, #56]	; (80059c8 <HAL_SPI_MspInit+0x88>)
 8005990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005992:	f003 0302 	and.w	r3, r3, #2
 8005996:	60fb      	str	r3, [r7, #12]
 8005998:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800599a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800599e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059a0:	2302      	movs	r3, #2
 80059a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059a4:	2300      	movs	r3, #0
 80059a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059a8:	2303      	movs	r3, #3
 80059aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80059ac:	2305      	movs	r3, #5
 80059ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059b0:	f107 0314 	add.w	r3, r7, #20
 80059b4:	4619      	mov	r1, r3
 80059b6:	4805      	ldr	r0, [pc, #20]	; (80059cc <HAL_SPI_MspInit+0x8c>)
 80059b8:	f003 f81c 	bl	80089f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80059bc:	bf00      	nop
 80059be:	3728      	adds	r7, #40	; 0x28
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}
 80059c4:	40003800 	.word	0x40003800
 80059c8:	40023800 	.word	0x40023800
 80059cc:	40020400 	.word	0x40020400

080059d0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b08c      	sub	sp, #48	; 0x30
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059d8:	f107 031c 	add.w	r3, r7, #28
 80059dc:	2200      	movs	r2, #0
 80059de:	601a      	str	r2, [r3, #0]
 80059e0:	605a      	str	r2, [r3, #4]
 80059e2:	609a      	str	r2, [r3, #8]
 80059e4:	60da      	str	r2, [r3, #12]
 80059e6:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM1)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a2d      	ldr	r2, [pc, #180]	; (8005aa4 <HAL_TIM_PWM_MspInit+0xd4>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d12d      	bne.n	8005a4e <HAL_TIM_PWM_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80059f2:	2300      	movs	r3, #0
 80059f4:	61bb      	str	r3, [r7, #24]
 80059f6:	4b2c      	ldr	r3, [pc, #176]	; (8005aa8 <HAL_TIM_PWM_MspInit+0xd8>)
 80059f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059fa:	4a2b      	ldr	r2, [pc, #172]	; (8005aa8 <HAL_TIM_PWM_MspInit+0xd8>)
 80059fc:	f043 0301 	orr.w	r3, r3, #1
 8005a00:	6453      	str	r3, [r2, #68]	; 0x44
 8005a02:	4b29      	ldr	r3, [pc, #164]	; (8005aa8 <HAL_TIM_PWM_MspInit+0xd8>)
 8005a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a06:	f003 0301 	and.w	r3, r3, #1
 8005a0a:	61bb      	str	r3, [r7, #24]
 8005a0c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005a0e:	2300      	movs	r3, #0
 8005a10:	617b      	str	r3, [r7, #20]
 8005a12:	4b25      	ldr	r3, [pc, #148]	; (8005aa8 <HAL_TIM_PWM_MspInit+0xd8>)
 8005a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a16:	4a24      	ldr	r2, [pc, #144]	; (8005aa8 <HAL_TIM_PWM_MspInit+0xd8>)
 8005a18:	f043 0310 	orr.w	r3, r3, #16
 8005a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8005a1e:	4b22      	ldr	r3, [pc, #136]	; (8005aa8 <HAL_TIM_PWM_MspInit+0xd8>)
 8005a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a22:	f003 0310 	and.w	r3, r3, #16
 8005a26:	617b      	str	r3, [r7, #20]
 8005a28:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8005a2a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8005a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a30:	2302      	movs	r3, #2
 8005a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a34:	2300      	movs	r3, #0
 8005a36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005a40:	f107 031c 	add.w	r3, r7, #28
 8005a44:	4619      	mov	r1, r3
 8005a46:	4819      	ldr	r0, [pc, #100]	; (8005aac <HAL_TIM_PWM_MspInit+0xdc>)
 8005a48:	f002 ffd4 	bl	80089f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005a4c:	e026      	b.n	8005a9c <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM3)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a17      	ldr	r2, [pc, #92]	; (8005ab0 <HAL_TIM_PWM_MspInit+0xe0>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d10e      	bne.n	8005a76 <HAL_TIM_PWM_MspInit+0xa6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005a58:	2300      	movs	r3, #0
 8005a5a:	613b      	str	r3, [r7, #16]
 8005a5c:	4b12      	ldr	r3, [pc, #72]	; (8005aa8 <HAL_TIM_PWM_MspInit+0xd8>)
 8005a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a60:	4a11      	ldr	r2, [pc, #68]	; (8005aa8 <HAL_TIM_PWM_MspInit+0xd8>)
 8005a62:	f043 0302 	orr.w	r3, r3, #2
 8005a66:	6413      	str	r3, [r2, #64]	; 0x40
 8005a68:	4b0f      	ldr	r3, [pc, #60]	; (8005aa8 <HAL_TIM_PWM_MspInit+0xd8>)
 8005a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6c:	f003 0302 	and.w	r3, r3, #2
 8005a70:	613b      	str	r3, [r7, #16]
 8005a72:	693b      	ldr	r3, [r7, #16]
}
 8005a74:	e012      	b.n	8005a9c <HAL_TIM_PWM_MspInit+0xcc>
  else if(htim_pwm->Instance==TIM4)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a0e      	ldr	r2, [pc, #56]	; (8005ab4 <HAL_TIM_PWM_MspInit+0xe4>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d10d      	bne.n	8005a9c <HAL_TIM_PWM_MspInit+0xcc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005a80:	2300      	movs	r3, #0
 8005a82:	60fb      	str	r3, [r7, #12]
 8005a84:	4b08      	ldr	r3, [pc, #32]	; (8005aa8 <HAL_TIM_PWM_MspInit+0xd8>)
 8005a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a88:	4a07      	ldr	r2, [pc, #28]	; (8005aa8 <HAL_TIM_PWM_MspInit+0xd8>)
 8005a8a:	f043 0304 	orr.w	r3, r3, #4
 8005a8e:	6413      	str	r3, [r2, #64]	; 0x40
 8005a90:	4b05      	ldr	r3, [pc, #20]	; (8005aa8 <HAL_TIM_PWM_MspInit+0xd8>)
 8005a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a94:	f003 0304 	and.w	r3, r3, #4
 8005a98:	60fb      	str	r3, [r7, #12]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
}
 8005a9c:	bf00      	nop
 8005a9e:	3730      	adds	r7, #48	; 0x30
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}
 8005aa4:	40010000 	.word	0x40010000
 8005aa8:	40023800 	.word	0x40023800
 8005aac:	40021000 	.word	0x40021000
 8005ab0:	40000400 	.word	0x40000400
 8005ab4:	40000800 	.word	0x40000800

08005ab8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b088      	sub	sp, #32
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a3e      	ldr	r2, [pc, #248]	; (8005bc0 <HAL_TIM_Base_MspInit+0x108>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d116      	bne.n	8005af8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005aca:	2300      	movs	r3, #0
 8005acc:	61fb      	str	r3, [r7, #28]
 8005ace:	4b3d      	ldr	r3, [pc, #244]	; (8005bc4 <HAL_TIM_Base_MspInit+0x10c>)
 8005ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad2:	4a3c      	ldr	r2, [pc, #240]	; (8005bc4 <HAL_TIM_Base_MspInit+0x10c>)
 8005ad4:	f043 0310 	orr.w	r3, r3, #16
 8005ad8:	6413      	str	r3, [r2, #64]	; 0x40
 8005ada:	4b3a      	ldr	r3, [pc, #232]	; (8005bc4 <HAL_TIM_Base_MspInit+0x10c>)
 8005adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ade:	f003 0310 	and.w	r3, r3, #16
 8005ae2:	61fb      	str	r3, [r7, #28]
 8005ae4:	69fb      	ldr	r3, [r7, #28]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	2101      	movs	r1, #1
 8005aea:	2036      	movs	r0, #54	; 0x36
 8005aec:	f002 fbaf 	bl	800824e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005af0:	2036      	movs	r0, #54	; 0x36
 8005af2:	f002 fbc8 	bl	8008286 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 8005af6:	e05e      	b.n	8005bb6 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM7)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a32      	ldr	r2, [pc, #200]	; (8005bc8 <HAL_TIM_Base_MspInit+0x110>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d116      	bne.n	8005b30 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005b02:	2300      	movs	r3, #0
 8005b04:	61bb      	str	r3, [r7, #24]
 8005b06:	4b2f      	ldr	r3, [pc, #188]	; (8005bc4 <HAL_TIM_Base_MspInit+0x10c>)
 8005b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0a:	4a2e      	ldr	r2, [pc, #184]	; (8005bc4 <HAL_TIM_Base_MspInit+0x10c>)
 8005b0c:	f043 0320 	orr.w	r3, r3, #32
 8005b10:	6413      	str	r3, [r2, #64]	; 0x40
 8005b12:	4b2c      	ldr	r3, [pc, #176]	; (8005bc4 <HAL_TIM_Base_MspInit+0x10c>)
 8005b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b16:	f003 0320 	and.w	r3, r3, #32
 8005b1a:	61bb      	str	r3, [r7, #24]
 8005b1c:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005b1e:	2200      	movs	r2, #0
 8005b20:	2100      	movs	r1, #0
 8005b22:	2037      	movs	r0, #55	; 0x37
 8005b24:	f002 fb93 	bl	800824e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005b28:	2037      	movs	r0, #55	; 0x37
 8005b2a:	f002 fbac 	bl	8008286 <HAL_NVIC_EnableIRQ>
}
 8005b2e:	e042      	b.n	8005bb6 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM10)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a25      	ldr	r2, [pc, #148]	; (8005bcc <HAL_TIM_Base_MspInit+0x114>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d10e      	bne.n	8005b58 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	617b      	str	r3, [r7, #20]
 8005b3e:	4b21      	ldr	r3, [pc, #132]	; (8005bc4 <HAL_TIM_Base_MspInit+0x10c>)
 8005b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b42:	4a20      	ldr	r2, [pc, #128]	; (8005bc4 <HAL_TIM_Base_MspInit+0x10c>)
 8005b44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b48:	6453      	str	r3, [r2, #68]	; 0x44
 8005b4a:	4b1e      	ldr	r3, [pc, #120]	; (8005bc4 <HAL_TIM_Base_MspInit+0x10c>)
 8005b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b52:	617b      	str	r3, [r7, #20]
 8005b54:	697b      	ldr	r3, [r7, #20]
}
 8005b56:	e02e      	b.n	8005bb6 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM11)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a1c      	ldr	r2, [pc, #112]	; (8005bd0 <HAL_TIM_Base_MspInit+0x118>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d10e      	bne.n	8005b80 <HAL_TIM_Base_MspInit+0xc8>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8005b62:	2300      	movs	r3, #0
 8005b64:	613b      	str	r3, [r7, #16]
 8005b66:	4b17      	ldr	r3, [pc, #92]	; (8005bc4 <HAL_TIM_Base_MspInit+0x10c>)
 8005b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b6a:	4a16      	ldr	r2, [pc, #88]	; (8005bc4 <HAL_TIM_Base_MspInit+0x10c>)
 8005b6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b70:	6453      	str	r3, [r2, #68]	; 0x44
 8005b72:	4b14      	ldr	r3, [pc, #80]	; (8005bc4 <HAL_TIM_Base_MspInit+0x10c>)
 8005b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b7a:	613b      	str	r3, [r7, #16]
 8005b7c:	693b      	ldr	r3, [r7, #16]
}
 8005b7e:	e01a      	b.n	8005bb6 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM13)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a13      	ldr	r2, [pc, #76]	; (8005bd4 <HAL_TIM_Base_MspInit+0x11c>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d115      	bne.n	8005bb6 <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	60fb      	str	r3, [r7, #12]
 8005b8e:	4b0d      	ldr	r3, [pc, #52]	; (8005bc4 <HAL_TIM_Base_MspInit+0x10c>)
 8005b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b92:	4a0c      	ldr	r2, [pc, #48]	; (8005bc4 <HAL_TIM_Base_MspInit+0x10c>)
 8005b94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b98:	6413      	str	r3, [r2, #64]	; 0x40
 8005b9a:	4b0a      	ldr	r3, [pc, #40]	; (8005bc4 <HAL_TIM_Base_MspInit+0x10c>)
 8005b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ba2:	60fb      	str	r3, [r7, #12]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	2100      	movs	r1, #0
 8005baa:	202c      	movs	r0, #44	; 0x2c
 8005bac:	f002 fb4f 	bl	800824e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005bb0:	202c      	movs	r0, #44	; 0x2c
 8005bb2:	f002 fb68 	bl	8008286 <HAL_NVIC_EnableIRQ>
}
 8005bb6:	bf00      	nop
 8005bb8:	3720      	adds	r7, #32
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	40001000 	.word	0x40001000
 8005bc4:	40023800 	.word	0x40023800
 8005bc8:	40001400 	.word	0x40001400
 8005bcc:	40014400 	.word	0x40014400
 8005bd0:	40014800 	.word	0x40014800
 8005bd4:	40001c00 	.word	0x40001c00

08005bd8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b08a      	sub	sp, #40	; 0x28
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005be0:	f107 0314 	add.w	r3, r7, #20
 8005be4:	2200      	movs	r2, #0
 8005be6:	601a      	str	r2, [r3, #0]
 8005be8:	605a      	str	r2, [r3, #4]
 8005bea:	609a      	str	r2, [r3, #8]
 8005bec:	60da      	str	r2, [r3, #12]
 8005bee:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4a1d      	ldr	r2, [pc, #116]	; (8005c6c <HAL_TIM_Encoder_MspInit+0x94>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d133      	bne.n	8005c62 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	613b      	str	r3, [r7, #16]
 8005bfe:	4b1c      	ldr	r3, [pc, #112]	; (8005c70 <HAL_TIM_Encoder_MspInit+0x98>)
 8005c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c02:	4a1b      	ldr	r2, [pc, #108]	; (8005c70 <HAL_TIM_Encoder_MspInit+0x98>)
 8005c04:	f043 0302 	orr.w	r3, r3, #2
 8005c08:	6453      	str	r3, [r2, #68]	; 0x44
 8005c0a:	4b19      	ldr	r3, [pc, #100]	; (8005c70 <HAL_TIM_Encoder_MspInit+0x98>)
 8005c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c0e:	f003 0302 	and.w	r3, r3, #2
 8005c12:	613b      	str	r3, [r7, #16]
 8005c14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005c16:	2300      	movs	r3, #0
 8005c18:	60fb      	str	r3, [r7, #12]
 8005c1a:	4b15      	ldr	r3, [pc, #84]	; (8005c70 <HAL_TIM_Encoder_MspInit+0x98>)
 8005c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c1e:	4a14      	ldr	r2, [pc, #80]	; (8005c70 <HAL_TIM_Encoder_MspInit+0x98>)
 8005c20:	f043 0304 	orr.w	r3, r3, #4
 8005c24:	6313      	str	r3, [r2, #48]	; 0x30
 8005c26:	4b12      	ldr	r3, [pc, #72]	; (8005c70 <HAL_TIM_Encoder_MspInit+0x98>)
 8005c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c2a:	f003 0304 	and.w	r3, r3, #4
 8005c2e:	60fb      	str	r3, [r7, #12]
 8005c30:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005c32:	23c0      	movs	r3, #192	; 0xc0
 8005c34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c36:	2302      	movs	r3, #2
 8005c38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005c42:	2303      	movs	r3, #3
 8005c44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005c46:	f107 0314 	add.w	r3, r7, #20
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	4809      	ldr	r0, [pc, #36]	; (8005c74 <HAL_TIM_Encoder_MspInit+0x9c>)
 8005c4e:	f002 fed1 	bl	80089f4 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8005c52:	2200      	movs	r2, #0
 8005c54:	2100      	movs	r1, #0
 8005c56:	202c      	movs	r0, #44	; 0x2c
 8005c58:	f002 faf9 	bl	800824e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8005c5c:	202c      	movs	r0, #44	; 0x2c
 8005c5e:	f002 fb12 	bl	8008286 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005c62:	bf00      	nop
 8005c64:	3728      	adds	r7, #40	; 0x28
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}
 8005c6a:	bf00      	nop
 8005c6c:	40010400 	.word	0x40010400
 8005c70:	40023800 	.word	0x40023800
 8005c74:	40020800 	.word	0x40020800

08005c78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b08c      	sub	sp, #48	; 0x30
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c80:	f107 031c 	add.w	r3, r7, #28
 8005c84:	2200      	movs	r2, #0
 8005c86:	601a      	str	r2, [r3, #0]
 8005c88:	605a      	str	r2, [r3, #4]
 8005c8a:	609a      	str	r2, [r3, #8]
 8005c8c:	60da      	str	r2, [r3, #12]
 8005c8e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a5c      	ldr	r2, [pc, #368]	; (8005e08 <HAL_TIM_MspPostInit+0x190>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d11f      	bne.n	8005cda <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	61bb      	str	r3, [r7, #24]
 8005c9e:	4b5b      	ldr	r3, [pc, #364]	; (8005e0c <HAL_TIM_MspPostInit+0x194>)
 8005ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ca2:	4a5a      	ldr	r2, [pc, #360]	; (8005e0c <HAL_TIM_MspPostInit+0x194>)
 8005ca4:	f043 0310 	orr.w	r3, r3, #16
 8005ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8005caa:	4b58      	ldr	r3, [pc, #352]	; (8005e0c <HAL_TIM_MspPostInit+0x194>)
 8005cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cae:	f003 0310 	and.w	r3, r3, #16
 8005cb2:	61bb      	str	r3, [r7, #24]
 8005cb4:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8005cb6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005cba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cbc:	2302      	movs	r3, #2
 8005cbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005ccc:	f107 031c 	add.w	r3, r7, #28
 8005cd0:	4619      	mov	r1, r3
 8005cd2:	484f      	ldr	r0, [pc, #316]	; (8005e10 <HAL_TIM_MspPostInit+0x198>)
 8005cd4:	f002 fe8e 	bl	80089f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8005cd8:	e091      	b.n	8005dfe <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM3)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a4d      	ldr	r2, [pc, #308]	; (8005e14 <HAL_TIM_MspPostInit+0x19c>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d11e      	bne.n	8005d22 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	617b      	str	r3, [r7, #20]
 8005ce8:	4b48      	ldr	r3, [pc, #288]	; (8005e0c <HAL_TIM_MspPostInit+0x194>)
 8005cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cec:	4a47      	ldr	r2, [pc, #284]	; (8005e0c <HAL_TIM_MspPostInit+0x194>)
 8005cee:	f043 0302 	orr.w	r3, r3, #2
 8005cf2:	6313      	str	r3, [r2, #48]	; 0x30
 8005cf4:	4b45      	ldr	r3, [pc, #276]	; (8005e0c <HAL_TIM_MspPostInit+0x194>)
 8005cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf8:	f003 0302 	and.w	r3, r3, #2
 8005cfc:	617b      	str	r3, [r7, #20]
 8005cfe:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005d00:	2330      	movs	r3, #48	; 0x30
 8005d02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d04:	2302      	movs	r3, #2
 8005d06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005d10:	2302      	movs	r3, #2
 8005d12:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005d14:	f107 031c 	add.w	r3, r7, #28
 8005d18:	4619      	mov	r1, r3
 8005d1a:	483f      	ldr	r0, [pc, #252]	; (8005e18 <HAL_TIM_MspPostInit+0x1a0>)
 8005d1c:	f002 fe6a 	bl	80089f4 <HAL_GPIO_Init>
}
 8005d20:	e06d      	b.n	8005dfe <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM4)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a3d      	ldr	r2, [pc, #244]	; (8005e1c <HAL_TIM_MspPostInit+0x1a4>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d11f      	bne.n	8005d6c <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	613b      	str	r3, [r7, #16]
 8005d30:	4b36      	ldr	r3, [pc, #216]	; (8005e0c <HAL_TIM_MspPostInit+0x194>)
 8005d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d34:	4a35      	ldr	r2, [pc, #212]	; (8005e0c <HAL_TIM_MspPostInit+0x194>)
 8005d36:	f043 0308 	orr.w	r3, r3, #8
 8005d3a:	6313      	str	r3, [r2, #48]	; 0x30
 8005d3c:	4b33      	ldr	r3, [pc, #204]	; (8005e0c <HAL_TIM_MspPostInit+0x194>)
 8005d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d40:	f003 0308 	and.w	r3, r3, #8
 8005d44:	613b      	str	r3, [r7, #16]
 8005d46:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8005d48:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8005d4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d4e:	2302      	movs	r3, #2
 8005d50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d52:	2300      	movs	r3, #0
 8005d54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d56:	2300      	movs	r3, #0
 8005d58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005d5a:	2302      	movs	r3, #2
 8005d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005d5e:	f107 031c 	add.w	r3, r7, #28
 8005d62:	4619      	mov	r1, r3
 8005d64:	482e      	ldr	r0, [pc, #184]	; (8005e20 <HAL_TIM_MspPostInit+0x1a8>)
 8005d66:	f002 fe45 	bl	80089f4 <HAL_GPIO_Init>
}
 8005d6a:	e048      	b.n	8005dfe <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM10)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a2c      	ldr	r2, [pc, #176]	; (8005e24 <HAL_TIM_MspPostInit+0x1ac>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d11f      	bne.n	8005db6 <HAL_TIM_MspPostInit+0x13e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005d76:	2300      	movs	r3, #0
 8005d78:	60fb      	str	r3, [r7, #12]
 8005d7a:	4b24      	ldr	r3, [pc, #144]	; (8005e0c <HAL_TIM_MspPostInit+0x194>)
 8005d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d7e:	4a23      	ldr	r2, [pc, #140]	; (8005e0c <HAL_TIM_MspPostInit+0x194>)
 8005d80:	f043 0302 	orr.w	r3, r3, #2
 8005d84:	6313      	str	r3, [r2, #48]	; 0x30
 8005d86:	4b21      	ldr	r3, [pc, #132]	; (8005e0c <HAL_TIM_MspPostInit+0x194>)
 8005d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d8a:	f003 0302 	and.w	r3, r3, #2
 8005d8e:	60fb      	str	r3, [r7, #12]
 8005d90:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005d92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d98:	2302      	movs	r3, #2
 8005d9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005da0:	2300      	movs	r3, #0
 8005da2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8005da4:	2303      	movs	r3, #3
 8005da6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005da8:	f107 031c 	add.w	r3, r7, #28
 8005dac:	4619      	mov	r1, r3
 8005dae:	481a      	ldr	r0, [pc, #104]	; (8005e18 <HAL_TIM_MspPostInit+0x1a0>)
 8005db0:	f002 fe20 	bl	80089f4 <HAL_GPIO_Init>
}
 8005db4:	e023      	b.n	8005dfe <HAL_TIM_MspPostInit+0x186>
  else if(htim->Instance==TIM11)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a1b      	ldr	r2, [pc, #108]	; (8005e28 <HAL_TIM_MspPostInit+0x1b0>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d11e      	bne.n	8005dfe <HAL_TIM_MspPostInit+0x186>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	60bb      	str	r3, [r7, #8]
 8005dc4:	4b11      	ldr	r3, [pc, #68]	; (8005e0c <HAL_TIM_MspPostInit+0x194>)
 8005dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dc8:	4a10      	ldr	r2, [pc, #64]	; (8005e0c <HAL_TIM_MspPostInit+0x194>)
 8005dca:	f043 0302 	orr.w	r3, r3, #2
 8005dce:	6313      	str	r3, [r2, #48]	; 0x30
 8005dd0:	4b0e      	ldr	r3, [pc, #56]	; (8005e0c <HAL_TIM_MspPostInit+0x194>)
 8005dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dd4:	f003 0302 	and.w	r3, r3, #2
 8005dd8:	60bb      	str	r3, [r7, #8]
 8005dda:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005ddc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005de0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005de2:	2302      	movs	r3, #2
 8005de4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005de6:	2300      	movs	r3, #0
 8005de8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005dea:	2300      	movs	r3, #0
 8005dec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8005dee:	2303      	movs	r3, #3
 8005df0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005df2:	f107 031c 	add.w	r3, r7, #28
 8005df6:	4619      	mov	r1, r3
 8005df8:	4807      	ldr	r0, [pc, #28]	; (8005e18 <HAL_TIM_MspPostInit+0x1a0>)
 8005dfa:	f002 fdfb 	bl	80089f4 <HAL_GPIO_Init>
}
 8005dfe:	bf00      	nop
 8005e00:	3730      	adds	r7, #48	; 0x30
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	bf00      	nop
 8005e08:	40010000 	.word	0x40010000
 8005e0c:	40023800 	.word	0x40023800
 8005e10:	40021000 	.word	0x40021000
 8005e14:	40000400 	.word	0x40000400
 8005e18:	40020400 	.word	0x40020400
 8005e1c:	40000800 	.word	0x40000800
 8005e20:	40020c00 	.word	0x40020c00
 8005e24:	40014400 	.word	0x40014400
 8005e28:	40014800 	.word	0x40014800

08005e2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b08a      	sub	sp, #40	; 0x28
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e34:	f107 0314 	add.w	r3, r7, #20
 8005e38:	2200      	movs	r2, #0
 8005e3a:	601a      	str	r2, [r3, #0]
 8005e3c:	605a      	str	r2, [r3, #4]
 8005e3e:	609a      	str	r2, [r3, #8]
 8005e40:	60da      	str	r2, [r3, #12]
 8005e42:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a19      	ldr	r2, [pc, #100]	; (8005eb0 <HAL_UART_MspInit+0x84>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d12b      	bne.n	8005ea6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005e4e:	2300      	movs	r3, #0
 8005e50:	613b      	str	r3, [r7, #16]
 8005e52:	4b18      	ldr	r3, [pc, #96]	; (8005eb4 <HAL_UART_MspInit+0x88>)
 8005e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e56:	4a17      	ldr	r2, [pc, #92]	; (8005eb4 <HAL_UART_MspInit+0x88>)
 8005e58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e5c:	6413      	str	r3, [r2, #64]	; 0x40
 8005e5e:	4b15      	ldr	r3, [pc, #84]	; (8005eb4 <HAL_UART_MspInit+0x88>)
 8005e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e66:	613b      	str	r3, [r7, #16]
 8005e68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	60fb      	str	r3, [r7, #12]
 8005e6e:	4b11      	ldr	r3, [pc, #68]	; (8005eb4 <HAL_UART_MspInit+0x88>)
 8005e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e72:	4a10      	ldr	r2, [pc, #64]	; (8005eb4 <HAL_UART_MspInit+0x88>)
 8005e74:	f043 0308 	orr.w	r3, r3, #8
 8005e78:	6313      	str	r3, [r2, #48]	; 0x30
 8005e7a:	4b0e      	ldr	r3, [pc, #56]	; (8005eb4 <HAL_UART_MspInit+0x88>)
 8005e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e7e:	f003 0308 	and.w	r3, r3, #8
 8005e82:	60fb      	str	r3, [r7, #12]
 8005e84:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8005e86:	2360      	movs	r3, #96	; 0x60
 8005e88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e8a:	2302      	movs	r3, #2
 8005e8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e92:	2303      	movs	r3, #3
 8005e94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005e96:	2307      	movs	r3, #7
 8005e98:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005e9a:	f107 0314 	add.w	r3, r7, #20
 8005e9e:	4619      	mov	r1, r3
 8005ea0:	4805      	ldr	r0, [pc, #20]	; (8005eb8 <HAL_UART_MspInit+0x8c>)
 8005ea2:	f002 fda7 	bl	80089f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005ea6:	bf00      	nop
 8005ea8:	3728      	adds	r7, #40	; 0x28
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	40004400 	.word	0x40004400
 8005eb4:	40023800 	.word	0x40023800
 8005eb8:	40020c00 	.word	0x40020c00

08005ebc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005ec0:	e7fe      	b.n	8005ec0 <NMI_Handler+0x4>

08005ec2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005ec2:	b480      	push	{r7}
 8005ec4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005ec6:	e7fe      	b.n	8005ec6 <HardFault_Handler+0x4>

08005ec8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005ecc:	e7fe      	b.n	8005ecc <MemManage_Handler+0x4>

08005ece <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005ece:	b480      	push	{r7}
 8005ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005ed2:	e7fe      	b.n	8005ed2 <BusFault_Handler+0x4>

08005ed4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005ed8:	e7fe      	b.n	8005ed8 <UsageFault_Handler+0x4>

08005eda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005eda:	b480      	push	{r7}
 8005edc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005ede:	bf00      	nop
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005eec:	bf00      	nop
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr

08005ef6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005ef6:	b480      	push	{r7}
 8005ef8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005efa:	bf00      	nop
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005f08:	f001 fc80 	bl	800780c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005f0c:	bf00      	nop
 8005f0e:	bd80      	pop	{r7, pc}

08005f10 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8005f14:	2004      	movs	r0, #4
 8005f16:	f002 ff49 	bl	8008dac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8005f1a:	bf00      	nop
 8005f1c:	bd80      	pop	{r7, pc}

08005f1e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005f1e:	b580      	push	{r7, lr}
 8005f20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8005f22:	f44f 7080 	mov.w	r0, #256	; 0x100
 8005f26:	f002 ff41 	bl	8008dac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005f2a:	bf00      	nop
 8005f2c:	bd80      	pop	{r7, pc}
	...

08005f30 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8005f34:	4803      	ldr	r0, [pc, #12]	; (8005f44 <TIM8_UP_TIM13_IRQHandler+0x14>)
 8005f36:	f006 ff58 	bl	800cdea <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 8005f3a:	4803      	ldr	r0, [pc, #12]	; (8005f48 <TIM8_UP_TIM13_IRQHandler+0x18>)
 8005f3c:	f006 ff55 	bl	800cdea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8005f40:	bf00      	nop
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	200359ec 	.word	0x200359ec
 8005f48:	20035be8 	.word	0x20035be8

08005f4c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8005f50:	4802      	ldr	r0, [pc, #8]	; (8005f5c <SDIO_IRQHandler+0x10>)
 8005f52:	f004 fff1 	bl	800af38 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8005f56:	bf00      	nop
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop
 8005f5c:	20035d48 	.word	0x20035d48

08005f60 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005f64:	4802      	ldr	r0, [pc, #8]	; (8005f70 <TIM6_DAC_IRQHandler+0x10>)
 8005f66:	f006 ff40 	bl	800cdea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8005f6a:	bf00      	nop
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	20035cc8 	.word	0x20035cc8

08005f74 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005f78:	4802      	ldr	r0, [pc, #8]	; (8005f84 <TIM7_IRQHandler+0x10>)
 8005f7a:	f006 ff36 	bl	800cdea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8005f7e:	bf00      	nop
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	20035e6c 	.word	0x20035e6c

08005f88 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8005f8c:	4802      	ldr	r0, [pc, #8]	; (8005f98 <DMA2_Stream2_IRQHandler+0x10>)
 8005f8e:	f002 fabd 	bl	800850c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8005f92:	bf00      	nop
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	20035e0c 	.word	0x20035e0c

08005f9c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8005fa0:	4802      	ldr	r0, [pc, #8]	; (8005fac <DMA2_Stream3_IRQHandler+0x10>)
 8005fa2:	f002 fab3 	bl	800850c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8005fa6:	bf00      	nop
 8005fa8:	bd80      	pop	{r7, pc}
 8005faa:	bf00      	nop
 8005fac:	20035934 	.word	0x20035934

08005fb0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8005fb4:	4802      	ldr	r0, [pc, #8]	; (8005fc0 <DMA2_Stream6_IRQHandler+0x10>)
 8005fb6:	f002 faa9 	bl	800850c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8005fba:	bf00      	nop
 8005fbc:	bd80      	pop	{r7, pc}
 8005fbe:	bf00      	nop
 8005fc0:	20035c68 	.word	0x20035c68

08005fc4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b086      	sub	sp, #24
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	60b9      	str	r1, [r7, #8]
 8005fce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	617b      	str	r3, [r7, #20]
 8005fd4:	e00a      	b.n	8005fec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005fd6:	f3af 8000 	nop.w
 8005fda:	4601      	mov	r1, r0
 8005fdc:	68bb      	ldr	r3, [r7, #8]
 8005fde:	1c5a      	adds	r2, r3, #1
 8005fe0:	60ba      	str	r2, [r7, #8]
 8005fe2:	b2ca      	uxtb	r2, r1
 8005fe4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	3301      	adds	r3, #1
 8005fea:	617b      	str	r3, [r7, #20]
 8005fec:	697a      	ldr	r2, [r7, #20]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	dbf0      	blt.n	8005fd6 <_read+0x12>
	}

return len;
 8005ff4:	687b      	ldr	r3, [r7, #4]
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3718      	adds	r7, #24
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <_close>:
	}
	return len;
}

int _close(int file)
{
 8005ffe:	b480      	push	{r7}
 8006000:	b083      	sub	sp, #12
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
	return -1;
 8006006:	f04f 33ff 	mov.w	r3, #4294967295
}
 800600a:	4618      	mov	r0, r3
 800600c:	370c      	adds	r7, #12
 800600e:	46bd      	mov	sp, r7
 8006010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006014:	4770      	bx	lr

08006016 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006016:	b480      	push	{r7}
 8006018:	b083      	sub	sp, #12
 800601a:	af00      	add	r7, sp, #0
 800601c:	6078      	str	r0, [r7, #4]
 800601e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006026:	605a      	str	r2, [r3, #4]
	return 0;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	370c      	adds	r7, #12
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr

08006036 <_isatty>:

int _isatty(int file)
{
 8006036:	b480      	push	{r7}
 8006038:	b083      	sub	sp, #12
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
	return 1;
 800603e:	2301      	movs	r3, #1
}
 8006040:	4618      	mov	r0, r3
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800604c:	b480      	push	{r7}
 800604e:	b085      	sub	sp, #20
 8006050:	af00      	add	r7, sp, #0
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]
	return 0;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3714      	adds	r7, #20
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr
	...

08006068 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b086      	sub	sp, #24
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006070:	4a14      	ldr	r2, [pc, #80]	; (80060c4 <_sbrk+0x5c>)
 8006072:	4b15      	ldr	r3, [pc, #84]	; (80060c8 <_sbrk+0x60>)
 8006074:	1ad3      	subs	r3, r2, r3
 8006076:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006078:	697b      	ldr	r3, [r7, #20]
 800607a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800607c:	4b13      	ldr	r3, [pc, #76]	; (80060cc <_sbrk+0x64>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d102      	bne.n	800608a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006084:	4b11      	ldr	r3, [pc, #68]	; (80060cc <_sbrk+0x64>)
 8006086:	4a12      	ldr	r2, [pc, #72]	; (80060d0 <_sbrk+0x68>)
 8006088:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800608a:	4b10      	ldr	r3, [pc, #64]	; (80060cc <_sbrk+0x64>)
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4413      	add	r3, r2
 8006092:	693a      	ldr	r2, [r7, #16]
 8006094:	429a      	cmp	r2, r3
 8006096:	d207      	bcs.n	80060a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006098:	f00d f93c 	bl	8013314 <__errno>
 800609c:	4602      	mov	r2, r0
 800609e:	230c      	movs	r3, #12
 80060a0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80060a2:	f04f 33ff 	mov.w	r3, #4294967295
 80060a6:	e009      	b.n	80060bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80060a8:	4b08      	ldr	r3, [pc, #32]	; (80060cc <_sbrk+0x64>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80060ae:	4b07      	ldr	r3, [pc, #28]	; (80060cc <_sbrk+0x64>)
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	4413      	add	r3, r2
 80060b6:	4a05      	ldr	r2, [pc, #20]	; (80060cc <_sbrk+0x64>)
 80060b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80060ba:	68fb      	ldr	r3, [r7, #12]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3718      	adds	r7, #24
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}
 80060c4:	20050000 	.word	0x20050000
 80060c8:	00000800 	.word	0x00000800
 80060cc:	200002a4 	.word	0x200002a4
 80060d0:	20037fc0 	.word	0x20037fc0

080060d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80060d4:	b480      	push	{r7}
 80060d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80060d8:	4b08      	ldr	r3, [pc, #32]	; (80060fc <SystemInit+0x28>)
 80060da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060de:	4a07      	ldr	r2, [pc, #28]	; (80060fc <SystemInit+0x28>)
 80060e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80060e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80060e8:	4b04      	ldr	r3, [pc, #16]	; (80060fc <SystemInit+0x28>)
 80060ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80060ee:	609a      	str	r2, [r3, #8]
#endif
}
 80060f0:	bf00      	nop
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	e000ed00 	.word	0xe000ed00

08006100 <batteryLowMode>:
float mon_v, mon_w;
uint16_t mon_cnt;
float mon_zg, mon_offset;

void batteryLowMode()
{
 8006100:	b580      	push	{r7, lr}
 8006102:	af00      	add	r7, sp, #0
	lcd_clear();
 8006104:	f7fa ffcc 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8006108:	2100      	movs	r1, #0
 800610a:	2000      	movs	r0, #0
 800610c:	f7fa ffd8 	bl	80010c0 <lcd_locate>
	lcd_printf("Battery");
 8006110:	4814      	ldr	r0, [pc, #80]	; (8006164 <batteryLowMode+0x64>)
 8006112:	f7fa ffff 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 8006116:	2101      	movs	r1, #1
 8006118:	2000      	movs	r0, #0
 800611a:	f7fa ffd1 	bl	80010c0 <lcd_locate>
	lcd_printf("Low");
 800611e:	4812      	ldr	r0, [pc, #72]	; (8006168 <batteryLowMode+0x68>)
 8006120:	f7fa fff8 	bl	8001114 <lcd_printf>

	while(1){
		led.fullColor('R');
 8006124:	2152      	movs	r1, #82	; 0x52
 8006126:	4811      	ldr	r0, [pc, #68]	; (800616c <batteryLowMode+0x6c>)
 8006128:	f7fb fee0 	bl	8001eec <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 800612c:	2064      	movs	r0, #100	; 0x64
 800612e:	f001 fb8d 	bl	800784c <HAL_Delay>
		led.fullColor('Y');
 8006132:	2159      	movs	r1, #89	; 0x59
 8006134:	480d      	ldr	r0, [pc, #52]	; (800616c <batteryLowMode+0x6c>)
 8006136:	f7fb fed9 	bl	8001eec <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 800613a:	2064      	movs	r0, #100	; 0x64
 800613c:	f001 fb86 	bl	800784c <HAL_Delay>

		if(joy_stick.getValue() == JOY_C){
 8006140:	480b      	ldr	r0, [pc, #44]	; (8006170 <batteryLowMode+0x70>)
 8006142:	f7fb fe6f 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 8006146:	4603      	mov	r3, r0
 8006148:	2b02      	cmp	r3, #2
 800614a:	bf0c      	ite	eq
 800614c:	2301      	moveq	r3, #1
 800614e:	2300      	movne	r3, #0
 8006150:	b2db      	uxtb	r3, r3
 8006152:	2b00      	cmp	r3, #0
 8006154:	d0e6      	beq.n	8006124 <batteryLowMode+0x24>
			HAL_Delay(500);
 8006156:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800615a:	f001 fb77 	bl	800784c <HAL_Delay>
			break;
 800615e:	bf00      	nop
		}
	}
}
 8006160:	bf00      	nop
 8006162:	bd80      	pop	{r7, pc}
 8006164:	08018554 	.word	0x08018554
 8006168:	0801855c 	.word	0x0801855c
 800616c:	200005b4 	.word	0x200005b4
 8006170:	200005a8 	.word	0x200005a8

08006174 <cppInit>:

void cppInit(void)
{
 8006174:	b598      	push	{r3, r4, r7, lr}
 8006176:	af00      	add	r7, sp, #0
	lcd_init();
 8006178:	f7fa ff4e 	bl	8001018 <lcd_init>

	//---------- Buttery Check ----------//
	power_sensor.init();
 800617c:	483f      	ldr	r0, [pc, #252]	; (800627c <cppInit+0x108>)
 800617e:	f7fd fd41 	bl	8003c04 <_ZN11PowerSensor4initEv>
	HAL_Delay(100);
 8006182:	2064      	movs	r0, #100	; 0x64
 8006184:	f001 fb62 	bl	800784c <HAL_Delay>
	power_sensor.updateValues();
 8006188:	483c      	ldr	r0, [pc, #240]	; (800627c <cppInit+0x108>)
 800618a:	f7fd fd49 	bl	8003c20 <_ZN11PowerSensor12updateValuesEv>

	lcd_clear();
 800618e:	f7fa ff87 	bl	80010a0 <lcd_clear>
	lcd_locate(0,0);
 8006192:	2100      	movs	r1, #0
 8006194:	2000      	movs	r0, #0
 8006196:	f7fa ff93 	bl	80010c0 <lcd_locate>
	lcd_printf("Voltage");
 800619a:	4839      	ldr	r0, [pc, #228]	; (8006280 <cppInit+0x10c>)
 800619c:	f7fa ffba 	bl	8001114 <lcd_printf>
	lcd_locate(0,1);
 80061a0:	2101      	movs	r1, #1
 80061a2:	2000      	movs	r0, #0
 80061a4:	f7fa ff8c 	bl	80010c0 <lcd_locate>
	lcd_printf("%f", power_sensor.getButteryVoltage());
 80061a8:	4834      	ldr	r0, [pc, #208]	; (800627c <cppInit+0x108>)
 80061aa:	f7fd fd63 	bl	8003c74 <_ZN11PowerSensor17getButteryVoltageEv>
 80061ae:	ee10 3a10 	vmov	r3, s0
 80061b2:	4618      	mov	r0, r3
 80061b4:	f7fa f9e0 	bl	8000578 <__aeabi_f2d>
 80061b8:	4603      	mov	r3, r0
 80061ba:	460c      	mov	r4, r1
 80061bc:	461a      	mov	r2, r3
 80061be:	4623      	mov	r3, r4
 80061c0:	4830      	ldr	r0, [pc, #192]	; (8006284 <cppInit+0x110>)
 80061c2:	f7fa ffa7 	bl	8001114 <lcd_printf>
	HAL_Delay(1000);
 80061c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80061ca:	f001 fb3f 	bl	800784c <HAL_Delay>

	if(power_sensor.butteryCheck() == true) batteryLowMode(); //if battery low, informed
 80061ce:	482b      	ldr	r0, [pc, #172]	; (800627c <cppInit+0x108>)
 80061d0:	f7fd fd62 	bl	8003c98 <_ZN11PowerSensor12butteryCheckEv>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d001      	beq.n	80061de <cppInit+0x6a>
 80061da:	f7ff ff91 	bl	8006100 <batteryLowMode>

	// -----------initialize-------//
	if(logger.sdCardInit() == true){ //sd mount successfull
 80061de:	482a      	ldr	r0, [pc, #168]	; (8006288 <cppInit+0x114>)
 80061e0:	f7fc ff58 	bl	8003094 <_ZN6Logger10sdCardInitEv>
 80061e4:	4603      	mov	r3, r0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d007      	beq.n	80061fa <cppInit+0x86>
		led.fullColor('G');
 80061ea:	2147      	movs	r1, #71	; 0x47
 80061ec:	4827      	ldr	r0, [pc, #156]	; (800628c <cppInit+0x118>)
 80061ee:	f7fb fe7d 	bl	8001eec <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 80061f2:	2064      	movs	r0, #100	; 0x64
 80061f4:	f001 fb2a 	bl	800784c <HAL_Delay>
 80061f8:	e006      	b.n	8006208 <cppInit+0x94>
	}
	else{ //sd mount fali
		led.fullColor('R');
 80061fa:	2152      	movs	r1, #82	; 0x52
 80061fc:	4823      	ldr	r0, [pc, #140]	; (800628c <cppInit+0x118>)
 80061fe:	f7fb fe75 	bl	8001eec <_ZN3LED9fullColorEc>
		HAL_Delay(100);
 8006202:	2064      	movs	r0, #100	; 0x64
 8006204:	f001 fb22 	bl	800784c <HAL_Delay>
	}

	line_sensor.ADCStart();
 8006208:	4821      	ldr	r0, [pc, #132]	; (8006290 <cppInit+0x11c>)
 800620a:	f7fb ffcb 	bl	80021a4 <_ZN10LineSensor8ADCStartEv>
	motor.init();
 800620e:	4821      	ldr	r0, [pc, #132]	; (8006294 <cppInit+0x120>)
 8006210:	f7fd f98e 	bl	8003530 <_ZN5Motor4initEv>
	encoder.init();
 8006214:	4820      	ldr	r0, [pc, #128]	; (8006298 <cppInit+0x124>)
 8006216:	f7fa ffc5 	bl	80011a4 <_ZN7Encoder4initEv>
	imu.init();
 800621a:	4820      	ldr	r0, [pc, #128]	; (800629c <cppInit+0x128>)
 800621c:	f7fb fc1e 	bl	8001a5c <_ZN3IMU4initEv>
	line_trace.init();
 8006220:	481f      	ldr	r0, [pc, #124]	; (80062a0 <cppInit+0x12c>)
 8006222:	f7fc fd11 	bl	8002c48 <_ZN9LineTrace4initEv>

	line_sensor.calibration();
 8006226:	481a      	ldr	r0, [pc, #104]	; (8006290 <cppInit+0x11c>)
 8006228:	f7fc f8fc 	bl	8002424 <_ZN10LineSensor11calibrationEv>
	HAL_Delay(1000);
 800622c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006230:	f001 fb0c 	bl	800784c <HAL_Delay>

	led.fullColor('M');
 8006234:	214d      	movs	r1, #77	; 0x4d
 8006236:	4815      	ldr	r0, [pc, #84]	; (800628c <cppInit+0x118>)
 8006238:	f7fb fe58 	bl	8001eec <_ZN3LED9fullColorEc>
	imu.calibration();
 800623c:	4817      	ldr	r0, [pc, #92]	; (800629c <cppInit+0x128>)
 800623e:	f7fb fcdd 	bl	8001bfc <_ZN3IMU11calibrationEv>

	//line_trace.setGain(0.0005, 0.000003, 0);
	//line_trace.setGain(0.0005, 0.000002, 0);

	//velocity_ctrl.setVelocityGain(1.5, 20, 0);
	velocity_ctrl.setVelocityGain(1.8295, 16.1174, 0.025243);
 8006242:	ed9f 1a18 	vldr	s2, [pc, #96]	; 80062a4 <cppInit+0x130>
 8006246:	eddf 0a18 	vldr	s1, [pc, #96]	; 80062a8 <cppInit+0x134>
 800624a:	ed9f 0a18 	vldr	s0, [pc, #96]	; 80062ac <cppInit+0x138>
 800624e:	4818      	ldr	r0, [pc, #96]	; (80062b0 <cppInit+0x13c>)
 8006250:	f7fe f8d6 	bl	8004400 <_ZN12VelocityCtrl15setVelocityGainEfff>
	//velocity_ctrl.setVelocityGain(1.9842, 22.9078, 0.02079);
	//velocity_ctrl.setOmegaGain(0.5, 5, 0);
	//velocity_ctrl.setOmegaGain(0.05, 7, 0);
	velocity_ctrl.setOmegaGain(0.069793, 0.86816, 0.0014027);
 8006254:	ed9f 1a17 	vldr	s2, [pc, #92]	; 80062b4 <cppInit+0x140>
 8006258:	eddf 0a17 	vldr	s1, [pc, #92]	; 80062b8 <cppInit+0x144>
 800625c:	ed9f 0a17 	vldr	s0, [pc, #92]	; 80062bc <cppInit+0x148>
 8006260:	4813      	ldr	r0, [pc, #76]	; (80062b0 <cppInit+0x13c>)
 8006262:	f7fe f8e6 	bl	8004432 <_ZN12VelocityCtrl12setOmegaGainEfff>
	//velocity_ctrl.setOmegaGain(0.12175, 1.0604, 0.002614);
	//velocity_ctrl.setOmegaGain(0.0, 0, 0);


	encoder.clearDistance();
 8006266:	480c      	ldr	r0, [pc, #48]	; (8006298 <cppInit+0x124>)
 8006268:	f7fb f8e6 	bl	8001438 <_ZN7Encoder13clearDistanceEv>
	odometry.clearPotition();
 800626c:	4814      	ldr	r0, [pc, #80]	; (80062c0 <cppInit+0x14c>)
 800626e:	f7fd fb97 	bl	80039a0 <_ZN8Odometry13clearPotitionEv>

	path_following.init();
 8006272:	4814      	ldr	r0, [pc, #80]	; (80062c4 <cppInit+0x150>)
 8006274:	f7fd fc2e 	bl	8003ad4 <_ZN13PathFollowing4initEv>

}
 8006278:	bf00      	nop
 800627a:	bd98      	pop	{r3, r4, r7, pc}
 800627c:	200005b8 	.word	0x200005b8
 8006280:	08018560 	.word	0x08018560
 8006284:	08018568 	.word	0x08018568
 8006288:	200005d8 	.word	0x200005d8
 800628c:	200005b4 	.word	0x200005b4
 8006290:	200002a8 	.word	0x200002a8
 8006294:	200005b0 	.word	0x200005b0
 8006298:	20015da0 	.word	0x20015da0
 800629c:	200005c4 	.word	0x200005c4
 80062a0:	20015e38 	.word	0x20015e38
 80062a4:	3cceca68 	.word	0x3cceca68
 80062a8:	4180f06f 	.word	0x4180f06f
 80062ac:	3fea2d0e 	.word	0x3fea2d0e
 80062b0:	20015dbc 	.word	0x20015dbc
 80062b4:	3ab7dacd 	.word	0x3ab7dacd
 80062b8:	3f5e3fbc 	.word	0x3f5e3fbc
 80062bc:	3d8eefa2 	.word	0x3d8eefa2
 80062c0:	20015df8 	.word	0x20015df8
 80062c4:	2001be80 	.word	0x2001be80

080062c8 <cppFlip1ms>:

void cppFlip1ms(void)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	af00      	add	r7, sp, #0
	line_sensor.updateSensorValues();
 80062cc:	4819      	ldr	r0, [pc, #100]	; (8006334 <cppFlip1ms+0x6c>)
 80062ce:	f7fb ffc7 	bl	8002260 <_ZN10LineSensor18updateSensorValuesEv>
	imu.updateValues();
 80062d2:	4819      	ldr	r0, [pc, #100]	; (8006338 <cppFlip1ms+0x70>)
 80062d4:	f7fb fbf0 	bl	8001ab8 <_ZN3IMU12updateValuesEv>
	encoder.updateCnt();
 80062d8:	4818      	ldr	r0, [pc, #96]	; (800633c <cppFlip1ms+0x74>)
 80062da:	f7fa ff85 	bl	80011e8 <_ZN7Encoder9updateCntEv>

	line_trace.flip();
 80062de:	4818      	ldr	r0, [pc, #96]	; (8006340 <cppFlip1ms+0x78>)
 80062e0:	f7fc fd4a 	bl	8002d78 <_ZN9LineTrace4flipEv>
	velocity_ctrl.flip();
 80062e4:	4817      	ldr	r0, [pc, #92]	; (8006344 <cppFlip1ms+0x7c>)
 80062e6:	f7fe f8bd 	bl	8004464 <_ZN12VelocityCtrl4flipEv>
	odometry.flip();
 80062ea:	4817      	ldr	r0, [pc, #92]	; (8006348 <cppFlip1ms+0x80>)
 80062ec:	f7fd fb3c 	bl	8003968 <_ZN8Odometry4flipEv>

	motor.motorCtrl();
 80062f0:	4816      	ldr	r0, [pc, #88]	; (800634c <cppFlip1ms+0x84>)
 80062f2:	f7fd f92f 	bl	8003554 <_ZN5Motor9motorCtrlEv>

	//logger.storeLog(velocity_ctrl.getCurrentVelocity());
	//logger.storeLog(imu.getOmega());

	static uint16_t twice_cnt;
	twice_cnt++;
 80062f6:	4b16      	ldr	r3, [pc, #88]	; (8006350 <cppFlip1ms+0x88>)
 80062f8:	881b      	ldrh	r3, [r3, #0]
 80062fa:	3301      	adds	r3, #1
 80062fc:	b29a      	uxth	r2, r3
 80062fe:	4b14      	ldr	r3, [pc, #80]	; (8006350 <cppFlip1ms+0x88>)
 8006300:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 2){ //2ms
 8006302:	4b13      	ldr	r3, [pc, #76]	; (8006350 <cppFlip1ms+0x88>)
 8006304:	881b      	ldrh	r3, [r3, #0]
 8006306:	2b01      	cmp	r3, #1
 8006308:	d90c      	bls.n	8006324 <cppFlip1ms+0x5c>
		sys_ident.inOutputStore(imu.getOmega());
 800630a:	480b      	ldr	r0, [pc, #44]	; (8006338 <cppFlip1ms+0x70>)
 800630c:	f7fb fc2c 	bl	8001b68 <_ZN3IMU8getOmegaEv>
 8006310:	eef0 7a40 	vmov.f32	s15, s0
 8006314:	eeb0 0a67 	vmov.f32	s0, s15
 8006318:	480e      	ldr	r0, [pc, #56]	; (8006354 <cppFlip1ms+0x8c>)
 800631a:	f7fd fe45 	bl	8003fa8 <_ZN20SystemIdentification13inOutputStoreEf>
		twice_cnt = 0;
 800631e:	4b0c      	ldr	r3, [pc, #48]	; (8006350 <cppFlip1ms+0x88>)
 8006320:	2200      	movs	r2, #0
 8006322:	801a      	strh	r2, [r3, #0]
	}

	line_trace.storeLogs();
 8006324:	4806      	ldr	r0, [pc, #24]	; (8006340 <cppFlip1ms+0x78>)
 8006326:	f7fc fe3b 	bl	8002fa0 <_ZN9LineTrace9storeLogsEv>

	//mon_cnt = twice_cnt;
	/*
	*/

	encoder.clearCnt();
 800632a:	4804      	ldr	r0, [pc, #16]	; (800633c <cppFlip1ms+0x74>)
 800632c:	f7fb f892 	bl	8001454 <_ZN7Encoder8clearCntEv>

	//Buttery Check
	//power_sensor.updateValues();
	//if(power_sensor.butteryCheck() == true) led.fullColor('R');

}
 8006330:	bf00      	nop
 8006332:	bd80      	pop	{r7, pc}
 8006334:	200002a8 	.word	0x200002a8
 8006338:	200005c4 	.word	0x200005c4
 800633c:	20015da0 	.word	0x20015da0
 8006340:	20015e38 	.word	0x20015e38
 8006344:	20015dbc 	.word	0x20015dbc
 8006348:	20015df8 	.word	0x20015df8
 800634c:	200005b0 	.word	0x200005b0
 8006350:	200335aa 	.word	0x200335aa
 8006354:	2001bc74 	.word	0x2001bc74

08006358 <cppFlip100ns>:

void cppFlip100ns(void)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	af00      	add	r7, sp, #0
	line_sensor.storeSensorValues();
 800635c:	4802      	ldr	r0, [pc, #8]	; (8006368 <cppFlip100ns+0x10>)
 800635e:	f7fb ff31 	bl	80021c4 <_ZN10LineSensor17storeSensorValuesEv>
}
 8006362:	bf00      	nop
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	200002a8 	.word	0x200002a8

0800636c <cppFlip10ms>:

void cppFlip10ms(void)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	af00      	add	r7, sp, #0
	static uint16_t twice_cnt;
	twice_cnt++;
 8006370:	4b0a      	ldr	r3, [pc, #40]	; (800639c <cppFlip10ms+0x30>)
 8006372:	881b      	ldrh	r3, [r3, #0]
 8006374:	3301      	adds	r3, #1
 8006376:	b29a      	uxth	r2, r3
 8006378:	4b08      	ldr	r3, [pc, #32]	; (800639c <cppFlip10ms+0x30>)
 800637a:	801a      	strh	r2, [r3, #0]
	if(twice_cnt >= 7){ //70ms
 800637c:	4b07      	ldr	r3, [pc, #28]	; (800639c <cppFlip10ms+0x30>)
 800637e:	881b      	ldrh	r3, [r3, #0]
 8006380:	2b06      	cmp	r3, #6
 8006382:	d905      	bls.n	8006390 <cppFlip10ms+0x24>
		sys_ident.updateMsig();
 8006384:	4806      	ldr	r0, [pc, #24]	; (80063a0 <cppFlip10ms+0x34>)
 8006386:	f7fd fe4b 	bl	8004020 <_ZN20SystemIdentification10updateMsigEv>
		twice_cnt = 0;
 800638a:	4b04      	ldr	r3, [pc, #16]	; (800639c <cppFlip10ms+0x30>)
 800638c:	2200      	movs	r2, #0
 800638e:	801a      	strh	r2, [r3, #0]
	}

	mon_cnt = twice_cnt;
 8006390:	4b02      	ldr	r3, [pc, #8]	; (800639c <cppFlip10ms+0x30>)
 8006392:	881a      	ldrh	r2, [r3, #0]
 8006394:	4b03      	ldr	r3, [pc, #12]	; (80063a4 <cppFlip10ms+0x38>)
 8006396:	801a      	strh	r2, [r3, #0]
		path_following.flip();
	}
	velocity_ctrl.setVelocity(path_following.getV(), path_following.getW());
	*/

}
 8006398:	bf00      	nop
 800639a:	bd80      	pop	{r7, pc}
 800639c:	200335ac 	.word	0x200335ac
 80063a0:	2001bc74 	.word	0x2001bc74
 80063a4:	200335a8 	.word	0x200335a8

080063a8 <cppExit>:

void cppExit(uint16_t gpio_pin)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b082      	sub	sp, #8
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	4603      	mov	r3, r0
 80063b0:	80fb      	strh	r3, [r7, #6]
	side_sensor.updateStatus(gpio_pin);
 80063b2:	88fb      	ldrh	r3, [r7, #6]
 80063b4:	4619      	mov	r1, r3
 80063b6:	4803      	ldr	r0, [pc, #12]	; (80063c4 <cppExit+0x1c>)
 80063b8:	f7fd fd06 	bl	8003dc8 <_ZN10SideSensor12updateStatusEt>
}
 80063bc:	bf00      	nop
 80063be:	3708      	adds	r7, #8
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}
 80063c4:	200005a0 	.word	0x200005a0

080063c8 <cppLoop>:

void cppLoop(void)
{
 80063c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80063cc:	b08b      	sub	sp, #44	; 0x2c
 80063ce:	af02      	add	r7, sp, #8
	switch(rotary_switch.getValue()){
 80063d0:	48bf      	ldr	r0, [pc, #764]	; (80066d0 <cppLoop+0x308>)
 80063d2:	f7fd fc93 	bl	8003cfc <_ZN12RotarySwitch8getValueEv>
 80063d6:	4603      	mov	r3, r0
 80063d8:	2b0f      	cmp	r3, #15
 80063da:	f201 80d9 	bhi.w	8007590 <cppLoop+0x11c8>
 80063de:	a201      	add	r2, pc, #4	; (adr r2, 80063e4 <cppLoop+0x1c>)
 80063e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e4:	08006425 	.word	0x08006425
 80063e8:	080068ff 	.word	0x080068ff
 80063ec:	08006973 	.word	0x08006973
 80063f0:	08006a5d 	.word	0x08006a5d
 80063f4:	08006b0d 	.word	0x08006b0d
 80063f8:	08006b9b 	.word	0x08006b9b
 80063fc:	08006c61 	.word	0x08006c61
 8006400:	08006d75 	.word	0x08006d75
 8006404:	08006e15 	.word	0x08006e15
 8006408:	0800734d 	.word	0x0800734d
 800640c:	080073e9 	.word	0x080073e9
 8006410:	08007483 	.word	0x08007483
 8006414:	080074e9 	.word	0x080074e9
 8006418:	08007513 	.word	0x08007513
 800641c:	0800753d 	.word	0x0800753d
 8006420:	08007567 	.word	0x08007567
	static int16_t selector;

	case 0:
		led.fullColor('R');
 8006424:	2152      	movs	r1, #82	; 0x52
 8006426:	48ab      	ldr	r0, [pc, #684]	; (80066d4 <cppLoop+0x30c>)
 8006428:	f7fb fd60 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 800642c:	f7fa fe38 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006430:	2100      	movs	r1, #0
 8006432:	2000      	movs	r0, #0
 8006434:	f7fa fe44 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", line_trace.getKp()*1000);
 8006438:	48a7      	ldr	r0, [pc, #668]	; (80066d8 <cppLoop+0x310>)
 800643a:	f7fc fc52 	bl	8002ce2 <_ZN9LineTrace5getKpEv>
 800643e:	eeb0 7a40 	vmov.f32	s14, s0
 8006442:	eddf 7aa6 	vldr	s15, [pc, #664]	; 80066dc <cppLoop+0x314>
 8006446:	ee67 7a27 	vmul.f32	s15, s14, s15
 800644a:	ee17 0a90 	vmov	r0, s15
 800644e:	f7fa f893 	bl	8000578 <__aeabi_f2d>
 8006452:	4603      	mov	r3, r0
 8006454:	460c      	mov	r4, r1
 8006456:	461a      	mov	r2, r3
 8006458:	4623      	mov	r3, r4
 800645a:	48a1      	ldr	r0, [pc, #644]	; (80066e0 <cppLoop+0x318>)
 800645c:	f7fa fe5a 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006460:	2101      	movs	r1, #1
 8006462:	2000      	movs	r0, #0
 8006464:	f7fa fe2c 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", line_trace.getKi()*100, line_trace.getKd()*10000);
 8006468:	489b      	ldr	r0, [pc, #620]	; (80066d8 <cppLoop+0x310>)
 800646a:	f7fc fc49 	bl	8002d00 <_ZN9LineTrace5getKiEv>
 800646e:	eeb0 7a40 	vmov.f32	s14, s0
 8006472:	eddf 7a9c 	vldr	s15, [pc, #624]	; 80066e4 <cppLoop+0x31c>
 8006476:	ee67 7a27 	vmul.f32	s15, s14, s15
 800647a:	ee17 0a90 	vmov	r0, s15
 800647e:	f7fa f87b 	bl	8000578 <__aeabi_f2d>
 8006482:	4605      	mov	r5, r0
 8006484:	460e      	mov	r6, r1
 8006486:	4894      	ldr	r0, [pc, #592]	; (80066d8 <cppLoop+0x310>)
 8006488:	f7fc fc49 	bl	8002d1e <_ZN9LineTrace5getKdEv>
 800648c:	eeb0 7a40 	vmov.f32	s14, s0
 8006490:	eddf 7a95 	vldr	s15, [pc, #596]	; 80066e8 <cppLoop+0x320>
 8006494:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006498:	ee17 0a90 	vmov	r0, s15
 800649c:	f7fa f86c 	bl	8000578 <__aeabi_f2d>
 80064a0:	4603      	mov	r3, r0
 80064a2:	460c      	mov	r4, r1
 80064a4:	e9cd 3400 	strd	r3, r4, [sp]
 80064a8:	462a      	mov	r2, r5
 80064aa:	4633      	mov	r3, r6
 80064ac:	488f      	ldr	r0, [pc, #572]	; (80066ec <cppLoop+0x324>)
 80064ae:	f7fa fe31 	bl	8001114 <lcd_printf>

		static float adj_kp = line_trace.getKp();
 80064b2:	4b8f      	ldr	r3, [pc, #572]	; (80066f0 <cppLoop+0x328>)
 80064b4:	781b      	ldrb	r3, [r3, #0]
 80064b6:	f3bf 8f5b 	dmb	ish
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	f003 0301 	and.w	r3, r3, #1
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	bf0c      	ite	eq
 80064c4:	2301      	moveq	r3, #1
 80064c6:	2300      	movne	r3, #0
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d015      	beq.n	80064fa <cppLoop+0x132>
 80064ce:	4888      	ldr	r0, [pc, #544]	; (80066f0 <cppLoop+0x328>)
 80064d0:	f00b feb9 	bl	8012246 <__cxa_guard_acquire>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	bf14      	ite	ne
 80064da:	2301      	movne	r3, #1
 80064dc:	2300      	moveq	r3, #0
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d00a      	beq.n	80064fa <cppLoop+0x132>
 80064e4:	487c      	ldr	r0, [pc, #496]	; (80066d8 <cppLoop+0x310>)
 80064e6:	f7fc fbfc 	bl	8002ce2 <_ZN9LineTrace5getKpEv>
 80064ea:	eef0 7a40 	vmov.f32	s15, s0
 80064ee:	4b81      	ldr	r3, [pc, #516]	; (80066f4 <cppLoop+0x32c>)
 80064f0:	edc3 7a00 	vstr	s15, [r3]
 80064f4:	487e      	ldr	r0, [pc, #504]	; (80066f0 <cppLoop+0x328>)
 80064f6:	f00b feb2 	bl	801225e <__cxa_guard_release>
		static float adj_ki = line_trace.getKi();
 80064fa:	4b7f      	ldr	r3, [pc, #508]	; (80066f8 <cppLoop+0x330>)
 80064fc:	781b      	ldrb	r3, [r3, #0]
 80064fe:	f3bf 8f5b 	dmb	ish
 8006502:	b2db      	uxtb	r3, r3
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	2b00      	cmp	r3, #0
 800650a:	bf0c      	ite	eq
 800650c:	2301      	moveq	r3, #1
 800650e:	2300      	movne	r3, #0
 8006510:	b2db      	uxtb	r3, r3
 8006512:	2b00      	cmp	r3, #0
 8006514:	d015      	beq.n	8006542 <cppLoop+0x17a>
 8006516:	4878      	ldr	r0, [pc, #480]	; (80066f8 <cppLoop+0x330>)
 8006518:	f00b fe95 	bl	8012246 <__cxa_guard_acquire>
 800651c:	4603      	mov	r3, r0
 800651e:	2b00      	cmp	r3, #0
 8006520:	bf14      	ite	ne
 8006522:	2301      	movne	r3, #1
 8006524:	2300      	moveq	r3, #0
 8006526:	b2db      	uxtb	r3, r3
 8006528:	2b00      	cmp	r3, #0
 800652a:	d00a      	beq.n	8006542 <cppLoop+0x17a>
 800652c:	486a      	ldr	r0, [pc, #424]	; (80066d8 <cppLoop+0x310>)
 800652e:	f7fc fbe7 	bl	8002d00 <_ZN9LineTrace5getKiEv>
 8006532:	eef0 7a40 	vmov.f32	s15, s0
 8006536:	4b71      	ldr	r3, [pc, #452]	; (80066fc <cppLoop+0x334>)
 8006538:	edc3 7a00 	vstr	s15, [r3]
 800653c:	486e      	ldr	r0, [pc, #440]	; (80066f8 <cppLoop+0x330>)
 800653e:	f00b fe8e 	bl	801225e <__cxa_guard_release>
		static float adj_kd = line_trace.getKd();
 8006542:	4b6f      	ldr	r3, [pc, #444]	; (8006700 <cppLoop+0x338>)
 8006544:	781b      	ldrb	r3, [r3, #0]
 8006546:	f3bf 8f5b 	dmb	ish
 800654a:	b2db      	uxtb	r3, r3
 800654c:	f003 0301 	and.w	r3, r3, #1
 8006550:	2b00      	cmp	r3, #0
 8006552:	bf0c      	ite	eq
 8006554:	2301      	moveq	r3, #1
 8006556:	2300      	movne	r3, #0
 8006558:	b2db      	uxtb	r3, r3
 800655a:	2b00      	cmp	r3, #0
 800655c:	d015      	beq.n	800658a <cppLoop+0x1c2>
 800655e:	4868      	ldr	r0, [pc, #416]	; (8006700 <cppLoop+0x338>)
 8006560:	f00b fe71 	bl	8012246 <__cxa_guard_acquire>
 8006564:	4603      	mov	r3, r0
 8006566:	2b00      	cmp	r3, #0
 8006568:	bf14      	ite	ne
 800656a:	2301      	movne	r3, #1
 800656c:	2300      	moveq	r3, #0
 800656e:	b2db      	uxtb	r3, r3
 8006570:	2b00      	cmp	r3, #0
 8006572:	d00a      	beq.n	800658a <cppLoop+0x1c2>
 8006574:	4858      	ldr	r0, [pc, #352]	; (80066d8 <cppLoop+0x310>)
 8006576:	f7fc fbd2 	bl	8002d1e <_ZN9LineTrace5getKdEv>
 800657a:	eef0 7a40 	vmov.f32	s15, s0
 800657e:	4b61      	ldr	r3, [pc, #388]	; (8006704 <cppLoop+0x33c>)
 8006580:	edc3 7a00 	vstr	s15, [r3]
 8006584:	485e      	ldr	r0, [pc, #376]	; (8006700 <cppLoop+0x338>)
 8006586:	f00b fe6a 	bl	801225e <__cxa_guard_release>

		if(joy_stick.getValue() == JOY_U){
 800658a:	485f      	ldr	r0, [pc, #380]	; (8006708 <cppLoop+0x340>)
 800658c:	f7fb fc4a 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 8006590:	4603      	mov	r3, r0
 8006592:	2b08      	cmp	r3, #8
 8006594:	bf0c      	ite	eq
 8006596:	2301      	moveq	r3, #1
 8006598:	2300      	movne	r3, #0
 800659a:	b2db      	uxtb	r3, r3
 800659c:	2b00      	cmp	r3, #0
 800659e:	d022      	beq.n	80065e6 <cppLoop+0x21e>
			led.LR(-1, 1);
 80065a0:	2201      	movs	r2, #1
 80065a2:	f04f 31ff 	mov.w	r1, #4294967295
 80065a6:	484b      	ldr	r0, [pc, #300]	; (80066d4 <cppLoop+0x30c>)
 80065a8:	f7fb fd5c 	bl	8002064 <_ZN3LED2LREaa>
			HAL_Delay(300);
 80065ac:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80065b0:	f001 f94c 	bl	800784c <HAL_Delay>

			selector++;
 80065b4:	4b55      	ldr	r3, [pc, #340]	; (800670c <cppLoop+0x344>)
 80065b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	3301      	adds	r3, #1
 80065be:	b29b      	uxth	r3, r3
 80065c0:	b21a      	sxth	r2, r3
 80065c2:	4b52      	ldr	r3, [pc, #328]	; (800670c <cppLoop+0x344>)
 80065c4:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 80065c6:	4b51      	ldr	r3, [pc, #324]	; (800670c <cppLoop+0x344>)
 80065c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80065cc:	2b02      	cmp	r3, #2
 80065ce:	dd02      	ble.n	80065d6 <cppLoop+0x20e>
 80065d0:	4b4e      	ldr	r3, [pc, #312]	; (800670c <cppLoop+0x344>)
 80065d2:	2200      	movs	r2, #0
 80065d4:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 80065d6:	2200      	movs	r2, #0
 80065d8:	f04f 31ff 	mov.w	r1, #4294967295
 80065dc:	483d      	ldr	r0, [pc, #244]	; (80066d4 <cppLoop+0x30c>)
 80065de:	f7fb fd41 	bl	8002064 <_ZN3LED2LREaa>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
			line_trace.setGain(adj_kp, adj_ki, adj_kd);

			led.LR(-1, 0);
		}
		break;
 80065e2:	f000 bfd7 	b.w	8007594 <cppLoop+0x11cc>
		else if(joy_stick.getValue() == JOY_R){
 80065e6:	4848      	ldr	r0, [pc, #288]	; (8006708 <cppLoop+0x340>)
 80065e8:	f7fb fc1c 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 80065ec:	4603      	mov	r3, r0
 80065ee:	2b10      	cmp	r3, #16
 80065f0:	bf0c      	ite	eq
 80065f2:	2301      	moveq	r3, #1
 80065f4:	2300      	movne	r3, #0
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	f000 8089 	beq.w	8006710 <cppLoop+0x348>
			led.LR(-1, 1);
 80065fe:	2201      	movs	r2, #1
 8006600:	f04f 31ff 	mov.w	r1, #4294967295
 8006604:	4833      	ldr	r0, [pc, #204]	; (80066d4 <cppLoop+0x30c>)
 8006606:	f7fb fd2d 	bl	8002064 <_ZN3LED2LREaa>
			HAL_Delay(100);
 800660a:	2064      	movs	r0, #100	; 0x64
 800660c:	f001 f91e 	bl	800784c <HAL_Delay>
			if(selector == 0){
 8006610:	4b3e      	ldr	r3, [pc, #248]	; (800670c <cppLoop+0x344>)
 8006612:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d113      	bne.n	8006642 <cppLoop+0x27a>
				adj_kp = adj_kp + 0.00001;
 800661a:	4b36      	ldr	r3, [pc, #216]	; (80066f4 <cppLoop+0x32c>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4618      	mov	r0, r3
 8006620:	f7f9 ffaa 	bl	8000578 <__aeabi_f2d>
 8006624:	a324      	add	r3, pc, #144	; (adr r3, 80066b8 <cppLoop+0x2f0>)
 8006626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800662a:	f7f9 fe47 	bl	80002bc <__adddf3>
 800662e:	4603      	mov	r3, r0
 8006630:	460c      	mov	r4, r1
 8006632:	4618      	mov	r0, r3
 8006634:	4621      	mov	r1, r4
 8006636:	f7fa faef 	bl	8000c18 <__aeabi_d2f>
 800663a:	4602      	mov	r2, r0
 800663c:	4b2d      	ldr	r3, [pc, #180]	; (80066f4 <cppLoop+0x32c>)
 800663e:	601a      	str	r2, [r3, #0]
 8006640:	e02b      	b.n	800669a <cppLoop+0x2d2>
			else if(selector == 1){
 8006642:	4b32      	ldr	r3, [pc, #200]	; (800670c <cppLoop+0x344>)
 8006644:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006648:	2b01      	cmp	r3, #1
 800664a:	d113      	bne.n	8006674 <cppLoop+0x2ac>
				adj_ki = adj_ki + 0.0001;
 800664c:	4b2b      	ldr	r3, [pc, #172]	; (80066fc <cppLoop+0x334>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	4618      	mov	r0, r3
 8006652:	f7f9 ff91 	bl	8000578 <__aeabi_f2d>
 8006656:	a31a      	add	r3, pc, #104	; (adr r3, 80066c0 <cppLoop+0x2f8>)
 8006658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800665c:	f7f9 fe2e 	bl	80002bc <__adddf3>
 8006660:	4603      	mov	r3, r0
 8006662:	460c      	mov	r4, r1
 8006664:	4618      	mov	r0, r3
 8006666:	4621      	mov	r1, r4
 8006668:	f7fa fad6 	bl	8000c18 <__aeabi_d2f>
 800666c:	4602      	mov	r2, r0
 800666e:	4b23      	ldr	r3, [pc, #140]	; (80066fc <cppLoop+0x334>)
 8006670:	601a      	str	r2, [r3, #0]
 8006672:	e012      	b.n	800669a <cppLoop+0x2d2>
				adj_kd = adj_kd + 0.000001;
 8006674:	4b23      	ldr	r3, [pc, #140]	; (8006704 <cppLoop+0x33c>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4618      	mov	r0, r3
 800667a:	f7f9 ff7d 	bl	8000578 <__aeabi_f2d>
 800667e:	a312      	add	r3, pc, #72	; (adr r3, 80066c8 <cppLoop+0x300>)
 8006680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006684:	f7f9 fe1a 	bl	80002bc <__adddf3>
 8006688:	4603      	mov	r3, r0
 800668a:	460c      	mov	r4, r1
 800668c:	4618      	mov	r0, r3
 800668e:	4621      	mov	r1, r4
 8006690:	f7fa fac2 	bl	8000c18 <__aeabi_d2f>
 8006694:	4602      	mov	r2, r0
 8006696:	4b1b      	ldr	r3, [pc, #108]	; (8006704 <cppLoop+0x33c>)
 8006698:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 800669a:	2152      	movs	r1, #82	; 0x52
 800669c:	480d      	ldr	r0, [pc, #52]	; (80066d4 <cppLoop+0x30c>)
 800669e:	f7fb fc25 	bl	8001eec <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 80066a2:	2200      	movs	r2, #0
 80066a4:	f04f 31ff 	mov.w	r1, #4294967295
 80066a8:	480a      	ldr	r0, [pc, #40]	; (80066d4 <cppLoop+0x30c>)
 80066aa:	f7fb fcdb 	bl	8002064 <_ZN3LED2LREaa>
		break;
 80066ae:	f000 bf71 	b.w	8007594 <cppLoop+0x11cc>
 80066b2:	bf00      	nop
 80066b4:	f3af 8000 	nop.w
 80066b8:	88e368f1 	.word	0x88e368f1
 80066bc:	3ee4f8b5 	.word	0x3ee4f8b5
 80066c0:	eb1c432d 	.word	0xeb1c432d
 80066c4:	3f1a36e2 	.word	0x3f1a36e2
 80066c8:	a0b5ed8d 	.word	0xa0b5ed8d
 80066cc:	3eb0c6f7 	.word	0x3eb0c6f7
 80066d0:	200005ac 	.word	0x200005ac
 80066d4:	200005b4 	.word	0x200005b4
 80066d8:	20015e38 	.word	0x20015e38
 80066dc:	447a0000 	.word	0x447a0000
 80066e0:	0801856c 	.word	0x0801856c
 80066e4:	42c80000 	.word	0x42c80000
 80066e8:	461c4000 	.word	0x461c4000
 80066ec:	08018578 	.word	0x08018578
 80066f0:	200335b4 	.word	0x200335b4
 80066f4:	200335b0 	.word	0x200335b0
 80066f8:	200335bc 	.word	0x200335bc
 80066fc:	200335b8 	.word	0x200335b8
 8006700:	200335c4 	.word	0x200335c4
 8006704:	200335c0 	.word	0x200335c0
 8006708:	200005a8 	.word	0x200005a8
 800670c:	200335ae 	.word	0x200335ae
		else if(joy_stick.getValue() == JOY_L){
 8006710:	48c1      	ldr	r0, [pc, #772]	; (8006a18 <cppLoop+0x650>)
 8006712:	f7fb fb87 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 8006716:	4603      	mov	r3, r0
 8006718:	2b01      	cmp	r3, #1
 800671a:	bf0c      	ite	eq
 800671c:	2301      	moveq	r3, #1
 800671e:	2300      	movne	r3, #0
 8006720:	b2db      	uxtb	r3, r3
 8006722:	2b00      	cmp	r3, #0
 8006724:	d059      	beq.n	80067da <cppLoop+0x412>
			led.LR(-1, 1);
 8006726:	2201      	movs	r2, #1
 8006728:	f04f 31ff 	mov.w	r1, #4294967295
 800672c:	48bb      	ldr	r0, [pc, #748]	; (8006a1c <cppLoop+0x654>)
 800672e:	f7fb fc99 	bl	8002064 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8006732:	2064      	movs	r0, #100	; 0x64
 8006734:	f001 f88a 	bl	800784c <HAL_Delay>
			if(selector == 0){
 8006738:	4bb9      	ldr	r3, [pc, #740]	; (8006a20 <cppLoop+0x658>)
 800673a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d113      	bne.n	800676a <cppLoop+0x3a2>
				adj_kp = adj_kp - 0.00001;
 8006742:	4bb8      	ldr	r3, [pc, #736]	; (8006a24 <cppLoop+0x65c>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4618      	mov	r0, r3
 8006748:	f7f9 ff16 	bl	8000578 <__aeabi_f2d>
 800674c:	a3ac      	add	r3, pc, #688	; (adr r3, 8006a00 <cppLoop+0x638>)
 800674e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006752:	f7f9 fdb1 	bl	80002b8 <__aeabi_dsub>
 8006756:	4603      	mov	r3, r0
 8006758:	460c      	mov	r4, r1
 800675a:	4618      	mov	r0, r3
 800675c:	4621      	mov	r1, r4
 800675e:	f7fa fa5b 	bl	8000c18 <__aeabi_d2f>
 8006762:	4602      	mov	r2, r0
 8006764:	4baf      	ldr	r3, [pc, #700]	; (8006a24 <cppLoop+0x65c>)
 8006766:	601a      	str	r2, [r3, #0]
 8006768:	e02b      	b.n	80067c2 <cppLoop+0x3fa>
			else if(selector == 1){
 800676a:	4bad      	ldr	r3, [pc, #692]	; (8006a20 <cppLoop+0x658>)
 800676c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006770:	2b01      	cmp	r3, #1
 8006772:	d113      	bne.n	800679c <cppLoop+0x3d4>
				adj_ki = adj_ki - 0.0001;
 8006774:	4bac      	ldr	r3, [pc, #688]	; (8006a28 <cppLoop+0x660>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4618      	mov	r0, r3
 800677a:	f7f9 fefd 	bl	8000578 <__aeabi_f2d>
 800677e:	a3a2      	add	r3, pc, #648	; (adr r3, 8006a08 <cppLoop+0x640>)
 8006780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006784:	f7f9 fd98 	bl	80002b8 <__aeabi_dsub>
 8006788:	4603      	mov	r3, r0
 800678a:	460c      	mov	r4, r1
 800678c:	4618      	mov	r0, r3
 800678e:	4621      	mov	r1, r4
 8006790:	f7fa fa42 	bl	8000c18 <__aeabi_d2f>
 8006794:	4602      	mov	r2, r0
 8006796:	4ba4      	ldr	r3, [pc, #656]	; (8006a28 <cppLoop+0x660>)
 8006798:	601a      	str	r2, [r3, #0]
 800679a:	e012      	b.n	80067c2 <cppLoop+0x3fa>
				adj_kd = adj_kd - 0.000001;
 800679c:	4ba3      	ldr	r3, [pc, #652]	; (8006a2c <cppLoop+0x664>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4618      	mov	r0, r3
 80067a2:	f7f9 fee9 	bl	8000578 <__aeabi_f2d>
 80067a6:	a39a      	add	r3, pc, #616	; (adr r3, 8006a10 <cppLoop+0x648>)
 80067a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ac:	f7f9 fd84 	bl	80002b8 <__aeabi_dsub>
 80067b0:	4603      	mov	r3, r0
 80067b2:	460c      	mov	r4, r1
 80067b4:	4618      	mov	r0, r3
 80067b6:	4621      	mov	r1, r4
 80067b8:	f7fa fa2e 	bl	8000c18 <__aeabi_d2f>
 80067bc:	4602      	mov	r2, r0
 80067be:	4b9b      	ldr	r3, [pc, #620]	; (8006a2c <cppLoop+0x664>)
 80067c0:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 80067c2:	2152      	movs	r1, #82	; 0x52
 80067c4:	4895      	ldr	r0, [pc, #596]	; (8006a1c <cppLoop+0x654>)
 80067c6:	f7fb fb91 	bl	8001eec <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 80067ca:	2200      	movs	r2, #0
 80067cc:	f04f 31ff 	mov.w	r1, #4294967295
 80067d0:	4892      	ldr	r0, [pc, #584]	; (8006a1c <cppLoop+0x654>)
 80067d2:	f7fb fc47 	bl	8002064 <_ZN3LED2LREaa>
		break;
 80067d6:	f000 bedd 	b.w	8007594 <cppLoop+0x11cc>
		else if(joy_stick.getValue() == JOY_D){
 80067da:	488f      	ldr	r0, [pc, #572]	; (8006a18 <cppLoop+0x650>)
 80067dc:	f7fb fb22 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b04      	cmp	r3, #4
 80067e4:	bf0c      	ite	eq
 80067e6:	2301      	moveq	r3, #1
 80067e8:	2300      	movne	r3, #0
 80067ea:	b2db      	uxtb	r3, r3
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d03e      	beq.n	800686e <cppLoop+0x4a6>
			led.LR(-1, 1);
 80067f0:	2201      	movs	r2, #1
 80067f2:	f04f 31ff 	mov.w	r1, #4294967295
 80067f6:	4889      	ldr	r0, [pc, #548]	; (8006a1c <cppLoop+0x654>)
 80067f8:	f7fb fc34 	bl	8002064 <_ZN3LED2LREaa>
			HAL_Delay(300);
 80067fc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006800:	f001 f824 	bl	800784c <HAL_Delay>
			sd_read_array_float("PARAMS", "KP.TXT", 1, &temp_kp);
 8006804:	f107 031c 	add.w	r3, r7, #28
 8006808:	2201      	movs	r2, #1
 800680a:	4989      	ldr	r1, [pc, #548]	; (8006a30 <cppLoop+0x668>)
 800680c:	4889      	ldr	r0, [pc, #548]	; (8006a34 <cppLoop+0x66c>)
 800680e:	f7fa ff51 	bl	80016b4 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KI.TXT", 1, &temp_ki);
 8006812:	f107 0318 	add.w	r3, r7, #24
 8006816:	2201      	movs	r2, #1
 8006818:	4987      	ldr	r1, [pc, #540]	; (8006a38 <cppLoop+0x670>)
 800681a:	4886      	ldr	r0, [pc, #536]	; (8006a34 <cppLoop+0x66c>)
 800681c:	f7fa ff4a 	bl	80016b4 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KD.TXT", 1, &temp_kd);
 8006820:	f107 0314 	add.w	r3, r7, #20
 8006824:	2201      	movs	r2, #1
 8006826:	4985      	ldr	r1, [pc, #532]	; (8006a3c <cppLoop+0x674>)
 8006828:	4882      	ldr	r0, [pc, #520]	; (8006a34 <cppLoop+0x66c>)
 800682a:	f7fa ff43 	bl	80016b4 <sd_read_array_float>
			line_trace.setGain(temp_kp, temp_ki, temp_kd);
 800682e:	edd7 7a07 	vldr	s15, [r7, #28]
 8006832:	ed97 7a06 	vldr	s14, [r7, #24]
 8006836:	edd7 6a05 	vldr	s13, [r7, #20]
 800683a:	eeb0 1a66 	vmov.f32	s2, s13
 800683e:	eef0 0a47 	vmov.f32	s1, s14
 8006842:	eeb0 0a67 	vmov.f32	s0, s15
 8006846:	487e      	ldr	r0, [pc, #504]	; (8006a40 <cppLoop+0x678>)
 8006848:	f7fc fa32 	bl	8002cb0 <_ZN9LineTrace7setGainEfff>
			adj_kp = temp_kp;
 800684c:	69fb      	ldr	r3, [r7, #28]
 800684e:	4a75      	ldr	r2, [pc, #468]	; (8006a24 <cppLoop+0x65c>)
 8006850:	6013      	str	r3, [r2, #0]
			adj_ki = temp_kp;
 8006852:	69fb      	ldr	r3, [r7, #28]
 8006854:	4a74      	ldr	r2, [pc, #464]	; (8006a28 <cppLoop+0x660>)
 8006856:	6013      	str	r3, [r2, #0]
			adj_kd = temp_kp;
 8006858:	69fb      	ldr	r3, [r7, #28]
 800685a:	4a74      	ldr	r2, [pc, #464]	; (8006a2c <cppLoop+0x664>)
 800685c:	6013      	str	r3, [r2, #0]
			led.LR(-1, 0);
 800685e:	2200      	movs	r2, #0
 8006860:	f04f 31ff 	mov.w	r1, #4294967295
 8006864:	486d      	ldr	r0, [pc, #436]	; (8006a1c <cppLoop+0x654>)
 8006866:	f7fb fbfd 	bl	8002064 <_ZN3LED2LREaa>
		break;
 800686a:	f000 be93 	b.w	8007594 <cppLoop+0x11cc>
		else if(joy_stick.getValue() == JOY_C){
 800686e:	486a      	ldr	r0, [pc, #424]	; (8006a18 <cppLoop+0x650>)
 8006870:	f7fb fad8 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 8006874:	4603      	mov	r3, r0
 8006876:	2b02      	cmp	r3, #2
 8006878:	bf0c      	ite	eq
 800687a:	2301      	moveq	r3, #1
 800687c:	2300      	movne	r3, #0
 800687e:	b2db      	uxtb	r3, r3
 8006880:	2b00      	cmp	r3, #0
 8006882:	f000 8687 	beq.w	8007594 <cppLoop+0x11cc>
			led.LR(-1, 1);
 8006886:	2201      	movs	r2, #1
 8006888:	f04f 31ff 	mov.w	r1, #4294967295
 800688c:	4863      	ldr	r0, [pc, #396]	; (8006a1c <cppLoop+0x654>)
 800688e:	f7fb fbe9 	bl	8002064 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006892:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006896:	f000 ffd9 	bl	800784c <HAL_Delay>
			sd_write_array_float("PARAMS", "KP.TXT", 1, &adj_kp, OVER_WRITE);
 800689a:	2300      	movs	r3, #0
 800689c:	9300      	str	r3, [sp, #0]
 800689e:	4b61      	ldr	r3, [pc, #388]	; (8006a24 <cppLoop+0x65c>)
 80068a0:	2201      	movs	r2, #1
 80068a2:	4963      	ldr	r1, [pc, #396]	; (8006a30 <cppLoop+0x668>)
 80068a4:	4863      	ldr	r0, [pc, #396]	; (8006a34 <cppLoop+0x66c>)
 80068a6:	f7fa fe9f 	bl	80015e8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KI.TXT", 1, &adj_ki, OVER_WRITE);
 80068aa:	2300      	movs	r3, #0
 80068ac:	9300      	str	r3, [sp, #0]
 80068ae:	4b5e      	ldr	r3, [pc, #376]	; (8006a28 <cppLoop+0x660>)
 80068b0:	2201      	movs	r2, #1
 80068b2:	4961      	ldr	r1, [pc, #388]	; (8006a38 <cppLoop+0x670>)
 80068b4:	485f      	ldr	r0, [pc, #380]	; (8006a34 <cppLoop+0x66c>)
 80068b6:	f7fa fe97 	bl	80015e8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KD.TXT", 1, &adj_kd, OVER_WRITE);
 80068ba:	2300      	movs	r3, #0
 80068bc:	9300      	str	r3, [sp, #0]
 80068be:	4b5b      	ldr	r3, [pc, #364]	; (8006a2c <cppLoop+0x664>)
 80068c0:	2201      	movs	r2, #1
 80068c2:	495e      	ldr	r1, [pc, #376]	; (8006a3c <cppLoop+0x674>)
 80068c4:	485b      	ldr	r0, [pc, #364]	; (8006a34 <cppLoop+0x66c>)
 80068c6:	f7fa fe8f 	bl	80015e8 <sd_write_array_float>
			line_trace.setGain(adj_kp, adj_ki, adj_kd);
 80068ca:	4b56      	ldr	r3, [pc, #344]	; (8006a24 <cppLoop+0x65c>)
 80068cc:	edd3 7a00 	vldr	s15, [r3]
 80068d0:	4b55      	ldr	r3, [pc, #340]	; (8006a28 <cppLoop+0x660>)
 80068d2:	ed93 7a00 	vldr	s14, [r3]
 80068d6:	4b55      	ldr	r3, [pc, #340]	; (8006a2c <cppLoop+0x664>)
 80068d8:	edd3 6a00 	vldr	s13, [r3]
 80068dc:	eeb0 1a66 	vmov.f32	s2, s13
 80068e0:	eef0 0a47 	vmov.f32	s1, s14
 80068e4:	eeb0 0a67 	vmov.f32	s0, s15
 80068e8:	4855      	ldr	r0, [pc, #340]	; (8006a40 <cppLoop+0x678>)
 80068ea:	f7fc f9e1 	bl	8002cb0 <_ZN9LineTrace7setGainEfff>
			led.LR(-1, 0);
 80068ee:	2200      	movs	r2, #0
 80068f0:	f04f 31ff 	mov.w	r1, #4294967295
 80068f4:	4849      	ldr	r0, [pc, #292]	; (8006a1c <cppLoop+0x654>)
 80068f6:	f7fb fbb5 	bl	8002064 <_ZN3LED2LREaa>
		break;
 80068fa:	f000 be4b 	b.w	8007594 <cppLoop+0x11cc>

	case 1:
		led.fullColor('B');
 80068fe:	2142      	movs	r1, #66	; 0x42
 8006900:	4846      	ldr	r0, [pc, #280]	; (8006a1c <cppLoop+0x654>)
 8006902:	f7fb faf3 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 8006906:	f7fa fbcb 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800690a:	2100      	movs	r1, #0
 800690c:	2000      	movs	r0, #0
 800690e:	f7fa fbd7 	bl	80010c0 <lcd_locate>
		lcd_printf("velocity");
 8006912:	484c      	ldr	r0, [pc, #304]	; (8006a44 <cppLoop+0x67c>)
 8006914:	f7fa fbfe 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006918:	2101      	movs	r1, #1
 800691a:	2000      	movs	r0, #0
 800691c:	f7fa fbd0 	bl	80010c0 <lcd_locate>
		lcd_printf("trace");
 8006920:	4849      	ldr	r0, [pc, #292]	; (8006a48 <cppLoop+0x680>)
 8006922:	f7fa fbf7 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006926:	483c      	ldr	r0, [pc, #240]	; (8006a18 <cppLoop+0x650>)
 8006928:	f7fb fa7c 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 800692c:	4603      	mov	r3, r0
 800692e:	2b02      	cmp	r3, #2
 8006930:	bf0c      	ite	eq
 8006932:	2301      	moveq	r3, #1
 8006934:	2300      	movne	r3, #0
 8006936:	b2db      	uxtb	r3, r3
 8006938:	2b00      	cmp	r3, #0
 800693a:	f000 862d 	beq.w	8007598 <cppLoop+0x11d0>
			HAL_Delay(500);
 800693e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006942:	f000 ff83 	bl	800784c <HAL_Delay>

			line_trace.setTargetVelocity(1.0);
 8006946:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800694a:	483d      	ldr	r0, [pc, #244]	; (8006a40 <cppLoop+0x678>)
 800694c:	f7fc fa05 	bl	8002d5a <_ZN9LineTrace17setTargetVelocityEf>
			led.LR(1, -1);
 8006950:	f04f 32ff 	mov.w	r2, #4294967295
 8006954:	2101      	movs	r1, #1
 8006956:	4831      	ldr	r0, [pc, #196]	; (8006a1c <cppLoop+0x654>)
 8006958:	f7fb fb84 	bl	8002064 <_ZN3LED2LREaa>

			line_trace.running();
 800695c:	4838      	ldr	r0, [pc, #224]	; (8006a40 <cppLoop+0x678>)
 800695e:	f7fc fabf 	bl	8002ee0 <_ZN9LineTrace7runningEv>
			//HAL_Delay(3000);

			//line_trace.stop();
			led.LR(0, -1);
 8006962:	f04f 32ff 	mov.w	r2, #4294967295
 8006966:	2100      	movs	r1, #0
 8006968:	482c      	ldr	r0, [pc, #176]	; (8006a1c <cppLoop+0x654>)
 800696a:	f7fb fb7b 	bl	8002064 <_ZN3LED2LREaa>

			//logger.stop();
		}

		break;
 800696e:	f000 be13 	b.w	8007598 <cppLoop+0x11d0>

	case 2:
		led.fullColor('G');
 8006972:	2147      	movs	r1, #71	; 0x47
 8006974:	4829      	ldr	r0, [pc, #164]	; (8006a1c <cppLoop+0x654>)
 8006976:	f7fb fab9 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 800697a:	f7fa fb91 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800697e:	2100      	movs	r1, #0
 8006980:	2000      	movs	r0, #0
 8006982:	f7fa fb9d 	bl	80010c0 <lcd_locate>
		lcd_printf("Msig");
 8006986:	4831      	ldr	r0, [pc, #196]	; (8006a4c <cppLoop+0x684>)
 8006988:	f7fa fbc4 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800698c:	2101      	movs	r1, #1
 800698e:	2000      	movs	r0, #0
 8006990:	f7fa fb96 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8006994:	482e      	ldr	r0, [pc, #184]	; (8006a50 <cppLoop+0x688>)
 8006996:	f7fa fbbd 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 800699a:	481f      	ldr	r0, [pc, #124]	; (8006a18 <cppLoop+0x650>)
 800699c:	f7fb fa42 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 80069a0:	4603      	mov	r3, r0
 80069a2:	2b02      	cmp	r3, #2
 80069a4:	bf0c      	ite	eq
 80069a6:	2301      	moveq	r3, #1
 80069a8:	2300      	movne	r3, #0
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	f000 85f5 	beq.w	800759c <cppLoop+0x11d4>
			led.LR(-1, 1);
 80069b2:	2201      	movs	r2, #1
 80069b4:	f04f 31ff 	mov.w	r1, #4294967295
 80069b8:	4818      	ldr	r0, [pc, #96]	; (8006a1c <cppLoop+0x654>)
 80069ba:	f7fb fb53 	bl	8002064 <_ZN3LED2LREaa>
			HAL_Delay(1500);
 80069be:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80069c2:	f000 ff43 	bl	800784c <HAL_Delay>

			sys_ident.setInputRatio(0.3);
 80069c6:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8006a54 <cppLoop+0x68c>
 80069ca:	4823      	ldr	r0, [pc, #140]	; (8006a58 <cppLoop+0x690>)
 80069cc:	f7fd fb7e 	bl	80040cc <_ZN20SystemIdentification13setInputRatioEf>
			sys_ident.start();
 80069d0:	4821      	ldr	r0, [pc, #132]	; (8006a58 <cppLoop+0x690>)
 80069d2:	f7fd fb8b 	bl	80040ec <_ZN20SystemIdentification5startEv>
			HAL_Delay(17500);
 80069d6:	f244 405c 	movw	r0, #17500	; 0x445c
 80069da:	f000 ff37 	bl	800784c <HAL_Delay>
			sys_ident.stop();
 80069de:	481e      	ldr	r0, [pc, #120]	; (8006a58 <cppLoop+0x690>)
 80069e0:	f7fd fb96 	bl	8004110 <_ZN20SystemIdentification4stopEv>
			sys_ident.inOutputSave();
 80069e4:	481c      	ldr	r0, [pc, #112]	; (8006a58 <cppLoop+0x690>)
 80069e6:	f7fd faff 	bl	8003fe8 <_ZN20SystemIdentification12inOutputSaveEv>

			led.LR(-1, 0);
 80069ea:	2200      	movs	r2, #0
 80069ec:	f04f 31ff 	mov.w	r1, #4294967295
 80069f0:	480a      	ldr	r0, [pc, #40]	; (8006a1c <cppLoop+0x654>)
 80069f2:	f7fb fb37 	bl	8002064 <_ZN3LED2LREaa>
		}
		break;
 80069f6:	f000 bdd1 	b.w	800759c <cppLoop+0x11d4>
 80069fa:	bf00      	nop
 80069fc:	f3af 8000 	nop.w
 8006a00:	88e368f1 	.word	0x88e368f1
 8006a04:	3ee4f8b5 	.word	0x3ee4f8b5
 8006a08:	eb1c432d 	.word	0xeb1c432d
 8006a0c:	3f1a36e2 	.word	0x3f1a36e2
 8006a10:	a0b5ed8d 	.word	0xa0b5ed8d
 8006a14:	3eb0c6f7 	.word	0x3eb0c6f7
 8006a18:	200005a8 	.word	0x200005a8
 8006a1c:	200005b4 	.word	0x200005b4
 8006a20:	200335ae 	.word	0x200335ae
 8006a24:	200335b0 	.word	0x200335b0
 8006a28:	200335b8 	.word	0x200335b8
 8006a2c:	200335c0 	.word	0x200335c0
 8006a30:	08018588 	.word	0x08018588
 8006a34:	08018590 	.word	0x08018590
 8006a38:	08018598 	.word	0x08018598
 8006a3c:	080185a0 	.word	0x080185a0
 8006a40:	20015e38 	.word	0x20015e38
 8006a44:	080185a8 	.word	0x080185a8
 8006a48:	080185b4 	.word	0x080185b4
 8006a4c:	080185bc 	.word	0x080185bc
 8006a50:	080185c4 	.word	0x080185c4
 8006a54:	3e99999a 	.word	0x3e99999a
 8006a58:	2001bc74 	.word	0x2001bc74

	case 3:
		led.fullColor('M');
 8006a5c:	214d      	movs	r1, #77	; 0x4d
 8006a5e:	48af      	ldr	r0, [pc, #700]	; (8006d1c <cppLoop+0x954>)
 8006a60:	f7fb fa44 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 8006a64:	f7fa fb1c 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006a68:	2100      	movs	r1, #0
 8006a6a:	2000      	movs	r0, #0
 8006a6c:	f7fa fb28 	bl	80010c0 <lcd_locate>
		lcd_printf("Line");
 8006a70:	48ab      	ldr	r0, [pc, #684]	; (8006d20 <cppLoop+0x958>)
 8006a72:	f7fa fb4f 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006a76:	2101      	movs	r1, #1
 8006a78:	2000      	movs	r0, #0
 8006a7a:	f7fa fb21 	bl	80010c0 <lcd_locate>
		lcd_printf("Trace");
 8006a7e:	48a9      	ldr	r0, [pc, #676]	; (8006d24 <cppLoop+0x95c>)
 8006a80:	f7fa fb48 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006a84:	48a8      	ldr	r0, [pc, #672]	; (8006d28 <cppLoop+0x960>)
 8006a86:	f7fb f9cd 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	2b02      	cmp	r3, #2
 8006a8e:	bf0c      	ite	eq
 8006a90:	2301      	moveq	r3, #1
 8006a92:	2300      	movne	r3, #0
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	f000 8582 	beq.w	80075a0 <cppLoop+0x11d8>
			led.LR(-1, 1);
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	f04f 31ff 	mov.w	r1, #4294967295
 8006aa2:	489e      	ldr	r0, [pc, #632]	; (8006d1c <cppLoop+0x954>)
 8006aa4:	f7fb fade 	bl	8002064 <_ZN3LED2LREaa>
			HAL_Delay(500);
 8006aa8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006aac:	f000 fece 	bl	800784c <HAL_Delay>

			logger.start();
 8006ab0:	489e      	ldr	r0, [pc, #632]	; (8006d2c <cppLoop+0x964>)
 8006ab2:	f7fc fd0a 	bl	80034ca <_ZN6Logger5startEv>
			line_trace.setNormalRatio(0.1);
 8006ab6:	ed9f 0a9e 	vldr	s0, [pc, #632]	; 8006d30 <cppLoop+0x968>
 8006aba:	489e      	ldr	r0, [pc, #632]	; (8006d34 <cppLoop+0x96c>)
 8006abc:	f7fc f93e 	bl	8002d3c <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8006ac0:	489c      	ldr	r0, [pc, #624]	; (8006d34 <cppLoop+0x96c>)
 8006ac2:	f7fc f9bf 	bl	8002e44 <_ZN9LineTrace5startEv>

			HAL_Delay(5000);
 8006ac6:	f241 3088 	movw	r0, #5000	; 0x1388
 8006aca:	f000 febf 	bl	800784c <HAL_Delay>

			logger.stop();
 8006ace:	4897      	ldr	r0, [pc, #604]	; (8006d2c <cppLoop+0x964>)
 8006ad0:	f7fc fd0c 	bl	80034ec <_ZN6Logger4stopEv>
			line_trace.setNormalRatio(0.1);
 8006ad4:	ed9f 0a96 	vldr	s0, [pc, #600]	; 8006d30 <cppLoop+0x968>
 8006ad8:	4896      	ldr	r0, [pc, #600]	; (8006d34 <cppLoop+0x96c>)
 8006ada:	f7fc f92f 	bl	8002d3c <_ZN9LineTrace14setNormalRatioEf>
			line_trace.stop();
 8006ade:	4895      	ldr	r0, [pc, #596]	; (8006d34 <cppLoop+0x96c>)
 8006ae0:	f7fc f9ca 	bl	8002e78 <_ZN9LineTrace4stopEv>

			led.LR(1, -1);
 8006ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ae8:	2101      	movs	r1, #1
 8006aea:	488c      	ldr	r0, [pc, #560]	; (8006d1c <cppLoop+0x954>)
 8006aec:	f7fb faba 	bl	8002064 <_ZN3LED2LREaa>
			//logger.saveLogs("line_sensors", "sensor7.csv");
			led.LR(0, -1);
 8006af0:	f04f 32ff 	mov.w	r2, #4294967295
 8006af4:	2100      	movs	r1, #0
 8006af6:	4889      	ldr	r0, [pc, #548]	; (8006d1c <cppLoop+0x954>)
 8006af8:	f7fb fab4 	bl	8002064 <_ZN3LED2LREaa>

			led.LR(-1, 0);
 8006afc:	2200      	movs	r2, #0
 8006afe:	f04f 31ff 	mov.w	r1, #4294967295
 8006b02:	4886      	ldr	r0, [pc, #536]	; (8006d1c <cppLoop+0x954>)
 8006b04:	f7fb faae 	bl	8002064 <_ZN3LED2LREaa>
		}

		break;
 8006b08:	f000 bd4a 	b.w	80075a0 <cppLoop+0x11d8>

	case 4:
		led.fullColor('Y');
 8006b0c:	2159      	movs	r1, #89	; 0x59
 8006b0e:	4883      	ldr	r0, [pc, #524]	; (8006d1c <cppLoop+0x954>)
 8006b10:	f7fb f9ec 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 8006b14:	f7fa fac4 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006b18:	2100      	movs	r1, #0
 8006b1a:	2000      	movs	r0, #0
 8006b1c:	f7fa fad0 	bl	80010c0 <lcd_locate>
		lcd_printf("Steering");
 8006b20:	4885      	ldr	r0, [pc, #532]	; (8006d38 <cppLoop+0x970>)
 8006b22:	f7fa faf7 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006b26:	2101      	movs	r1, #1
 8006b28:	2000      	movs	r0, #0
 8006b2a:	f7fa fac9 	bl	80010c0 <lcd_locate>
		lcd_printf("Trace");
 8006b2e:	487d      	ldr	r0, [pc, #500]	; (8006d24 <cppLoop+0x95c>)
 8006b30:	f7fa faf0 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006b34:	487c      	ldr	r0, [pc, #496]	; (8006d28 <cppLoop+0x960>)
 8006b36:	f7fb f975 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	2b02      	cmp	r3, #2
 8006b3e:	bf0c      	ite	eq
 8006b40:	2301      	moveq	r3, #1
 8006b42:	2300      	movne	r3, #0
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	f000 852c 	beq.w	80075a4 <cppLoop+0x11dc>
			led.LR(-1, 1);
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	f04f 31ff 	mov.w	r1, #4294967295
 8006b52:	4872      	ldr	r0, [pc, #456]	; (8006d1c <cppLoop+0x954>)
 8006b54:	f7fb fa86 	bl	8002064 <_ZN3LED2LREaa>
			HAL_Delay(500);
 8006b58:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006b5c:	f000 fe76 	bl	800784c <HAL_Delay>

			line_trace.setTargetVelocity(0.1);
 8006b60:	ed9f 0a73 	vldr	s0, [pc, #460]	; 8006d30 <cppLoop+0x968>
 8006b64:	4873      	ldr	r0, [pc, #460]	; (8006d34 <cppLoop+0x96c>)
 8006b66:	f7fc f8f8 	bl	8002d5a <_ZN9LineTrace17setTargetVelocityEf>
			velocity_ctrl.start();
 8006b6a:	4874      	ldr	r0, [pc, #464]	; (8006d3c <cppLoop+0x974>)
 8006b6c:	f7fd fc8d 	bl	800448a <_ZN12VelocityCtrl5startEv>
			line_trace.start();
 8006b70:	4870      	ldr	r0, [pc, #448]	; (8006d34 <cppLoop+0x96c>)
 8006b72:	f7fc f967 	bl	8002e44 <_ZN9LineTrace5startEv>

			HAL_Delay(10000);
 8006b76:	f242 7010 	movw	r0, #10000	; 0x2710
 8006b7a:	f000 fe67 	bl	800784c <HAL_Delay>

			line_trace.stop();
 8006b7e:	486d      	ldr	r0, [pc, #436]	; (8006d34 <cppLoop+0x96c>)
 8006b80:	f7fc f97a 	bl	8002e78 <_ZN9LineTrace4stopEv>
			velocity_ctrl.stop();
 8006b84:	486d      	ldr	r0, [pc, #436]	; (8006d3c <cppLoop+0x974>)
 8006b86:	f7fd fc93 	bl	80044b0 <_ZN12VelocityCtrl4stopEv>


			led.LR(-1, 0);
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f04f 31ff 	mov.w	r1, #4294967295
 8006b90:	4862      	ldr	r0, [pc, #392]	; (8006d1c <cppLoop+0x954>)
 8006b92:	f7fb fa67 	bl	8002064 <_ZN3LED2LREaa>
		}
		break;
 8006b96:	f000 bd05 	b.w	80075a4 <cppLoop+0x11dc>

	case 5:
		led.fullColor('C');
 8006b9a:	2143      	movs	r1, #67	; 0x43
 8006b9c:	485f      	ldr	r0, [pc, #380]	; (8006d1c <cppLoop+0x954>)
 8006b9e:	f7fb f9a5 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 8006ba2:	f7fa fa7d 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006ba6:	2100      	movs	r1, #0
 8006ba8:	2000      	movs	r0, #0
 8006baa:	f7fa fa89 	bl	80010c0 <lcd_locate>
		lcd_printf("Teoshi");
 8006bae:	4864      	ldr	r0, [pc, #400]	; (8006d40 <cppLoop+0x978>)
 8006bb0:	f7fa fab0 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006bb4:	2101      	movs	r1, #1
 8006bb6:	2000      	movs	r0, #0
 8006bb8:	f7fa fa82 	bl	80010c0 <lcd_locate>
		lcd_printf("Following");
 8006bbc:	4861      	ldr	r0, [pc, #388]	; (8006d44 <cppLoop+0x97c>)
 8006bbe:	f7fa faa9 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006bc2:	4859      	ldr	r0, [pc, #356]	; (8006d28 <cppLoop+0x960>)
 8006bc4:	f7fb f92e 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	2b02      	cmp	r3, #2
 8006bcc:	bf0c      	ite	eq
 8006bce:	2301      	moveq	r3, #1
 8006bd0:	2300      	movne	r3, #0
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	f000 84e7 	beq.w	80075a8 <cppLoop+0x11e0>
			led.LR(-1, 1);
 8006bda:	2201      	movs	r2, #1
 8006bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8006be0:	484e      	ldr	r0, [pc, #312]	; (8006d1c <cppLoop+0x954>)
 8006be2:	f7fb fa3f 	bl	8002064 <_ZN3LED2LREaa>
			HAL_Delay(500);
 8006be6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006bea:	f000 fe2f 	bl	800784c <HAL_Delay>

			line_trace.setNormalRatio(0.0);
 8006bee:	ed9f 0a56 	vldr	s0, [pc, #344]	; 8006d48 <cppLoop+0x980>
 8006bf2:	4850      	ldr	r0, [pc, #320]	; (8006d34 <cppLoop+0x96c>)
 8006bf4:	f7fc f8a2 	bl	8002d3c <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8006bf8:	484e      	ldr	r0, [pc, #312]	; (8006d34 <cppLoop+0x96c>)
 8006bfa:	f7fc f923 	bl	8002e44 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8006bfe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006c02:	f000 fe23 	bl	800784c <HAL_Delay>

			led.fullColor('R');
 8006c06:	2152      	movs	r1, #82	; 0x52
 8006c08:	4844      	ldr	r0, [pc, #272]	; (8006d1c <cppLoop+0x954>)
 8006c0a:	f7fb f96f 	bl	8001eec <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 8006c0e:	484f      	ldr	r0, [pc, #316]	; (8006d4c <cppLoop+0x984>)
 8006c10:	f7fa fc42 	bl	8001498 <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 8006c14:	484d      	ldr	r0, [pc, #308]	; (8006d4c <cppLoop+0x984>)
 8006c16:	f7fa fc0f 	bl	8001438 <_ZN7Encoder13clearDistanceEv>

			HAL_Delay(10000);
 8006c1a:	f242 7010 	movw	r0, #10000	; 0x2710
 8006c1e:	f000 fe15 	bl	800784c <HAL_Delay>

			line_trace.stop();
 8006c22:	4844      	ldr	r0, [pc, #272]	; (8006d34 <cppLoop+0x96c>)
 8006c24:	f7fc f928 	bl	8002e78 <_ZN9LineTrace4stopEv>
			//long total = encoder.getTotalCnt();

			//user_fopen("total_cnts", "cnts.txt");
			user_fopen("distance", "1m.txt");
 8006c28:	4949      	ldr	r1, [pc, #292]	; (8006d50 <cppLoop+0x988>)
 8006c2a:	484a      	ldr	r0, [pc, #296]	; (8006d54 <cppLoop+0x98c>)
 8006c2c:	f7fa fc67 	bl	80014fe <user_fopen>
			float d = encoder.getDistance();
 8006c30:	4846      	ldr	r0, [pc, #280]	; (8006d4c <cppLoop+0x984>)
 8006c32:	f7fa fbe3 	bl	80013fc <_ZN7Encoder11getDistanceEv>
 8006c36:	eef0 7a40 	vmov.f32	s15, s0
 8006c3a:	edc7 7a04 	vstr	s15, [r7, #16]
			sd_write_float(1, &d, ADD_WRITE);
 8006c3e:	f107 0310 	add.w	r3, r7, #16
 8006c42:	2201      	movs	r2, #1
 8006c44:	4619      	mov	r1, r3
 8006c46:	2001      	movs	r0, #1
 8006c48:	f7fa fc7c 	bl	8001544 <sd_write_float>
			user_fclose();
 8006c4c:	f7fa fc6a 	bl	8001524 <user_fclose>

			led.LR(-1, 0);
 8006c50:	2200      	movs	r2, #0
 8006c52:	f04f 31ff 	mov.w	r1, #4294967295
 8006c56:	4831      	ldr	r0, [pc, #196]	; (8006d1c <cppLoop+0x954>)
 8006c58:	f7fb fa04 	bl	8002064 <_ZN3LED2LREaa>
		}

		break;
 8006c5c:	f000 bca4 	b.w	80075a8 <cppLoop+0x11e0>

	case 6:
		led.fullColor('R');
 8006c60:	2152      	movs	r1, #82	; 0x52
 8006c62:	482e      	ldr	r0, [pc, #184]	; (8006d1c <cppLoop+0x954>)
 8006c64:	f7fb f942 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 8006c68:	f7fa fa1a 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006c6c:	2100      	movs	r1, #0
 8006c6e:	2000      	movs	r0, #0
 8006c70:	f7fa fa26 	bl	80010c0 <lcd_locate>
		lcd_printf("Position");
 8006c74:	4838      	ldr	r0, [pc, #224]	; (8006d58 <cppLoop+0x990>)
 8006c76:	f7fa fa4d 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006c7a:	2101      	movs	r1, #1
 8006c7c:	2000      	movs	r0, #0
 8006c7e:	f7fa fa1f 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 8006c82:	4836      	ldr	r0, [pc, #216]	; (8006d5c <cppLoop+0x994>)
 8006c84:	f7fa fa46 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006c88:	4827      	ldr	r0, [pc, #156]	; (8006d28 <cppLoop+0x960>)
 8006c8a:	f7fb f8cb 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	2b02      	cmp	r3, #2
 8006c92:	bf0c      	ite	eq
 8006c94:	2301      	moveq	r3, #1
 8006c96:	2300      	movne	r3, #0
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	f000 8486 	beq.w	80075ac <cppLoop+0x11e4>
			HAL_Delay(500);
 8006ca0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006ca4:	f000 fdd2 	bl	800784c <HAL_Delay>
			led.LR(-1, 1);
 8006ca8:	2201      	movs	r2, #1
 8006caa:	f04f 31ff 	mov.w	r1, #4294967295
 8006cae:	481b      	ldr	r0, [pc, #108]	; (8006d1c <cppLoop+0x954>)
 8006cb0:	f7fb f9d8 	bl	8002064 <_ZN3LED2LREaa>

			line_trace.setNormalRatio(0.07);
 8006cb4:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 8006d60 <cppLoop+0x998>
 8006cb8:	481e      	ldr	r0, [pc, #120]	; (8006d34 <cppLoop+0x96c>)
 8006cba:	f7fc f83f 	bl	8002d3c <_ZN9LineTrace14setNormalRatioEf>
			line_trace.start();
 8006cbe:	481d      	ldr	r0, [pc, #116]	; (8006d34 <cppLoop+0x96c>)
 8006cc0:	f7fc f8c0 	bl	8002e44 <_ZN9LineTrace5startEv>
			HAL_Delay(500);
 8006cc4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006cc8:	f000 fdc0 	bl	800784c <HAL_Delay>

			led.fullColor('R');
 8006ccc:	2152      	movs	r1, #82	; 0x52
 8006cce:	4813      	ldr	r0, [pc, #76]	; (8006d1c <cppLoop+0x954>)
 8006cd0:	f7fb f90c 	bl	8001eec <_ZN3LED9fullColorEc>
			encoder.clearTotalCnt();
 8006cd4:	481d      	ldr	r0, [pc, #116]	; (8006d4c <cppLoop+0x984>)
 8006cd6:	f7fa fbdf 	bl	8001498 <_ZN7Encoder13clearTotalCntEv>
			encoder.clearDistance();
 8006cda:	481c      	ldr	r0, [pc, #112]	; (8006d4c <cppLoop+0x984>)
 8006cdc:	f7fa fbac 	bl	8001438 <_ZN7Encoder13clearDistanceEv>
			odometry.clearPotition();
 8006ce0:	4820      	ldr	r0, [pc, #128]	; (8006d64 <cppLoop+0x99c>)
 8006ce2:	f7fc fe5d 	bl	80039a0 <_ZN8Odometry13clearPotitionEv>
			logger.start();
 8006ce6:	4811      	ldr	r0, [pc, #68]	; (8006d2c <cppLoop+0x964>)
 8006ce8:	f7fc fbef 	bl	80034ca <_ZN6Logger5startEv>

			HAL_Delay(3000);
 8006cec:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8006cf0:	f000 fdac 	bl	800784c <HAL_Delay>

			line_trace.stop();
 8006cf4:	480f      	ldr	r0, [pc, #60]	; (8006d34 <cppLoop+0x96c>)
 8006cf6:	f7fc f8bf 	bl	8002e78 <_ZN9LineTrace4stopEv>
			logger.stop();
 8006cfa:	480c      	ldr	r0, [pc, #48]	; (8006d2c <cppLoop+0x964>)
 8006cfc:	f7fc fbf6 	bl	80034ec <_ZN6Logger4stopEv>

			logger.saveDistanceAndTheta("Pos", "dis_s2.txt", "th_s2.txt");
 8006d00:	4b19      	ldr	r3, [pc, #100]	; (8006d68 <cppLoop+0x9a0>)
 8006d02:	4a1a      	ldr	r2, [pc, #104]	; (8006d6c <cppLoop+0x9a4>)
 8006d04:	491a      	ldr	r1, [pc, #104]	; (8006d70 <cppLoop+0x9a8>)
 8006d06:	4809      	ldr	r0, [pc, #36]	; (8006d2c <cppLoop+0x964>)
 8006d08:	f7fc fb22 	bl	8003350 <_ZN6Logger20saveDistanceAndThetaEPKcS1_S1_>

			led.LR(-1, 0);
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f04f 31ff 	mov.w	r1, #4294967295
 8006d12:	4802      	ldr	r0, [pc, #8]	; (8006d1c <cppLoop+0x954>)
 8006d14:	f7fb f9a6 	bl	8002064 <_ZN3LED2LREaa>
		}

		break;
 8006d18:	f000 bc48 	b.w	80075ac <cppLoop+0x11e4>
 8006d1c:	200005b4 	.word	0x200005b4
 8006d20:	080185cc 	.word	0x080185cc
 8006d24:	080185d4 	.word	0x080185d4
 8006d28:	200005a8 	.word	0x200005a8
 8006d2c:	200005d8 	.word	0x200005d8
 8006d30:	3dcccccd 	.word	0x3dcccccd
 8006d34:	20015e38 	.word	0x20015e38
 8006d38:	080185dc 	.word	0x080185dc
 8006d3c:	20015dbc 	.word	0x20015dbc
 8006d40:	080185e8 	.word	0x080185e8
 8006d44:	080185f0 	.word	0x080185f0
 8006d48:	00000000 	.word	0x00000000
 8006d4c:	20015da0 	.word	0x20015da0
 8006d50:	080185fc 	.word	0x080185fc
 8006d54:	08018604 	.word	0x08018604
 8006d58:	08018610 	.word	0x08018610
 8006d5c:	080185c4 	.word	0x080185c4
 8006d60:	3d8f5c29 	.word	0x3d8f5c29
 8006d64:	20015df8 	.word	0x20015df8
 8006d68:	0801861c 	.word	0x0801861c
 8006d6c:	08018628 	.word	0x08018628
 8006d70:	08018634 	.word	0x08018634

	case 7:
		led.fullColor('G');
 8006d74:	2147      	movs	r1, #71	; 0x47
 8006d76:	48b4      	ldr	r0, [pc, #720]	; (8007048 <cppLoop+0xc80>)
 8006d78:	f7fb f8b8 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 8006d7c:	f7fa f990 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006d80:	2100      	movs	r1, #0
 8006d82:	2000      	movs	r0, #0
 8006d84:	f7fa f99c 	bl	80010c0 <lcd_locate>
		lcd_printf("Velocity");
 8006d88:	48b0      	ldr	r0, [pc, #704]	; (800704c <cppLoop+0xc84>)
 8006d8a:	f7fa f9c3 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006d8e:	2101      	movs	r1, #1
 8006d90:	2000      	movs	r0, #0
 8006d92:	f7fa f995 	bl	80010c0 <lcd_locate>
		lcd_printf("Test");
 8006d96:	48ae      	ldr	r0, [pc, #696]	; (8007050 <cppLoop+0xc88>)
 8006d98:	f7fa f9bc 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8006d9c:	48ad      	ldr	r0, [pc, #692]	; (8007054 <cppLoop+0xc8c>)
 8006d9e:	f7fb f841 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 8006da2:	4603      	mov	r3, r0
 8006da4:	2b02      	cmp	r3, #2
 8006da6:	bf0c      	ite	eq
 8006da8:	2301      	moveq	r3, #1
 8006daa:	2300      	movne	r3, #0
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	f000 83fe 	beq.w	80075b0 <cppLoop+0x11e8>
			led.LR(-1, 1);
 8006db4:	2201      	movs	r2, #1
 8006db6:	f04f 31ff 	mov.w	r1, #4294967295
 8006dba:	48a3      	ldr	r0, [pc, #652]	; (8007048 <cppLoop+0xc80>)
 8006dbc:	f7fb f952 	bl	8002064 <_ZN3LED2LREaa>
			HAL_Delay(500);
 8006dc0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006dc4:	f000 fd42 	bl	800784c <HAL_Delay>

			led.fullColor('R');
 8006dc8:	2152      	movs	r1, #82	; 0x52
 8006dca:	489f      	ldr	r0, [pc, #636]	; (8007048 <cppLoop+0xc80>)
 8006dcc:	f7fb f88e 	bl	8001eec <_ZN3LED9fullColorEc>
			velocity_ctrl.setVelocity(0, 1.57);
 8006dd0:	eddf 0aa1 	vldr	s1, [pc, #644]	; 8007058 <cppLoop+0xc90>
 8006dd4:	ed9f 0aa1 	vldr	s0, [pc, #644]	; 800705c <cppLoop+0xc94>
 8006dd8:	48a1      	ldr	r0, [pc, #644]	; (8007060 <cppLoop+0xc98>)
 8006dda:	f7fd fae9 	bl	80043b0 <_ZN12VelocityCtrl11setVelocityEff>
			velocity_ctrl.start();
 8006dde:	48a0      	ldr	r0, [pc, #640]	; (8007060 <cppLoop+0xc98>)
 8006de0:	f7fd fb53 	bl	800448a <_ZN12VelocityCtrl5startEv>

			HAL_Delay(1000);
 8006de4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006de8:	f000 fd30 	bl	800784c <HAL_Delay>
			velocity_ctrl.setVelocity(0, 0);
 8006dec:	eddf 0a9b 	vldr	s1, [pc, #620]	; 800705c <cppLoop+0xc94>
 8006df0:	ed9f 0a9a 	vldr	s0, [pc, #616]	; 800705c <cppLoop+0xc94>
 8006df4:	489a      	ldr	r0, [pc, #616]	; (8007060 <cppLoop+0xc98>)
 8006df6:	f7fd fadb 	bl	80043b0 <_ZN12VelocityCtrl11setVelocityEff>
			HAL_Delay(100);
 8006dfa:	2064      	movs	r0, #100	; 0x64
 8006dfc:	f000 fd26 	bl	800784c <HAL_Delay>
			velocity_ctrl.stop();
 8006e00:	4897      	ldr	r0, [pc, #604]	; (8007060 <cppLoop+0xc98>)
 8006e02:	f7fd fb55 	bl	80044b0 <_ZN12VelocityCtrl4stopEv>

			led.LR(-1, 0);
 8006e06:	2200      	movs	r2, #0
 8006e08:	f04f 31ff 	mov.w	r1, #4294967295
 8006e0c:	488e      	ldr	r0, [pc, #568]	; (8007048 <cppLoop+0xc80>)
 8006e0e:	f7fb f929 	bl	8002064 <_ZN3LED2LREaa>
		}
		break;
 8006e12:	e3cd      	b.n	80075b0 <cppLoop+0x11e8>

	case 8:
		led.fullColor('B');
 8006e14:	2142      	movs	r1, #66	; 0x42
 8006e16:	488c      	ldr	r0, [pc, #560]	; (8007048 <cppLoop+0xc80>)
 8006e18:	f7fb f868 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 8006e1c:	f7fa f940 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8006e20:	2100      	movs	r1, #0
 8006e22:	2000      	movs	r0, #0
 8006e24:	f7fa f94c 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf    ", path_following.getKxVal()*1000);
 8006e28:	488e      	ldr	r0, [pc, #568]	; (8007064 <cppLoop+0xc9c>)
 8006e2a:	f7fc feaf 	bl	8003b8c <_ZN13PathFollowing8getKxValEv>
 8006e2e:	ec51 0b10 	vmov	r0, r1, d0
 8006e32:	f04f 0200 	mov.w	r2, #0
 8006e36:	4b8c      	ldr	r3, [pc, #560]	; (8007068 <cppLoop+0xca0>)
 8006e38:	f7f9 fbf6 	bl	8000628 <__aeabi_dmul>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	460c      	mov	r4, r1
 8006e40:	461a      	mov	r2, r3
 8006e42:	4623      	mov	r3, r4
 8006e44:	4889      	ldr	r0, [pc, #548]	; (800706c <cppLoop+0xca4>)
 8006e46:	f7fa f965 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8006e4a:	2101      	movs	r1, #1
 8006e4c:	2000      	movs	r0, #0
 8006e4e:	f7fa f937 	bl	80010c0 <lcd_locate>
		lcd_printf("%4.2lf%4.2lf", path_following.getKyVal()*1000, path_following.getKtVal()*1000);
 8006e52:	4884      	ldr	r0, [pc, #528]	; (8007064 <cppLoop+0xc9c>)
 8006e54:	f7fc feae 	bl	8003bb4 <_ZN13PathFollowing8getKyValEv>
 8006e58:	ec51 0b10 	vmov	r0, r1, d0
 8006e5c:	f04f 0200 	mov.w	r2, #0
 8006e60:	4b81      	ldr	r3, [pc, #516]	; (8007068 <cppLoop+0xca0>)
 8006e62:	f7f9 fbe1 	bl	8000628 <__aeabi_dmul>
 8006e66:	4603      	mov	r3, r0
 8006e68:	460c      	mov	r4, r1
 8006e6a:	461d      	mov	r5, r3
 8006e6c:	4626      	mov	r6, r4
 8006e6e:	487d      	ldr	r0, [pc, #500]	; (8007064 <cppLoop+0xc9c>)
 8006e70:	f7fc feb4 	bl	8003bdc <_ZN13PathFollowing8getKtValEv>
 8006e74:	ec51 0b10 	vmov	r0, r1, d0
 8006e78:	f04f 0200 	mov.w	r2, #0
 8006e7c:	4b7a      	ldr	r3, [pc, #488]	; (8007068 <cppLoop+0xca0>)
 8006e7e:	f7f9 fbd3 	bl	8000628 <__aeabi_dmul>
 8006e82:	4603      	mov	r3, r0
 8006e84:	460c      	mov	r4, r1
 8006e86:	e9cd 3400 	strd	r3, r4, [sp]
 8006e8a:	462a      	mov	r2, r5
 8006e8c:	4633      	mov	r3, r6
 8006e8e:	4878      	ldr	r0, [pc, #480]	; (8007070 <cppLoop+0xca8>)
 8006e90:	f7fa f940 	bl	8001114 <lcd_printf>

		static float adj_kx = path_following.getKxVal();
 8006e94:	4b77      	ldr	r3, [pc, #476]	; (8007074 <cppLoop+0xcac>)
 8006e96:	781b      	ldrb	r3, [r3, #0]
 8006e98:	f3bf 8f5b 	dmb	ish
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	f003 0301 	and.w	r3, r3, #1
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	bf0c      	ite	eq
 8006ea6:	2301      	moveq	r3, #1
 8006ea8:	2300      	movne	r3, #0
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d019      	beq.n	8006ee4 <cppLoop+0xb1c>
 8006eb0:	4870      	ldr	r0, [pc, #448]	; (8007074 <cppLoop+0xcac>)
 8006eb2:	f00b f9c8 	bl	8012246 <__cxa_guard_acquire>
 8006eb6:	4603      	mov	r3, r0
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	bf14      	ite	ne
 8006ebc:	2301      	movne	r3, #1
 8006ebe:	2300      	moveq	r3, #0
 8006ec0:	b2db      	uxtb	r3, r3
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d00e      	beq.n	8006ee4 <cppLoop+0xb1c>
 8006ec6:	4867      	ldr	r0, [pc, #412]	; (8007064 <cppLoop+0xc9c>)
 8006ec8:	f7fc fe60 	bl	8003b8c <_ZN13PathFollowing8getKxValEv>
 8006ecc:	ec54 3b10 	vmov	r3, r4, d0
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	4621      	mov	r1, r4
 8006ed4:	f7f9 fea0 	bl	8000c18 <__aeabi_d2f>
 8006ed8:	4602      	mov	r2, r0
 8006eda:	4b67      	ldr	r3, [pc, #412]	; (8007078 <cppLoop+0xcb0>)
 8006edc:	601a      	str	r2, [r3, #0]
 8006ede:	4865      	ldr	r0, [pc, #404]	; (8007074 <cppLoop+0xcac>)
 8006ee0:	f00b f9bd 	bl	801225e <__cxa_guard_release>
		static float adj_ky = path_following.getKyVal();
 8006ee4:	4b65      	ldr	r3, [pc, #404]	; (800707c <cppLoop+0xcb4>)
 8006ee6:	781b      	ldrb	r3, [r3, #0]
 8006ee8:	f3bf 8f5b 	dmb	ish
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	f003 0301 	and.w	r3, r3, #1
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	bf0c      	ite	eq
 8006ef6:	2301      	moveq	r3, #1
 8006ef8:	2300      	movne	r3, #0
 8006efa:	b2db      	uxtb	r3, r3
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d019      	beq.n	8006f34 <cppLoop+0xb6c>
 8006f00:	485e      	ldr	r0, [pc, #376]	; (800707c <cppLoop+0xcb4>)
 8006f02:	f00b f9a0 	bl	8012246 <__cxa_guard_acquire>
 8006f06:	4603      	mov	r3, r0
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	bf14      	ite	ne
 8006f0c:	2301      	movne	r3, #1
 8006f0e:	2300      	moveq	r3, #0
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d00e      	beq.n	8006f34 <cppLoop+0xb6c>
 8006f16:	4853      	ldr	r0, [pc, #332]	; (8007064 <cppLoop+0xc9c>)
 8006f18:	f7fc fe4c 	bl	8003bb4 <_ZN13PathFollowing8getKyValEv>
 8006f1c:	ec54 3b10 	vmov	r3, r4, d0
 8006f20:	4618      	mov	r0, r3
 8006f22:	4621      	mov	r1, r4
 8006f24:	f7f9 fe78 	bl	8000c18 <__aeabi_d2f>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	4b55      	ldr	r3, [pc, #340]	; (8007080 <cppLoop+0xcb8>)
 8006f2c:	601a      	str	r2, [r3, #0]
 8006f2e:	4853      	ldr	r0, [pc, #332]	; (800707c <cppLoop+0xcb4>)
 8006f30:	f00b f995 	bl	801225e <__cxa_guard_release>
		static float adj_kt = path_following.getKtVal();
 8006f34:	4b53      	ldr	r3, [pc, #332]	; (8007084 <cppLoop+0xcbc>)
 8006f36:	781b      	ldrb	r3, [r3, #0]
 8006f38:	f3bf 8f5b 	dmb	ish
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	f003 0301 	and.w	r3, r3, #1
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	bf0c      	ite	eq
 8006f46:	2301      	moveq	r3, #1
 8006f48:	2300      	movne	r3, #0
 8006f4a:	b2db      	uxtb	r3, r3
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d019      	beq.n	8006f84 <cppLoop+0xbbc>
 8006f50:	484c      	ldr	r0, [pc, #304]	; (8007084 <cppLoop+0xcbc>)
 8006f52:	f00b f978 	bl	8012246 <__cxa_guard_acquire>
 8006f56:	4603      	mov	r3, r0
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	bf14      	ite	ne
 8006f5c:	2301      	movne	r3, #1
 8006f5e:	2300      	moveq	r3, #0
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d00e      	beq.n	8006f84 <cppLoop+0xbbc>
 8006f66:	483f      	ldr	r0, [pc, #252]	; (8007064 <cppLoop+0xc9c>)
 8006f68:	f7fc fe38 	bl	8003bdc <_ZN13PathFollowing8getKtValEv>
 8006f6c:	ec54 3b10 	vmov	r3, r4, d0
 8006f70:	4618      	mov	r0, r3
 8006f72:	4621      	mov	r1, r4
 8006f74:	f7f9 fe50 	bl	8000c18 <__aeabi_d2f>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	4b43      	ldr	r3, [pc, #268]	; (8007088 <cppLoop+0xcc0>)
 8006f7c:	601a      	str	r2, [r3, #0]
 8006f7e:	4841      	ldr	r0, [pc, #260]	; (8007084 <cppLoop+0xcbc>)
 8006f80:	f00b f96d 	bl	801225e <__cxa_guard_release>

		if(joy_stick.getValue() == JOY_U){
 8006f84:	4833      	ldr	r0, [pc, #204]	; (8007054 <cppLoop+0xc8c>)
 8006f86:	f7fa ff4d 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	2b08      	cmp	r3, #8
 8006f8e:	bf0c      	ite	eq
 8006f90:	2301      	moveq	r3, #1
 8006f92:	2300      	movne	r3, #0
 8006f94:	b2db      	uxtb	r3, r3
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d021      	beq.n	8006fde <cppLoop+0xc16>
			led.LR(-1, 1);
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8006fa0:	4829      	ldr	r0, [pc, #164]	; (8007048 <cppLoop+0xc80>)
 8006fa2:	f7fb f85f 	bl	8002064 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8006fa6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8006faa:	f000 fc4f 	bl	800784c <HAL_Delay>

			selector++;
 8006fae:	4b37      	ldr	r3, [pc, #220]	; (800708c <cppLoop+0xcc4>)
 8006fb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006fb4:	b29b      	uxth	r3, r3
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	b21a      	sxth	r2, r3
 8006fbc:	4b33      	ldr	r3, [pc, #204]	; (800708c <cppLoop+0xcc4>)
 8006fbe:	801a      	strh	r2, [r3, #0]
			if(selector >= 3) selector = 0;
 8006fc0:	4b32      	ldr	r3, [pc, #200]	; (800708c <cppLoop+0xcc4>)
 8006fc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006fc6:	2b02      	cmp	r3, #2
 8006fc8:	dd02      	ble.n	8006fd0 <cppLoop+0xc08>
 8006fca:	4b30      	ldr	r3, [pc, #192]	; (800708c <cppLoop+0xcc4>)
 8006fcc:	2200      	movs	r2, #0
 8006fce:	801a      	strh	r2, [r3, #0]

			led.LR(-1, 0);
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f04f 31ff 	mov.w	r1, #4294967295
 8006fd6:	481c      	ldr	r0, [pc, #112]	; (8007048 <cppLoop+0xc80>)
 8006fd8:	f7fb f844 	bl	8002064 <_ZN3LED2LREaa>

			led.LR(-1, 0);
		}


		break;
 8006fdc:	e2ea      	b.n	80075b4 <cppLoop+0x11ec>
		else if(joy_stick.getValue() == JOY_R){
 8006fde:	481d      	ldr	r0, [pc, #116]	; (8007054 <cppLoop+0xc8c>)
 8006fe0:	f7fa ff20 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	2b10      	cmp	r3, #16
 8006fe8:	bf0c      	ite	eq
 8006fea:	2301      	moveq	r3, #1
 8006fec:	2300      	movne	r3, #0
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	f000 8084 	beq.w	80070fe <cppLoop+0xd36>
			led.LR(-1, 1);
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	f04f 31ff 	mov.w	r1, #4294967295
 8006ffc:	4812      	ldr	r0, [pc, #72]	; (8007048 <cppLoop+0xc80>)
 8006ffe:	f7fb f831 	bl	8002064 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007002:	2064      	movs	r0, #100	; 0x64
 8007004:	f000 fc22 	bl	800784c <HAL_Delay>
			if(selector == 0){
 8007008:	4b20      	ldr	r3, [pc, #128]	; (800708c <cppLoop+0xcc4>)
 800700a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d13e      	bne.n	8007090 <cppLoop+0xcc8>
				adj_kx = adj_kx + 0.00001;
 8007012:	4b19      	ldr	r3, [pc, #100]	; (8007078 <cppLoop+0xcb0>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4618      	mov	r0, r3
 8007018:	f7f9 faae 	bl	8000578 <__aeabi_f2d>
 800701c:	a308      	add	r3, pc, #32	; (adr r3, 8007040 <cppLoop+0xc78>)
 800701e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007022:	f7f9 f94b 	bl	80002bc <__adddf3>
 8007026:	4603      	mov	r3, r0
 8007028:	460c      	mov	r4, r1
 800702a:	4618      	mov	r0, r3
 800702c:	4621      	mov	r1, r4
 800702e:	f7f9 fdf3 	bl	8000c18 <__aeabi_d2f>
 8007032:	4602      	mov	r2, r0
 8007034:	4b10      	ldr	r3, [pc, #64]	; (8007078 <cppLoop+0xcb0>)
 8007036:	601a      	str	r2, [r3, #0]
 8007038:	e056      	b.n	80070e8 <cppLoop+0xd20>
 800703a:	bf00      	nop
 800703c:	f3af 8000 	nop.w
 8007040:	88e368f1 	.word	0x88e368f1
 8007044:	3ee4f8b5 	.word	0x3ee4f8b5
 8007048:	200005b4 	.word	0x200005b4
 800704c:	08018638 	.word	0x08018638
 8007050:	08018644 	.word	0x08018644
 8007054:	200005a8 	.word	0x200005a8
 8007058:	3fc8f5c3 	.word	0x3fc8f5c3
 800705c:	00000000 	.word	0x00000000
 8007060:	20015dbc 	.word	0x20015dbc
 8007064:	2001be80 	.word	0x2001be80
 8007068:	408f4000 	.word	0x408f4000
 800706c:	0801856c 	.word	0x0801856c
 8007070:	08018578 	.word	0x08018578
 8007074:	200335cc 	.word	0x200335cc
 8007078:	200335c8 	.word	0x200335c8
 800707c:	200335d4 	.word	0x200335d4
 8007080:	200335d0 	.word	0x200335d0
 8007084:	200335dc 	.word	0x200335dc
 8007088:	200335d8 	.word	0x200335d8
 800708c:	200335ae 	.word	0x200335ae
			else if(selector == 1){
 8007090:	4ba3      	ldr	r3, [pc, #652]	; (8007320 <cppLoop+0xf58>)
 8007092:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007096:	2b01      	cmp	r3, #1
 8007098:	d113      	bne.n	80070c2 <cppLoop+0xcfa>
				adj_ky = adj_ky + 0.00001;
 800709a:	4ba2      	ldr	r3, [pc, #648]	; (8007324 <cppLoop+0xf5c>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4618      	mov	r0, r3
 80070a0:	f7f9 fa6a 	bl	8000578 <__aeabi_f2d>
 80070a4:	a39c      	add	r3, pc, #624	; (adr r3, 8007318 <cppLoop+0xf50>)
 80070a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070aa:	f7f9 f907 	bl	80002bc <__adddf3>
 80070ae:	4603      	mov	r3, r0
 80070b0:	460c      	mov	r4, r1
 80070b2:	4618      	mov	r0, r3
 80070b4:	4621      	mov	r1, r4
 80070b6:	f7f9 fdaf 	bl	8000c18 <__aeabi_d2f>
 80070ba:	4602      	mov	r2, r0
 80070bc:	4b99      	ldr	r3, [pc, #612]	; (8007324 <cppLoop+0xf5c>)
 80070be:	601a      	str	r2, [r3, #0]
 80070c0:	e012      	b.n	80070e8 <cppLoop+0xd20>
				adj_kt = adj_kt + 0.00001;
 80070c2:	4b99      	ldr	r3, [pc, #612]	; (8007328 <cppLoop+0xf60>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4618      	mov	r0, r3
 80070c8:	f7f9 fa56 	bl	8000578 <__aeabi_f2d>
 80070cc:	a392      	add	r3, pc, #584	; (adr r3, 8007318 <cppLoop+0xf50>)
 80070ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d2:	f7f9 f8f3 	bl	80002bc <__adddf3>
 80070d6:	4603      	mov	r3, r0
 80070d8:	460c      	mov	r4, r1
 80070da:	4618      	mov	r0, r3
 80070dc:	4621      	mov	r1, r4
 80070de:	f7f9 fd9b 	bl	8000c18 <__aeabi_d2f>
 80070e2:	4602      	mov	r2, r0
 80070e4:	4b90      	ldr	r3, [pc, #576]	; (8007328 <cppLoop+0xf60>)
 80070e6:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 80070e8:	2152      	movs	r1, #82	; 0x52
 80070ea:	4890      	ldr	r0, [pc, #576]	; (800732c <cppLoop+0xf64>)
 80070ec:	f7fa fefe 	bl	8001eec <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 80070f0:	2200      	movs	r2, #0
 80070f2:	f04f 31ff 	mov.w	r1, #4294967295
 80070f6:	488d      	ldr	r0, [pc, #564]	; (800732c <cppLoop+0xf64>)
 80070f8:	f7fa ffb4 	bl	8002064 <_ZN3LED2LREaa>
		break;
 80070fc:	e25a      	b.n	80075b4 <cppLoop+0x11ec>
		else if(joy_stick.getValue() == JOY_L){
 80070fe:	488c      	ldr	r0, [pc, #560]	; (8007330 <cppLoop+0xf68>)
 8007100:	f7fa fe90 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 8007104:	4603      	mov	r3, r0
 8007106:	2b01      	cmp	r3, #1
 8007108:	bf0c      	ite	eq
 800710a:	2301      	moveq	r3, #1
 800710c:	2300      	movne	r3, #0
 800710e:	b2db      	uxtb	r3, r3
 8007110:	2b00      	cmp	r3, #0
 8007112:	d058      	beq.n	80071c6 <cppLoop+0xdfe>
			led.LR(-1, 1);
 8007114:	2201      	movs	r2, #1
 8007116:	f04f 31ff 	mov.w	r1, #4294967295
 800711a:	4884      	ldr	r0, [pc, #528]	; (800732c <cppLoop+0xf64>)
 800711c:	f7fa ffa2 	bl	8002064 <_ZN3LED2LREaa>
			HAL_Delay(100);
 8007120:	2064      	movs	r0, #100	; 0x64
 8007122:	f000 fb93 	bl	800784c <HAL_Delay>
			if(selector == 0){
 8007126:	4b7e      	ldr	r3, [pc, #504]	; (8007320 <cppLoop+0xf58>)
 8007128:	f9b3 3000 	ldrsh.w	r3, [r3]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d113      	bne.n	8007158 <cppLoop+0xd90>
				adj_kx = adj_kx - 0.00001;
 8007130:	4b80      	ldr	r3, [pc, #512]	; (8007334 <cppLoop+0xf6c>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4618      	mov	r0, r3
 8007136:	f7f9 fa1f 	bl	8000578 <__aeabi_f2d>
 800713a:	a377      	add	r3, pc, #476	; (adr r3, 8007318 <cppLoop+0xf50>)
 800713c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007140:	f7f9 f8ba 	bl	80002b8 <__aeabi_dsub>
 8007144:	4603      	mov	r3, r0
 8007146:	460c      	mov	r4, r1
 8007148:	4618      	mov	r0, r3
 800714a:	4621      	mov	r1, r4
 800714c:	f7f9 fd64 	bl	8000c18 <__aeabi_d2f>
 8007150:	4602      	mov	r2, r0
 8007152:	4b78      	ldr	r3, [pc, #480]	; (8007334 <cppLoop+0xf6c>)
 8007154:	601a      	str	r2, [r3, #0]
 8007156:	e02b      	b.n	80071b0 <cppLoop+0xde8>
			else if(selector == 1){
 8007158:	4b71      	ldr	r3, [pc, #452]	; (8007320 <cppLoop+0xf58>)
 800715a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800715e:	2b01      	cmp	r3, #1
 8007160:	d113      	bne.n	800718a <cppLoop+0xdc2>
				adj_ky = adj_ky - 0.00001;
 8007162:	4b70      	ldr	r3, [pc, #448]	; (8007324 <cppLoop+0xf5c>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4618      	mov	r0, r3
 8007168:	f7f9 fa06 	bl	8000578 <__aeabi_f2d>
 800716c:	a36a      	add	r3, pc, #424	; (adr r3, 8007318 <cppLoop+0xf50>)
 800716e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007172:	f7f9 f8a1 	bl	80002b8 <__aeabi_dsub>
 8007176:	4603      	mov	r3, r0
 8007178:	460c      	mov	r4, r1
 800717a:	4618      	mov	r0, r3
 800717c:	4621      	mov	r1, r4
 800717e:	f7f9 fd4b 	bl	8000c18 <__aeabi_d2f>
 8007182:	4602      	mov	r2, r0
 8007184:	4b67      	ldr	r3, [pc, #412]	; (8007324 <cppLoop+0xf5c>)
 8007186:	601a      	str	r2, [r3, #0]
 8007188:	e012      	b.n	80071b0 <cppLoop+0xde8>
				adj_kt = adj_kt - 0.00001;
 800718a:	4b67      	ldr	r3, [pc, #412]	; (8007328 <cppLoop+0xf60>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4618      	mov	r0, r3
 8007190:	f7f9 f9f2 	bl	8000578 <__aeabi_f2d>
 8007194:	a360      	add	r3, pc, #384	; (adr r3, 8007318 <cppLoop+0xf50>)
 8007196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800719a:	f7f9 f88d 	bl	80002b8 <__aeabi_dsub>
 800719e:	4603      	mov	r3, r0
 80071a0:	460c      	mov	r4, r1
 80071a2:	4618      	mov	r0, r3
 80071a4:	4621      	mov	r1, r4
 80071a6:	f7f9 fd37 	bl	8000c18 <__aeabi_d2f>
 80071aa:	4602      	mov	r2, r0
 80071ac:	4b5e      	ldr	r3, [pc, #376]	; (8007328 <cppLoop+0xf60>)
 80071ae:	601a      	str	r2, [r3, #0]
			led.fullColor('R');
 80071b0:	2152      	movs	r1, #82	; 0x52
 80071b2:	485e      	ldr	r0, [pc, #376]	; (800732c <cppLoop+0xf64>)
 80071b4:	f7fa fe9a 	bl	8001eec <_ZN3LED9fullColorEc>
			led.LR(-1, 0);
 80071b8:	2200      	movs	r2, #0
 80071ba:	f04f 31ff 	mov.w	r1, #4294967295
 80071be:	485b      	ldr	r0, [pc, #364]	; (800732c <cppLoop+0xf64>)
 80071c0:	f7fa ff50 	bl	8002064 <_ZN3LED2LREaa>
		break;
 80071c4:	e1f6      	b.n	80075b4 <cppLoop+0x11ec>
		else if(joy_stick.getValue() == JOY_D){
 80071c6:	485a      	ldr	r0, [pc, #360]	; (8007330 <cppLoop+0xf68>)
 80071c8:	f7fa fe2c 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b04      	cmp	r3, #4
 80071d0:	bf0c      	ite	eq
 80071d2:	2301      	moveq	r3, #1
 80071d4:	2300      	movne	r3, #0
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d048      	beq.n	800726e <cppLoop+0xea6>
			led.LR(-1, 1);
 80071dc:	2201      	movs	r2, #1
 80071de:	f04f 31ff 	mov.w	r1, #4294967295
 80071e2:	4852      	ldr	r0, [pc, #328]	; (800732c <cppLoop+0xf64>)
 80071e4:	f7fa ff3e 	bl	8002064 <_ZN3LED2LREaa>
			HAL_Delay(300);
 80071e8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80071ec:	f000 fb2e 	bl	800784c <HAL_Delay>
			sd_read_array_float("PARAMS", "KX.TXT", 1, &temp_kx);
 80071f0:	f107 030c 	add.w	r3, r7, #12
 80071f4:	2201      	movs	r2, #1
 80071f6:	4950      	ldr	r1, [pc, #320]	; (8007338 <cppLoop+0xf70>)
 80071f8:	4850      	ldr	r0, [pc, #320]	; (800733c <cppLoop+0xf74>)
 80071fa:	f7fa fa5b 	bl	80016b4 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KY.TXT", 1, &temp_ky);
 80071fe:	f107 0308 	add.w	r3, r7, #8
 8007202:	2201      	movs	r2, #1
 8007204:	494e      	ldr	r1, [pc, #312]	; (8007340 <cppLoop+0xf78>)
 8007206:	484d      	ldr	r0, [pc, #308]	; (800733c <cppLoop+0xf74>)
 8007208:	f7fa fa54 	bl	80016b4 <sd_read_array_float>
			sd_read_array_float("PARAMS", "KT.TXT", 1, &temp_kt);
 800720c:	1d3b      	adds	r3, r7, #4
 800720e:	2201      	movs	r2, #1
 8007210:	494c      	ldr	r1, [pc, #304]	; (8007344 <cppLoop+0xf7c>)
 8007212:	484a      	ldr	r0, [pc, #296]	; (800733c <cppLoop+0xf74>)
 8007214:	f7fa fa4e 	bl	80016b4 <sd_read_array_float>
			path_following.setGain(temp_kx, temp_ky, temp_kt);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	4618      	mov	r0, r3
 800721c:	f7f9 f9ac 	bl	8000578 <__aeabi_f2d>
 8007220:	4604      	mov	r4, r0
 8007222:	460d      	mov	r5, r1
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	4618      	mov	r0, r3
 8007228:	f7f9 f9a6 	bl	8000578 <__aeabi_f2d>
 800722c:	4680      	mov	r8, r0
 800722e:	4689      	mov	r9, r1
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4618      	mov	r0, r3
 8007234:	f7f9 f9a0 	bl	8000578 <__aeabi_f2d>
 8007238:	4602      	mov	r2, r0
 800723a:	460b      	mov	r3, r1
 800723c:	ec43 2b12 	vmov	d2, r2, r3
 8007240:	ec49 8b11 	vmov	d1, r8, r9
 8007244:	ec45 4b10 	vmov	d0, r4, r5
 8007248:	483f      	ldr	r0, [pc, #252]	; (8007348 <cppLoop+0xf80>)
 800724a:	f7fc fc7f 	bl	8003b4c <_ZN13PathFollowing7setGainEddd>
			adj_kx = temp_kx;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	4a38      	ldr	r2, [pc, #224]	; (8007334 <cppLoop+0xf6c>)
 8007252:	6013      	str	r3, [r2, #0]
			adj_ky = temp_ky;
 8007254:	68bb      	ldr	r3, [r7, #8]
 8007256:	4a33      	ldr	r2, [pc, #204]	; (8007324 <cppLoop+0xf5c>)
 8007258:	6013      	str	r3, [r2, #0]
			adj_kt = temp_kt;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a32      	ldr	r2, [pc, #200]	; (8007328 <cppLoop+0xf60>)
 800725e:	6013      	str	r3, [r2, #0]
			led.LR(-1, 0);
 8007260:	2200      	movs	r2, #0
 8007262:	f04f 31ff 	mov.w	r1, #4294967295
 8007266:	4831      	ldr	r0, [pc, #196]	; (800732c <cppLoop+0xf64>)
 8007268:	f7fa fefc 	bl	8002064 <_ZN3LED2LREaa>
		break;
 800726c:	e1a2      	b.n	80075b4 <cppLoop+0x11ec>
		else if(joy_stick.getValue() == JOY_C){
 800726e:	4830      	ldr	r0, [pc, #192]	; (8007330 <cppLoop+0xf68>)
 8007270:	f7fa fdd8 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 8007274:	4603      	mov	r3, r0
 8007276:	2b02      	cmp	r3, #2
 8007278:	bf0c      	ite	eq
 800727a:	2301      	moveq	r3, #1
 800727c:	2300      	movne	r3, #0
 800727e:	b2db      	uxtb	r3, r3
 8007280:	2b00      	cmp	r3, #0
 8007282:	f000 8197 	beq.w	80075b4 <cppLoop+0x11ec>
			led.LR(-1, 1);
 8007286:	2201      	movs	r2, #1
 8007288:	f04f 31ff 	mov.w	r1, #4294967295
 800728c:	4827      	ldr	r0, [pc, #156]	; (800732c <cppLoop+0xf64>)
 800728e:	f7fa fee9 	bl	8002064 <_ZN3LED2LREaa>
			HAL_Delay(300);
 8007292:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007296:	f000 fad9 	bl	800784c <HAL_Delay>
			sd_write_array_float("PARAMS", "KX.TXT", 1, &adj_kx, OVER_WRITE);
 800729a:	2300      	movs	r3, #0
 800729c:	9300      	str	r3, [sp, #0]
 800729e:	4b25      	ldr	r3, [pc, #148]	; (8007334 <cppLoop+0xf6c>)
 80072a0:	2201      	movs	r2, #1
 80072a2:	4925      	ldr	r1, [pc, #148]	; (8007338 <cppLoop+0xf70>)
 80072a4:	4825      	ldr	r0, [pc, #148]	; (800733c <cppLoop+0xf74>)
 80072a6:	f7fa f99f 	bl	80015e8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KY.TXT", 1, &adj_ky, OVER_WRITE);
 80072aa:	2300      	movs	r3, #0
 80072ac:	9300      	str	r3, [sp, #0]
 80072ae:	4b1d      	ldr	r3, [pc, #116]	; (8007324 <cppLoop+0xf5c>)
 80072b0:	2201      	movs	r2, #1
 80072b2:	4923      	ldr	r1, [pc, #140]	; (8007340 <cppLoop+0xf78>)
 80072b4:	4821      	ldr	r0, [pc, #132]	; (800733c <cppLoop+0xf74>)
 80072b6:	f7fa f997 	bl	80015e8 <sd_write_array_float>
			sd_write_array_float("PARAMS", "KT.TXT", 1, &adj_kt, OVER_WRITE);
 80072ba:	2300      	movs	r3, #0
 80072bc:	9300      	str	r3, [sp, #0]
 80072be:	4b1a      	ldr	r3, [pc, #104]	; (8007328 <cppLoop+0xf60>)
 80072c0:	2201      	movs	r2, #1
 80072c2:	4920      	ldr	r1, [pc, #128]	; (8007344 <cppLoop+0xf7c>)
 80072c4:	481d      	ldr	r0, [pc, #116]	; (800733c <cppLoop+0xf74>)
 80072c6:	f7fa f98f 	bl	80015e8 <sd_write_array_float>
			path_following.setGain(adj_kx, adj_ky, adj_kt);
 80072ca:	4b1a      	ldr	r3, [pc, #104]	; (8007334 <cppLoop+0xf6c>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	4618      	mov	r0, r3
 80072d0:	f7f9 f952 	bl	8000578 <__aeabi_f2d>
 80072d4:	4604      	mov	r4, r0
 80072d6:	460d      	mov	r5, r1
 80072d8:	4b12      	ldr	r3, [pc, #72]	; (8007324 <cppLoop+0xf5c>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4618      	mov	r0, r3
 80072de:	f7f9 f94b 	bl	8000578 <__aeabi_f2d>
 80072e2:	4680      	mov	r8, r0
 80072e4:	4689      	mov	r9, r1
 80072e6:	4b10      	ldr	r3, [pc, #64]	; (8007328 <cppLoop+0xf60>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4618      	mov	r0, r3
 80072ec:	f7f9 f944 	bl	8000578 <__aeabi_f2d>
 80072f0:	4602      	mov	r2, r0
 80072f2:	460b      	mov	r3, r1
 80072f4:	ec43 2b12 	vmov	d2, r2, r3
 80072f8:	ec49 8b11 	vmov	d1, r8, r9
 80072fc:	ec45 4b10 	vmov	d0, r4, r5
 8007300:	4811      	ldr	r0, [pc, #68]	; (8007348 <cppLoop+0xf80>)
 8007302:	f7fc fc23 	bl	8003b4c <_ZN13PathFollowing7setGainEddd>
			led.LR(-1, 0);
 8007306:	2200      	movs	r2, #0
 8007308:	f04f 31ff 	mov.w	r1, #4294967295
 800730c:	4807      	ldr	r0, [pc, #28]	; (800732c <cppLoop+0xf64>)
 800730e:	f7fa fea9 	bl	8002064 <_ZN3LED2LREaa>
		break;
 8007312:	e14f      	b.n	80075b4 <cppLoop+0x11ec>
 8007314:	f3af 8000 	nop.w
 8007318:	88e368f1 	.word	0x88e368f1
 800731c:	3ee4f8b5 	.word	0x3ee4f8b5
 8007320:	200335ae 	.word	0x200335ae
 8007324:	200335d0 	.word	0x200335d0
 8007328:	200335d8 	.word	0x200335d8
 800732c:	200005b4 	.word	0x200005b4
 8007330:	200005a8 	.word	0x200005a8
 8007334:	200335c8 	.word	0x200335c8
 8007338:	0801864c 	.word	0x0801864c
 800733c:	08018590 	.word	0x08018590
 8007340:	08018654 	.word	0x08018654
 8007344:	0801865c 	.word	0x0801865c
 8007348:	2001be80 	.word	0x2001be80

	case 9:
		led.fullColor('M');
 800734c:	214d      	movs	r1, #77	; 0x4d
 800734e:	48a8      	ldr	r0, [pc, #672]	; (80075f0 <cppLoop+0x1228>)
 8007350:	f7fa fdcc 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 8007354:	f7f9 fea4 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007358:	2100      	movs	r1, #0
 800735a:	2000      	movs	r0, #0
 800735c:	f7f9 feb0 	bl	80010c0 <lcd_locate>
		lcd_printf("Step");
 8007360:	48a4      	ldr	r0, [pc, #656]	; (80075f4 <cppLoop+0x122c>)
 8007362:	f7f9 fed7 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007366:	2101      	movs	r1, #1
 8007368:	2000      	movs	r0, #0
 800736a:	f7f9 fea9 	bl	80010c0 <lcd_locate>
		lcd_printf("Record");
 800736e:	48a2      	ldr	r0, [pc, #648]	; (80075f8 <cppLoop+0x1230>)
 8007370:	f7f9 fed0 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007374:	48a1      	ldr	r0, [pc, #644]	; (80075fc <cppLoop+0x1234>)
 8007376:	f7fa fd55 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 800737a:	4603      	mov	r3, r0
 800737c:	2b02      	cmp	r3, #2
 800737e:	bf0c      	ite	eq
 8007380:	2301      	moveq	r3, #1
 8007382:	2300      	movne	r3, #0
 8007384:	b2db      	uxtb	r3, r3
 8007386:	2b00      	cmp	r3, #0
 8007388:	f000 8116 	beq.w	80075b8 <cppLoop+0x11f0>
			HAL_Delay(1500);
 800738c:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8007390:	f000 fa5c 	bl	800784c <HAL_Delay>
			led.LR(-1, 1);
 8007394:	2201      	movs	r2, #1
 8007396:	f04f 31ff 	mov.w	r1, #4294967295
 800739a:	4895      	ldr	r0, [pc, #596]	; (80075f0 <cppLoop+0x1228>)
 800739c:	f7fa fe62 	bl	8002064 <_ZN3LED2LREaa>

			logger.start();
 80073a0:	4897      	ldr	r0, [pc, #604]	; (8007600 <cppLoop+0x1238>)
 80073a2:	f7fc f892 	bl	80034ca <_ZN6Logger5startEv>
			motor.setRatio(0.3, -0.3);
 80073a6:	ed9f 1b8c 	vldr	d1, [pc, #560]	; 80075d8 <cppLoop+0x1210>
 80073aa:	ed9f 0b8d 	vldr	d0, [pc, #564]	; 80075e0 <cppLoop+0x1218>
 80073ae:	4895      	ldr	r0, [pc, #596]	; (8007604 <cppLoop+0x123c>)
 80073b0:	f7fc f920 	bl	80035f4 <_ZN5Motor8setRatioEdd>

			HAL_Delay(1000);
 80073b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80073b8:	f000 fa48 	bl	800784c <HAL_Delay>

			logger.stop();
 80073bc:	4890      	ldr	r0, [pc, #576]	; (8007600 <cppLoop+0x1238>)
 80073be:	f7fc f895 	bl	80034ec <_ZN6Logger4stopEv>
			motor.setRatio(0.0, 0.0);
 80073c2:	ed9f 1b89 	vldr	d1, [pc, #548]	; 80075e8 <cppLoop+0x1220>
 80073c6:	ed9f 0b88 	vldr	d0, [pc, #544]	; 80075e8 <cppLoop+0x1220>
 80073ca:	488e      	ldr	r0, [pc, #568]	; (8007604 <cppLoop+0x123c>)
 80073cc:	f7fc f912 	bl	80035f4 <_ZN5Motor8setRatioEdd>

			logger.saveLogs("SYSIDENT", "STEPRES.txt");
 80073d0:	4a8d      	ldr	r2, [pc, #564]	; (8007608 <cppLoop+0x1240>)
 80073d2:	498e      	ldr	r1, [pc, #568]	; (800760c <cppLoop+0x1244>)
 80073d4:	488a      	ldr	r0, [pc, #552]	; (8007600 <cppLoop+0x1238>)
 80073d6:	f7fb ff91 	bl	80032fc <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 80073da:	2200      	movs	r2, #0
 80073dc:	f04f 31ff 	mov.w	r1, #4294967295
 80073e0:	4883      	ldr	r0, [pc, #524]	; (80075f0 <cppLoop+0x1228>)
 80073e2:	f7fa fe3f 	bl	8002064 <_ZN3LED2LREaa>
		}
		break;
 80073e6:	e0e7      	b.n	80075b8 <cppLoop+0x11f0>

	case 10:
		led.fullColor('Y');
 80073e8:	2159      	movs	r1, #89	; 0x59
 80073ea:	4881      	ldr	r0, [pc, #516]	; (80075f0 <cppLoop+0x1228>)
 80073ec:	f7fa fd7e 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 80073f0:	f7f9 fe56 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80073f4:	2100      	movs	r1, #0
 80073f6:	2000      	movs	r0, #0
 80073f8:	f7f9 fe62 	bl	80010c0 <lcd_locate>
		lcd_printf("PID");
 80073fc:	4884      	ldr	r0, [pc, #528]	; (8007610 <cppLoop+0x1248>)
 80073fe:	f7f9 fe89 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007402:	2101      	movs	r1, #1
 8007404:	2000      	movs	r0, #0
 8007406:	f7f9 fe5b 	bl	80010c0 <lcd_locate>
		lcd_printf("Response");
 800740a:	4882      	ldr	r0, [pc, #520]	; (8007614 <cppLoop+0x124c>)
 800740c:	f7f9 fe82 	bl	8001114 <lcd_printf>

		if(joy_stick.getValue() == JOY_C){
 8007410:	487a      	ldr	r0, [pc, #488]	; (80075fc <cppLoop+0x1234>)
 8007412:	f7fa fd07 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 8007416:	4603      	mov	r3, r0
 8007418:	2b02      	cmp	r3, #2
 800741a:	bf0c      	ite	eq
 800741c:	2301      	moveq	r3, #1
 800741e:	2300      	movne	r3, #0
 8007420:	b2db      	uxtb	r3, r3
 8007422:	2b00      	cmp	r3, #0
 8007424:	f000 80ca 	beq.w	80075bc <cppLoop+0x11f4>
			HAL_Delay(1500);
 8007428:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800742c:	f000 fa0e 	bl	800784c <HAL_Delay>
			led.LR(-1, 1);
 8007430:	2201      	movs	r2, #1
 8007432:	f04f 31ff 	mov.w	r1, #4294967295
 8007436:	486e      	ldr	r0, [pc, #440]	; (80075f0 <cppLoop+0x1228>)
 8007438:	f7fa fe14 	bl	8002064 <_ZN3LED2LREaa>

			logger.start();
 800743c:	4870      	ldr	r0, [pc, #448]	; (8007600 <cppLoop+0x1238>)
 800743e:	f7fc f844 	bl	80034ca <_ZN6Logger5startEv>
			velocity_ctrl.start();
 8007442:	4875      	ldr	r0, [pc, #468]	; (8007618 <cppLoop+0x1250>)
 8007444:	f7fd f821 	bl	800448a <_ZN12VelocityCtrl5startEv>
			velocity_ctrl.setVelocity(1, 0);
 8007448:	eddf 0a74 	vldr	s1, [pc, #464]	; 800761c <cppLoop+0x1254>
 800744c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007450:	4871      	ldr	r0, [pc, #452]	; (8007618 <cppLoop+0x1250>)
 8007452:	f7fc ffad 	bl	80043b0 <_ZN12VelocityCtrl11setVelocityEff>

			HAL_Delay(1000);
 8007456:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800745a:	f000 f9f7 	bl	800784c <HAL_Delay>

			logger.stop();
 800745e:	4868      	ldr	r0, [pc, #416]	; (8007600 <cppLoop+0x1238>)
 8007460:	f7fc f844 	bl	80034ec <_ZN6Logger4stopEv>
			velocity_ctrl.stop();
 8007464:	486c      	ldr	r0, [pc, #432]	; (8007618 <cppLoop+0x1250>)
 8007466:	f7fd f823 	bl	80044b0 <_ZN12VelocityCtrl4stopEv>

			logger.saveLogs("SYSIDENT", "PIDRES.txt");
 800746a:	4a6d      	ldr	r2, [pc, #436]	; (8007620 <cppLoop+0x1258>)
 800746c:	4967      	ldr	r1, [pc, #412]	; (800760c <cppLoop+0x1244>)
 800746e:	4864      	ldr	r0, [pc, #400]	; (8007600 <cppLoop+0x1238>)
 8007470:	f7fb ff44 	bl	80032fc <_ZN6Logger8saveLogsEPKcS1_>

			led.LR(-1, 0);
 8007474:	2200      	movs	r2, #0
 8007476:	f04f 31ff 	mov.w	r1, #4294967295
 800747a:	485d      	ldr	r0, [pc, #372]	; (80075f0 <cppLoop+0x1228>)
 800747c:	f7fa fdf2 	bl	8002064 <_ZN3LED2LREaa>
		}

		break;
 8007480:	e09c      	b.n	80075bc <cppLoop+0x11f4>

	case 11:
		led.fullColor('C');
 8007482:	2143      	movs	r1, #67	; 0x43
 8007484:	485a      	ldr	r0, [pc, #360]	; (80075f0 <cppLoop+0x1228>)
 8007486:	f7fa fd31 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 800748a:	f7f9 fe09 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800748e:	2100      	movs	r1, #0
 8007490:	2000      	movs	r0, #0
 8007492:	f7f9 fe15 	bl	80010c0 <lcd_locate>
		lcd_printf("Create  ");
 8007496:	4863      	ldr	r0, [pc, #396]	; (8007624 <cppLoop+0x125c>)
 8007498:	f7f9 fe3c 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800749c:	2101      	movs	r1, #1
 800749e:	2000      	movs	r0, #0
 80074a0:	f7f9 fe0e 	bl	80010c0 <lcd_locate>
		lcd_printf("VelTable");
 80074a4:	4860      	ldr	r0, [pc, #384]	; (8007628 <cppLoop+0x1260>)
 80074a6:	f7f9 fe35 	bl	8001114 <lcd_printf>
		if(joy_stick.getValue() == JOY_C){
 80074aa:	4854      	ldr	r0, [pc, #336]	; (80075fc <cppLoop+0x1234>)
 80074ac:	f7fa fcba 	bl	8001e24 <_ZN8JoyStick8getValueEv>
 80074b0:	4603      	mov	r3, r0
 80074b2:	2b02      	cmp	r3, #2
 80074b4:	bf0c      	ite	eq
 80074b6:	2301      	moveq	r3, #1
 80074b8:	2300      	movne	r3, #0
 80074ba:	b2db      	uxtb	r3, r3
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d07f      	beq.n	80075c0 <cppLoop+0x11f8>
			HAL_Delay(500);
 80074c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80074c4:	f000 f9c2 	bl	800784c <HAL_Delay>
			led.LR(-1, 1);
 80074c8:	2201      	movs	r2, #1
 80074ca:	f04f 31ff 	mov.w	r1, #4294967295
 80074ce:	4848      	ldr	r0, [pc, #288]	; (80075f0 <cppLoop+0x1228>)
 80074d0:	f7fa fdc8 	bl	8002064 <_ZN3LED2LREaa>

			line_trace.createVelocityTabele();
 80074d4:	4855      	ldr	r0, [pc, #340]	; (800762c <cppLoop+0x1264>)
 80074d6:	f7fb fb7f 	bl	8002bd8 <_ZN9LineTrace20createVelocityTabeleEv>

			led.LR(-1, 0);
 80074da:	2200      	movs	r2, #0
 80074dc:	f04f 31ff 	mov.w	r1, #4294967295
 80074e0:	4843      	ldr	r0, [pc, #268]	; (80075f0 <cppLoop+0x1228>)
 80074e2:	f7fa fdbf 	bl	8002064 <_ZN3LED2LREaa>
		}

		break;
 80074e6:	e06b      	b.n	80075c0 <cppLoop+0x11f8>

	case 12:
		led.fullColor('R');
 80074e8:	2152      	movs	r1, #82	; 0x52
 80074ea:	4841      	ldr	r0, [pc, #260]	; (80075f0 <cppLoop+0x1228>)
 80074ec:	f7fa fcfe 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 80074f0:	f7f9 fdd6 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 80074f4:	2100      	movs	r1, #0
 80074f6:	2000      	movs	r0, #0
 80074f8:	f7f9 fde2 	bl	80010c0 <lcd_locate>
		lcd_printf("12      ");
 80074fc:	484c      	ldr	r0, [pc, #304]	; (8007630 <cppLoop+0x1268>)
 80074fe:	f7f9 fe09 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007502:	2101      	movs	r1, #1
 8007504:	2000      	movs	r0, #0
 8007506:	f7f9 fddb 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 800750a:	484a      	ldr	r0, [pc, #296]	; (8007634 <cppLoop+0x126c>)
 800750c:	f7f9 fe02 	bl	8001114 <lcd_printf>

		break;
 8007510:	e057      	b.n	80075c2 <cppLoop+0x11fa>

	case 13:
		led.fullColor('G');
 8007512:	2147      	movs	r1, #71	; 0x47
 8007514:	4836      	ldr	r0, [pc, #216]	; (80075f0 <cppLoop+0x1228>)
 8007516:	f7fa fce9 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 800751a:	f7f9 fdc1 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 800751e:	2100      	movs	r1, #0
 8007520:	2000      	movs	r0, #0
 8007522:	f7f9 fdcd 	bl	80010c0 <lcd_locate>
		lcd_printf("13      ");
 8007526:	4844      	ldr	r0, [pc, #272]	; (8007638 <cppLoop+0x1270>)
 8007528:	f7f9 fdf4 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 800752c:	2101      	movs	r1, #1
 800752e:	2000      	movs	r0, #0
 8007530:	f7f9 fdc6 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 8007534:	483f      	ldr	r0, [pc, #252]	; (8007634 <cppLoop+0x126c>)
 8007536:	f7f9 fded 	bl	8001114 <lcd_printf>

		break;
 800753a:	e042      	b.n	80075c2 <cppLoop+0x11fa>

	case 14:
		led.fullColor('B');
 800753c:	2142      	movs	r1, #66	; 0x42
 800753e:	482c      	ldr	r0, [pc, #176]	; (80075f0 <cppLoop+0x1228>)
 8007540:	f7fa fcd4 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 8007544:	f7f9 fdac 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007548:	2100      	movs	r1, #0
 800754a:	2000      	movs	r0, #0
 800754c:	f7f9 fdb8 	bl	80010c0 <lcd_locate>
		lcd_printf("14      ");
 8007550:	483a      	ldr	r0, [pc, #232]	; (800763c <cppLoop+0x1274>)
 8007552:	f7f9 fddf 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007556:	2101      	movs	r1, #1
 8007558:	2000      	movs	r0, #0
 800755a:	f7f9 fdb1 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 800755e:	4835      	ldr	r0, [pc, #212]	; (8007634 <cppLoop+0x126c>)
 8007560:	f7f9 fdd8 	bl	8001114 <lcd_printf>

		break;
 8007564:	e02d      	b.n	80075c2 <cppLoop+0x11fa>

	case 15:
		led.fullColor('M');
 8007566:	214d      	movs	r1, #77	; 0x4d
 8007568:	4821      	ldr	r0, [pc, #132]	; (80075f0 <cppLoop+0x1228>)
 800756a:	f7fa fcbf 	bl	8001eec <_ZN3LED9fullColorEc>

		lcd_clear();
 800756e:	f7f9 fd97 	bl	80010a0 <lcd_clear>
		lcd_locate(0,0);
 8007572:	2100      	movs	r1, #0
 8007574:	2000      	movs	r0, #0
 8007576:	f7f9 fda3 	bl	80010c0 <lcd_locate>
		lcd_printf("15      ");
 800757a:	4831      	ldr	r0, [pc, #196]	; (8007640 <cppLoop+0x1278>)
 800757c:	f7f9 fdca 	bl	8001114 <lcd_printf>
		lcd_locate(0,1);
 8007580:	2101      	movs	r1, #1
 8007582:	2000      	movs	r0, #0
 8007584:	f7f9 fd9c 	bl	80010c0 <lcd_locate>
		lcd_printf("        ");
 8007588:	482a      	ldr	r0, [pc, #168]	; (8007634 <cppLoop+0x126c>)
 800758a:	f7f9 fdc3 	bl	8001114 <lcd_printf>

		break;
 800758e:	e018      	b.n	80075c2 <cppLoop+0x11fa>

	default:
		break;
 8007590:	bf00      	nop
 8007592:	e016      	b.n	80075c2 <cppLoop+0x11fa>
		break;
 8007594:	bf00      	nop
 8007596:	e014      	b.n	80075c2 <cppLoop+0x11fa>
		break;
 8007598:	bf00      	nop
 800759a:	e012      	b.n	80075c2 <cppLoop+0x11fa>
		break;
 800759c:	bf00      	nop
 800759e:	e010      	b.n	80075c2 <cppLoop+0x11fa>
		break;
 80075a0:	bf00      	nop
 80075a2:	e00e      	b.n	80075c2 <cppLoop+0x11fa>
		break;
 80075a4:	bf00      	nop
 80075a6:	e00c      	b.n	80075c2 <cppLoop+0x11fa>
		break;
 80075a8:	bf00      	nop
 80075aa:	e00a      	b.n	80075c2 <cppLoop+0x11fa>
		break;
 80075ac:	bf00      	nop
 80075ae:	e008      	b.n	80075c2 <cppLoop+0x11fa>
		break;
 80075b0:	bf00      	nop
 80075b2:	e006      	b.n	80075c2 <cppLoop+0x11fa>
		break;
 80075b4:	bf00      	nop
 80075b6:	e004      	b.n	80075c2 <cppLoop+0x11fa>
		break;
 80075b8:	bf00      	nop
 80075ba:	e002      	b.n	80075c2 <cppLoop+0x11fa>
		break;
 80075bc:	bf00      	nop
 80075be:	e000      	b.n	80075c2 <cppLoop+0x11fa>
		break;
 80075c0:	bf00      	nop

	}

	HAL_Delay(30);
 80075c2:	201e      	movs	r0, #30
 80075c4:	f000 f942 	bl	800784c <HAL_Delay>

}
 80075c8:	bf00      	nop
 80075ca:	3724      	adds	r7, #36	; 0x24
 80075cc:	46bd      	mov	sp, r7
 80075ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80075d2:	bf00      	nop
 80075d4:	f3af 8000 	nop.w
 80075d8:	33333333 	.word	0x33333333
 80075dc:	bfd33333 	.word	0xbfd33333
 80075e0:	33333333 	.word	0x33333333
 80075e4:	3fd33333 	.word	0x3fd33333
	...
 80075f0:	200005b4 	.word	0x200005b4
 80075f4:	08018664 	.word	0x08018664
 80075f8:	080185c4 	.word	0x080185c4
 80075fc:	200005a8 	.word	0x200005a8
 8007600:	200005d8 	.word	0x200005d8
 8007604:	200005b0 	.word	0x200005b0
 8007608:	0801866c 	.word	0x0801866c
 800760c:	08018678 	.word	0x08018678
 8007610:	08018684 	.word	0x08018684
 8007614:	08018688 	.word	0x08018688
 8007618:	20015dbc 	.word	0x20015dbc
 800761c:	00000000 	.word	0x00000000
 8007620:	08018694 	.word	0x08018694
 8007624:	080186a0 	.word	0x080186a0
 8007628:	080186ac 	.word	0x080186ac
 800762c:	20015e38 	.word	0x20015e38
 8007630:	080186b8 	.word	0x080186b8
 8007634:	080186c4 	.word	0x080186c4
 8007638:	080186d0 	.word	0x080186d0
 800763c:	080186dc 	.word	0x080186dc
 8007640:	080186e8 	.word	0x080186e8

08007644 <_Z41__static_initialization_and_destruction_0ii>:
 8007644:	b580      	push	{r7, lr}
 8007646:	b086      	sub	sp, #24
 8007648:	af04      	add	r7, sp, #16
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2b01      	cmp	r3, #1
 8007652:	d13b      	bne.n	80076cc <_Z41__static_initialization_and_destruction_0ii+0x88>
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800765a:	4293      	cmp	r3, r2
 800765c:	d136      	bne.n	80076cc <_Z41__static_initialization_and_destruction_0ii+0x88>
LineSensor line_sensor;
 800765e:	481d      	ldr	r0, [pc, #116]	; (80076d4 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8007660:	f7fa fd38 	bl	80020d4 <_ZN10LineSensorC1Ev>
SideSensor side_sensor;
 8007664:	481c      	ldr	r0, [pc, #112]	; (80076d8 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8007666:	f7fc fb97 	bl	8003d98 <_ZN10SideSensorC1Ev>
JoyStick joy_stick;
 800766a:	481c      	ldr	r0, [pc, #112]	; (80076dc <_Z41__static_initialization_and_destruction_0ii+0x98>)
 800766c:	f7fa fbce 	bl	8001e0c <_ZN8JoyStickC1Ev>
Motor motor;
 8007670:	481b      	ldr	r0, [pc, #108]	; (80076e0 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8007672:	f7fb ff4c 	bl	800350e <_ZN5MotorC1Ev>
IMU imu;
 8007676:	481b      	ldr	r0, [pc, #108]	; (80076e4 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007678:	f7fa f9ce 	bl	8001a18 <_ZN3IMUC1Ev>
Logger logger;
 800767c:	481a      	ldr	r0, [pc, #104]	; (80076e8 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 800767e:	f7fb fce1 	bl	8003044 <_ZN6LoggerC1Ev>
Encoder encoder;
 8007682:	481a      	ldr	r0, [pc, #104]	; (80076ec <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 8007684:	f7f9 fd66 	bl	8001154 <_ZN7EncoderC1Ev>
VelocityCtrl velocity_ctrl(&motor, &encoder, &imu);
 8007688:	4b16      	ldr	r3, [pc, #88]	; (80076e4 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 800768a:	4a18      	ldr	r2, [pc, #96]	; (80076ec <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 800768c:	4914      	ldr	r1, [pc, #80]	; (80076e0 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 800768e:	4818      	ldr	r0, [pc, #96]	; (80076f0 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8007690:	f7fc fd62 	bl	8004158 <_ZN12VelocityCtrlC1EP5MotorP7EncoderP3IMU>
Odometry odometry(&encoder, &imu, &velocity_ctrl);
 8007694:	4b16      	ldr	r3, [pc, #88]	; (80076f0 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 8007696:	4a13      	ldr	r2, [pc, #76]	; (80076e4 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8007698:	4914      	ldr	r1, [pc, #80]	; (80076ec <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 800769a:	4816      	ldr	r0, [pc, #88]	; (80076f4 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 800769c:	f7fc f81c 	bl	80036d8 <_ZN8OdometryC1EP7EncoderP3IMUP12VelocityCtrl>
LineTrace line_trace(&motor, &line_sensor, &velocity_ctrl, &side_sensor, &encoder, &odometry, &logger);
 80076a0:	4b11      	ldr	r3, [pc, #68]	; (80076e8 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 80076a2:	9303      	str	r3, [sp, #12]
 80076a4:	4b13      	ldr	r3, [pc, #76]	; (80076f4 <_Z41__static_initialization_and_destruction_0ii+0xb0>)
 80076a6:	9302      	str	r3, [sp, #8]
 80076a8:	4b10      	ldr	r3, [pc, #64]	; (80076ec <_Z41__static_initialization_and_destruction_0ii+0xa8>)
 80076aa:	9301      	str	r3, [sp, #4]
 80076ac:	4b0a      	ldr	r3, [pc, #40]	; (80076d8 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 80076ae:	9300      	str	r3, [sp, #0]
 80076b0:	4b0f      	ldr	r3, [pc, #60]	; (80076f0 <_Z41__static_initialization_and_destruction_0ii+0xac>)
 80076b2:	4a08      	ldr	r2, [pc, #32]	; (80076d4 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 80076b4:	490a      	ldr	r1, [pc, #40]	; (80076e0 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80076b6:	4810      	ldr	r0, [pc, #64]	; (80076f8 <_Z41__static_initialization_and_destruction_0ii+0xb4>)
 80076b8:	f7fb f874 	bl	80027a4 <_ZN9LineTraceC1EP5MotorP10LineSensorP12VelocityCtrlP10SideSensorP7EncoderP8OdometryP6Logger>
SystemIdentification sys_ident(&logger, &motor);
 80076bc:	4a08      	ldr	r2, [pc, #32]	; (80076e0 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 80076be:	490a      	ldr	r1, [pc, #40]	; (80076e8 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 80076c0:	480e      	ldr	r0, [pc, #56]	; (80076fc <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80076c2:	f7fc fc47 	bl	8003f54 <_ZN20SystemIdentificationC1EP6LoggerP5Motor>
PathFollowing path_following;
 80076c6:	480e      	ldr	r0, [pc, #56]	; (8007700 <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 80076c8:	f7fc f988 	bl	80039dc <_ZN13PathFollowingC1Ev>
}
 80076cc:	bf00      	nop
 80076ce:	3708      	adds	r7, #8
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}
 80076d4:	200002a8 	.word	0x200002a8
 80076d8:	200005a0 	.word	0x200005a0
 80076dc:	200005a8 	.word	0x200005a8
 80076e0:	200005b0 	.word	0x200005b0
 80076e4:	200005c4 	.word	0x200005c4
 80076e8:	200005d8 	.word	0x200005d8
 80076ec:	20015da0 	.word	0x20015da0
 80076f0:	20015dbc 	.word	0x20015dbc
 80076f4:	20015df8 	.word	0x20015df8
 80076f8:	20015e38 	.word	0x20015e38
 80076fc:	2001bc74 	.word	0x2001bc74
 8007700:	2001be80 	.word	0x2001be80

08007704 <_GLOBAL__sub_I_line_sensor>:
 8007704:	b580      	push	{r7, lr}
 8007706:	af00      	add	r7, sp, #0
 8007708:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800770c:	2001      	movs	r0, #1
 800770e:	f7ff ff99 	bl	8007644 <_Z41__static_initialization_and_destruction_0ii>
 8007712:	bd80      	pop	{r7, pc}

08007714 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8007714:	f8df d034 	ldr.w	sp, [pc, #52]	; 800774c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007718:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800771a:	e003      	b.n	8007724 <LoopCopyDataInit>

0800771c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800771c:	4b0c      	ldr	r3, [pc, #48]	; (8007750 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800771e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007720:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007722:	3104      	adds	r1, #4

08007724 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007724:	480b      	ldr	r0, [pc, #44]	; (8007754 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007726:	4b0c      	ldr	r3, [pc, #48]	; (8007758 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007728:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800772a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800772c:	d3f6      	bcc.n	800771c <CopyDataInit>
  ldr  r2, =_sbss
 800772e:	4a0b      	ldr	r2, [pc, #44]	; (800775c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007730:	e002      	b.n	8007738 <LoopFillZerobss>

08007732 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007732:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007734:	f842 3b04 	str.w	r3, [r2], #4

08007738 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007738:	4b09      	ldr	r3, [pc, #36]	; (8007760 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800773a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800773c:	d3f9      	bcc.n	8007732 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800773e:	f7fe fcc9 	bl	80060d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007742:	f00b fded 	bl	8013320 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007746:	f7fc ff8f 	bl	8004668 <main>
  bx  lr    
 800774a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800774c:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8007750:	08018cf0 	.word	0x08018cf0
  ldr  r0, =_sdata
 8007754:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007758:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 800775c:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8007760:	20037fc0 	.word	0x20037fc0

08007764 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007764:	e7fe      	b.n	8007764 <ADC_IRQHandler>
	...

08007768 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800776c:	4b0e      	ldr	r3, [pc, #56]	; (80077a8 <HAL_Init+0x40>)
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a0d      	ldr	r2, [pc, #52]	; (80077a8 <HAL_Init+0x40>)
 8007772:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007776:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007778:	4b0b      	ldr	r3, [pc, #44]	; (80077a8 <HAL_Init+0x40>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a0a      	ldr	r2, [pc, #40]	; (80077a8 <HAL_Init+0x40>)
 800777e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007782:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007784:	4b08      	ldr	r3, [pc, #32]	; (80077a8 <HAL_Init+0x40>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a07      	ldr	r2, [pc, #28]	; (80077a8 <HAL_Init+0x40>)
 800778a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800778e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007790:	2003      	movs	r0, #3
 8007792:	f000 fd51 	bl	8008238 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007796:	2000      	movs	r0, #0
 8007798:	f000 f808 	bl	80077ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800779c:	f7fd fe88 	bl	80054b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80077a0:	2300      	movs	r3, #0
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	bd80      	pop	{r7, pc}
 80077a6:	bf00      	nop
 80077a8:	40023c00 	.word	0x40023c00

080077ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b082      	sub	sp, #8
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80077b4:	4b12      	ldr	r3, [pc, #72]	; (8007800 <HAL_InitTick+0x54>)
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	4b12      	ldr	r3, [pc, #72]	; (8007804 <HAL_InitTick+0x58>)
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	4619      	mov	r1, r3
 80077be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80077c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80077c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80077ca:	4618      	mov	r0, r3
 80077cc:	f000 fd69 	bl	80082a2 <HAL_SYSTICK_Config>
 80077d0:	4603      	mov	r3, r0
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d001      	beq.n	80077da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80077d6:	2301      	movs	r3, #1
 80077d8:	e00e      	b.n	80077f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2b0f      	cmp	r3, #15
 80077de:	d80a      	bhi.n	80077f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80077e0:	2200      	movs	r2, #0
 80077e2:	6879      	ldr	r1, [r7, #4]
 80077e4:	f04f 30ff 	mov.w	r0, #4294967295
 80077e8:	f000 fd31 	bl	800824e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80077ec:	4a06      	ldr	r2, [pc, #24]	; (8007808 <HAL_InitTick+0x5c>)
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80077f2:	2300      	movs	r3, #0
 80077f4:	e000      	b.n	80077f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3708      	adds	r7, #8
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}
 8007800:	20000000 	.word	0x20000000
 8007804:	20000008 	.word	0x20000008
 8007808:	20000004 	.word	0x20000004

0800780c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800780c:	b480      	push	{r7}
 800780e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007810:	4b06      	ldr	r3, [pc, #24]	; (800782c <HAL_IncTick+0x20>)
 8007812:	781b      	ldrb	r3, [r3, #0]
 8007814:	461a      	mov	r2, r3
 8007816:	4b06      	ldr	r3, [pc, #24]	; (8007830 <HAL_IncTick+0x24>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4413      	add	r3, r2
 800781c:	4a04      	ldr	r2, [pc, #16]	; (8007830 <HAL_IncTick+0x24>)
 800781e:	6013      	str	r3, [r2, #0]
}
 8007820:	bf00      	nop
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr
 800782a:	bf00      	nop
 800782c:	20000008 	.word	0x20000008
 8007830:	20035f48 	.word	0x20035f48

08007834 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007834:	b480      	push	{r7}
 8007836:	af00      	add	r7, sp, #0
  return uwTick;
 8007838:	4b03      	ldr	r3, [pc, #12]	; (8007848 <HAL_GetTick+0x14>)
 800783a:	681b      	ldr	r3, [r3, #0]
}
 800783c:	4618      	mov	r0, r3
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr
 8007846:	bf00      	nop
 8007848:	20035f48 	.word	0x20035f48

0800784c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b084      	sub	sp, #16
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007854:	f7ff ffee 	bl	8007834 <HAL_GetTick>
 8007858:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007864:	d005      	beq.n	8007872 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007866:	4b09      	ldr	r3, [pc, #36]	; (800788c <HAL_Delay+0x40>)
 8007868:	781b      	ldrb	r3, [r3, #0]
 800786a:	461a      	mov	r2, r3
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	4413      	add	r3, r2
 8007870:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007872:	bf00      	nop
 8007874:	f7ff ffde 	bl	8007834 <HAL_GetTick>
 8007878:	4602      	mov	r2, r0
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	1ad3      	subs	r3, r2, r3
 800787e:	68fa      	ldr	r2, [r7, #12]
 8007880:	429a      	cmp	r2, r3
 8007882:	d8f7      	bhi.n	8007874 <HAL_Delay+0x28>
  {
  }
}
 8007884:	bf00      	nop
 8007886:	3710      	adds	r7, #16
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}
 800788c:	20000008 	.word	0x20000008

08007890 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007898:	2300      	movs	r3, #0
 800789a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d101      	bne.n	80078a6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80078a2:	2301      	movs	r3, #1
 80078a4:	e033      	b.n	800790e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d109      	bne.n	80078c2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f7fd fe26 	bl	8005500 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2200      	movs	r2, #0
 80078b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078c6:	f003 0310 	and.w	r3, r3, #16
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d118      	bne.n	8007900 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80078d6:	f023 0302 	bic.w	r3, r3, #2
 80078da:	f043 0202 	orr.w	r2, r3, #2
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f000 fa5a 	bl	8007d9c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f2:	f023 0303 	bic.w	r3, r3, #3
 80078f6:	f043 0201 	orr.w	r2, r3, #1
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	641a      	str	r2, [r3, #64]	; 0x40
 80078fe:	e001      	b.n	8007904 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007900:	2301      	movs	r3, #1
 8007902:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2200      	movs	r2, #0
 8007908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800790c:	7bfb      	ldrb	r3, [r7, #15]
}
 800790e:	4618      	mov	r0, r3
 8007910:	3710      	adds	r7, #16
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}
	...

08007918 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b086      	sub	sp, #24
 800791c:	af00      	add	r7, sp, #0
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	60b9      	str	r1, [r7, #8]
 8007922:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8007924:	2300      	movs	r3, #0
 8007926:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800792e:	2b01      	cmp	r3, #1
 8007930:	d101      	bne.n	8007936 <HAL_ADC_Start_DMA+0x1e>
 8007932:	2302      	movs	r3, #2
 8007934:	e0cc      	b.n	8007ad0 <HAL_ADC_Start_DMA+0x1b8>
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2201      	movs	r2, #1
 800793a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	689b      	ldr	r3, [r3, #8]
 8007944:	f003 0301 	and.w	r3, r3, #1
 8007948:	2b01      	cmp	r3, #1
 800794a:	d018      	beq.n	800797e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	689a      	ldr	r2, [r3, #8]
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f042 0201 	orr.w	r2, r2, #1
 800795a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800795c:	4b5e      	ldr	r3, [pc, #376]	; (8007ad8 <HAL_ADC_Start_DMA+0x1c0>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a5e      	ldr	r2, [pc, #376]	; (8007adc <HAL_ADC_Start_DMA+0x1c4>)
 8007962:	fba2 2303 	umull	r2, r3, r2, r3
 8007966:	0c9a      	lsrs	r2, r3, #18
 8007968:	4613      	mov	r3, r2
 800796a:	005b      	lsls	r3, r3, #1
 800796c:	4413      	add	r3, r2
 800796e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8007970:	e002      	b.n	8007978 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	3b01      	subs	r3, #1
 8007976:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d1f9      	bne.n	8007972 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	f003 0301 	and.w	r3, r3, #1
 8007988:	2b01      	cmp	r3, #1
 800798a:	f040 80a0 	bne.w	8007ace <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007992:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8007996:	f023 0301 	bic.w	r3, r3, #1
 800799a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d007      	beq.n	80079c0 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079b4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80079b8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80079c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079cc:	d106      	bne.n	80079dc <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079d2:	f023 0206 	bic.w	r2, r3, #6
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	645a      	str	r2, [r3, #68]	; 0x44
 80079da:	e002      	b.n	80079e2 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2200      	movs	r2, #0
 80079e0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	2200      	movs	r2, #0
 80079e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80079ea:	4b3d      	ldr	r3, [pc, #244]	; (8007ae0 <HAL_ADC_Start_DMA+0x1c8>)
 80079ec:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f2:	4a3c      	ldr	r2, [pc, #240]	; (8007ae4 <HAL_ADC_Start_DMA+0x1cc>)
 80079f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079fa:	4a3b      	ldr	r2, [pc, #236]	; (8007ae8 <HAL_ADC_Start_DMA+0x1d0>)
 80079fc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a02:	4a3a      	ldr	r2, [pc, #232]	; (8007aec <HAL_ADC_Start_DMA+0x1d4>)
 8007a04:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8007a0e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	685a      	ldr	r2, [r3, #4]
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8007a1e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	689a      	ldr	r2, [r3, #8]
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a2e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	334c      	adds	r3, #76	; 0x4c
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	68ba      	ldr	r2, [r7, #8]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f000 fcea 	bl	8008418 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007a44:	697b      	ldr	r3, [r7, #20]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	f003 031f 	and.w	r3, r3, #31
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d12a      	bne.n	8007aa6 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a26      	ldr	r2, [pc, #152]	; (8007af0 <HAL_ADC_Start_DMA+0x1d8>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d015      	beq.n	8007a86 <HAL_ADC_Start_DMA+0x16e>
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	4a25      	ldr	r2, [pc, #148]	; (8007af4 <HAL_ADC_Start_DMA+0x1dc>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d105      	bne.n	8007a70 <HAL_ADC_Start_DMA+0x158>
 8007a64:	4b1e      	ldr	r3, [pc, #120]	; (8007ae0 <HAL_ADC_Start_DMA+0x1c8>)
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	f003 031f 	and.w	r3, r3, #31
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d00a      	beq.n	8007a86 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a20      	ldr	r2, [pc, #128]	; (8007af8 <HAL_ADC_Start_DMA+0x1e0>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d129      	bne.n	8007ace <HAL_ADC_Start_DMA+0x1b6>
 8007a7a:	4b19      	ldr	r3, [pc, #100]	; (8007ae0 <HAL_ADC_Start_DMA+0x1c8>)
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	f003 031f 	and.w	r3, r3, #31
 8007a82:	2b0f      	cmp	r3, #15
 8007a84:	d823      	bhi.n	8007ace <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d11c      	bne.n	8007ace <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	689a      	ldr	r2, [r3, #8]
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007aa2:	609a      	str	r2, [r3, #8]
 8007aa4:	e013      	b.n	8007ace <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a11      	ldr	r2, [pc, #68]	; (8007af0 <HAL_ADC_Start_DMA+0x1d8>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d10e      	bne.n	8007ace <HAL_ADC_Start_DMA+0x1b6>
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d107      	bne.n	8007ace <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	689a      	ldr	r2, [r3, #8]
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007acc:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8007ace:	2300      	movs	r3, #0
}
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	3718      	adds	r7, #24
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	bd80      	pop	{r7, pc}
 8007ad8:	20000000 	.word	0x20000000
 8007adc:	431bde83 	.word	0x431bde83
 8007ae0:	40012300 	.word	0x40012300
 8007ae4:	08007f95 	.word	0x08007f95
 8007ae8:	0800804f 	.word	0x0800804f
 8007aec:	0800806b 	.word	0x0800806b
 8007af0:	40012000 	.word	0x40012000
 8007af4:	40012100 	.word	0x40012100
 8007af8:	40012200 	.word	0x40012200

08007afc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b083      	sub	sp, #12
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8007b04:	bf00      	nop
 8007b06:	370c      	adds	r7, #12
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b0e:	4770      	bx	lr

08007b10 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b083      	sub	sp, #12
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8007b18:	bf00      	nop
 8007b1a:	370c      	adds	r7, #12
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b22:	4770      	bx	lr

08007b24 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b083      	sub	sp, #12
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8007b2c:	bf00      	nop
 8007b2e:	370c      	adds	r7, #12
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr

08007b38 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b085      	sub	sp, #20
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
 8007b40:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007b42:	2300      	movs	r3, #0
 8007b44:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d101      	bne.n	8007b54 <HAL_ADC_ConfigChannel+0x1c>
 8007b50:	2302      	movs	r3, #2
 8007b52:	e113      	b.n	8007d7c <HAL_ADC_ConfigChannel+0x244>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	2b09      	cmp	r3, #9
 8007b62:	d925      	bls.n	8007bb0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	68d9      	ldr	r1, [r3, #12]
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	b29b      	uxth	r3, r3
 8007b70:	461a      	mov	r2, r3
 8007b72:	4613      	mov	r3, r2
 8007b74:	005b      	lsls	r3, r3, #1
 8007b76:	4413      	add	r3, r2
 8007b78:	3b1e      	subs	r3, #30
 8007b7a:	2207      	movs	r2, #7
 8007b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8007b80:	43da      	mvns	r2, r3
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	400a      	ands	r2, r1
 8007b88:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	68d9      	ldr	r1, [r3, #12]
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	689a      	ldr	r2, [r3, #8]
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	005b      	lsls	r3, r3, #1
 8007ba0:	4403      	add	r3, r0
 8007ba2:	3b1e      	subs	r3, #30
 8007ba4:	409a      	lsls	r2, r3
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	430a      	orrs	r2, r1
 8007bac:	60da      	str	r2, [r3, #12]
 8007bae:	e022      	b.n	8007bf6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	6919      	ldr	r1, [r3, #16]
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	b29b      	uxth	r3, r3
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	4613      	mov	r3, r2
 8007bc0:	005b      	lsls	r3, r3, #1
 8007bc2:	4413      	add	r3, r2
 8007bc4:	2207      	movs	r2, #7
 8007bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bca:	43da      	mvns	r2, r3
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	400a      	ands	r2, r1
 8007bd2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	6919      	ldr	r1, [r3, #16]
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	689a      	ldr	r2, [r3, #8]
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	4618      	mov	r0, r3
 8007be6:	4603      	mov	r3, r0
 8007be8:	005b      	lsls	r3, r3, #1
 8007bea:	4403      	add	r3, r0
 8007bec:	409a      	lsls	r2, r3
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	430a      	orrs	r2, r1
 8007bf4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	2b06      	cmp	r3, #6
 8007bfc:	d824      	bhi.n	8007c48 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	685a      	ldr	r2, [r3, #4]
 8007c08:	4613      	mov	r3, r2
 8007c0a:	009b      	lsls	r3, r3, #2
 8007c0c:	4413      	add	r3, r2
 8007c0e:	3b05      	subs	r3, #5
 8007c10:	221f      	movs	r2, #31
 8007c12:	fa02 f303 	lsl.w	r3, r2, r3
 8007c16:	43da      	mvns	r2, r3
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	400a      	ands	r2, r1
 8007c1e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	685a      	ldr	r2, [r3, #4]
 8007c32:	4613      	mov	r3, r2
 8007c34:	009b      	lsls	r3, r3, #2
 8007c36:	4413      	add	r3, r2
 8007c38:	3b05      	subs	r3, #5
 8007c3a:	fa00 f203 	lsl.w	r2, r0, r3
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	430a      	orrs	r2, r1
 8007c44:	635a      	str	r2, [r3, #52]	; 0x34
 8007c46:	e04c      	b.n	8007ce2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	685b      	ldr	r3, [r3, #4]
 8007c4c:	2b0c      	cmp	r3, #12
 8007c4e:	d824      	bhi.n	8007c9a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	685a      	ldr	r2, [r3, #4]
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	4413      	add	r3, r2
 8007c60:	3b23      	subs	r3, #35	; 0x23
 8007c62:	221f      	movs	r2, #31
 8007c64:	fa02 f303 	lsl.w	r3, r2, r3
 8007c68:	43da      	mvns	r2, r3
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	400a      	ands	r2, r1
 8007c70:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	4618      	mov	r0, r3
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	685a      	ldr	r2, [r3, #4]
 8007c84:	4613      	mov	r3, r2
 8007c86:	009b      	lsls	r3, r3, #2
 8007c88:	4413      	add	r3, r2
 8007c8a:	3b23      	subs	r3, #35	; 0x23
 8007c8c:	fa00 f203 	lsl.w	r2, r0, r3
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	430a      	orrs	r2, r1
 8007c96:	631a      	str	r2, [r3, #48]	; 0x30
 8007c98:	e023      	b.n	8007ce2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	685a      	ldr	r2, [r3, #4]
 8007ca4:	4613      	mov	r3, r2
 8007ca6:	009b      	lsls	r3, r3, #2
 8007ca8:	4413      	add	r3, r2
 8007caa:	3b41      	subs	r3, #65	; 0x41
 8007cac:	221f      	movs	r2, #31
 8007cae:	fa02 f303 	lsl.w	r3, r2, r3
 8007cb2:	43da      	mvns	r2, r3
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	400a      	ands	r2, r1
 8007cba:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	b29b      	uxth	r3, r3
 8007cc8:	4618      	mov	r0, r3
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	685a      	ldr	r2, [r3, #4]
 8007cce:	4613      	mov	r3, r2
 8007cd0:	009b      	lsls	r3, r3, #2
 8007cd2:	4413      	add	r3, r2
 8007cd4:	3b41      	subs	r3, #65	; 0x41
 8007cd6:	fa00 f203 	lsl.w	r2, r0, r3
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	430a      	orrs	r2, r1
 8007ce0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007ce2:	4b29      	ldr	r3, [pc, #164]	; (8007d88 <HAL_ADC_ConfigChannel+0x250>)
 8007ce4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a28      	ldr	r2, [pc, #160]	; (8007d8c <HAL_ADC_ConfigChannel+0x254>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d10f      	bne.n	8007d10 <HAL_ADC_ConfigChannel+0x1d8>
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	2b12      	cmp	r3, #18
 8007cf6:	d10b      	bne.n	8007d10 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a1d      	ldr	r2, [pc, #116]	; (8007d8c <HAL_ADC_ConfigChannel+0x254>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d12b      	bne.n	8007d72 <HAL_ADC_ConfigChannel+0x23a>
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a1c      	ldr	r2, [pc, #112]	; (8007d90 <HAL_ADC_ConfigChannel+0x258>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d003      	beq.n	8007d2c <HAL_ADC_ConfigChannel+0x1f4>
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	2b11      	cmp	r3, #17
 8007d2a:	d122      	bne.n	8007d72 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	685b      	ldr	r3, [r3, #4]
 8007d30:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4a11      	ldr	r2, [pc, #68]	; (8007d90 <HAL_ADC_ConfigChannel+0x258>)
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d111      	bne.n	8007d72 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007d4e:	4b11      	ldr	r3, [pc, #68]	; (8007d94 <HAL_ADC_ConfigChannel+0x25c>)
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	4a11      	ldr	r2, [pc, #68]	; (8007d98 <HAL_ADC_ConfigChannel+0x260>)
 8007d54:	fba2 2303 	umull	r2, r3, r2, r3
 8007d58:	0c9a      	lsrs	r2, r3, #18
 8007d5a:	4613      	mov	r3, r2
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	4413      	add	r3, r2
 8007d60:	005b      	lsls	r3, r3, #1
 8007d62:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007d64:	e002      	b.n	8007d6c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	3b01      	subs	r3, #1
 8007d6a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d1f9      	bne.n	8007d66 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2200      	movs	r2, #0
 8007d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8007d7a:	2300      	movs	r3, #0
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3714      	adds	r7, #20
 8007d80:	46bd      	mov	sp, r7
 8007d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d86:	4770      	bx	lr
 8007d88:	40012300 	.word	0x40012300
 8007d8c:	40012000 	.word	0x40012000
 8007d90:	10000012 	.word	0x10000012
 8007d94:	20000000 	.word	0x20000000
 8007d98:	431bde83 	.word	0x431bde83

08007d9c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	b085      	sub	sp, #20
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007da4:	4b79      	ldr	r3, [pc, #484]	; (8007f8c <ADC_Init+0x1f0>)
 8007da6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	685a      	ldr	r2, [r3, #4]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	431a      	orrs	r2, r3
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	685a      	ldr	r2, [r3, #4]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007dd0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	6859      	ldr	r1, [r3, #4]
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	691b      	ldr	r3, [r3, #16]
 8007ddc:	021a      	lsls	r2, r3, #8
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	430a      	orrs	r2, r1
 8007de4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	685a      	ldr	r2, [r3, #4]
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007df4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	6859      	ldr	r1, [r3, #4]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	689a      	ldr	r2, [r3, #8]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	430a      	orrs	r2, r1
 8007e06:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	689a      	ldr	r2, [r3, #8]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007e16:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	6899      	ldr	r1, [r3, #8]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	68da      	ldr	r2, [r3, #12]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	430a      	orrs	r2, r1
 8007e28:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e2e:	4a58      	ldr	r2, [pc, #352]	; (8007f90 <ADC_Init+0x1f4>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d022      	beq.n	8007e7a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	689a      	ldr	r2, [r3, #8]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007e42:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	6899      	ldr	r1, [r3, #8]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	430a      	orrs	r2, r1
 8007e54:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	689a      	ldr	r2, [r3, #8]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007e64:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	6899      	ldr	r1, [r3, #8]
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	430a      	orrs	r2, r1
 8007e76:	609a      	str	r2, [r3, #8]
 8007e78:	e00f      	b.n	8007e9a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	689a      	ldr	r2, [r3, #8]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007e88:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	689a      	ldr	r2, [r3, #8]
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007e98:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	689a      	ldr	r2, [r3, #8]
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f022 0202 	bic.w	r2, r2, #2
 8007ea8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	6899      	ldr	r1, [r3, #8]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	7e1b      	ldrb	r3, [r3, #24]
 8007eb4:	005a      	lsls	r2, r3, #1
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	430a      	orrs	r2, r1
 8007ebc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d01b      	beq.n	8007f00 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	685a      	ldr	r2, [r3, #4]
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ed6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	685a      	ldr	r2, [r3, #4]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8007ee6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	6859      	ldr	r1, [r3, #4]
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef2:	3b01      	subs	r3, #1
 8007ef4:	035a      	lsls	r2, r3, #13
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	430a      	orrs	r2, r1
 8007efc:	605a      	str	r2, [r3, #4]
 8007efe:	e007      	b.n	8007f10 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	685a      	ldr	r2, [r3, #4]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007f0e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8007f1e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	69db      	ldr	r3, [r3, #28]
 8007f2a:	3b01      	subs	r3, #1
 8007f2c:	051a      	lsls	r2, r3, #20
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	430a      	orrs	r2, r1
 8007f34:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	689a      	ldr	r2, [r3, #8]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007f44:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	6899      	ldr	r1, [r3, #8]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007f52:	025a      	lsls	r2, r3, #9
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	430a      	orrs	r2, r1
 8007f5a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	689a      	ldr	r2, [r3, #8]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f6a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	6899      	ldr	r1, [r3, #8]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	695b      	ldr	r3, [r3, #20]
 8007f76:	029a      	lsls	r2, r3, #10
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	430a      	orrs	r2, r1
 8007f7e:	609a      	str	r2, [r3, #8]
}
 8007f80:	bf00      	nop
 8007f82:	3714      	adds	r7, #20
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr
 8007f8c:	40012300 	.word	0x40012300
 8007f90:	0f000001 	.word	0x0f000001

08007f94 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8007f94:	b580      	push	{r7, lr}
 8007f96:	b084      	sub	sp, #16
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fa0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fa6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d13c      	bne.n	8008028 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fb2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d12b      	bne.n	8008020 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d127      	bne.n	8008020 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fd6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d006      	beq.n	8007fec <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	689b      	ldr	r3, [r3, #8]
 8007fe4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d119      	bne.n	8008020 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	685a      	ldr	r2, [r3, #4]
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f022 0220 	bic.w	r2, r2, #32
 8007ffa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008000:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800800c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008010:	2b00      	cmp	r3, #0
 8008012:	d105      	bne.n	8008020 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008018:	f043 0201 	orr.w	r2, r3, #1
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008020:	68f8      	ldr	r0, [r7, #12]
 8008022:	f7ff fd6b 	bl	8007afc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008026:	e00e      	b.n	8008046 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800802c:	f003 0310 	and.w	r3, r3, #16
 8008030:	2b00      	cmp	r3, #0
 8008032:	d003      	beq.n	800803c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8008034:	68f8      	ldr	r0, [r7, #12]
 8008036:	f7ff fd75 	bl	8007b24 <HAL_ADC_ErrorCallback>
}
 800803a:	e004      	b.n	8008046 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008040:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	4798      	blx	r3
}
 8008046:	bf00      	nop
 8008048:	3710      	adds	r7, #16
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}

0800804e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800804e:	b580      	push	{r7, lr}
 8008050:	b084      	sub	sp, #16
 8008052:	af00      	add	r7, sp, #0
 8008054:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800805a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800805c:	68f8      	ldr	r0, [r7, #12]
 800805e:	f7ff fd57 	bl	8007b10 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008062:	bf00      	nop
 8008064:	3710      	adds	r7, #16
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}

0800806a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800806a:	b580      	push	{r7, lr}
 800806c:	b084      	sub	sp, #16
 800806e:	af00      	add	r7, sp, #0
 8008070:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008076:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2240      	movs	r2, #64	; 0x40
 800807c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008082:	f043 0204 	orr.w	r2, r3, #4
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800808a:	68f8      	ldr	r0, [r7, #12]
 800808c:	f7ff fd4a 	bl	8007b24 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008090:	bf00      	nop
 8008092:	3710      	adds	r7, #16
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}

08008098 <__NVIC_SetPriorityGrouping>:
{
 8008098:	b480      	push	{r7}
 800809a:	b085      	sub	sp, #20
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f003 0307 	and.w	r3, r3, #7
 80080a6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80080a8:	4b0c      	ldr	r3, [pc, #48]	; (80080dc <__NVIC_SetPriorityGrouping+0x44>)
 80080aa:	68db      	ldr	r3, [r3, #12]
 80080ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80080ae:	68ba      	ldr	r2, [r7, #8]
 80080b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80080b4:	4013      	ands	r3, r2
 80080b6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80080c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80080c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80080c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80080ca:	4a04      	ldr	r2, [pc, #16]	; (80080dc <__NVIC_SetPriorityGrouping+0x44>)
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	60d3      	str	r3, [r2, #12]
}
 80080d0:	bf00      	nop
 80080d2:	3714      	adds	r7, #20
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr
 80080dc:	e000ed00 	.word	0xe000ed00

080080e0 <__NVIC_GetPriorityGrouping>:
{
 80080e0:	b480      	push	{r7}
 80080e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80080e4:	4b04      	ldr	r3, [pc, #16]	; (80080f8 <__NVIC_GetPriorityGrouping+0x18>)
 80080e6:	68db      	ldr	r3, [r3, #12]
 80080e8:	0a1b      	lsrs	r3, r3, #8
 80080ea:	f003 0307 	and.w	r3, r3, #7
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	46bd      	mov	sp, r7
 80080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f6:	4770      	bx	lr
 80080f8:	e000ed00 	.word	0xe000ed00

080080fc <__NVIC_EnableIRQ>:
{
 80080fc:	b480      	push	{r7}
 80080fe:	b083      	sub	sp, #12
 8008100:	af00      	add	r7, sp, #0
 8008102:	4603      	mov	r3, r0
 8008104:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800810a:	2b00      	cmp	r3, #0
 800810c:	db0b      	blt.n	8008126 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800810e:	79fb      	ldrb	r3, [r7, #7]
 8008110:	f003 021f 	and.w	r2, r3, #31
 8008114:	4907      	ldr	r1, [pc, #28]	; (8008134 <__NVIC_EnableIRQ+0x38>)
 8008116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800811a:	095b      	lsrs	r3, r3, #5
 800811c:	2001      	movs	r0, #1
 800811e:	fa00 f202 	lsl.w	r2, r0, r2
 8008122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008126:	bf00      	nop
 8008128:	370c      	adds	r7, #12
 800812a:	46bd      	mov	sp, r7
 800812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008130:	4770      	bx	lr
 8008132:	bf00      	nop
 8008134:	e000e100 	.word	0xe000e100

08008138 <__NVIC_SetPriority>:
{
 8008138:	b480      	push	{r7}
 800813a:	b083      	sub	sp, #12
 800813c:	af00      	add	r7, sp, #0
 800813e:	4603      	mov	r3, r0
 8008140:	6039      	str	r1, [r7, #0]
 8008142:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008148:	2b00      	cmp	r3, #0
 800814a:	db0a      	blt.n	8008162 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	b2da      	uxtb	r2, r3
 8008150:	490c      	ldr	r1, [pc, #48]	; (8008184 <__NVIC_SetPriority+0x4c>)
 8008152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008156:	0112      	lsls	r2, r2, #4
 8008158:	b2d2      	uxtb	r2, r2
 800815a:	440b      	add	r3, r1
 800815c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008160:	e00a      	b.n	8008178 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	b2da      	uxtb	r2, r3
 8008166:	4908      	ldr	r1, [pc, #32]	; (8008188 <__NVIC_SetPriority+0x50>)
 8008168:	79fb      	ldrb	r3, [r7, #7]
 800816a:	f003 030f 	and.w	r3, r3, #15
 800816e:	3b04      	subs	r3, #4
 8008170:	0112      	lsls	r2, r2, #4
 8008172:	b2d2      	uxtb	r2, r2
 8008174:	440b      	add	r3, r1
 8008176:	761a      	strb	r2, [r3, #24]
}
 8008178:	bf00      	nop
 800817a:	370c      	adds	r7, #12
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr
 8008184:	e000e100 	.word	0xe000e100
 8008188:	e000ed00 	.word	0xe000ed00

0800818c <NVIC_EncodePriority>:
{
 800818c:	b480      	push	{r7}
 800818e:	b089      	sub	sp, #36	; 0x24
 8008190:	af00      	add	r7, sp, #0
 8008192:	60f8      	str	r0, [r7, #12]
 8008194:	60b9      	str	r1, [r7, #8]
 8008196:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	f003 0307 	and.w	r3, r3, #7
 800819e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80081a0:	69fb      	ldr	r3, [r7, #28]
 80081a2:	f1c3 0307 	rsb	r3, r3, #7
 80081a6:	2b04      	cmp	r3, #4
 80081a8:	bf28      	it	cs
 80081aa:	2304      	movcs	r3, #4
 80081ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80081ae:	69fb      	ldr	r3, [r7, #28]
 80081b0:	3304      	adds	r3, #4
 80081b2:	2b06      	cmp	r3, #6
 80081b4:	d902      	bls.n	80081bc <NVIC_EncodePriority+0x30>
 80081b6:	69fb      	ldr	r3, [r7, #28]
 80081b8:	3b03      	subs	r3, #3
 80081ba:	e000      	b.n	80081be <NVIC_EncodePriority+0x32>
 80081bc:	2300      	movs	r3, #0
 80081be:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80081c0:	f04f 32ff 	mov.w	r2, #4294967295
 80081c4:	69bb      	ldr	r3, [r7, #24]
 80081c6:	fa02 f303 	lsl.w	r3, r2, r3
 80081ca:	43da      	mvns	r2, r3
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	401a      	ands	r2, r3
 80081d0:	697b      	ldr	r3, [r7, #20]
 80081d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80081d4:	f04f 31ff 	mov.w	r1, #4294967295
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	fa01 f303 	lsl.w	r3, r1, r3
 80081de:	43d9      	mvns	r1, r3
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80081e4:	4313      	orrs	r3, r2
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3724      	adds	r7, #36	; 0x24
 80081ea:	46bd      	mov	sp, r7
 80081ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f0:	4770      	bx	lr
	...

080081f4 <SysTick_Config>:
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b082      	sub	sp, #8
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	3b01      	subs	r3, #1
 8008200:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008204:	d301      	bcc.n	800820a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8008206:	2301      	movs	r3, #1
 8008208:	e00f      	b.n	800822a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800820a:	4a0a      	ldr	r2, [pc, #40]	; (8008234 <SysTick_Config+0x40>)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	3b01      	subs	r3, #1
 8008210:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008212:	210f      	movs	r1, #15
 8008214:	f04f 30ff 	mov.w	r0, #4294967295
 8008218:	f7ff ff8e 	bl	8008138 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800821c:	4b05      	ldr	r3, [pc, #20]	; (8008234 <SysTick_Config+0x40>)
 800821e:	2200      	movs	r2, #0
 8008220:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008222:	4b04      	ldr	r3, [pc, #16]	; (8008234 <SysTick_Config+0x40>)
 8008224:	2207      	movs	r2, #7
 8008226:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8008228:	2300      	movs	r3, #0
}
 800822a:	4618      	mov	r0, r3
 800822c:	3708      	adds	r7, #8
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}
 8008232:	bf00      	nop
 8008234:	e000e010 	.word	0xe000e010

08008238 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b082      	sub	sp, #8
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	f7ff ff29 	bl	8008098 <__NVIC_SetPriorityGrouping>
}
 8008246:	bf00      	nop
 8008248:	3708      	adds	r7, #8
 800824a:	46bd      	mov	sp, r7
 800824c:	bd80      	pop	{r7, pc}

0800824e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800824e:	b580      	push	{r7, lr}
 8008250:	b086      	sub	sp, #24
 8008252:	af00      	add	r7, sp, #0
 8008254:	4603      	mov	r3, r0
 8008256:	60b9      	str	r1, [r7, #8]
 8008258:	607a      	str	r2, [r7, #4]
 800825a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800825c:	2300      	movs	r3, #0
 800825e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008260:	f7ff ff3e 	bl	80080e0 <__NVIC_GetPriorityGrouping>
 8008264:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	68b9      	ldr	r1, [r7, #8]
 800826a:	6978      	ldr	r0, [r7, #20]
 800826c:	f7ff ff8e 	bl	800818c <NVIC_EncodePriority>
 8008270:	4602      	mov	r2, r0
 8008272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008276:	4611      	mov	r1, r2
 8008278:	4618      	mov	r0, r3
 800827a:	f7ff ff5d 	bl	8008138 <__NVIC_SetPriority>
}
 800827e:	bf00      	nop
 8008280:	3718      	adds	r7, #24
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}

08008286 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008286:	b580      	push	{r7, lr}
 8008288:	b082      	sub	sp, #8
 800828a:	af00      	add	r7, sp, #0
 800828c:	4603      	mov	r3, r0
 800828e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008294:	4618      	mov	r0, r3
 8008296:	f7ff ff31 	bl	80080fc <__NVIC_EnableIRQ>
}
 800829a:	bf00      	nop
 800829c:	3708      	adds	r7, #8
 800829e:	46bd      	mov	sp, r7
 80082a0:	bd80      	pop	{r7, pc}

080082a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80082a2:	b580      	push	{r7, lr}
 80082a4:	b082      	sub	sp, #8
 80082a6:	af00      	add	r7, sp, #0
 80082a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f7ff ffa2 	bl	80081f4 <SysTick_Config>
 80082b0:	4603      	mov	r3, r0
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3708      	adds	r7, #8
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}
	...

080082bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b086      	sub	sp, #24
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80082c4:	2300      	movs	r3, #0
 80082c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80082c8:	f7ff fab4 	bl	8007834 <HAL_GetTick>
 80082cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d101      	bne.n	80082d8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80082d4:	2301      	movs	r3, #1
 80082d6:	e099      	b.n	800840c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2200      	movs	r2, #0
 80082dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2202      	movs	r2, #2
 80082e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	681a      	ldr	r2, [r3, #0]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f022 0201 	bic.w	r2, r2, #1
 80082f6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80082f8:	e00f      	b.n	800831a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80082fa:	f7ff fa9b 	bl	8007834 <HAL_GetTick>
 80082fe:	4602      	mov	r2, r0
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	1ad3      	subs	r3, r2, r3
 8008304:	2b05      	cmp	r3, #5
 8008306:	d908      	bls.n	800831a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2220      	movs	r2, #32
 800830c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2203      	movs	r2, #3
 8008312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8008316:	2303      	movs	r3, #3
 8008318:	e078      	b.n	800840c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f003 0301 	and.w	r3, r3, #1
 8008324:	2b00      	cmp	r3, #0
 8008326:	d1e8      	bne.n	80082fa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008330:	697a      	ldr	r2, [r7, #20]
 8008332:	4b38      	ldr	r3, [pc, #224]	; (8008414 <HAL_DMA_Init+0x158>)
 8008334:	4013      	ands	r3, r2
 8008336:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	685a      	ldr	r2, [r3, #4]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	689b      	ldr	r3, [r3, #8]
 8008340:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008346:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	691b      	ldr	r3, [r3, #16]
 800834c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008352:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	699b      	ldr	r3, [r3, #24]
 8008358:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800835e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6a1b      	ldr	r3, [r3, #32]
 8008364:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008366:	697a      	ldr	r2, [r7, #20]
 8008368:	4313      	orrs	r3, r2
 800836a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008370:	2b04      	cmp	r3, #4
 8008372:	d107      	bne.n	8008384 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800837c:	4313      	orrs	r3, r2
 800837e:	697a      	ldr	r2, [r7, #20]
 8008380:	4313      	orrs	r3, r2
 8008382:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	697a      	ldr	r2, [r7, #20]
 800838a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	695b      	ldr	r3, [r3, #20]
 8008392:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	f023 0307 	bic.w	r3, r3, #7
 800839a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083a0:	697a      	ldr	r2, [r7, #20]
 80083a2:	4313      	orrs	r3, r2
 80083a4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083aa:	2b04      	cmp	r3, #4
 80083ac:	d117      	bne.n	80083de <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083b2:	697a      	ldr	r2, [r7, #20]
 80083b4:	4313      	orrs	r3, r2
 80083b6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d00e      	beq.n	80083de <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f000 fa9d 	bl	8008900 <DMA_CheckFifoParam>
 80083c6:	4603      	mov	r3, r0
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d008      	beq.n	80083de <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2240      	movs	r2, #64	; 0x40
 80083d0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2201      	movs	r2, #1
 80083d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80083da:	2301      	movs	r3, #1
 80083dc:	e016      	b.n	800840c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	697a      	ldr	r2, [r7, #20]
 80083e4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f000 fa54 	bl	8008894 <DMA_CalcBaseAndBitshift>
 80083ec:	4603      	mov	r3, r0
 80083ee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083f4:	223f      	movs	r2, #63	; 0x3f
 80083f6:	409a      	lsls	r2, r3
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2200      	movs	r2, #0
 8008400:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2201      	movs	r2, #1
 8008406:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800840a:	2300      	movs	r3, #0
}
 800840c:	4618      	mov	r0, r3
 800840e:	3718      	adds	r7, #24
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}
 8008414:	f010803f 	.word	0xf010803f

08008418 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b086      	sub	sp, #24
 800841c:	af00      	add	r7, sp, #0
 800841e:	60f8      	str	r0, [r7, #12]
 8008420:	60b9      	str	r1, [r7, #8]
 8008422:	607a      	str	r2, [r7, #4]
 8008424:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008426:	2300      	movs	r3, #0
 8008428:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800842e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008436:	2b01      	cmp	r3, #1
 8008438:	d101      	bne.n	800843e <HAL_DMA_Start_IT+0x26>
 800843a:	2302      	movs	r3, #2
 800843c:	e040      	b.n	80084c0 <HAL_DMA_Start_IT+0xa8>
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2201      	movs	r2, #1
 8008442:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800844c:	b2db      	uxtb	r3, r3
 800844e:	2b01      	cmp	r3, #1
 8008450:	d12f      	bne.n	80084b2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2202      	movs	r2, #2
 8008456:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2200      	movs	r2, #0
 800845e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	687a      	ldr	r2, [r7, #4]
 8008464:	68b9      	ldr	r1, [r7, #8]
 8008466:	68f8      	ldr	r0, [r7, #12]
 8008468:	f000 f9e6 	bl	8008838 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008470:	223f      	movs	r2, #63	; 0x3f
 8008472:	409a      	lsls	r2, r3
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	681a      	ldr	r2, [r3, #0]
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f042 0216 	orr.w	r2, r2, #22
 8008486:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800848c:	2b00      	cmp	r3, #0
 800848e:	d007      	beq.n	80084a0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681a      	ldr	r2, [r3, #0]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f042 0208 	orr.w	r2, r2, #8
 800849e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	681a      	ldr	r2, [r3, #0]
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f042 0201 	orr.w	r2, r2, #1
 80084ae:	601a      	str	r2, [r3, #0]
 80084b0:	e005      	b.n	80084be <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2200      	movs	r2, #0
 80084b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80084ba:	2302      	movs	r3, #2
 80084bc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80084be:	7dfb      	ldrb	r3, [r7, #23]
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	3718      	adds	r7, #24
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}

080084c8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80084c8:	b480      	push	{r7}
 80084ca:	b083      	sub	sp, #12
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80084d6:	b2db      	uxtb	r3, r3
 80084d8:	2b02      	cmp	r3, #2
 80084da:	d004      	beq.n	80084e6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2280      	movs	r2, #128	; 0x80
 80084e0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80084e2:	2301      	movs	r3, #1
 80084e4:	e00c      	b.n	8008500 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2205      	movs	r2, #5
 80084ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	681a      	ldr	r2, [r3, #0]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f022 0201 	bic.w	r2, r2, #1
 80084fc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80084fe:	2300      	movs	r3, #0
}
 8008500:	4618      	mov	r0, r3
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b086      	sub	sp, #24
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008514:	2300      	movs	r3, #0
 8008516:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008518:	4b92      	ldr	r3, [pc, #584]	; (8008764 <HAL_DMA_IRQHandler+0x258>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	4a92      	ldr	r2, [pc, #584]	; (8008768 <HAL_DMA_IRQHandler+0x25c>)
 800851e:	fba2 2303 	umull	r2, r3, r2, r3
 8008522:	0a9b      	lsrs	r3, r3, #10
 8008524:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800852a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800852c:	693b      	ldr	r3, [r7, #16]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008536:	2208      	movs	r2, #8
 8008538:	409a      	lsls	r2, r3
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	4013      	ands	r3, r2
 800853e:	2b00      	cmp	r3, #0
 8008540:	d01a      	beq.n	8008578 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 0304 	and.w	r3, r3, #4
 800854c:	2b00      	cmp	r3, #0
 800854e:	d013      	beq.n	8008578 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f022 0204 	bic.w	r2, r2, #4
 800855e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008564:	2208      	movs	r2, #8
 8008566:	409a      	lsls	r2, r3
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008570:	f043 0201 	orr.w	r2, r3, #1
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800857c:	2201      	movs	r2, #1
 800857e:	409a      	lsls	r2, r3
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	4013      	ands	r3, r2
 8008584:	2b00      	cmp	r3, #0
 8008586:	d012      	beq.n	80085ae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	695b      	ldr	r3, [r3, #20]
 800858e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008592:	2b00      	cmp	r3, #0
 8008594:	d00b      	beq.n	80085ae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800859a:	2201      	movs	r2, #1
 800859c:	409a      	lsls	r2, r3
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085a6:	f043 0202 	orr.w	r2, r3, #2
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085b2:	2204      	movs	r2, #4
 80085b4:	409a      	lsls	r2, r3
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	4013      	ands	r3, r2
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d012      	beq.n	80085e4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f003 0302 	and.w	r3, r3, #2
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d00b      	beq.n	80085e4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085d0:	2204      	movs	r2, #4
 80085d2:	409a      	lsls	r2, r3
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085dc:	f043 0204 	orr.w	r2, r3, #4
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085e8:	2210      	movs	r2, #16
 80085ea:	409a      	lsls	r2, r3
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	4013      	ands	r3, r2
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d043      	beq.n	800867c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f003 0308 	and.w	r3, r3, #8
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d03c      	beq.n	800867c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008606:	2210      	movs	r2, #16
 8008608:	409a      	lsls	r2, r3
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008618:	2b00      	cmp	r3, #0
 800861a:	d018      	beq.n	800864e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008626:	2b00      	cmp	r3, #0
 8008628:	d108      	bne.n	800863c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800862e:	2b00      	cmp	r3, #0
 8008630:	d024      	beq.n	800867c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	4798      	blx	r3
 800863a:	e01f      	b.n	800867c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008640:	2b00      	cmp	r3, #0
 8008642:	d01b      	beq.n	800867c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	4798      	blx	r3
 800864c:	e016      	b.n	800867c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008658:	2b00      	cmp	r3, #0
 800865a:	d107      	bne.n	800866c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f022 0208 	bic.w	r2, r2, #8
 800866a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008670:	2b00      	cmp	r3, #0
 8008672:	d003      	beq.n	800867c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008680:	2220      	movs	r2, #32
 8008682:	409a      	lsls	r2, r3
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	4013      	ands	r3, r2
 8008688:	2b00      	cmp	r3, #0
 800868a:	f000 808e 	beq.w	80087aa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f003 0310 	and.w	r3, r3, #16
 8008698:	2b00      	cmp	r3, #0
 800869a:	f000 8086 	beq.w	80087aa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086a2:	2220      	movs	r2, #32
 80086a4:	409a      	lsls	r2, r3
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80086b0:	b2db      	uxtb	r3, r3
 80086b2:	2b05      	cmp	r3, #5
 80086b4:	d136      	bne.n	8008724 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	681a      	ldr	r2, [r3, #0]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f022 0216 	bic.w	r2, r2, #22
 80086c4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	695a      	ldr	r2, [r3, #20]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80086d4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d103      	bne.n	80086e6 <HAL_DMA_IRQHandler+0x1da>
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d007      	beq.n	80086f6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f022 0208 	bic.w	r2, r2, #8
 80086f4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086fa:	223f      	movs	r2, #63	; 0x3f
 80086fc:	409a      	lsls	r2, r3
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2200      	movs	r2, #0
 8008706:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2201      	movs	r2, #1
 800870e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008716:	2b00      	cmp	r3, #0
 8008718:	d07d      	beq.n	8008816 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	4798      	blx	r3
        }
        return;
 8008722:	e078      	b.n	8008816 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800872e:	2b00      	cmp	r3, #0
 8008730:	d01c      	beq.n	800876c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800873c:	2b00      	cmp	r3, #0
 800873e:	d108      	bne.n	8008752 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008744:	2b00      	cmp	r3, #0
 8008746:	d030      	beq.n	80087aa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	4798      	blx	r3
 8008750:	e02b      	b.n	80087aa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008756:	2b00      	cmp	r3, #0
 8008758:	d027      	beq.n	80087aa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800875e:	6878      	ldr	r0, [r7, #4]
 8008760:	4798      	blx	r3
 8008762:	e022      	b.n	80087aa <HAL_DMA_IRQHandler+0x29e>
 8008764:	20000000 	.word	0x20000000
 8008768:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008776:	2b00      	cmp	r3, #0
 8008778:	d10f      	bne.n	800879a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	681a      	ldr	r2, [r3, #0]
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f022 0210 	bic.w	r2, r2, #16
 8008788:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2200      	movs	r2, #0
 800878e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2201      	movs	r2, #1
 8008796:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d003      	beq.n	80087aa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d032      	beq.n	8008818 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087b6:	f003 0301 	and.w	r3, r3, #1
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d022      	beq.n	8008804 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2205      	movs	r2, #5
 80087c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	681a      	ldr	r2, [r3, #0]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f022 0201 	bic.w	r2, r2, #1
 80087d4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	3301      	adds	r3, #1
 80087da:	60bb      	str	r3, [r7, #8]
 80087dc:	697a      	ldr	r2, [r7, #20]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d307      	bcc.n	80087f2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f003 0301 	and.w	r3, r3, #1
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d1f2      	bne.n	80087d6 <HAL_DMA_IRQHandler+0x2ca>
 80087f0:	e000      	b.n	80087f4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80087f2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2200      	movs	r2, #0
 80087f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2201      	movs	r2, #1
 8008800:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008808:	2b00      	cmp	r3, #0
 800880a:	d005      	beq.n	8008818 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	4798      	blx	r3
 8008814:	e000      	b.n	8008818 <HAL_DMA_IRQHandler+0x30c>
        return;
 8008816:	bf00      	nop
    }
  }
}
 8008818:	3718      	adds	r7, #24
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}
 800881e:	bf00      	nop

08008820 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008820:	b480      	push	{r7}
 8008822:	b083      	sub	sp, #12
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800882c:	4618      	mov	r0, r3
 800882e:	370c      	adds	r7, #12
 8008830:	46bd      	mov	sp, r7
 8008832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008836:	4770      	bx	lr

08008838 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008838:	b480      	push	{r7}
 800883a:	b085      	sub	sp, #20
 800883c:	af00      	add	r7, sp, #0
 800883e:	60f8      	str	r0, [r7, #12]
 8008840:	60b9      	str	r1, [r7, #8]
 8008842:	607a      	str	r2, [r7, #4]
 8008844:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	681a      	ldr	r2, [r3, #0]
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008854:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	683a      	ldr	r2, [r7, #0]
 800885c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	689b      	ldr	r3, [r3, #8]
 8008862:	2b40      	cmp	r3, #64	; 0x40
 8008864:	d108      	bne.n	8008878 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	687a      	ldr	r2, [r7, #4]
 800886c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	68ba      	ldr	r2, [r7, #8]
 8008874:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008876:	e007      	b.n	8008888 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	68ba      	ldr	r2, [r7, #8]
 800887e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	687a      	ldr	r2, [r7, #4]
 8008886:	60da      	str	r2, [r3, #12]
}
 8008888:	bf00      	nop
 800888a:	3714      	adds	r7, #20
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr

08008894 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008894:	b480      	push	{r7}
 8008896:	b085      	sub	sp, #20
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	b2db      	uxtb	r3, r3
 80088a2:	3b10      	subs	r3, #16
 80088a4:	4a14      	ldr	r2, [pc, #80]	; (80088f8 <DMA_CalcBaseAndBitshift+0x64>)
 80088a6:	fba2 2303 	umull	r2, r3, r2, r3
 80088aa:	091b      	lsrs	r3, r3, #4
 80088ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80088ae:	4a13      	ldr	r2, [pc, #76]	; (80088fc <DMA_CalcBaseAndBitshift+0x68>)
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	4413      	add	r3, r2
 80088b4:	781b      	ldrb	r3, [r3, #0]
 80088b6:	461a      	mov	r2, r3
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	2b03      	cmp	r3, #3
 80088c0:	d909      	bls.n	80088d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80088ca:	f023 0303 	bic.w	r3, r3, #3
 80088ce:	1d1a      	adds	r2, r3, #4
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	659a      	str	r2, [r3, #88]	; 0x58
 80088d4:	e007      	b.n	80088e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80088de:	f023 0303 	bic.w	r3, r3, #3
 80088e2:	687a      	ldr	r2, [r7, #4]
 80088e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80088ea:	4618      	mov	r0, r3
 80088ec:	3714      	adds	r7, #20
 80088ee:	46bd      	mov	sp, r7
 80088f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f4:	4770      	bx	lr
 80088f6:	bf00      	nop
 80088f8:	aaaaaaab 	.word	0xaaaaaaab
 80088fc:	08018728 	.word	0x08018728

08008900 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008900:	b480      	push	{r7}
 8008902:	b085      	sub	sp, #20
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008908:	2300      	movs	r3, #0
 800890a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008910:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	699b      	ldr	r3, [r3, #24]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d11f      	bne.n	800895a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	2b03      	cmp	r3, #3
 800891e:	d855      	bhi.n	80089cc <DMA_CheckFifoParam+0xcc>
 8008920:	a201      	add	r2, pc, #4	; (adr r2, 8008928 <DMA_CheckFifoParam+0x28>)
 8008922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008926:	bf00      	nop
 8008928:	08008939 	.word	0x08008939
 800892c:	0800894b 	.word	0x0800894b
 8008930:	08008939 	.word	0x08008939
 8008934:	080089cd 	.word	0x080089cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800893c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008940:	2b00      	cmp	r3, #0
 8008942:	d045      	beq.n	80089d0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8008944:	2301      	movs	r3, #1
 8008946:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008948:	e042      	b.n	80089d0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800894e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008952:	d13f      	bne.n	80089d4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8008954:	2301      	movs	r3, #1
 8008956:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008958:	e03c      	b.n	80089d4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	699b      	ldr	r3, [r3, #24]
 800895e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008962:	d121      	bne.n	80089a8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008964:	68bb      	ldr	r3, [r7, #8]
 8008966:	2b03      	cmp	r3, #3
 8008968:	d836      	bhi.n	80089d8 <DMA_CheckFifoParam+0xd8>
 800896a:	a201      	add	r2, pc, #4	; (adr r2, 8008970 <DMA_CheckFifoParam+0x70>)
 800896c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008970:	08008981 	.word	0x08008981
 8008974:	08008987 	.word	0x08008987
 8008978:	08008981 	.word	0x08008981
 800897c:	08008999 	.word	0x08008999
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008980:	2301      	movs	r3, #1
 8008982:	73fb      	strb	r3, [r7, #15]
      break;
 8008984:	e02f      	b.n	80089e6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800898a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800898e:	2b00      	cmp	r3, #0
 8008990:	d024      	beq.n	80089dc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8008992:	2301      	movs	r3, #1
 8008994:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008996:	e021      	b.n	80089dc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800899c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80089a0:	d11e      	bne.n	80089e0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80089a2:	2301      	movs	r3, #1
 80089a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80089a6:	e01b      	b.n	80089e0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	2b02      	cmp	r3, #2
 80089ac:	d902      	bls.n	80089b4 <DMA_CheckFifoParam+0xb4>
 80089ae:	2b03      	cmp	r3, #3
 80089b0:	d003      	beq.n	80089ba <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80089b2:	e018      	b.n	80089e6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80089b4:	2301      	movs	r3, #1
 80089b6:	73fb      	strb	r3, [r7, #15]
      break;
 80089b8:	e015      	b.n	80089e6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d00e      	beq.n	80089e4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80089c6:	2301      	movs	r3, #1
 80089c8:	73fb      	strb	r3, [r7, #15]
      break;
 80089ca:	e00b      	b.n	80089e4 <DMA_CheckFifoParam+0xe4>
      break;
 80089cc:	bf00      	nop
 80089ce:	e00a      	b.n	80089e6 <DMA_CheckFifoParam+0xe6>
      break;
 80089d0:	bf00      	nop
 80089d2:	e008      	b.n	80089e6 <DMA_CheckFifoParam+0xe6>
      break;
 80089d4:	bf00      	nop
 80089d6:	e006      	b.n	80089e6 <DMA_CheckFifoParam+0xe6>
      break;
 80089d8:	bf00      	nop
 80089da:	e004      	b.n	80089e6 <DMA_CheckFifoParam+0xe6>
      break;
 80089dc:	bf00      	nop
 80089de:	e002      	b.n	80089e6 <DMA_CheckFifoParam+0xe6>
      break;   
 80089e0:	bf00      	nop
 80089e2:	e000      	b.n	80089e6 <DMA_CheckFifoParam+0xe6>
      break;
 80089e4:	bf00      	nop
    }
  } 
  
  return status; 
 80089e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	3714      	adds	r7, #20
 80089ec:	46bd      	mov	sp, r7
 80089ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f2:	4770      	bx	lr

080089f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80089f4:	b480      	push	{r7}
 80089f6:	b089      	sub	sp, #36	; 0x24
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
 80089fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80089fe:	2300      	movs	r3, #0
 8008a00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008a02:	2300      	movs	r3, #0
 8008a04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008a06:	2300      	movs	r3, #0
 8008a08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	61fb      	str	r3, [r7, #28]
 8008a0e:	e177      	b.n	8008d00 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008a10:	2201      	movs	r2, #1
 8008a12:	69fb      	ldr	r3, [r7, #28]
 8008a14:	fa02 f303 	lsl.w	r3, r2, r3
 8008a18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	697a      	ldr	r2, [r7, #20]
 8008a20:	4013      	ands	r3, r2
 8008a22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008a24:	693a      	ldr	r2, [r7, #16]
 8008a26:	697b      	ldr	r3, [r7, #20]
 8008a28:	429a      	cmp	r2, r3
 8008a2a:	f040 8166 	bne.w	8008cfa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	685b      	ldr	r3, [r3, #4]
 8008a32:	2b01      	cmp	r3, #1
 8008a34:	d00b      	beq.n	8008a4e <HAL_GPIO_Init+0x5a>
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	685b      	ldr	r3, [r3, #4]
 8008a3a:	2b02      	cmp	r3, #2
 8008a3c:	d007      	beq.n	8008a4e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008a42:	2b11      	cmp	r3, #17
 8008a44:	d003      	beq.n	8008a4e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	2b12      	cmp	r3, #18
 8008a4c:	d130      	bne.n	8008ab0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	689b      	ldr	r3, [r3, #8]
 8008a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008a54:	69fb      	ldr	r3, [r7, #28]
 8008a56:	005b      	lsls	r3, r3, #1
 8008a58:	2203      	movs	r2, #3
 8008a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a5e:	43db      	mvns	r3, r3
 8008a60:	69ba      	ldr	r2, [r7, #24]
 8008a62:	4013      	ands	r3, r2
 8008a64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	68da      	ldr	r2, [r3, #12]
 8008a6a:	69fb      	ldr	r3, [r7, #28]
 8008a6c:	005b      	lsls	r3, r3, #1
 8008a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a72:	69ba      	ldr	r2, [r7, #24]
 8008a74:	4313      	orrs	r3, r2
 8008a76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	69ba      	ldr	r2, [r7, #24]
 8008a7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008a84:	2201      	movs	r2, #1
 8008a86:	69fb      	ldr	r3, [r7, #28]
 8008a88:	fa02 f303 	lsl.w	r3, r2, r3
 8008a8c:	43db      	mvns	r3, r3
 8008a8e:	69ba      	ldr	r2, [r7, #24]
 8008a90:	4013      	ands	r3, r2
 8008a92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	091b      	lsrs	r3, r3, #4
 8008a9a:	f003 0201 	and.w	r2, r3, #1
 8008a9e:	69fb      	ldr	r3, [r7, #28]
 8008aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8008aa4:	69ba      	ldr	r2, [r7, #24]
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	69ba      	ldr	r2, [r7, #24]
 8008aae:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	68db      	ldr	r3, [r3, #12]
 8008ab4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008ab6:	69fb      	ldr	r3, [r7, #28]
 8008ab8:	005b      	lsls	r3, r3, #1
 8008aba:	2203      	movs	r2, #3
 8008abc:	fa02 f303 	lsl.w	r3, r2, r3
 8008ac0:	43db      	mvns	r3, r3
 8008ac2:	69ba      	ldr	r2, [r7, #24]
 8008ac4:	4013      	ands	r3, r2
 8008ac6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	689a      	ldr	r2, [r3, #8]
 8008acc:	69fb      	ldr	r3, [r7, #28]
 8008ace:	005b      	lsls	r3, r3, #1
 8008ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ad4:	69ba      	ldr	r2, [r7, #24]
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	69ba      	ldr	r2, [r7, #24]
 8008ade:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	2b02      	cmp	r3, #2
 8008ae6:	d003      	beq.n	8008af0 <HAL_GPIO_Init+0xfc>
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	2b12      	cmp	r3, #18
 8008aee:	d123      	bne.n	8008b38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008af0:	69fb      	ldr	r3, [r7, #28]
 8008af2:	08da      	lsrs	r2, r3, #3
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	3208      	adds	r2, #8
 8008af8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008afc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008afe:	69fb      	ldr	r3, [r7, #28]
 8008b00:	f003 0307 	and.w	r3, r3, #7
 8008b04:	009b      	lsls	r3, r3, #2
 8008b06:	220f      	movs	r2, #15
 8008b08:	fa02 f303 	lsl.w	r3, r2, r3
 8008b0c:	43db      	mvns	r3, r3
 8008b0e:	69ba      	ldr	r2, [r7, #24]
 8008b10:	4013      	ands	r3, r2
 8008b12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	691a      	ldr	r2, [r3, #16]
 8008b18:	69fb      	ldr	r3, [r7, #28]
 8008b1a:	f003 0307 	and.w	r3, r3, #7
 8008b1e:	009b      	lsls	r3, r3, #2
 8008b20:	fa02 f303 	lsl.w	r3, r2, r3
 8008b24:	69ba      	ldr	r2, [r7, #24]
 8008b26:	4313      	orrs	r3, r2
 8008b28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008b2a:	69fb      	ldr	r3, [r7, #28]
 8008b2c:	08da      	lsrs	r2, r3, #3
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	3208      	adds	r2, #8
 8008b32:	69b9      	ldr	r1, [r7, #24]
 8008b34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008b3e:	69fb      	ldr	r3, [r7, #28]
 8008b40:	005b      	lsls	r3, r3, #1
 8008b42:	2203      	movs	r2, #3
 8008b44:	fa02 f303 	lsl.w	r3, r2, r3
 8008b48:	43db      	mvns	r3, r3
 8008b4a:	69ba      	ldr	r2, [r7, #24]
 8008b4c:	4013      	ands	r3, r2
 8008b4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	685b      	ldr	r3, [r3, #4]
 8008b54:	f003 0203 	and.w	r2, r3, #3
 8008b58:	69fb      	ldr	r3, [r7, #28]
 8008b5a:	005b      	lsls	r3, r3, #1
 8008b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8008b60:	69ba      	ldr	r2, [r7, #24]
 8008b62:	4313      	orrs	r3, r2
 8008b64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	69ba      	ldr	r2, [r7, #24]
 8008b6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	685b      	ldr	r3, [r3, #4]
 8008b70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	f000 80c0 	beq.w	8008cfa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	60fb      	str	r3, [r7, #12]
 8008b7e:	4b65      	ldr	r3, [pc, #404]	; (8008d14 <HAL_GPIO_Init+0x320>)
 8008b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b82:	4a64      	ldr	r2, [pc, #400]	; (8008d14 <HAL_GPIO_Init+0x320>)
 8008b84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008b88:	6453      	str	r3, [r2, #68]	; 0x44
 8008b8a:	4b62      	ldr	r3, [pc, #392]	; (8008d14 <HAL_GPIO_Init+0x320>)
 8008b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008b92:	60fb      	str	r3, [r7, #12]
 8008b94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008b96:	4a60      	ldr	r2, [pc, #384]	; (8008d18 <HAL_GPIO_Init+0x324>)
 8008b98:	69fb      	ldr	r3, [r7, #28]
 8008b9a:	089b      	lsrs	r3, r3, #2
 8008b9c:	3302      	adds	r3, #2
 8008b9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008ba4:	69fb      	ldr	r3, [r7, #28]
 8008ba6:	f003 0303 	and.w	r3, r3, #3
 8008baa:	009b      	lsls	r3, r3, #2
 8008bac:	220f      	movs	r2, #15
 8008bae:	fa02 f303 	lsl.w	r3, r2, r3
 8008bb2:	43db      	mvns	r3, r3
 8008bb4:	69ba      	ldr	r2, [r7, #24]
 8008bb6:	4013      	ands	r3, r2
 8008bb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	4a57      	ldr	r2, [pc, #348]	; (8008d1c <HAL_GPIO_Init+0x328>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d037      	beq.n	8008c32 <HAL_GPIO_Init+0x23e>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	4a56      	ldr	r2, [pc, #344]	; (8008d20 <HAL_GPIO_Init+0x32c>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d031      	beq.n	8008c2e <HAL_GPIO_Init+0x23a>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	4a55      	ldr	r2, [pc, #340]	; (8008d24 <HAL_GPIO_Init+0x330>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d02b      	beq.n	8008c2a <HAL_GPIO_Init+0x236>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	4a54      	ldr	r2, [pc, #336]	; (8008d28 <HAL_GPIO_Init+0x334>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d025      	beq.n	8008c26 <HAL_GPIO_Init+0x232>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	4a53      	ldr	r2, [pc, #332]	; (8008d2c <HAL_GPIO_Init+0x338>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d01f      	beq.n	8008c22 <HAL_GPIO_Init+0x22e>
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	4a52      	ldr	r2, [pc, #328]	; (8008d30 <HAL_GPIO_Init+0x33c>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d019      	beq.n	8008c1e <HAL_GPIO_Init+0x22a>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	4a51      	ldr	r2, [pc, #324]	; (8008d34 <HAL_GPIO_Init+0x340>)
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d013      	beq.n	8008c1a <HAL_GPIO_Init+0x226>
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	4a50      	ldr	r2, [pc, #320]	; (8008d38 <HAL_GPIO_Init+0x344>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d00d      	beq.n	8008c16 <HAL_GPIO_Init+0x222>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	4a4f      	ldr	r2, [pc, #316]	; (8008d3c <HAL_GPIO_Init+0x348>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d007      	beq.n	8008c12 <HAL_GPIO_Init+0x21e>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	4a4e      	ldr	r2, [pc, #312]	; (8008d40 <HAL_GPIO_Init+0x34c>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d101      	bne.n	8008c0e <HAL_GPIO_Init+0x21a>
 8008c0a:	2309      	movs	r3, #9
 8008c0c:	e012      	b.n	8008c34 <HAL_GPIO_Init+0x240>
 8008c0e:	230a      	movs	r3, #10
 8008c10:	e010      	b.n	8008c34 <HAL_GPIO_Init+0x240>
 8008c12:	2308      	movs	r3, #8
 8008c14:	e00e      	b.n	8008c34 <HAL_GPIO_Init+0x240>
 8008c16:	2307      	movs	r3, #7
 8008c18:	e00c      	b.n	8008c34 <HAL_GPIO_Init+0x240>
 8008c1a:	2306      	movs	r3, #6
 8008c1c:	e00a      	b.n	8008c34 <HAL_GPIO_Init+0x240>
 8008c1e:	2305      	movs	r3, #5
 8008c20:	e008      	b.n	8008c34 <HAL_GPIO_Init+0x240>
 8008c22:	2304      	movs	r3, #4
 8008c24:	e006      	b.n	8008c34 <HAL_GPIO_Init+0x240>
 8008c26:	2303      	movs	r3, #3
 8008c28:	e004      	b.n	8008c34 <HAL_GPIO_Init+0x240>
 8008c2a:	2302      	movs	r3, #2
 8008c2c:	e002      	b.n	8008c34 <HAL_GPIO_Init+0x240>
 8008c2e:	2301      	movs	r3, #1
 8008c30:	e000      	b.n	8008c34 <HAL_GPIO_Init+0x240>
 8008c32:	2300      	movs	r3, #0
 8008c34:	69fa      	ldr	r2, [r7, #28]
 8008c36:	f002 0203 	and.w	r2, r2, #3
 8008c3a:	0092      	lsls	r2, r2, #2
 8008c3c:	4093      	lsls	r3, r2
 8008c3e:	69ba      	ldr	r2, [r7, #24]
 8008c40:	4313      	orrs	r3, r2
 8008c42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008c44:	4934      	ldr	r1, [pc, #208]	; (8008d18 <HAL_GPIO_Init+0x324>)
 8008c46:	69fb      	ldr	r3, [r7, #28]
 8008c48:	089b      	lsrs	r3, r3, #2
 8008c4a:	3302      	adds	r3, #2
 8008c4c:	69ba      	ldr	r2, [r7, #24]
 8008c4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008c52:	4b3c      	ldr	r3, [pc, #240]	; (8008d44 <HAL_GPIO_Init+0x350>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	43db      	mvns	r3, r3
 8008c5c:	69ba      	ldr	r2, [r7, #24]
 8008c5e:	4013      	ands	r3, r2
 8008c60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	685b      	ldr	r3, [r3, #4]
 8008c66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d003      	beq.n	8008c76 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8008c6e:	69ba      	ldr	r2, [r7, #24]
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	4313      	orrs	r3, r2
 8008c74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008c76:	4a33      	ldr	r2, [pc, #204]	; (8008d44 <HAL_GPIO_Init+0x350>)
 8008c78:	69bb      	ldr	r3, [r7, #24]
 8008c7a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008c7c:	4b31      	ldr	r3, [pc, #196]	; (8008d44 <HAL_GPIO_Init+0x350>)
 8008c7e:	685b      	ldr	r3, [r3, #4]
 8008c80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	43db      	mvns	r3, r3
 8008c86:	69ba      	ldr	r2, [r7, #24]
 8008c88:	4013      	ands	r3, r2
 8008c8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d003      	beq.n	8008ca0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8008c98:	69ba      	ldr	r2, [r7, #24]
 8008c9a:	693b      	ldr	r3, [r7, #16]
 8008c9c:	4313      	orrs	r3, r2
 8008c9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008ca0:	4a28      	ldr	r2, [pc, #160]	; (8008d44 <HAL_GPIO_Init+0x350>)
 8008ca2:	69bb      	ldr	r3, [r7, #24]
 8008ca4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008ca6:	4b27      	ldr	r3, [pc, #156]	; (8008d44 <HAL_GPIO_Init+0x350>)
 8008ca8:	689b      	ldr	r3, [r3, #8]
 8008caa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008cac:	693b      	ldr	r3, [r7, #16]
 8008cae:	43db      	mvns	r3, r3
 8008cb0:	69ba      	ldr	r2, [r7, #24]
 8008cb2:	4013      	ands	r3, r2
 8008cb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d003      	beq.n	8008cca <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8008cc2:	69ba      	ldr	r2, [r7, #24]
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008cca:	4a1e      	ldr	r2, [pc, #120]	; (8008d44 <HAL_GPIO_Init+0x350>)
 8008ccc:	69bb      	ldr	r3, [r7, #24]
 8008cce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008cd0:	4b1c      	ldr	r3, [pc, #112]	; (8008d44 <HAL_GPIO_Init+0x350>)
 8008cd2:	68db      	ldr	r3, [r3, #12]
 8008cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008cd6:	693b      	ldr	r3, [r7, #16]
 8008cd8:	43db      	mvns	r3, r3
 8008cda:	69ba      	ldr	r2, [r7, #24]
 8008cdc:	4013      	ands	r3, r2
 8008cde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	685b      	ldr	r3, [r3, #4]
 8008ce4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d003      	beq.n	8008cf4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008cec:	69ba      	ldr	r2, [r7, #24]
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008cf4:	4a13      	ldr	r2, [pc, #76]	; (8008d44 <HAL_GPIO_Init+0x350>)
 8008cf6:	69bb      	ldr	r3, [r7, #24]
 8008cf8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008cfa:	69fb      	ldr	r3, [r7, #28]
 8008cfc:	3301      	adds	r3, #1
 8008cfe:	61fb      	str	r3, [r7, #28]
 8008d00:	69fb      	ldr	r3, [r7, #28]
 8008d02:	2b0f      	cmp	r3, #15
 8008d04:	f67f ae84 	bls.w	8008a10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008d08:	bf00      	nop
 8008d0a:	3724      	adds	r7, #36	; 0x24
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d12:	4770      	bx	lr
 8008d14:	40023800 	.word	0x40023800
 8008d18:	40013800 	.word	0x40013800
 8008d1c:	40020000 	.word	0x40020000
 8008d20:	40020400 	.word	0x40020400
 8008d24:	40020800 	.word	0x40020800
 8008d28:	40020c00 	.word	0x40020c00
 8008d2c:	40021000 	.word	0x40021000
 8008d30:	40021400 	.word	0x40021400
 8008d34:	40021800 	.word	0x40021800
 8008d38:	40021c00 	.word	0x40021c00
 8008d3c:	40022000 	.word	0x40022000
 8008d40:	40022400 	.word	0x40022400
 8008d44:	40013c00 	.word	0x40013c00

08008d48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b085      	sub	sp, #20
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	460b      	mov	r3, r1
 8008d52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	691a      	ldr	r2, [r3, #16]
 8008d58:	887b      	ldrh	r3, [r7, #2]
 8008d5a:	4013      	ands	r3, r2
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d002      	beq.n	8008d66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008d60:	2301      	movs	r3, #1
 8008d62:	73fb      	strb	r3, [r7, #15]
 8008d64:	e001      	b.n	8008d6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008d66:	2300      	movs	r3, #0
 8008d68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	3714      	adds	r7, #20
 8008d70:	46bd      	mov	sp, r7
 8008d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d76:	4770      	bx	lr

08008d78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b083      	sub	sp, #12
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
 8008d80:	460b      	mov	r3, r1
 8008d82:	807b      	strh	r3, [r7, #2]
 8008d84:	4613      	mov	r3, r2
 8008d86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008d88:	787b      	ldrb	r3, [r7, #1]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d003      	beq.n	8008d96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008d8e:	887a      	ldrh	r2, [r7, #2]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008d94:	e003      	b.n	8008d9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008d96:	887b      	ldrh	r3, [r7, #2]
 8008d98:	041a      	lsls	r2, r3, #16
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	619a      	str	r2, [r3, #24]
}
 8008d9e:	bf00      	nop
 8008da0:	370c      	adds	r7, #12
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr
	...

08008dac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b082      	sub	sp, #8
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	4603      	mov	r3, r0
 8008db4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008db6:	4b08      	ldr	r3, [pc, #32]	; (8008dd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008db8:	695a      	ldr	r2, [r3, #20]
 8008dba:	88fb      	ldrh	r3, [r7, #6]
 8008dbc:	4013      	ands	r3, r2
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d006      	beq.n	8008dd0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8008dc2:	4a05      	ldr	r2, [pc, #20]	; (8008dd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008dc4:	88fb      	ldrh	r3, [r7, #6]
 8008dc6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008dc8:	88fb      	ldrh	r3, [r7, #6]
 8008dca:	4618      	mov	r0, r3
 8008dcc:	f7fb fbcf 	bl	800456e <HAL_GPIO_EXTI_Callback>
  }
}
 8008dd0:	bf00      	nop
 8008dd2:	3708      	adds	r7, #8
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}
 8008dd8:	40013c00 	.word	0x40013c00

08008ddc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b084      	sub	sp, #16
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d101      	bne.n	8008dee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008dea:	2301      	movs	r3, #1
 8008dec:	e11f      	b.n	800902e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d106      	bne.n	8008e08 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f7fc fc2e 	bl	8005664 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2224      	movs	r2, #36	; 0x24
 8008e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	681a      	ldr	r2, [r3, #0]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f022 0201 	bic.w	r2, r2, #1
 8008e1e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	681a      	ldr	r2, [r3, #0]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008e2e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	681a      	ldr	r2, [r3, #0]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008e3e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008e40:	f001 f96e 	bl	800a120 <HAL_RCC_GetPCLK1Freq>
 8008e44:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	685b      	ldr	r3, [r3, #4]
 8008e4a:	4a7b      	ldr	r2, [pc, #492]	; (8009038 <HAL_I2C_Init+0x25c>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d807      	bhi.n	8008e60 <HAL_I2C_Init+0x84>
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	4a7a      	ldr	r2, [pc, #488]	; (800903c <HAL_I2C_Init+0x260>)
 8008e54:	4293      	cmp	r3, r2
 8008e56:	bf94      	ite	ls
 8008e58:	2301      	movls	r3, #1
 8008e5a:	2300      	movhi	r3, #0
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	e006      	b.n	8008e6e <HAL_I2C_Init+0x92>
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	4a77      	ldr	r2, [pc, #476]	; (8009040 <HAL_I2C_Init+0x264>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	bf94      	ite	ls
 8008e68:	2301      	movls	r3, #1
 8008e6a:	2300      	movhi	r3, #0
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d001      	beq.n	8008e76 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008e72:	2301      	movs	r3, #1
 8008e74:	e0db      	b.n	800902e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	4a72      	ldr	r2, [pc, #456]	; (8009044 <HAL_I2C_Init+0x268>)
 8008e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8008e7e:	0c9b      	lsrs	r3, r3, #18
 8008e80:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	685b      	ldr	r3, [r3, #4]
 8008e88:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	68ba      	ldr	r2, [r7, #8]
 8008e92:	430a      	orrs	r2, r1
 8008e94:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	6a1b      	ldr	r3, [r3, #32]
 8008e9c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	685b      	ldr	r3, [r3, #4]
 8008ea4:	4a64      	ldr	r2, [pc, #400]	; (8009038 <HAL_I2C_Init+0x25c>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d802      	bhi.n	8008eb0 <HAL_I2C_Init+0xd4>
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	3301      	adds	r3, #1
 8008eae:	e009      	b.n	8008ec4 <HAL_I2C_Init+0xe8>
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008eb6:	fb02 f303 	mul.w	r3, r2, r3
 8008eba:	4a63      	ldr	r2, [pc, #396]	; (8009048 <HAL_I2C_Init+0x26c>)
 8008ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8008ec0:	099b      	lsrs	r3, r3, #6
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	687a      	ldr	r2, [r7, #4]
 8008ec6:	6812      	ldr	r2, [r2, #0]
 8008ec8:	430b      	orrs	r3, r1
 8008eca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	69db      	ldr	r3, [r3, #28]
 8008ed2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008ed6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	685b      	ldr	r3, [r3, #4]
 8008ede:	4956      	ldr	r1, [pc, #344]	; (8009038 <HAL_I2C_Init+0x25c>)
 8008ee0:	428b      	cmp	r3, r1
 8008ee2:	d80d      	bhi.n	8008f00 <HAL_I2C_Init+0x124>
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	1e59      	subs	r1, r3, #1
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	685b      	ldr	r3, [r3, #4]
 8008eec:	005b      	lsls	r3, r3, #1
 8008eee:	fbb1 f3f3 	udiv	r3, r1, r3
 8008ef2:	3301      	adds	r3, #1
 8008ef4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008ef8:	2b04      	cmp	r3, #4
 8008efa:	bf38      	it	cc
 8008efc:	2304      	movcc	r3, #4
 8008efe:	e04f      	b.n	8008fa0 <HAL_I2C_Init+0x1c4>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	689b      	ldr	r3, [r3, #8]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d111      	bne.n	8008f2c <HAL_I2C_Init+0x150>
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	1e58      	subs	r0, r3, #1
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	6859      	ldr	r1, [r3, #4]
 8008f10:	460b      	mov	r3, r1
 8008f12:	005b      	lsls	r3, r3, #1
 8008f14:	440b      	add	r3, r1
 8008f16:	fbb0 f3f3 	udiv	r3, r0, r3
 8008f1a:	3301      	adds	r3, #1
 8008f1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	bf0c      	ite	eq
 8008f24:	2301      	moveq	r3, #1
 8008f26:	2300      	movne	r3, #0
 8008f28:	b2db      	uxtb	r3, r3
 8008f2a:	e012      	b.n	8008f52 <HAL_I2C_Init+0x176>
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	1e58      	subs	r0, r3, #1
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	6859      	ldr	r1, [r3, #4]
 8008f34:	460b      	mov	r3, r1
 8008f36:	009b      	lsls	r3, r3, #2
 8008f38:	440b      	add	r3, r1
 8008f3a:	0099      	lsls	r1, r3, #2
 8008f3c:	440b      	add	r3, r1
 8008f3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008f42:	3301      	adds	r3, #1
 8008f44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	bf0c      	ite	eq
 8008f4c:	2301      	moveq	r3, #1
 8008f4e:	2300      	movne	r3, #0
 8008f50:	b2db      	uxtb	r3, r3
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d001      	beq.n	8008f5a <HAL_I2C_Init+0x17e>
 8008f56:	2301      	movs	r3, #1
 8008f58:	e022      	b.n	8008fa0 <HAL_I2C_Init+0x1c4>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	689b      	ldr	r3, [r3, #8]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d10e      	bne.n	8008f80 <HAL_I2C_Init+0x1a4>
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	1e58      	subs	r0, r3, #1
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	6859      	ldr	r1, [r3, #4]
 8008f6a:	460b      	mov	r3, r1
 8008f6c:	005b      	lsls	r3, r3, #1
 8008f6e:	440b      	add	r3, r1
 8008f70:	fbb0 f3f3 	udiv	r3, r0, r3
 8008f74:	3301      	adds	r3, #1
 8008f76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008f7e:	e00f      	b.n	8008fa0 <HAL_I2C_Init+0x1c4>
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	1e58      	subs	r0, r3, #1
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6859      	ldr	r1, [r3, #4]
 8008f88:	460b      	mov	r3, r1
 8008f8a:	009b      	lsls	r3, r3, #2
 8008f8c:	440b      	add	r3, r1
 8008f8e:	0099      	lsls	r1, r3, #2
 8008f90:	440b      	add	r3, r1
 8008f92:	fbb0 f3f3 	udiv	r3, r0, r3
 8008f96:	3301      	adds	r3, #1
 8008f98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f9c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008fa0:	6879      	ldr	r1, [r7, #4]
 8008fa2:	6809      	ldr	r1, [r1, #0]
 8008fa4:	4313      	orrs	r3, r2
 8008fa6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	69da      	ldr	r2, [r3, #28]
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6a1b      	ldr	r3, [r3, #32]
 8008fba:	431a      	orrs	r2, r3
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	430a      	orrs	r2, r1
 8008fc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	689b      	ldr	r3, [r3, #8]
 8008fca:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008fce:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008fd2:	687a      	ldr	r2, [r7, #4]
 8008fd4:	6911      	ldr	r1, [r2, #16]
 8008fd6:	687a      	ldr	r2, [r7, #4]
 8008fd8:	68d2      	ldr	r2, [r2, #12]
 8008fda:	4311      	orrs	r1, r2
 8008fdc:	687a      	ldr	r2, [r7, #4]
 8008fde:	6812      	ldr	r2, [r2, #0]
 8008fe0:	430b      	orrs	r3, r1
 8008fe2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	68db      	ldr	r3, [r3, #12]
 8008fea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	695a      	ldr	r2, [r3, #20]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	699b      	ldr	r3, [r3, #24]
 8008ff6:	431a      	orrs	r2, r3
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	430a      	orrs	r2, r1
 8008ffe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	681a      	ldr	r2, [r3, #0]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f042 0201 	orr.w	r2, r2, #1
 800900e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2200      	movs	r2, #0
 8009014:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2220      	movs	r2, #32
 800901a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2200      	movs	r2, #0
 8009022:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2200      	movs	r2, #0
 8009028:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800902c:	2300      	movs	r3, #0
}
 800902e:	4618      	mov	r0, r3
 8009030:	3710      	adds	r7, #16
 8009032:	46bd      	mov	sp, r7
 8009034:	bd80      	pop	{r7, pc}
 8009036:	bf00      	nop
 8009038:	000186a0 	.word	0x000186a0
 800903c:	001e847f 	.word	0x001e847f
 8009040:	003d08ff 	.word	0x003d08ff
 8009044:	431bde83 	.word	0x431bde83
 8009048:	10624dd3 	.word	0x10624dd3

0800904c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b088      	sub	sp, #32
 8009050:	af02      	add	r7, sp, #8
 8009052:	60f8      	str	r0, [r7, #12]
 8009054:	607a      	str	r2, [r7, #4]
 8009056:	461a      	mov	r2, r3
 8009058:	460b      	mov	r3, r1
 800905a:	817b      	strh	r3, [r7, #10]
 800905c:	4613      	mov	r3, r2
 800905e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009060:	f7fe fbe8 	bl	8007834 <HAL_GetTick>
 8009064:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800906c:	b2db      	uxtb	r3, r3
 800906e:	2b20      	cmp	r3, #32
 8009070:	f040 80e0 	bne.w	8009234 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	9300      	str	r3, [sp, #0]
 8009078:	2319      	movs	r3, #25
 800907a:	2201      	movs	r2, #1
 800907c:	4970      	ldr	r1, [pc, #448]	; (8009240 <HAL_I2C_Master_Transmit+0x1f4>)
 800907e:	68f8      	ldr	r0, [r7, #12]
 8009080:	f000 fc58 	bl	8009934 <I2C_WaitOnFlagUntilTimeout>
 8009084:	4603      	mov	r3, r0
 8009086:	2b00      	cmp	r3, #0
 8009088:	d001      	beq.n	800908e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800908a:	2302      	movs	r3, #2
 800908c:	e0d3      	b.n	8009236 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009094:	2b01      	cmp	r3, #1
 8009096:	d101      	bne.n	800909c <HAL_I2C_Master_Transmit+0x50>
 8009098:	2302      	movs	r3, #2
 800909a:	e0cc      	b.n	8009236 <HAL_I2C_Master_Transmit+0x1ea>
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	2201      	movs	r2, #1
 80090a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f003 0301 	and.w	r3, r3, #1
 80090ae:	2b01      	cmp	r3, #1
 80090b0:	d007      	beq.n	80090c2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	681a      	ldr	r2, [r3, #0]
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f042 0201 	orr.w	r2, r2, #1
 80090c0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	681a      	ldr	r2, [r3, #0]
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80090d0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2221      	movs	r2, #33	; 0x21
 80090d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2210      	movs	r2, #16
 80090de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2200      	movs	r2, #0
 80090e6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	687a      	ldr	r2, [r7, #4]
 80090ec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	893a      	ldrh	r2, [r7, #8]
 80090f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090f8:	b29a      	uxth	r2, r3
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	4a50      	ldr	r2, [pc, #320]	; (8009244 <HAL_I2C_Master_Transmit+0x1f8>)
 8009102:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009104:	8979      	ldrh	r1, [r7, #10]
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	6a3a      	ldr	r2, [r7, #32]
 800910a:	68f8      	ldr	r0, [r7, #12]
 800910c:	f000 fac2 	bl	8009694 <I2C_MasterRequestWrite>
 8009110:	4603      	mov	r3, r0
 8009112:	2b00      	cmp	r3, #0
 8009114:	d001      	beq.n	800911a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8009116:	2301      	movs	r3, #1
 8009118:	e08d      	b.n	8009236 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800911a:	2300      	movs	r3, #0
 800911c:	613b      	str	r3, [r7, #16]
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	695b      	ldr	r3, [r3, #20]
 8009124:	613b      	str	r3, [r7, #16]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	699b      	ldr	r3, [r3, #24]
 800912c:	613b      	str	r3, [r7, #16]
 800912e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8009130:	e066      	b.n	8009200 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009132:	697a      	ldr	r2, [r7, #20]
 8009134:	6a39      	ldr	r1, [r7, #32]
 8009136:	68f8      	ldr	r0, [r7, #12]
 8009138:	f000 fcd2 	bl	8009ae0 <I2C_WaitOnTXEFlagUntilTimeout>
 800913c:	4603      	mov	r3, r0
 800913e:	2b00      	cmp	r3, #0
 8009140:	d00d      	beq.n	800915e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009146:	2b04      	cmp	r3, #4
 8009148:	d107      	bne.n	800915a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	681a      	ldr	r2, [r3, #0]
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009158:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800915a:	2301      	movs	r3, #1
 800915c:	e06b      	b.n	8009236 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009162:	781a      	ldrb	r2, [r3, #0]
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800916e:	1c5a      	adds	r2, r3, #1
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009178:	b29b      	uxth	r3, r3
 800917a:	3b01      	subs	r3, #1
 800917c:	b29a      	uxth	r2, r3
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009186:	3b01      	subs	r3, #1
 8009188:	b29a      	uxth	r2, r3
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	695b      	ldr	r3, [r3, #20]
 8009194:	f003 0304 	and.w	r3, r3, #4
 8009198:	2b04      	cmp	r3, #4
 800919a:	d11b      	bne.n	80091d4 <HAL_I2C_Master_Transmit+0x188>
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d017      	beq.n	80091d4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091a8:	781a      	ldrb	r2, [r3, #0]
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091b4:	1c5a      	adds	r2, r3, #1
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80091be:	b29b      	uxth	r3, r3
 80091c0:	3b01      	subs	r3, #1
 80091c2:	b29a      	uxth	r2, r3
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091cc:	3b01      	subs	r3, #1
 80091ce:	b29a      	uxth	r2, r3
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80091d4:	697a      	ldr	r2, [r7, #20]
 80091d6:	6a39      	ldr	r1, [r7, #32]
 80091d8:	68f8      	ldr	r0, [r7, #12]
 80091da:	f000 fcc2 	bl	8009b62 <I2C_WaitOnBTFFlagUntilTimeout>
 80091de:	4603      	mov	r3, r0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d00d      	beq.n	8009200 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091e8:	2b04      	cmp	r3, #4
 80091ea:	d107      	bne.n	80091fc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	681a      	ldr	r2, [r3, #0]
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80091fa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80091fc:	2301      	movs	r3, #1
 80091fe:	e01a      	b.n	8009236 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009204:	2b00      	cmp	r3, #0
 8009206:	d194      	bne.n	8009132 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	681a      	ldr	r2, [r3, #0]
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009216:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	2220      	movs	r2, #32
 800921c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	2200      	movs	r2, #0
 8009224:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	2200      	movs	r2, #0
 800922c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009230:	2300      	movs	r3, #0
 8009232:	e000      	b.n	8009236 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8009234:	2302      	movs	r3, #2
  }
}
 8009236:	4618      	mov	r0, r3
 8009238:	3718      	adds	r7, #24
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}
 800923e:	bf00      	nop
 8009240:	00100002 	.word	0x00100002
 8009244:	ffff0000 	.word	0xffff0000

08009248 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b08c      	sub	sp, #48	; 0x30
 800924c:	af02      	add	r7, sp, #8
 800924e:	60f8      	str	r0, [r7, #12]
 8009250:	607a      	str	r2, [r7, #4]
 8009252:	461a      	mov	r2, r3
 8009254:	460b      	mov	r3, r1
 8009256:	817b      	strh	r3, [r7, #10]
 8009258:	4613      	mov	r3, r2
 800925a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800925c:	f7fe faea 	bl	8007834 <HAL_GetTick>
 8009260:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009268:	b2db      	uxtb	r3, r3
 800926a:	2b20      	cmp	r3, #32
 800926c:	f040 820b 	bne.w	8009686 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009272:	9300      	str	r3, [sp, #0]
 8009274:	2319      	movs	r3, #25
 8009276:	2201      	movs	r2, #1
 8009278:	497c      	ldr	r1, [pc, #496]	; (800946c <HAL_I2C_Master_Receive+0x224>)
 800927a:	68f8      	ldr	r0, [r7, #12]
 800927c:	f000 fb5a 	bl	8009934 <I2C_WaitOnFlagUntilTimeout>
 8009280:	4603      	mov	r3, r0
 8009282:	2b00      	cmp	r3, #0
 8009284:	d001      	beq.n	800928a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8009286:	2302      	movs	r3, #2
 8009288:	e1fe      	b.n	8009688 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009290:	2b01      	cmp	r3, #1
 8009292:	d101      	bne.n	8009298 <HAL_I2C_Master_Receive+0x50>
 8009294:	2302      	movs	r3, #2
 8009296:	e1f7      	b.n	8009688 <HAL_I2C_Master_Receive+0x440>
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	2201      	movs	r2, #1
 800929c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f003 0301 	and.w	r3, r3, #1
 80092aa:	2b01      	cmp	r3, #1
 80092ac:	d007      	beq.n	80092be <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	681a      	ldr	r2, [r3, #0]
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f042 0201 	orr.w	r2, r2, #1
 80092bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80092cc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	2222      	movs	r2, #34	; 0x22
 80092d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2210      	movs	r2, #16
 80092da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	2200      	movs	r2, #0
 80092e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	687a      	ldr	r2, [r7, #4]
 80092e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	893a      	ldrh	r2, [r7, #8]
 80092ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092f4:	b29a      	uxth	r2, r3
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	4a5c      	ldr	r2, [pc, #368]	; (8009470 <HAL_I2C_Master_Receive+0x228>)
 80092fe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009300:	8979      	ldrh	r1, [r7, #10]
 8009302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009304:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009306:	68f8      	ldr	r0, [r7, #12]
 8009308:	f000 fa46 	bl	8009798 <I2C_MasterRequestRead>
 800930c:	4603      	mov	r3, r0
 800930e:	2b00      	cmp	r3, #0
 8009310:	d001      	beq.n	8009316 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8009312:	2301      	movs	r3, #1
 8009314:	e1b8      	b.n	8009688 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800931a:	2b00      	cmp	r3, #0
 800931c:	d113      	bne.n	8009346 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800931e:	2300      	movs	r3, #0
 8009320:	623b      	str	r3, [r7, #32]
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	695b      	ldr	r3, [r3, #20]
 8009328:	623b      	str	r3, [r7, #32]
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	699b      	ldr	r3, [r3, #24]
 8009330:	623b      	str	r3, [r7, #32]
 8009332:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	681a      	ldr	r2, [r3, #0]
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009342:	601a      	str	r2, [r3, #0]
 8009344:	e18c      	b.n	8009660 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800934a:	2b01      	cmp	r3, #1
 800934c:	d11b      	bne.n	8009386 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	681a      	ldr	r2, [r3, #0]
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800935c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800935e:	2300      	movs	r3, #0
 8009360:	61fb      	str	r3, [r7, #28]
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	695b      	ldr	r3, [r3, #20]
 8009368:	61fb      	str	r3, [r7, #28]
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	699b      	ldr	r3, [r3, #24]
 8009370:	61fb      	str	r3, [r7, #28]
 8009372:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	681a      	ldr	r2, [r3, #0]
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009382:	601a      	str	r2, [r3, #0]
 8009384:	e16c      	b.n	8009660 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800938a:	2b02      	cmp	r3, #2
 800938c:	d11b      	bne.n	80093c6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	681a      	ldr	r2, [r3, #0]
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800939c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	681a      	ldr	r2, [r3, #0]
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80093ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80093ae:	2300      	movs	r3, #0
 80093b0:	61bb      	str	r3, [r7, #24]
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	695b      	ldr	r3, [r3, #20]
 80093b8:	61bb      	str	r3, [r7, #24]
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	699b      	ldr	r3, [r3, #24]
 80093c0:	61bb      	str	r3, [r7, #24]
 80093c2:	69bb      	ldr	r3, [r7, #24]
 80093c4:	e14c      	b.n	8009660 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	681a      	ldr	r2, [r3, #0]
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80093d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80093d6:	2300      	movs	r3, #0
 80093d8:	617b      	str	r3, [r7, #20]
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	695b      	ldr	r3, [r3, #20]
 80093e0:	617b      	str	r3, [r7, #20]
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	699b      	ldr	r3, [r3, #24]
 80093e8:	617b      	str	r3, [r7, #20]
 80093ea:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80093ec:	e138      	b.n	8009660 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093f2:	2b03      	cmp	r3, #3
 80093f4:	f200 80f1 	bhi.w	80095da <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093fc:	2b01      	cmp	r3, #1
 80093fe:	d123      	bne.n	8009448 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009402:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009404:	68f8      	ldr	r0, [r7, #12]
 8009406:	f000 fbed 	bl	8009be4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800940a:	4603      	mov	r3, r0
 800940c:	2b00      	cmp	r3, #0
 800940e:	d001      	beq.n	8009414 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8009410:	2301      	movs	r3, #1
 8009412:	e139      	b.n	8009688 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	691a      	ldr	r2, [r3, #16]
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800941e:	b2d2      	uxtb	r2, r2
 8009420:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009426:	1c5a      	adds	r2, r3, #1
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009430:	3b01      	subs	r3, #1
 8009432:	b29a      	uxth	r2, r3
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800943c:	b29b      	uxth	r3, r3
 800943e:	3b01      	subs	r3, #1
 8009440:	b29a      	uxth	r2, r3
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009446:	e10b      	b.n	8009660 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800944c:	2b02      	cmp	r3, #2
 800944e:	d14e      	bne.n	80094ee <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009452:	9300      	str	r3, [sp, #0]
 8009454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009456:	2200      	movs	r2, #0
 8009458:	4906      	ldr	r1, [pc, #24]	; (8009474 <HAL_I2C_Master_Receive+0x22c>)
 800945a:	68f8      	ldr	r0, [r7, #12]
 800945c:	f000 fa6a 	bl	8009934 <I2C_WaitOnFlagUntilTimeout>
 8009460:	4603      	mov	r3, r0
 8009462:	2b00      	cmp	r3, #0
 8009464:	d008      	beq.n	8009478 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8009466:	2301      	movs	r3, #1
 8009468:	e10e      	b.n	8009688 <HAL_I2C_Master_Receive+0x440>
 800946a:	bf00      	nop
 800946c:	00100002 	.word	0x00100002
 8009470:	ffff0000 	.word	0xffff0000
 8009474:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	681a      	ldr	r2, [r3, #0]
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009486:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	691a      	ldr	r2, [r3, #16]
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009492:	b2d2      	uxtb	r2, r2
 8009494:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800949a:	1c5a      	adds	r2, r3, #1
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094a4:	3b01      	subs	r3, #1
 80094a6:	b29a      	uxth	r2, r3
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094b0:	b29b      	uxth	r3, r3
 80094b2:	3b01      	subs	r3, #1
 80094b4:	b29a      	uxth	r2, r3
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	691a      	ldr	r2, [r3, #16]
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094c4:	b2d2      	uxtb	r2, r2
 80094c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094cc:	1c5a      	adds	r2, r3, #1
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094d6:	3b01      	subs	r3, #1
 80094d8:	b29a      	uxth	r2, r3
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094e2:	b29b      	uxth	r3, r3
 80094e4:	3b01      	subs	r3, #1
 80094e6:	b29a      	uxth	r2, r3
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80094ec:	e0b8      	b.n	8009660 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80094ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094f0:	9300      	str	r3, [sp, #0]
 80094f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094f4:	2200      	movs	r2, #0
 80094f6:	4966      	ldr	r1, [pc, #408]	; (8009690 <HAL_I2C_Master_Receive+0x448>)
 80094f8:	68f8      	ldr	r0, [r7, #12]
 80094fa:	f000 fa1b 	bl	8009934 <I2C_WaitOnFlagUntilTimeout>
 80094fe:	4603      	mov	r3, r0
 8009500:	2b00      	cmp	r3, #0
 8009502:	d001      	beq.n	8009508 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8009504:	2301      	movs	r3, #1
 8009506:	e0bf      	b.n	8009688 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	681a      	ldr	r2, [r3, #0]
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009516:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	691a      	ldr	r2, [r3, #16]
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009522:	b2d2      	uxtb	r2, r2
 8009524:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800952a:	1c5a      	adds	r2, r3, #1
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009534:	3b01      	subs	r3, #1
 8009536:	b29a      	uxth	r2, r3
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009540:	b29b      	uxth	r3, r3
 8009542:	3b01      	subs	r3, #1
 8009544:	b29a      	uxth	r2, r3
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800954a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800954c:	9300      	str	r3, [sp, #0]
 800954e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009550:	2200      	movs	r2, #0
 8009552:	494f      	ldr	r1, [pc, #316]	; (8009690 <HAL_I2C_Master_Receive+0x448>)
 8009554:	68f8      	ldr	r0, [r7, #12]
 8009556:	f000 f9ed 	bl	8009934 <I2C_WaitOnFlagUntilTimeout>
 800955a:	4603      	mov	r3, r0
 800955c:	2b00      	cmp	r3, #0
 800955e:	d001      	beq.n	8009564 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8009560:	2301      	movs	r3, #1
 8009562:	e091      	b.n	8009688 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	681a      	ldr	r2, [r3, #0]
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009572:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	691a      	ldr	r2, [r3, #16]
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800957e:	b2d2      	uxtb	r2, r2
 8009580:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009586:	1c5a      	adds	r2, r3, #1
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009590:	3b01      	subs	r3, #1
 8009592:	b29a      	uxth	r2, r3
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800959c:	b29b      	uxth	r3, r3
 800959e:	3b01      	subs	r3, #1
 80095a0:	b29a      	uxth	r2, r3
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	691a      	ldr	r2, [r3, #16]
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095b0:	b2d2      	uxtb	r2, r2
 80095b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095b8:	1c5a      	adds	r2, r3, #1
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095c2:	3b01      	subs	r3, #1
 80095c4:	b29a      	uxth	r2, r3
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	3b01      	subs	r3, #1
 80095d2:	b29a      	uxth	r2, r3
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80095d8:	e042      	b.n	8009660 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80095da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80095de:	68f8      	ldr	r0, [r7, #12]
 80095e0:	f000 fb00 	bl	8009be4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80095e4:	4603      	mov	r3, r0
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d001      	beq.n	80095ee <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80095ea:	2301      	movs	r3, #1
 80095ec:	e04c      	b.n	8009688 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	691a      	ldr	r2, [r3, #16]
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095f8:	b2d2      	uxtb	r2, r2
 80095fa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009600:	1c5a      	adds	r2, r3, #1
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800960a:	3b01      	subs	r3, #1
 800960c:	b29a      	uxth	r2, r3
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009616:	b29b      	uxth	r3, r3
 8009618:	3b01      	subs	r3, #1
 800961a:	b29a      	uxth	r2, r3
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	695b      	ldr	r3, [r3, #20]
 8009626:	f003 0304 	and.w	r3, r3, #4
 800962a:	2b04      	cmp	r3, #4
 800962c:	d118      	bne.n	8009660 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	691a      	ldr	r2, [r3, #16]
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009638:	b2d2      	uxtb	r2, r2
 800963a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009640:	1c5a      	adds	r2, r3, #1
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800964a:	3b01      	subs	r3, #1
 800964c:	b29a      	uxth	r2, r3
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009656:	b29b      	uxth	r3, r3
 8009658:	3b01      	subs	r3, #1
 800965a:	b29a      	uxth	r2, r3
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009664:	2b00      	cmp	r3, #0
 8009666:	f47f aec2 	bne.w	80093ee <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2220      	movs	r2, #32
 800966e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	2200      	movs	r2, #0
 8009676:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	2200      	movs	r2, #0
 800967e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009682:	2300      	movs	r3, #0
 8009684:	e000      	b.n	8009688 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009686:	2302      	movs	r3, #2
  }
}
 8009688:	4618      	mov	r0, r3
 800968a:	3728      	adds	r7, #40	; 0x28
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}
 8009690:	00010004 	.word	0x00010004

08009694 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009694:	b580      	push	{r7, lr}
 8009696:	b088      	sub	sp, #32
 8009698:	af02      	add	r7, sp, #8
 800969a:	60f8      	str	r0, [r7, #12]
 800969c:	607a      	str	r2, [r7, #4]
 800969e:	603b      	str	r3, [r7, #0]
 80096a0:	460b      	mov	r3, r1
 80096a2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096a8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	2b08      	cmp	r3, #8
 80096ae:	d006      	beq.n	80096be <I2C_MasterRequestWrite+0x2a>
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	2b01      	cmp	r3, #1
 80096b4:	d003      	beq.n	80096be <I2C_MasterRequestWrite+0x2a>
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80096bc:	d108      	bne.n	80096d0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	681a      	ldr	r2, [r3, #0]
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80096cc:	601a      	str	r2, [r3, #0]
 80096ce:	e00b      	b.n	80096e8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096d4:	2b12      	cmp	r3, #18
 80096d6:	d107      	bne.n	80096e8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	681a      	ldr	r2, [r3, #0]
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80096e6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	9300      	str	r3, [sp, #0]
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2200      	movs	r2, #0
 80096f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80096f4:	68f8      	ldr	r0, [r7, #12]
 80096f6:	f000 f91d 	bl	8009934 <I2C_WaitOnFlagUntilTimeout>
 80096fa:	4603      	mov	r3, r0
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d00d      	beq.n	800971c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800970a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800970e:	d103      	bne.n	8009718 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009716:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009718:	2303      	movs	r3, #3
 800971a:	e035      	b.n	8009788 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	691b      	ldr	r3, [r3, #16]
 8009720:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009724:	d108      	bne.n	8009738 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009726:	897b      	ldrh	r3, [r7, #10]
 8009728:	b2db      	uxtb	r3, r3
 800972a:	461a      	mov	r2, r3
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009734:	611a      	str	r2, [r3, #16]
 8009736:	e01b      	b.n	8009770 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009738:	897b      	ldrh	r3, [r7, #10]
 800973a:	11db      	asrs	r3, r3, #7
 800973c:	b2db      	uxtb	r3, r3
 800973e:	f003 0306 	and.w	r3, r3, #6
 8009742:	b2db      	uxtb	r3, r3
 8009744:	f063 030f 	orn	r3, r3, #15
 8009748:	b2da      	uxtb	r2, r3
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	687a      	ldr	r2, [r7, #4]
 8009754:	490e      	ldr	r1, [pc, #56]	; (8009790 <I2C_MasterRequestWrite+0xfc>)
 8009756:	68f8      	ldr	r0, [r7, #12]
 8009758:	f000 f943 	bl	80099e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800975c:	4603      	mov	r3, r0
 800975e:	2b00      	cmp	r3, #0
 8009760:	d001      	beq.n	8009766 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8009762:	2301      	movs	r3, #1
 8009764:	e010      	b.n	8009788 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009766:	897b      	ldrh	r3, [r7, #10]
 8009768:	b2da      	uxtb	r2, r3
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009770:	683b      	ldr	r3, [r7, #0]
 8009772:	687a      	ldr	r2, [r7, #4]
 8009774:	4907      	ldr	r1, [pc, #28]	; (8009794 <I2C_MasterRequestWrite+0x100>)
 8009776:	68f8      	ldr	r0, [r7, #12]
 8009778:	f000 f933 	bl	80099e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800977c:	4603      	mov	r3, r0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d001      	beq.n	8009786 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8009782:	2301      	movs	r3, #1
 8009784:	e000      	b.n	8009788 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8009786:	2300      	movs	r3, #0
}
 8009788:	4618      	mov	r0, r3
 800978a:	3718      	adds	r7, #24
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}
 8009790:	00010008 	.word	0x00010008
 8009794:	00010002 	.word	0x00010002

08009798 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b088      	sub	sp, #32
 800979c:	af02      	add	r7, sp, #8
 800979e:	60f8      	str	r0, [r7, #12]
 80097a0:	607a      	str	r2, [r7, #4]
 80097a2:	603b      	str	r3, [r7, #0]
 80097a4:	460b      	mov	r3, r1
 80097a6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097ac:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	681a      	ldr	r2, [r3, #0]
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80097bc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	2b08      	cmp	r3, #8
 80097c2:	d006      	beq.n	80097d2 <I2C_MasterRequestRead+0x3a>
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	d003      	beq.n	80097d2 <I2C_MasterRequestRead+0x3a>
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80097d0:	d108      	bne.n	80097e4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	681a      	ldr	r2, [r3, #0]
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80097e0:	601a      	str	r2, [r3, #0]
 80097e2:	e00b      	b.n	80097fc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097e8:	2b11      	cmp	r3, #17
 80097ea:	d107      	bne.n	80097fc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	681a      	ldr	r2, [r3, #0]
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80097fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	9300      	str	r3, [sp, #0]
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2200      	movs	r2, #0
 8009804:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009808:	68f8      	ldr	r0, [r7, #12]
 800980a:	f000 f893 	bl	8009934 <I2C_WaitOnFlagUntilTimeout>
 800980e:	4603      	mov	r3, r0
 8009810:	2b00      	cmp	r3, #0
 8009812:	d00d      	beq.n	8009830 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800981e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009822:	d103      	bne.n	800982c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	f44f 7200 	mov.w	r2, #512	; 0x200
 800982a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800982c:	2303      	movs	r3, #3
 800982e:	e079      	b.n	8009924 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	691b      	ldr	r3, [r3, #16]
 8009834:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009838:	d108      	bne.n	800984c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800983a:	897b      	ldrh	r3, [r7, #10]
 800983c:	b2db      	uxtb	r3, r3
 800983e:	f043 0301 	orr.w	r3, r3, #1
 8009842:	b2da      	uxtb	r2, r3
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	611a      	str	r2, [r3, #16]
 800984a:	e05f      	b.n	800990c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800984c:	897b      	ldrh	r3, [r7, #10]
 800984e:	11db      	asrs	r3, r3, #7
 8009850:	b2db      	uxtb	r3, r3
 8009852:	f003 0306 	and.w	r3, r3, #6
 8009856:	b2db      	uxtb	r3, r3
 8009858:	f063 030f 	orn	r3, r3, #15
 800985c:	b2da      	uxtb	r2, r3
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	687a      	ldr	r2, [r7, #4]
 8009868:	4930      	ldr	r1, [pc, #192]	; (800992c <I2C_MasterRequestRead+0x194>)
 800986a:	68f8      	ldr	r0, [r7, #12]
 800986c:	f000 f8b9 	bl	80099e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009870:	4603      	mov	r3, r0
 8009872:	2b00      	cmp	r3, #0
 8009874:	d001      	beq.n	800987a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8009876:	2301      	movs	r3, #1
 8009878:	e054      	b.n	8009924 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800987a:	897b      	ldrh	r3, [r7, #10]
 800987c:	b2da      	uxtb	r2, r3
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	687a      	ldr	r2, [r7, #4]
 8009888:	4929      	ldr	r1, [pc, #164]	; (8009930 <I2C_MasterRequestRead+0x198>)
 800988a:	68f8      	ldr	r0, [r7, #12]
 800988c:	f000 f8a9 	bl	80099e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009890:	4603      	mov	r3, r0
 8009892:	2b00      	cmp	r3, #0
 8009894:	d001      	beq.n	800989a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8009896:	2301      	movs	r3, #1
 8009898:	e044      	b.n	8009924 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800989a:	2300      	movs	r3, #0
 800989c:	613b      	str	r3, [r7, #16]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	695b      	ldr	r3, [r3, #20]
 80098a4:	613b      	str	r3, [r7, #16]
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	699b      	ldr	r3, [r3, #24]
 80098ac:	613b      	str	r3, [r7, #16]
 80098ae:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	681a      	ldr	r2, [r3, #0]
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80098be:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	9300      	str	r3, [sp, #0]
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2200      	movs	r2, #0
 80098c8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80098cc:	68f8      	ldr	r0, [r7, #12]
 80098ce:	f000 f831 	bl	8009934 <I2C_WaitOnFlagUntilTimeout>
 80098d2:	4603      	mov	r3, r0
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d00d      	beq.n	80098f4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098e6:	d103      	bne.n	80098f0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80098ee:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80098f0:	2303      	movs	r3, #3
 80098f2:	e017      	b.n	8009924 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80098f4:	897b      	ldrh	r3, [r7, #10]
 80098f6:	11db      	asrs	r3, r3, #7
 80098f8:	b2db      	uxtb	r3, r3
 80098fa:	f003 0306 	and.w	r3, r3, #6
 80098fe:	b2db      	uxtb	r3, r3
 8009900:	f063 030e 	orn	r3, r3, #14
 8009904:	b2da      	uxtb	r2, r3
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	687a      	ldr	r2, [r7, #4]
 8009910:	4907      	ldr	r1, [pc, #28]	; (8009930 <I2C_MasterRequestRead+0x198>)
 8009912:	68f8      	ldr	r0, [r7, #12]
 8009914:	f000 f865 	bl	80099e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009918:	4603      	mov	r3, r0
 800991a:	2b00      	cmp	r3, #0
 800991c:	d001      	beq.n	8009922 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800991e:	2301      	movs	r3, #1
 8009920:	e000      	b.n	8009924 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8009922:	2300      	movs	r3, #0
}
 8009924:	4618      	mov	r0, r3
 8009926:	3718      	adds	r7, #24
 8009928:	46bd      	mov	sp, r7
 800992a:	bd80      	pop	{r7, pc}
 800992c:	00010008 	.word	0x00010008
 8009930:	00010002 	.word	0x00010002

08009934 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b084      	sub	sp, #16
 8009938:	af00      	add	r7, sp, #0
 800993a:	60f8      	str	r0, [r7, #12]
 800993c:	60b9      	str	r1, [r7, #8]
 800993e:	603b      	str	r3, [r7, #0]
 8009940:	4613      	mov	r3, r2
 8009942:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009944:	e025      	b.n	8009992 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800994c:	d021      	beq.n	8009992 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800994e:	f7fd ff71 	bl	8007834 <HAL_GetTick>
 8009952:	4602      	mov	r2, r0
 8009954:	69bb      	ldr	r3, [r7, #24]
 8009956:	1ad3      	subs	r3, r2, r3
 8009958:	683a      	ldr	r2, [r7, #0]
 800995a:	429a      	cmp	r2, r3
 800995c:	d302      	bcc.n	8009964 <I2C_WaitOnFlagUntilTimeout+0x30>
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d116      	bne.n	8009992 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	2200      	movs	r2, #0
 8009968:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	2220      	movs	r2, #32
 800996e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	2200      	movs	r2, #0
 8009976:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800997e:	f043 0220 	orr.w	r2, r3, #32
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	2200      	movs	r2, #0
 800998a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800998e:	2301      	movs	r3, #1
 8009990:	e023      	b.n	80099da <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009992:	68bb      	ldr	r3, [r7, #8]
 8009994:	0c1b      	lsrs	r3, r3, #16
 8009996:	b2db      	uxtb	r3, r3
 8009998:	2b01      	cmp	r3, #1
 800999a:	d10d      	bne.n	80099b8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	695b      	ldr	r3, [r3, #20]
 80099a2:	43da      	mvns	r2, r3
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	4013      	ands	r3, r2
 80099a8:	b29b      	uxth	r3, r3
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	bf0c      	ite	eq
 80099ae:	2301      	moveq	r3, #1
 80099b0:	2300      	movne	r3, #0
 80099b2:	b2db      	uxtb	r3, r3
 80099b4:	461a      	mov	r2, r3
 80099b6:	e00c      	b.n	80099d2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	699b      	ldr	r3, [r3, #24]
 80099be:	43da      	mvns	r2, r3
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	4013      	ands	r3, r2
 80099c4:	b29b      	uxth	r3, r3
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	bf0c      	ite	eq
 80099ca:	2301      	moveq	r3, #1
 80099cc:	2300      	movne	r3, #0
 80099ce:	b2db      	uxtb	r3, r3
 80099d0:	461a      	mov	r2, r3
 80099d2:	79fb      	ldrb	r3, [r7, #7]
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d0b6      	beq.n	8009946 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80099d8:	2300      	movs	r3, #0
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3710      	adds	r7, #16
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}

080099e2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80099e2:	b580      	push	{r7, lr}
 80099e4:	b084      	sub	sp, #16
 80099e6:	af00      	add	r7, sp, #0
 80099e8:	60f8      	str	r0, [r7, #12]
 80099ea:	60b9      	str	r1, [r7, #8]
 80099ec:	607a      	str	r2, [r7, #4]
 80099ee:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80099f0:	e051      	b.n	8009a96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	695b      	ldr	r3, [r3, #20]
 80099f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80099fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a00:	d123      	bne.n	8009a4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	681a      	ldr	r2, [r3, #0]
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a10:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009a1a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	2200      	movs	r2, #0
 8009a20:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	2220      	movs	r2, #32
 8009a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	2200      	movs	r2, #0
 8009a2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a36:	f043 0204 	orr.w	r2, r3, #4
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	2200      	movs	r2, #0
 8009a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009a46:	2301      	movs	r3, #1
 8009a48:	e046      	b.n	8009ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a50:	d021      	beq.n	8009a96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a52:	f7fd feef 	bl	8007834 <HAL_GetTick>
 8009a56:	4602      	mov	r2, r0
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	1ad3      	subs	r3, r2, r3
 8009a5c:	687a      	ldr	r2, [r7, #4]
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	d302      	bcc.n	8009a68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d116      	bne.n	8009a96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2220      	movs	r2, #32
 8009a72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a82:	f043 0220 	orr.w	r2, r3, #32
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009a92:	2301      	movs	r3, #1
 8009a94:	e020      	b.n	8009ad8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	0c1b      	lsrs	r3, r3, #16
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	2b01      	cmp	r3, #1
 8009a9e:	d10c      	bne.n	8009aba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	695b      	ldr	r3, [r3, #20]
 8009aa6:	43da      	mvns	r2, r3
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	4013      	ands	r3, r2
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	bf14      	ite	ne
 8009ab2:	2301      	movne	r3, #1
 8009ab4:	2300      	moveq	r3, #0
 8009ab6:	b2db      	uxtb	r3, r3
 8009ab8:	e00b      	b.n	8009ad2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	699b      	ldr	r3, [r3, #24]
 8009ac0:	43da      	mvns	r2, r3
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	4013      	ands	r3, r2
 8009ac6:	b29b      	uxth	r3, r3
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	bf14      	ite	ne
 8009acc:	2301      	movne	r3, #1
 8009ace:	2300      	moveq	r3, #0
 8009ad0:	b2db      	uxtb	r3, r3
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d18d      	bne.n	80099f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8009ad6:	2300      	movs	r3, #0
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	3710      	adds	r7, #16
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bd80      	pop	{r7, pc}

08009ae0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b084      	sub	sp, #16
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	60f8      	str	r0, [r7, #12]
 8009ae8:	60b9      	str	r1, [r7, #8]
 8009aea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009aec:	e02d      	b.n	8009b4a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009aee:	68f8      	ldr	r0, [r7, #12]
 8009af0:	f000 f8ce 	bl	8009c90 <I2C_IsAcknowledgeFailed>
 8009af4:	4603      	mov	r3, r0
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d001      	beq.n	8009afe <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009afa:	2301      	movs	r3, #1
 8009afc:	e02d      	b.n	8009b5a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b04:	d021      	beq.n	8009b4a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b06:	f7fd fe95 	bl	8007834 <HAL_GetTick>
 8009b0a:	4602      	mov	r2, r0
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	1ad3      	subs	r3, r2, r3
 8009b10:	68ba      	ldr	r2, [r7, #8]
 8009b12:	429a      	cmp	r2, r3
 8009b14:	d302      	bcc.n	8009b1c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d116      	bne.n	8009b4a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	2220      	movs	r2, #32
 8009b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b36:	f043 0220 	orr.w	r2, r3, #32
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	2200      	movs	r2, #0
 8009b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009b46:	2301      	movs	r3, #1
 8009b48:	e007      	b.n	8009b5a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	695b      	ldr	r3, [r3, #20]
 8009b50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b54:	2b80      	cmp	r3, #128	; 0x80
 8009b56:	d1ca      	bne.n	8009aee <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009b58:	2300      	movs	r3, #0
}
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	3710      	adds	r7, #16
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bd80      	pop	{r7, pc}

08009b62 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009b62:	b580      	push	{r7, lr}
 8009b64:	b084      	sub	sp, #16
 8009b66:	af00      	add	r7, sp, #0
 8009b68:	60f8      	str	r0, [r7, #12]
 8009b6a:	60b9      	str	r1, [r7, #8]
 8009b6c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009b6e:	e02d      	b.n	8009bcc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009b70:	68f8      	ldr	r0, [r7, #12]
 8009b72:	f000 f88d 	bl	8009c90 <I2C_IsAcknowledgeFailed>
 8009b76:	4603      	mov	r3, r0
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d001      	beq.n	8009b80 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	e02d      	b.n	8009bdc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b86:	d021      	beq.n	8009bcc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b88:	f7fd fe54 	bl	8007834 <HAL_GetTick>
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	68ba      	ldr	r2, [r7, #8]
 8009b94:	429a      	cmp	r2, r3
 8009b96:	d302      	bcc.n	8009b9e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d116      	bne.n	8009bcc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	2220      	movs	r2, #32
 8009ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009bac:	68fb      	ldr	r3, [r7, #12]
 8009bae:	2200      	movs	r2, #0
 8009bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bb8:	f043 0220 	orr.w	r2, r3, #32
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	e007      	b.n	8009bdc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	695b      	ldr	r3, [r3, #20]
 8009bd2:	f003 0304 	and.w	r3, r3, #4
 8009bd6:	2b04      	cmp	r3, #4
 8009bd8:	d1ca      	bne.n	8009b70 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009bda:	2300      	movs	r3, #0
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	3710      	adds	r7, #16
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}

08009be4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b084      	sub	sp, #16
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	60f8      	str	r0, [r7, #12]
 8009bec:	60b9      	str	r1, [r7, #8]
 8009bee:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009bf0:	e042      	b.n	8009c78 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	695b      	ldr	r3, [r3, #20]
 8009bf8:	f003 0310 	and.w	r3, r3, #16
 8009bfc:	2b10      	cmp	r3, #16
 8009bfe:	d119      	bne.n	8009c34 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f06f 0210 	mvn.w	r2, #16
 8009c08:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	2220      	movs	r2, #32
 8009c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009c30:	2301      	movs	r3, #1
 8009c32:	e029      	b.n	8009c88 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c34:	f7fd fdfe 	bl	8007834 <HAL_GetTick>
 8009c38:	4602      	mov	r2, r0
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	1ad3      	subs	r3, r2, r3
 8009c3e:	68ba      	ldr	r2, [r7, #8]
 8009c40:	429a      	cmp	r2, r3
 8009c42:	d302      	bcc.n	8009c4a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d116      	bne.n	8009c78 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	2220      	movs	r2, #32
 8009c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c64:	f043 0220 	orr.w	r2, r3, #32
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	2200      	movs	r2, #0
 8009c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009c74:	2301      	movs	r3, #1
 8009c76:	e007      	b.n	8009c88 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	695b      	ldr	r3, [r3, #20]
 8009c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c82:	2b40      	cmp	r3, #64	; 0x40
 8009c84:	d1b5      	bne.n	8009bf2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009c86:	2300      	movs	r3, #0
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3710      	adds	r7, #16
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	bd80      	pop	{r7, pc}

08009c90 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b083      	sub	sp, #12
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	695b      	ldr	r3, [r3, #20]
 8009c9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009ca2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009ca6:	d11b      	bne.n	8009ce0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009cb0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2220      	movs	r2, #32
 8009cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ccc:	f043 0204 	orr.w	r2, r3, #4
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009cdc:	2301      	movs	r3, #1
 8009cde:	e000      	b.n	8009ce2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009ce0:	2300      	movs	r3, #0
}
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	370c      	adds	r7, #12
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cec:	4770      	bx	lr
	...

08009cf0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b082      	sub	sp, #8
 8009cf4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	603b      	str	r3, [r7, #0]
 8009cfe:	4b20      	ldr	r3, [pc, #128]	; (8009d80 <HAL_PWREx_EnableOverDrive+0x90>)
 8009d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d02:	4a1f      	ldr	r2, [pc, #124]	; (8009d80 <HAL_PWREx_EnableOverDrive+0x90>)
 8009d04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009d08:	6413      	str	r3, [r2, #64]	; 0x40
 8009d0a:	4b1d      	ldr	r3, [pc, #116]	; (8009d80 <HAL_PWREx_EnableOverDrive+0x90>)
 8009d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d12:	603b      	str	r3, [r7, #0]
 8009d14:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8009d16:	4b1b      	ldr	r3, [pc, #108]	; (8009d84 <HAL_PWREx_EnableOverDrive+0x94>)
 8009d18:	2201      	movs	r2, #1
 8009d1a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009d1c:	f7fd fd8a 	bl	8007834 <HAL_GetTick>
 8009d20:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009d22:	e009      	b.n	8009d38 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009d24:	f7fd fd86 	bl	8007834 <HAL_GetTick>
 8009d28:	4602      	mov	r2, r0
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	1ad3      	subs	r3, r2, r3
 8009d2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009d32:	d901      	bls.n	8009d38 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8009d34:	2303      	movs	r3, #3
 8009d36:	e01f      	b.n	8009d78 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009d38:	4b13      	ldr	r3, [pc, #76]	; (8009d88 <HAL_PWREx_EnableOverDrive+0x98>)
 8009d3a:	685b      	ldr	r3, [r3, #4]
 8009d3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009d40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d44:	d1ee      	bne.n	8009d24 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8009d46:	4b11      	ldr	r3, [pc, #68]	; (8009d8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8009d48:	2201      	movs	r2, #1
 8009d4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009d4c:	f7fd fd72 	bl	8007834 <HAL_GetTick>
 8009d50:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009d52:	e009      	b.n	8009d68 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009d54:	f7fd fd6e 	bl	8007834 <HAL_GetTick>
 8009d58:	4602      	mov	r2, r0
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	1ad3      	subs	r3, r2, r3
 8009d5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009d62:	d901      	bls.n	8009d68 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8009d64:	2303      	movs	r3, #3
 8009d66:	e007      	b.n	8009d78 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009d68:	4b07      	ldr	r3, [pc, #28]	; (8009d88 <HAL_PWREx_EnableOverDrive+0x98>)
 8009d6a:	685b      	ldr	r3, [r3, #4]
 8009d6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d70:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009d74:	d1ee      	bne.n	8009d54 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8009d76:	2300      	movs	r3, #0
}
 8009d78:	4618      	mov	r0, r3
 8009d7a:	3708      	adds	r7, #8
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bd80      	pop	{r7, pc}
 8009d80:	40023800 	.word	0x40023800
 8009d84:	420e0040 	.word	0x420e0040
 8009d88:	40007000 	.word	0x40007000
 8009d8c:	420e0044 	.word	0x420e0044

08009d90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b084      	sub	sp, #16
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
 8009d98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d101      	bne.n	8009da4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009da0:	2301      	movs	r3, #1
 8009da2:	e0cc      	b.n	8009f3e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009da4:	4b68      	ldr	r3, [pc, #416]	; (8009f48 <HAL_RCC_ClockConfig+0x1b8>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f003 030f 	and.w	r3, r3, #15
 8009dac:	683a      	ldr	r2, [r7, #0]
 8009dae:	429a      	cmp	r2, r3
 8009db0:	d90c      	bls.n	8009dcc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009db2:	4b65      	ldr	r3, [pc, #404]	; (8009f48 <HAL_RCC_ClockConfig+0x1b8>)
 8009db4:	683a      	ldr	r2, [r7, #0]
 8009db6:	b2d2      	uxtb	r2, r2
 8009db8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009dba:	4b63      	ldr	r3, [pc, #396]	; (8009f48 <HAL_RCC_ClockConfig+0x1b8>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f003 030f 	and.w	r3, r3, #15
 8009dc2:	683a      	ldr	r2, [r7, #0]
 8009dc4:	429a      	cmp	r2, r3
 8009dc6:	d001      	beq.n	8009dcc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009dc8:	2301      	movs	r3, #1
 8009dca:	e0b8      	b.n	8009f3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f003 0302 	and.w	r3, r3, #2
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d020      	beq.n	8009e1a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	f003 0304 	and.w	r3, r3, #4
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d005      	beq.n	8009df0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009de4:	4b59      	ldr	r3, [pc, #356]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009de6:	689b      	ldr	r3, [r3, #8]
 8009de8:	4a58      	ldr	r2, [pc, #352]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009dea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009dee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f003 0308 	and.w	r3, r3, #8
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d005      	beq.n	8009e08 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009dfc:	4b53      	ldr	r3, [pc, #332]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009dfe:	689b      	ldr	r3, [r3, #8]
 8009e00:	4a52      	ldr	r2, [pc, #328]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009e02:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009e06:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009e08:	4b50      	ldr	r3, [pc, #320]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009e0a:	689b      	ldr	r3, [r3, #8]
 8009e0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	494d      	ldr	r1, [pc, #308]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009e16:	4313      	orrs	r3, r2
 8009e18:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	f003 0301 	and.w	r3, r3, #1
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d044      	beq.n	8009eb0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	685b      	ldr	r3, [r3, #4]
 8009e2a:	2b01      	cmp	r3, #1
 8009e2c:	d107      	bne.n	8009e3e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009e2e:	4b47      	ldr	r3, [pc, #284]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d119      	bne.n	8009e6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	e07f      	b.n	8009f3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	685b      	ldr	r3, [r3, #4]
 8009e42:	2b02      	cmp	r3, #2
 8009e44:	d003      	beq.n	8009e4e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009e4a:	2b03      	cmp	r3, #3
 8009e4c:	d107      	bne.n	8009e5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009e4e:	4b3f      	ldr	r3, [pc, #252]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d109      	bne.n	8009e6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	e06f      	b.n	8009f3e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009e5e:	4b3b      	ldr	r3, [pc, #236]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f003 0302 	and.w	r3, r3, #2
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d101      	bne.n	8009e6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	e067      	b.n	8009f3e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009e6e:	4b37      	ldr	r3, [pc, #220]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009e70:	689b      	ldr	r3, [r3, #8]
 8009e72:	f023 0203 	bic.w	r2, r3, #3
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	685b      	ldr	r3, [r3, #4]
 8009e7a:	4934      	ldr	r1, [pc, #208]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009e7c:	4313      	orrs	r3, r2
 8009e7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009e80:	f7fd fcd8 	bl	8007834 <HAL_GetTick>
 8009e84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009e86:	e00a      	b.n	8009e9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009e88:	f7fd fcd4 	bl	8007834 <HAL_GetTick>
 8009e8c:	4602      	mov	r2, r0
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	1ad3      	subs	r3, r2, r3
 8009e92:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d901      	bls.n	8009e9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009e9a:	2303      	movs	r3, #3
 8009e9c:	e04f      	b.n	8009f3e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009e9e:	4b2b      	ldr	r3, [pc, #172]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009ea0:	689b      	ldr	r3, [r3, #8]
 8009ea2:	f003 020c 	and.w	r2, r3, #12
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	685b      	ldr	r3, [r3, #4]
 8009eaa:	009b      	lsls	r3, r3, #2
 8009eac:	429a      	cmp	r2, r3
 8009eae:	d1eb      	bne.n	8009e88 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009eb0:	4b25      	ldr	r3, [pc, #148]	; (8009f48 <HAL_RCC_ClockConfig+0x1b8>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f003 030f 	and.w	r3, r3, #15
 8009eb8:	683a      	ldr	r2, [r7, #0]
 8009eba:	429a      	cmp	r2, r3
 8009ebc:	d20c      	bcs.n	8009ed8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009ebe:	4b22      	ldr	r3, [pc, #136]	; (8009f48 <HAL_RCC_ClockConfig+0x1b8>)
 8009ec0:	683a      	ldr	r2, [r7, #0]
 8009ec2:	b2d2      	uxtb	r2, r2
 8009ec4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009ec6:	4b20      	ldr	r3, [pc, #128]	; (8009f48 <HAL_RCC_ClockConfig+0x1b8>)
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	f003 030f 	and.w	r3, r3, #15
 8009ece:	683a      	ldr	r2, [r7, #0]
 8009ed0:	429a      	cmp	r2, r3
 8009ed2:	d001      	beq.n	8009ed8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	e032      	b.n	8009f3e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	f003 0304 	and.w	r3, r3, #4
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d008      	beq.n	8009ef6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009ee4:	4b19      	ldr	r3, [pc, #100]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009ee6:	689b      	ldr	r3, [r3, #8]
 8009ee8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	68db      	ldr	r3, [r3, #12]
 8009ef0:	4916      	ldr	r1, [pc, #88]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009ef2:	4313      	orrs	r3, r2
 8009ef4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f003 0308 	and.w	r3, r3, #8
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d009      	beq.n	8009f16 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009f02:	4b12      	ldr	r3, [pc, #72]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009f04:	689b      	ldr	r3, [r3, #8]
 8009f06:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	691b      	ldr	r3, [r3, #16]
 8009f0e:	00db      	lsls	r3, r3, #3
 8009f10:	490e      	ldr	r1, [pc, #56]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009f12:	4313      	orrs	r3, r2
 8009f14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009f16:	f000 f821 	bl	8009f5c <HAL_RCC_GetSysClockFreq>
 8009f1a:	4601      	mov	r1, r0
 8009f1c:	4b0b      	ldr	r3, [pc, #44]	; (8009f4c <HAL_RCC_ClockConfig+0x1bc>)
 8009f1e:	689b      	ldr	r3, [r3, #8]
 8009f20:	091b      	lsrs	r3, r3, #4
 8009f22:	f003 030f 	and.w	r3, r3, #15
 8009f26:	4a0a      	ldr	r2, [pc, #40]	; (8009f50 <HAL_RCC_ClockConfig+0x1c0>)
 8009f28:	5cd3      	ldrb	r3, [r2, r3]
 8009f2a:	fa21 f303 	lsr.w	r3, r1, r3
 8009f2e:	4a09      	ldr	r2, [pc, #36]	; (8009f54 <HAL_RCC_ClockConfig+0x1c4>)
 8009f30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009f32:	4b09      	ldr	r3, [pc, #36]	; (8009f58 <HAL_RCC_ClockConfig+0x1c8>)
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	4618      	mov	r0, r3
 8009f38:	f7fd fc38 	bl	80077ac <HAL_InitTick>

  return HAL_OK;
 8009f3c:	2300      	movs	r3, #0
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	3710      	adds	r7, #16
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bd80      	pop	{r7, pc}
 8009f46:	bf00      	nop
 8009f48:	40023c00 	.word	0x40023c00
 8009f4c:	40023800 	.word	0x40023800
 8009f50:	08018710 	.word	0x08018710
 8009f54:	20000000 	.word	0x20000000
 8009f58:	20000004 	.word	0x20000004

08009f5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f5e:	b085      	sub	sp, #20
 8009f60:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009f62:	2300      	movs	r3, #0
 8009f64:	607b      	str	r3, [r7, #4]
 8009f66:	2300      	movs	r3, #0
 8009f68:	60fb      	str	r3, [r7, #12]
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009f6e:	2300      	movs	r3, #0
 8009f70:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009f72:	4b63      	ldr	r3, [pc, #396]	; (800a100 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009f74:	689b      	ldr	r3, [r3, #8]
 8009f76:	f003 030c 	and.w	r3, r3, #12
 8009f7a:	2b04      	cmp	r3, #4
 8009f7c:	d007      	beq.n	8009f8e <HAL_RCC_GetSysClockFreq+0x32>
 8009f7e:	2b08      	cmp	r3, #8
 8009f80:	d008      	beq.n	8009f94 <HAL_RCC_GetSysClockFreq+0x38>
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	f040 80b4 	bne.w	800a0f0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009f88:	4b5e      	ldr	r3, [pc, #376]	; (800a104 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009f8a:	60bb      	str	r3, [r7, #8]
       break;
 8009f8c:	e0b3      	b.n	800a0f6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009f8e:	4b5d      	ldr	r3, [pc, #372]	; (800a104 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009f90:	60bb      	str	r3, [r7, #8]
      break;
 8009f92:	e0b0      	b.n	800a0f6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009f94:	4b5a      	ldr	r3, [pc, #360]	; (800a100 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009f96:	685b      	ldr	r3, [r3, #4]
 8009f98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009f9c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009f9e:	4b58      	ldr	r3, [pc, #352]	; (800a100 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009fa0:	685b      	ldr	r3, [r3, #4]
 8009fa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d04a      	beq.n	800a040 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009faa:	4b55      	ldr	r3, [pc, #340]	; (800a100 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009fac:	685b      	ldr	r3, [r3, #4]
 8009fae:	099b      	lsrs	r3, r3, #6
 8009fb0:	f04f 0400 	mov.w	r4, #0
 8009fb4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009fb8:	f04f 0200 	mov.w	r2, #0
 8009fbc:	ea03 0501 	and.w	r5, r3, r1
 8009fc0:	ea04 0602 	and.w	r6, r4, r2
 8009fc4:	4629      	mov	r1, r5
 8009fc6:	4632      	mov	r2, r6
 8009fc8:	f04f 0300 	mov.w	r3, #0
 8009fcc:	f04f 0400 	mov.w	r4, #0
 8009fd0:	0154      	lsls	r4, r2, #5
 8009fd2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009fd6:	014b      	lsls	r3, r1, #5
 8009fd8:	4619      	mov	r1, r3
 8009fda:	4622      	mov	r2, r4
 8009fdc:	1b49      	subs	r1, r1, r5
 8009fde:	eb62 0206 	sbc.w	r2, r2, r6
 8009fe2:	f04f 0300 	mov.w	r3, #0
 8009fe6:	f04f 0400 	mov.w	r4, #0
 8009fea:	0194      	lsls	r4, r2, #6
 8009fec:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009ff0:	018b      	lsls	r3, r1, #6
 8009ff2:	1a5b      	subs	r3, r3, r1
 8009ff4:	eb64 0402 	sbc.w	r4, r4, r2
 8009ff8:	f04f 0100 	mov.w	r1, #0
 8009ffc:	f04f 0200 	mov.w	r2, #0
 800a000:	00e2      	lsls	r2, r4, #3
 800a002:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a006:	00d9      	lsls	r1, r3, #3
 800a008:	460b      	mov	r3, r1
 800a00a:	4614      	mov	r4, r2
 800a00c:	195b      	adds	r3, r3, r5
 800a00e:	eb44 0406 	adc.w	r4, r4, r6
 800a012:	f04f 0100 	mov.w	r1, #0
 800a016:	f04f 0200 	mov.w	r2, #0
 800a01a:	02a2      	lsls	r2, r4, #10
 800a01c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a020:	0299      	lsls	r1, r3, #10
 800a022:	460b      	mov	r3, r1
 800a024:	4614      	mov	r4, r2
 800a026:	4618      	mov	r0, r3
 800a028:	4621      	mov	r1, r4
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	f04f 0400 	mov.w	r4, #0
 800a030:	461a      	mov	r2, r3
 800a032:	4623      	mov	r3, r4
 800a034:	f7f6 fe40 	bl	8000cb8 <__aeabi_uldivmod>
 800a038:	4603      	mov	r3, r0
 800a03a:	460c      	mov	r4, r1
 800a03c:	60fb      	str	r3, [r7, #12]
 800a03e:	e049      	b.n	800a0d4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a040:	4b2f      	ldr	r3, [pc, #188]	; (800a100 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a042:	685b      	ldr	r3, [r3, #4]
 800a044:	099b      	lsrs	r3, r3, #6
 800a046:	f04f 0400 	mov.w	r4, #0
 800a04a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a04e:	f04f 0200 	mov.w	r2, #0
 800a052:	ea03 0501 	and.w	r5, r3, r1
 800a056:	ea04 0602 	and.w	r6, r4, r2
 800a05a:	4629      	mov	r1, r5
 800a05c:	4632      	mov	r2, r6
 800a05e:	f04f 0300 	mov.w	r3, #0
 800a062:	f04f 0400 	mov.w	r4, #0
 800a066:	0154      	lsls	r4, r2, #5
 800a068:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a06c:	014b      	lsls	r3, r1, #5
 800a06e:	4619      	mov	r1, r3
 800a070:	4622      	mov	r2, r4
 800a072:	1b49      	subs	r1, r1, r5
 800a074:	eb62 0206 	sbc.w	r2, r2, r6
 800a078:	f04f 0300 	mov.w	r3, #0
 800a07c:	f04f 0400 	mov.w	r4, #0
 800a080:	0194      	lsls	r4, r2, #6
 800a082:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a086:	018b      	lsls	r3, r1, #6
 800a088:	1a5b      	subs	r3, r3, r1
 800a08a:	eb64 0402 	sbc.w	r4, r4, r2
 800a08e:	f04f 0100 	mov.w	r1, #0
 800a092:	f04f 0200 	mov.w	r2, #0
 800a096:	00e2      	lsls	r2, r4, #3
 800a098:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a09c:	00d9      	lsls	r1, r3, #3
 800a09e:	460b      	mov	r3, r1
 800a0a0:	4614      	mov	r4, r2
 800a0a2:	195b      	adds	r3, r3, r5
 800a0a4:	eb44 0406 	adc.w	r4, r4, r6
 800a0a8:	f04f 0100 	mov.w	r1, #0
 800a0ac:	f04f 0200 	mov.w	r2, #0
 800a0b0:	02a2      	lsls	r2, r4, #10
 800a0b2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a0b6:	0299      	lsls	r1, r3, #10
 800a0b8:	460b      	mov	r3, r1
 800a0ba:	4614      	mov	r4, r2
 800a0bc:	4618      	mov	r0, r3
 800a0be:	4621      	mov	r1, r4
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	f04f 0400 	mov.w	r4, #0
 800a0c6:	461a      	mov	r2, r3
 800a0c8:	4623      	mov	r3, r4
 800a0ca:	f7f6 fdf5 	bl	8000cb8 <__aeabi_uldivmod>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	460c      	mov	r4, r1
 800a0d2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a0d4:	4b0a      	ldr	r3, [pc, #40]	; (800a100 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800a0d6:	685b      	ldr	r3, [r3, #4]
 800a0d8:	0c1b      	lsrs	r3, r3, #16
 800a0da:	f003 0303 	and.w	r3, r3, #3
 800a0de:	3301      	adds	r3, #1
 800a0e0:	005b      	lsls	r3, r3, #1
 800a0e2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a0e4:	68fa      	ldr	r2, [r7, #12]
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0ec:	60bb      	str	r3, [r7, #8]
      break;
 800a0ee:	e002      	b.n	800a0f6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a0f0:	4b04      	ldr	r3, [pc, #16]	; (800a104 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800a0f2:	60bb      	str	r3, [r7, #8]
      break;
 800a0f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a0f6:	68bb      	ldr	r3, [r7, #8]
}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	3714      	adds	r7, #20
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a100:	40023800 	.word	0x40023800
 800a104:	00f42400 	.word	0x00f42400

0800a108 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a108:	b480      	push	{r7}
 800a10a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a10c:	4b03      	ldr	r3, [pc, #12]	; (800a11c <HAL_RCC_GetHCLKFreq+0x14>)
 800a10e:	681b      	ldr	r3, [r3, #0]
}
 800a110:	4618      	mov	r0, r3
 800a112:	46bd      	mov	sp, r7
 800a114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a118:	4770      	bx	lr
 800a11a:	bf00      	nop
 800a11c:	20000000 	.word	0x20000000

0800a120 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a124:	f7ff fff0 	bl	800a108 <HAL_RCC_GetHCLKFreq>
 800a128:	4601      	mov	r1, r0
 800a12a:	4b05      	ldr	r3, [pc, #20]	; (800a140 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a12c:	689b      	ldr	r3, [r3, #8]
 800a12e:	0a9b      	lsrs	r3, r3, #10
 800a130:	f003 0307 	and.w	r3, r3, #7
 800a134:	4a03      	ldr	r2, [pc, #12]	; (800a144 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a136:	5cd3      	ldrb	r3, [r2, r3]
 800a138:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a13c:	4618      	mov	r0, r3
 800a13e:	bd80      	pop	{r7, pc}
 800a140:	40023800 	.word	0x40023800
 800a144:	08018720 	.word	0x08018720

0800a148 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a14c:	f7ff ffdc 	bl	800a108 <HAL_RCC_GetHCLKFreq>
 800a150:	4601      	mov	r1, r0
 800a152:	4b05      	ldr	r3, [pc, #20]	; (800a168 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	0b5b      	lsrs	r3, r3, #13
 800a158:	f003 0307 	and.w	r3, r3, #7
 800a15c:	4a03      	ldr	r2, [pc, #12]	; (800a16c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a15e:	5cd3      	ldrb	r3, [r2, r3]
 800a160:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a164:	4618      	mov	r0, r3
 800a166:	bd80      	pop	{r7, pc}
 800a168:	40023800 	.word	0x40023800
 800a16c:	08018720 	.word	0x08018720

0800a170 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b088      	sub	sp, #32
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a178:	2300      	movs	r3, #0
 800a17a:	61fb      	str	r3, [r7, #28]
  uint32_t tmpreg1 = 0U;
 800a17c:	2300      	movs	r3, #0
 800a17e:	61bb      	str	r3, [r7, #24]
  uint32_t pllsaip = 0U;
 800a180:	2300      	movs	r3, #0
 800a182:	617b      	str	r3, [r7, #20]
  uint32_t pllsaiq = 0U;
 800a184:	2300      	movs	r3, #0
 800a186:	613b      	str	r3, [r7, #16]
  uint32_t pllsair = 0U;
 800a188:	2300      	movs	r3, #0
 800a18a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*--------------------------- CLK48 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a194:	2b00      	cmp	r3, #0
 800a196:	d00a      	beq.n	800a1ae <HAL_RCCEx_PeriphCLKConfig+0x3e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800a198:	4b66      	ldr	r3, [pc, #408]	; (800a334 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a19a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a19e:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1a6:	4963      	ldr	r1, [pc, #396]	; (800a334 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a1a8:	4313      	orrs	r3, r2
 800a1aa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SDIO Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d00a      	beq.n	800a1d0 <HAL_RCCEx_PeriphCLKConfig+0x60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 800a1ba:	4b5e      	ldr	r3, [pc, #376]	; (800a334 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a1bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a1c0:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1c8:	495a      	ldr	r1, [pc, #360]	; (800a334 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a1ca:	4313      	orrs	r3, r2
 800a1cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*------------------- Common configuration SAI/I2S -------------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	f003 0301 	and.w	r3, r3, #1
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d10b      	bne.n	800a1f4 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d105      	bne.n	800a1f4 <HAL_RCCEx_PeriphCLKConfig+0x84>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d075      	beq.n	800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a1f4:	4b50      	ldr	r3, [pc, #320]	; (800a338 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a1fa:	f7fd fb1b 	bl	8007834 <HAL_GetTick>
 800a1fe:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a200:	e008      	b.n	800a214 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a202:	f7fd fb17 	bl	8007834 <HAL_GetTick>
 800a206:	4602      	mov	r2, r0
 800a208:	69fb      	ldr	r3, [r7, #28]
 800a20a:	1ad3      	subs	r3, r2, r3
 800a20c:	2b02      	cmp	r3, #2
 800a20e:	d901      	bls.n	800a214 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a210:	2303      	movs	r3, #3
 800a212:	e1dc      	b.n	800a5ce <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a214:	4b47      	ldr	r3, [pc, #284]	; (800a334 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d1f0      	bne.n	800a202 <HAL_RCCEx_PeriphCLKConfig+0x92>
    }

    /*---------------------- I2S configuration -------------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f003 0301 	and.w	r3, r3, #1
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d009      	beq.n	800a240 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	685b      	ldr	r3, [r3, #4]
 800a230:	019a      	lsls	r2, r3, #6
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	689b      	ldr	r3, [r3, #8]
 800a236:	071b      	lsls	r3, r3, #28
 800a238:	493e      	ldr	r1, [pc, #248]	; (800a334 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a23a:	4313      	orrs	r3, r2
 800a23c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f003 0302 	and.w	r3, r3, #2
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d01f      	beq.n	800a28c <HAL_RCCEx_PeriphCLKConfig+0x11c>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a24c:	4b39      	ldr	r3, [pc, #228]	; (800a334 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a24e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a252:	0f1b      	lsrs	r3, r3, #28
 800a254:	f003 0307 	and.w	r3, r3, #7
 800a258:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	685b      	ldr	r3, [r3, #4]
 800a25e:	019a      	lsls	r2, r3, #6
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	68db      	ldr	r3, [r3, #12]
 800a264:	061b      	lsls	r3, r3, #24
 800a266:	431a      	orrs	r2, r3
 800a268:	69bb      	ldr	r3, [r7, #24]
 800a26a:	071b      	lsls	r3, r3, #28
 800a26c:	4931      	ldr	r1, [pc, #196]	; (800a334 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a26e:	4313      	orrs	r3, r2
 800a270:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800a274:	4b2f      	ldr	r3, [pc, #188]	; (800a334 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a276:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a27a:	f023 021f 	bic.w	r2, r3, #31
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	6a1b      	ldr	r3, [r3, #32]
 800a282:	3b01      	subs	r3, #1
 800a284:	492b      	ldr	r1, [pc, #172]	; (800a334 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a286:	4313      	orrs	r3, r2
 800a288:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a294:	2b00      	cmp	r3, #0
 800a296:	d00d      	beq.n	800a2b4 <HAL_RCCEx_PeriphCLKConfig+0x144>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	685b      	ldr	r3, [r3, #4]
 800a29c:	019a      	lsls	r2, r3, #6
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	68db      	ldr	r3, [r3, #12]
 800a2a2:	061b      	lsls	r3, r3, #24
 800a2a4:	431a      	orrs	r2, r3
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	689b      	ldr	r3, [r3, #8]
 800a2aa:	071b      	lsls	r3, r3, #28
 800a2ac:	4921      	ldr	r1, [pc, #132]	; (800a334 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a2ae:	4313      	orrs	r3, r2
 800a2b0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a2b4:	4b20      	ldr	r3, [pc, #128]	; (800a338 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800a2b6:	2201      	movs	r2, #1
 800a2b8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a2ba:	f7fd fabb 	bl	8007834 <HAL_GetTick>
 800a2be:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a2c0:	e008      	b.n	800a2d4 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a2c2:	f7fd fab7 	bl	8007834 <HAL_GetTick>
 800a2c6:	4602      	mov	r2, r0
 800a2c8:	69fb      	ldr	r3, [r7, #28]
 800a2ca:	1ad3      	subs	r3, r2, r3
 800a2cc:	2b02      	cmp	r3, #2
 800a2ce:	d901      	bls.n	800a2d4 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a2d0:	2303      	movs	r3, #3
 800a2d2:	e17c      	b.n	800a5ce <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a2d4:	4b17      	ldr	r3, [pc, #92]	; (800a334 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d0f0      	beq.n	800a2c2 <HAL_RCCEx_PeriphCLKConfig+0x152>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for these peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f003 0304 	and.w	r3, r3, #4
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d112      	bne.n	800a312 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d10c      	bne.n	800a312 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
 800a300:	2b00      	cmp	r3, #0
 800a302:	f000 80ce 	beq.w	800a4a2 <HAL_RCCEx_PeriphCLKConfig+0x332>
      (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6b5b      	ldr	r3, [r3, #52]	; 0x34
     ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
 800a30a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a30e:	f040 80c8 	bne.w	800a4a2 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800a312:	4b0a      	ldr	r3, [pc, #40]	; (800a33c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800a314:	2200      	movs	r2, #0
 800a316:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a318:	f7fd fa8c 	bl	8007834 <HAL_GetTick>
 800a31c:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a31e:	e00f      	b.n	800a340 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800a320:	f7fd fa88 	bl	8007834 <HAL_GetTick>
 800a324:	4602      	mov	r2, r0
 800a326:	69fb      	ldr	r3, [r7, #28]
 800a328:	1ad3      	subs	r3, r2, r3
 800a32a:	2b02      	cmp	r3, #2
 800a32c:	d908      	bls.n	800a340 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a32e:	2303      	movs	r3, #3
 800a330:	e14d      	b.n	800a5ce <HAL_RCCEx_PeriphCLKConfig+0x45e>
 800a332:	bf00      	nop
 800a334:	40023800 	.word	0x40023800
 800a338:	42470068 	.word	0x42470068
 800a33c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a340:	4ba5      	ldr	r3, [pc, #660]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a348:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a34c:	d0e8      	beq.n	800a320 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f003 0304 	and.w	r3, r3, #4
 800a356:	2b00      	cmp	r3, #0
 800a358:	d02e      	beq.n	800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800a35a:	4b9f      	ldr	r3, [pc, #636]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a35c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a360:	0c1b      	lsrs	r3, r3, #16
 800a362:	f003 0303 	and.w	r3, r3, #3
 800a366:	3301      	adds	r3, #1
 800a368:	005b      	lsls	r3, r3, #1
 800a36a:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a36c:	4b9a      	ldr	r3, [pc, #616]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a36e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a372:	0f1b      	lsrs	r3, r3, #28
 800a374:	f003 0307 	and.w	r3, r3, #7
 800a378:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	691b      	ldr	r3, [r3, #16]
 800a37e:	019a      	lsls	r2, r3, #6
 800a380:	697b      	ldr	r3, [r7, #20]
 800a382:	085b      	lsrs	r3, r3, #1
 800a384:	3b01      	subs	r3, #1
 800a386:	041b      	lsls	r3, r3, #16
 800a388:	431a      	orrs	r2, r3
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	699b      	ldr	r3, [r3, #24]
 800a38e:	061b      	lsls	r3, r3, #24
 800a390:	431a      	orrs	r2, r3
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	071b      	lsls	r3, r3, #28
 800a396:	4990      	ldr	r1, [pc, #576]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a398:	4313      	orrs	r3, r2
 800a39a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800a39e:	4b8e      	ldr	r3, [pc, #568]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a3a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a3a4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ac:	3b01      	subs	r3, #1
 800a3ae:	021b      	lsls	r3, r3, #8
 800a3b0:	4989      	ldr	r1, [pc, #548]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a3b2:	4313      	orrs	r3, r2
 800a3b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	f003 0308 	and.w	r3, r3, #8
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d02c      	beq.n	800a41e <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800a3c4:	4b84      	ldr	r3, [pc, #528]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a3c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3ca:	0c1b      	lsrs	r3, r3, #16
 800a3cc:	f003 0303 	and.w	r3, r3, #3
 800a3d0:	3301      	adds	r3, #1
 800a3d2:	005b      	lsls	r3, r3, #1
 800a3d4:	617b      	str	r3, [r7, #20]
      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a3d6:	4b80      	ldr	r3, [pc, #512]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a3d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3dc:	0e1b      	lsrs	r3, r3, #24
 800a3de:	f003 030f 	and.w	r3, r3, #15
 800a3e2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	691b      	ldr	r3, [r3, #16]
 800a3e8:	019a      	lsls	r2, r3, #6
 800a3ea:	697b      	ldr	r3, [r7, #20]
 800a3ec:	085b      	lsrs	r3, r3, #1
 800a3ee:	3b01      	subs	r3, #1
 800a3f0:	041b      	lsls	r3, r3, #16
 800a3f2:	431a      	orrs	r2, r3
 800a3f4:	693b      	ldr	r3, [r7, #16]
 800a3f6:	061b      	lsls	r3, r3, #24
 800a3f8:	431a      	orrs	r2, r3
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	69db      	ldr	r3, [r3, #28]
 800a3fe:	071b      	lsls	r3, r3, #28
 800a400:	4975      	ldr	r1, [pc, #468]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a402:	4313      	orrs	r3, r2
 800a404:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800a408:	4b73      	ldr	r3, [pc, #460]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a40a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a40e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a416:	4970      	ldr	r1, [pc, #448]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a418:	4313      	orrs	r3, r2
 800a41a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- CLK48 configuration ------------------------*/
    /* Configure the PLLSAI when it is used as clock source for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a426:	2b00      	cmp	r3, #0
 800a428:	d024      	beq.n	800a474 <HAL_RCCEx_PeriphCLKConfig+0x304>
       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
 800a42e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a432:	d11f      	bne.n	800a474 <HAL_RCCEx_PeriphCLKConfig+0x304>
    {
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));

      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a434:	4b68      	ldr	r3, [pc, #416]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a43a:	0e1b      	lsrs	r3, r3, #24
 800a43c:	f003 030f 	and.w	r3, r3, #15
 800a440:	613b      	str	r3, [r7, #16]
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a442:	4b65      	ldr	r3, [pc, #404]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a444:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a448:	0f1b      	lsrs	r3, r3, #28
 800a44a:	f003 0307 	and.w	r3, r3, #7
 800a44e:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	691b      	ldr	r3, [r3, #16]
 800a454:	019a      	lsls	r2, r3, #6
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	695b      	ldr	r3, [r3, #20]
 800a45a:	085b      	lsrs	r3, r3, #1
 800a45c:	3b01      	subs	r3, #1
 800a45e:	041b      	lsls	r3, r3, #16
 800a460:	431a      	orrs	r2, r3
 800a462:	693b      	ldr	r3, [r7, #16]
 800a464:	061b      	lsls	r3, r3, #24
 800a466:	431a      	orrs	r2, r3
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	071b      	lsls	r3, r3, #28
 800a46c:	495a      	ldr	r1, [pc, #360]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a46e:	4313      	orrs	r3, r2
 800a470:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800a474:	4b59      	ldr	r3, [pc, #356]	; (800a5dc <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800a476:	2201      	movs	r2, #1
 800a478:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a47a:	f7fd f9db 	bl	8007834 <HAL_GetTick>
 800a47e:	61f8      	str	r0, [r7, #28]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a480:	e008      	b.n	800a494 <HAL_RCCEx_PeriphCLKConfig+0x324>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800a482:	f7fd f9d7 	bl	8007834 <HAL_GetTick>
 800a486:	4602      	mov	r2, r0
 800a488:	69fb      	ldr	r3, [r7, #28]
 800a48a:	1ad3      	subs	r3, r2, r3
 800a48c:	2b02      	cmp	r3, #2
 800a48e:	d901      	bls.n	800a494 <HAL_RCCEx_PeriphCLKConfig+0x324>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a490:	2303      	movs	r3, #3
 800a492:	e09c      	b.n	800a5ce <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a494:	4b50      	ldr	r3, [pc, #320]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a49c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a4a0:	d1ef      	bne.n	800a482 <HAL_RCCEx_PeriphCLKConfig+0x312>
  }

  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	f003 0320 	and.w	r3, r3, #32
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	f000 8083 	beq.w	800a5b6 <HAL_RCCEx_PeriphCLKConfig+0x446>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	60bb      	str	r3, [r7, #8]
 800a4b4:	4b48      	ldr	r3, [pc, #288]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a4b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4b8:	4a47      	ldr	r2, [pc, #284]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a4ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a4be:	6413      	str	r3, [r2, #64]	; 0x40
 800a4c0:	4b45      	ldr	r3, [pc, #276]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a4c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a4c8:	60bb      	str	r3, [r7, #8]
 800a4ca:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a4cc:	4b44      	ldr	r3, [pc, #272]	; (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	4a43      	ldr	r2, [pc, #268]	; (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a4d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a4d6:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a4d8:	f7fd f9ac 	bl	8007834 <HAL_GetTick>
 800a4dc:	61f8      	str	r0, [r7, #28]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a4de:	e008      	b.n	800a4f2 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a4e0:	f7fd f9a8 	bl	8007834 <HAL_GetTick>
 800a4e4:	4602      	mov	r2, r0
 800a4e6:	69fb      	ldr	r3, [r7, #28]
 800a4e8:	1ad3      	subs	r3, r2, r3
 800a4ea:	2b02      	cmp	r3, #2
 800a4ec:	d901      	bls.n	800a4f2 <HAL_RCCEx_PeriphCLKConfig+0x382>
      {
        return HAL_TIMEOUT;
 800a4ee:	2303      	movs	r3, #3
 800a4f0:	e06d      	b.n	800a5ce <HAL_RCCEx_PeriphCLKConfig+0x45e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a4f2:	4b3b      	ldr	r3, [pc, #236]	; (800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d0f0      	beq.n	800a4e0 <HAL_RCCEx_PeriphCLKConfig+0x370>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a4fe:	4b36      	ldr	r3, [pc, #216]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a502:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a506:	61bb      	str	r3, [r7, #24]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a508:	69bb      	ldr	r3, [r7, #24]
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d02f      	beq.n	800a56e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a512:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a516:	69ba      	ldr	r2, [r7, #24]
 800a518:	429a      	cmp	r2, r3
 800a51a:	d028      	beq.n	800a56e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a51c:	4b2e      	ldr	r3, [pc, #184]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a51e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a520:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a524:	61bb      	str	r3, [r7, #24]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a526:	4b2f      	ldr	r3, [pc, #188]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a528:	2201      	movs	r2, #1
 800a52a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a52c:	4b2d      	ldr	r3, [pc, #180]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a52e:	2200      	movs	r2, #0
 800a530:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a532:	4a29      	ldr	r2, [pc, #164]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a534:	69bb      	ldr	r3, [r7, #24]
 800a536:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a538:	4b27      	ldr	r3, [pc, #156]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a53a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a53c:	f003 0301 	and.w	r3, r3, #1
 800a540:	2b01      	cmp	r3, #1
 800a542:	d114      	bne.n	800a56e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a544:	f7fd f976 	bl	8007834 <HAL_GetTick>
 800a548:	61f8      	str	r0, [r7, #28]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a54a:	e00a      	b.n	800a562 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a54c:	f7fd f972 	bl	8007834 <HAL_GetTick>
 800a550:	4602      	mov	r2, r0
 800a552:	69fb      	ldr	r3, [r7, #28]
 800a554:	1ad3      	subs	r3, r2, r3
 800a556:	f241 3288 	movw	r2, #5000	; 0x1388
 800a55a:	4293      	cmp	r3, r2
 800a55c:	d901      	bls.n	800a562 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
          {
            return HAL_TIMEOUT;
 800a55e:	2303      	movs	r3, #3
 800a560:	e035      	b.n	800a5ce <HAL_RCCEx_PeriphCLKConfig+0x45e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a562:	4b1d      	ldr	r3, [pc, #116]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a566:	f003 0302 	and.w	r3, r3, #2
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d0ee      	beq.n	800a54c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a572:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a576:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a57a:	d10d      	bne.n	800a598 <HAL_RCCEx_PeriphCLKConfig+0x428>
 800a57c:	4b16      	ldr	r3, [pc, #88]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a57e:	689b      	ldr	r3, [r3, #8]
 800a580:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a588:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a58c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a590:	4911      	ldr	r1, [pc, #68]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a592:	4313      	orrs	r3, r2
 800a594:	608b      	str	r3, [r1, #8]
 800a596:	e005      	b.n	800a5a4 <HAL_RCCEx_PeriphCLKConfig+0x434>
 800a598:	4b0f      	ldr	r3, [pc, #60]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a59a:	689b      	ldr	r3, [r3, #8]
 800a59c:	4a0e      	ldr	r2, [pc, #56]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a59e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a5a2:	6093      	str	r3, [r2, #8]
 800a5a4:	4b0c      	ldr	r3, [pc, #48]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a5a6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a5b0:	4909      	ldr	r1, [pc, #36]	; (800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a5b2:	4313      	orrs	r3, r2
 800a5b4:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	f003 0310 	and.w	r3, r3, #16
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d004      	beq.n	800a5cc <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800a5c8:	4b07      	ldr	r3, [pc, #28]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x478>)
 800a5ca:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800a5cc:	2300      	movs	r3, #0
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	3720      	adds	r7, #32
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}
 800a5d6:	bf00      	nop
 800a5d8:	40023800 	.word	0x40023800
 800a5dc:	42470070 	.word	0x42470070
 800a5e0:	40007000 	.word	0x40007000
 800a5e4:	42470e40 	.word	0x42470e40
 800a5e8:	424711e0 	.word	0x424711e0

0800a5ec <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	b086      	sub	sp, #24
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	f003 0301 	and.w	r3, r3, #1
 800a600:	2b00      	cmp	r3, #0
 800a602:	d075      	beq.n	800a6f0 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800a604:	4ba2      	ldr	r3, [pc, #648]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a606:	689b      	ldr	r3, [r3, #8]
 800a608:	f003 030c 	and.w	r3, r3, #12
 800a60c:	2b04      	cmp	r3, #4
 800a60e:	d00c      	beq.n	800a62a <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a610:	4b9f      	ldr	r3, [pc, #636]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a612:	689b      	ldr	r3, [r3, #8]
 800a614:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800a618:	2b08      	cmp	r3, #8
 800a61a:	d112      	bne.n	800a642 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a61c:	4b9c      	ldr	r3, [pc, #624]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a61e:	685b      	ldr	r3, [r3, #4]
 800a620:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a624:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a628:	d10b      	bne.n	800a642 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a62a:	4b99      	ldr	r3, [pc, #612]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a632:	2b00      	cmp	r3, #0
 800a634:	d05b      	beq.n	800a6ee <HAL_RCC_OscConfig+0x102>
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	685b      	ldr	r3, [r3, #4]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d157      	bne.n	800a6ee <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800a63e:	2301      	movs	r3, #1
 800a640:	e20b      	b.n	800aa5a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	685b      	ldr	r3, [r3, #4]
 800a646:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a64a:	d106      	bne.n	800a65a <HAL_RCC_OscConfig+0x6e>
 800a64c:	4b90      	ldr	r3, [pc, #576]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	4a8f      	ldr	r2, [pc, #572]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a652:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a656:	6013      	str	r3, [r2, #0]
 800a658:	e01d      	b.n	800a696 <HAL_RCC_OscConfig+0xaa>
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	685b      	ldr	r3, [r3, #4]
 800a65e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a662:	d10c      	bne.n	800a67e <HAL_RCC_OscConfig+0x92>
 800a664:	4b8a      	ldr	r3, [pc, #552]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	4a89      	ldr	r2, [pc, #548]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a66a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a66e:	6013      	str	r3, [r2, #0]
 800a670:	4b87      	ldr	r3, [pc, #540]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	4a86      	ldr	r2, [pc, #536]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a676:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a67a:	6013      	str	r3, [r2, #0]
 800a67c:	e00b      	b.n	800a696 <HAL_RCC_OscConfig+0xaa>
 800a67e:	4b84      	ldr	r3, [pc, #528]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	4a83      	ldr	r2, [pc, #524]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a684:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a688:	6013      	str	r3, [r2, #0]
 800a68a:	4b81      	ldr	r3, [pc, #516]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	4a80      	ldr	r2, [pc, #512]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a690:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a694:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	685b      	ldr	r3, [r3, #4]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d013      	beq.n	800a6c6 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a69e:	f7fd f8c9 	bl	8007834 <HAL_GetTick>
 800a6a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a6a4:	e008      	b.n	800a6b8 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a6a6:	f7fd f8c5 	bl	8007834 <HAL_GetTick>
 800a6aa:	4602      	mov	r2, r0
 800a6ac:	693b      	ldr	r3, [r7, #16]
 800a6ae:	1ad3      	subs	r3, r2, r3
 800a6b0:	2b64      	cmp	r3, #100	; 0x64
 800a6b2:	d901      	bls.n	800a6b8 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800a6b4:	2303      	movs	r3, #3
 800a6b6:	e1d0      	b.n	800aa5a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a6b8:	4b75      	ldr	r3, [pc, #468]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d0f0      	beq.n	800a6a6 <HAL_RCC_OscConfig+0xba>
 800a6c4:	e014      	b.n	800a6f0 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a6c6:	f7fd f8b5 	bl	8007834 <HAL_GetTick>
 800a6ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a6cc:	e008      	b.n	800a6e0 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a6ce:	f7fd f8b1 	bl	8007834 <HAL_GetTick>
 800a6d2:	4602      	mov	r2, r0
 800a6d4:	693b      	ldr	r3, [r7, #16]
 800a6d6:	1ad3      	subs	r3, r2, r3
 800a6d8:	2b64      	cmp	r3, #100	; 0x64
 800a6da:	d901      	bls.n	800a6e0 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800a6dc:	2303      	movs	r3, #3
 800a6de:	e1bc      	b.n	800aa5a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a6e0:	4b6b      	ldr	r3, [pc, #428]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d1f0      	bne.n	800a6ce <HAL_RCC_OscConfig+0xe2>
 800a6ec:	e000      	b.n	800a6f0 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a6ee:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f003 0302 	and.w	r3, r3, #2
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d063      	beq.n	800a7c4 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800a6fc:	4b64      	ldr	r3, [pc, #400]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a6fe:	689b      	ldr	r3, [r3, #8]
 800a700:	f003 030c 	and.w	r3, r3, #12
 800a704:	2b00      	cmp	r3, #0
 800a706:	d00b      	beq.n	800a720 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a708:	4b61      	ldr	r3, [pc, #388]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a70a:	689b      	ldr	r3, [r3, #8]
 800a70c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800a710:	2b08      	cmp	r3, #8
 800a712:	d11c      	bne.n	800a74e <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a714:	4b5e      	ldr	r3, [pc, #376]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a716:	685b      	ldr	r3, [r3, #4]
 800a718:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d116      	bne.n	800a74e <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a720:	4b5b      	ldr	r3, [pc, #364]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f003 0302 	and.w	r3, r3, #2
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d005      	beq.n	800a738 <HAL_RCC_OscConfig+0x14c>
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	68db      	ldr	r3, [r3, #12]
 800a730:	2b01      	cmp	r3, #1
 800a732:	d001      	beq.n	800a738 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800a734:	2301      	movs	r3, #1
 800a736:	e190      	b.n	800aa5a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a738:	4b55      	ldr	r3, [pc, #340]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	691b      	ldr	r3, [r3, #16]
 800a744:	00db      	lsls	r3, r3, #3
 800a746:	4952      	ldr	r1, [pc, #328]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a748:	4313      	orrs	r3, r2
 800a74a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a74c:	e03a      	b.n	800a7c4 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	68db      	ldr	r3, [r3, #12]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d020      	beq.n	800a798 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a756:	4b4f      	ldr	r3, [pc, #316]	; (800a894 <HAL_RCC_OscConfig+0x2a8>)
 800a758:	2201      	movs	r2, #1
 800a75a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a75c:	f7fd f86a 	bl	8007834 <HAL_GetTick>
 800a760:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a762:	e008      	b.n	800a776 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a764:	f7fd f866 	bl	8007834 <HAL_GetTick>
 800a768:	4602      	mov	r2, r0
 800a76a:	693b      	ldr	r3, [r7, #16]
 800a76c:	1ad3      	subs	r3, r2, r3
 800a76e:	2b02      	cmp	r3, #2
 800a770:	d901      	bls.n	800a776 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800a772:	2303      	movs	r3, #3
 800a774:	e171      	b.n	800aa5a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a776:	4b46      	ldr	r3, [pc, #280]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f003 0302 	and.w	r3, r3, #2
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d0f0      	beq.n	800a764 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a782:	4b43      	ldr	r3, [pc, #268]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	691b      	ldr	r3, [r3, #16]
 800a78e:	00db      	lsls	r3, r3, #3
 800a790:	493f      	ldr	r1, [pc, #252]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a792:	4313      	orrs	r3, r2
 800a794:	600b      	str	r3, [r1, #0]
 800a796:	e015      	b.n	800a7c4 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a798:	4b3e      	ldr	r3, [pc, #248]	; (800a894 <HAL_RCC_OscConfig+0x2a8>)
 800a79a:	2200      	movs	r2, #0
 800a79c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a79e:	f7fd f849 	bl	8007834 <HAL_GetTick>
 800a7a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a7a4:	e008      	b.n	800a7b8 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a7a6:	f7fd f845 	bl	8007834 <HAL_GetTick>
 800a7aa:	4602      	mov	r2, r0
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	1ad3      	subs	r3, r2, r3
 800a7b0:	2b02      	cmp	r3, #2
 800a7b2:	d901      	bls.n	800a7b8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800a7b4:	2303      	movs	r3, #3
 800a7b6:	e150      	b.n	800aa5a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a7b8:	4b35      	ldr	r3, [pc, #212]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	f003 0302 	and.w	r3, r3, #2
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d1f0      	bne.n	800a7a6 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f003 0308 	and.w	r3, r3, #8
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d030      	beq.n	800a832 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	695b      	ldr	r3, [r3, #20]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d016      	beq.n	800a806 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a7d8:	4b2f      	ldr	r3, [pc, #188]	; (800a898 <HAL_RCC_OscConfig+0x2ac>)
 800a7da:	2201      	movs	r2, #1
 800a7dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a7de:	f7fd f829 	bl	8007834 <HAL_GetTick>
 800a7e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a7e4:	e008      	b.n	800a7f8 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a7e6:	f7fd f825 	bl	8007834 <HAL_GetTick>
 800a7ea:	4602      	mov	r2, r0
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	1ad3      	subs	r3, r2, r3
 800a7f0:	2b02      	cmp	r3, #2
 800a7f2:	d901      	bls.n	800a7f8 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 800a7f4:	2303      	movs	r3, #3
 800a7f6:	e130      	b.n	800aa5a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a7f8:	4b25      	ldr	r3, [pc, #148]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a7fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a7fc:	f003 0302 	and.w	r3, r3, #2
 800a800:	2b00      	cmp	r3, #0
 800a802:	d0f0      	beq.n	800a7e6 <HAL_RCC_OscConfig+0x1fa>
 800a804:	e015      	b.n	800a832 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a806:	4b24      	ldr	r3, [pc, #144]	; (800a898 <HAL_RCC_OscConfig+0x2ac>)
 800a808:	2200      	movs	r2, #0
 800a80a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a80c:	f7fd f812 	bl	8007834 <HAL_GetTick>
 800a810:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a812:	e008      	b.n	800a826 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a814:	f7fd f80e 	bl	8007834 <HAL_GetTick>
 800a818:	4602      	mov	r2, r0
 800a81a:	693b      	ldr	r3, [r7, #16]
 800a81c:	1ad3      	subs	r3, r2, r3
 800a81e:	2b02      	cmp	r3, #2
 800a820:	d901      	bls.n	800a826 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 800a822:	2303      	movs	r3, #3
 800a824:	e119      	b.n	800aa5a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a826:	4b1a      	ldr	r3, [pc, #104]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a828:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a82a:	f003 0302 	and.w	r3, r3, #2
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d1f0      	bne.n	800a814 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f003 0304 	and.w	r3, r3, #4
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	f000 809f 	beq.w	800a97e <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a840:	2300      	movs	r3, #0
 800a842:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a844:	4b12      	ldr	r3, [pc, #72]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a848:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d10f      	bne.n	800a870 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a850:	2300      	movs	r3, #0
 800a852:	60fb      	str	r3, [r7, #12]
 800a854:	4b0e      	ldr	r3, [pc, #56]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a858:	4a0d      	ldr	r2, [pc, #52]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a85a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a85e:	6413      	str	r3, [r2, #64]	; 0x40
 800a860:	4b0b      	ldr	r3, [pc, #44]	; (800a890 <HAL_RCC_OscConfig+0x2a4>)
 800a862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a864:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a868:	60fb      	str	r3, [r7, #12]
 800a86a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a86c:	2301      	movs	r3, #1
 800a86e:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a870:	4b0a      	ldr	r3, [pc, #40]	; (800a89c <HAL_RCC_OscConfig+0x2b0>)
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d120      	bne.n	800a8be <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a87c:	4b07      	ldr	r3, [pc, #28]	; (800a89c <HAL_RCC_OscConfig+0x2b0>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	4a06      	ldr	r2, [pc, #24]	; (800a89c <HAL_RCC_OscConfig+0x2b0>)
 800a882:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a886:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a888:	f7fc ffd4 	bl	8007834 <HAL_GetTick>
 800a88c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a88e:	e010      	b.n	800a8b2 <HAL_RCC_OscConfig+0x2c6>
 800a890:	40023800 	.word	0x40023800
 800a894:	42470000 	.word	0x42470000
 800a898:	42470e80 	.word	0x42470e80
 800a89c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a8a0:	f7fc ffc8 	bl	8007834 <HAL_GetTick>
 800a8a4:	4602      	mov	r2, r0
 800a8a6:	693b      	ldr	r3, [r7, #16]
 800a8a8:	1ad3      	subs	r3, r2, r3
 800a8aa:	2b02      	cmp	r3, #2
 800a8ac:	d901      	bls.n	800a8b2 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 800a8ae:	2303      	movs	r3, #3
 800a8b0:	e0d3      	b.n	800aa5a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a8b2:	4b6c      	ldr	r3, [pc, #432]	; (800aa64 <HAL_RCC_OscConfig+0x478>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d0f0      	beq.n	800a8a0 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	689b      	ldr	r3, [r3, #8]
 800a8c2:	2b01      	cmp	r3, #1
 800a8c4:	d106      	bne.n	800a8d4 <HAL_RCC_OscConfig+0x2e8>
 800a8c6:	4b68      	ldr	r3, [pc, #416]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a8c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8ca:	4a67      	ldr	r2, [pc, #412]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a8cc:	f043 0301 	orr.w	r3, r3, #1
 800a8d0:	6713      	str	r3, [r2, #112]	; 0x70
 800a8d2:	e01c      	b.n	800a90e <HAL_RCC_OscConfig+0x322>
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	689b      	ldr	r3, [r3, #8]
 800a8d8:	2b05      	cmp	r3, #5
 800a8da:	d10c      	bne.n	800a8f6 <HAL_RCC_OscConfig+0x30a>
 800a8dc:	4b62      	ldr	r3, [pc, #392]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a8de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8e0:	4a61      	ldr	r2, [pc, #388]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a8e2:	f043 0304 	orr.w	r3, r3, #4
 800a8e6:	6713      	str	r3, [r2, #112]	; 0x70
 800a8e8:	4b5f      	ldr	r3, [pc, #380]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a8ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8ec:	4a5e      	ldr	r2, [pc, #376]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a8ee:	f043 0301 	orr.w	r3, r3, #1
 800a8f2:	6713      	str	r3, [r2, #112]	; 0x70
 800a8f4:	e00b      	b.n	800a90e <HAL_RCC_OscConfig+0x322>
 800a8f6:	4b5c      	ldr	r3, [pc, #368]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a8f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a8fa:	4a5b      	ldr	r2, [pc, #364]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a8fc:	f023 0301 	bic.w	r3, r3, #1
 800a900:	6713      	str	r3, [r2, #112]	; 0x70
 800a902:	4b59      	ldr	r3, [pc, #356]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a904:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a906:	4a58      	ldr	r2, [pc, #352]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a908:	f023 0304 	bic.w	r3, r3, #4
 800a90c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	689b      	ldr	r3, [r3, #8]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d015      	beq.n	800a942 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a916:	f7fc ff8d 	bl	8007834 <HAL_GetTick>
 800a91a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a91c:	e00a      	b.n	800a934 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a91e:	f7fc ff89 	bl	8007834 <HAL_GetTick>
 800a922:	4602      	mov	r2, r0
 800a924:	693b      	ldr	r3, [r7, #16]
 800a926:	1ad3      	subs	r3, r2, r3
 800a928:	f241 3288 	movw	r2, #5000	; 0x1388
 800a92c:	4293      	cmp	r3, r2
 800a92e:	d901      	bls.n	800a934 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 800a930:	2303      	movs	r3, #3
 800a932:	e092      	b.n	800aa5a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a934:	4b4c      	ldr	r3, [pc, #304]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a936:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a938:	f003 0302 	and.w	r3, r3, #2
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d0ee      	beq.n	800a91e <HAL_RCC_OscConfig+0x332>
 800a940:	e014      	b.n	800a96c <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a942:	f7fc ff77 	bl	8007834 <HAL_GetTick>
 800a946:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a948:	e00a      	b.n	800a960 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a94a:	f7fc ff73 	bl	8007834 <HAL_GetTick>
 800a94e:	4602      	mov	r2, r0
 800a950:	693b      	ldr	r3, [r7, #16]
 800a952:	1ad3      	subs	r3, r2, r3
 800a954:	f241 3288 	movw	r2, #5000	; 0x1388
 800a958:	4293      	cmp	r3, r2
 800a95a:	d901      	bls.n	800a960 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 800a95c:	2303      	movs	r3, #3
 800a95e:	e07c      	b.n	800aa5a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a960:	4b41      	ldr	r3, [pc, #260]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a964:	f003 0302 	and.w	r3, r3, #2
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d1ee      	bne.n	800a94a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a96c:	7dfb      	ldrb	r3, [r7, #23]
 800a96e:	2b01      	cmp	r3, #1
 800a970:	d105      	bne.n	800a97e <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a972:	4b3d      	ldr	r3, [pc, #244]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a976:	4a3c      	ldr	r2, [pc, #240]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a978:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a97c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	699b      	ldr	r3, [r3, #24]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d068      	beq.n	800aa58 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a986:	4b38      	ldr	r3, [pc, #224]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a988:	689b      	ldr	r3, [r3, #8]
 800a98a:	f003 030c 	and.w	r3, r3, #12
 800a98e:	2b08      	cmp	r3, #8
 800a990:	d060      	beq.n	800aa54 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	699b      	ldr	r3, [r3, #24]
 800a996:	2b02      	cmp	r3, #2
 800a998:	d145      	bne.n	800aa26 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a99a:	4b34      	ldr	r3, [pc, #208]	; (800aa6c <HAL_RCC_OscConfig+0x480>)
 800a99c:	2200      	movs	r2, #0
 800a99e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9a0:	f7fc ff48 	bl	8007834 <HAL_GetTick>
 800a9a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a9a6:	e008      	b.n	800a9ba <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a9a8:	f7fc ff44 	bl	8007834 <HAL_GetTick>
 800a9ac:	4602      	mov	r2, r0
 800a9ae:	693b      	ldr	r3, [r7, #16]
 800a9b0:	1ad3      	subs	r3, r2, r3
 800a9b2:	2b02      	cmp	r3, #2
 800a9b4:	d901      	bls.n	800a9ba <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800a9b6:	2303      	movs	r3, #3
 800a9b8:	e04f      	b.n	800aa5a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a9ba:	4b2b      	ldr	r3, [pc, #172]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d1f0      	bne.n	800a9a8 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	69da      	ldr	r2, [r3, #28]
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	6a1b      	ldr	r3, [r3, #32]
 800a9ce:	431a      	orrs	r2, r3
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9d4:	019b      	lsls	r3, r3, #6
 800a9d6:	431a      	orrs	r2, r3
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9dc:	085b      	lsrs	r3, r3, #1
 800a9de:	3b01      	subs	r3, #1
 800a9e0:	041b      	lsls	r3, r3, #16
 800a9e2:	431a      	orrs	r2, r3
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9e8:	061b      	lsls	r3, r3, #24
 800a9ea:	431a      	orrs	r2, r3
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9f0:	071b      	lsls	r3, r3, #28
 800a9f2:	491d      	ldr	r1, [pc, #116]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800a9f4:	4313      	orrs	r3, r2
 800a9f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a9f8:	4b1c      	ldr	r3, [pc, #112]	; (800aa6c <HAL_RCC_OscConfig+0x480>)
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9fe:	f7fc ff19 	bl	8007834 <HAL_GetTick>
 800aa02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800aa04:	e008      	b.n	800aa18 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aa06:	f7fc ff15 	bl	8007834 <HAL_GetTick>
 800aa0a:	4602      	mov	r2, r0
 800aa0c:	693b      	ldr	r3, [r7, #16]
 800aa0e:	1ad3      	subs	r3, r2, r3
 800aa10:	2b02      	cmp	r3, #2
 800aa12:	d901      	bls.n	800aa18 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800aa14:	2303      	movs	r3, #3
 800aa16:	e020      	b.n	800aa5a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800aa18:	4b13      	ldr	r3, [pc, #76]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d0f0      	beq.n	800aa06 <HAL_RCC_OscConfig+0x41a>
 800aa24:	e018      	b.n	800aa58 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa26:	4b11      	ldr	r3, [pc, #68]	; (800aa6c <HAL_RCC_OscConfig+0x480>)
 800aa28:	2200      	movs	r2, #0
 800aa2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa2c:	f7fc ff02 	bl	8007834 <HAL_GetTick>
 800aa30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aa32:	e008      	b.n	800aa46 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aa34:	f7fc fefe 	bl	8007834 <HAL_GetTick>
 800aa38:	4602      	mov	r2, r0
 800aa3a:	693b      	ldr	r3, [r7, #16]
 800aa3c:	1ad3      	subs	r3, r2, r3
 800aa3e:	2b02      	cmp	r3, #2
 800aa40:	d901      	bls.n	800aa46 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800aa42:	2303      	movs	r3, #3
 800aa44:	e009      	b.n	800aa5a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aa46:	4b08      	ldr	r3, [pc, #32]	; (800aa68 <HAL_RCC_OscConfig+0x47c>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d1f0      	bne.n	800aa34 <HAL_RCC_OscConfig+0x448>
 800aa52:	e001      	b.n	800aa58 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800aa54:	2301      	movs	r3, #1
 800aa56:	e000      	b.n	800aa5a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800aa58:	2300      	movs	r3, #0
}
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	3718      	adds	r7, #24
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	bd80      	pop	{r7, pc}
 800aa62:	bf00      	nop
 800aa64:	40007000 	.word	0x40007000
 800aa68:	40023800 	.word	0x40023800
 800aa6c:	42470060 	.word	0x42470060

0800aa70 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b082      	sub	sp, #8
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d101      	bne.n	800aa82 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800aa7e:	2301      	movs	r3, #1
 800aa80:	e022      	b.n	800aac8 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800aa88:	b2db      	uxtb	r3, r3
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d105      	bne.n	800aa9a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	2200      	movs	r2, #0
 800aa92:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800aa94:	6878      	ldr	r0, [r7, #4]
 800aa96:	f7fa fe61 	bl	800575c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2203      	movs	r2, #3
 800aa9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f000 f814 	bl	800aad0 <HAL_SD_InitCard>
 800aaa8:	4603      	mov	r3, r0
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d001      	beq.n	800aab2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800aaae:	2301      	movs	r3, #1
 800aab0:	e00a      	b.n	800aac8 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	2200      	movs	r2, #0
 800aab6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2200      	movs	r2, #0
 800aabc:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	2201      	movs	r2, #1
 800aac2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800aac6:	2300      	movs	r3, #0
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3708      	adds	r7, #8
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}

0800aad0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800aad0:	b5b0      	push	{r4, r5, r7, lr}
 800aad2:	b08e      	sub	sp, #56	; 0x38
 800aad4:	af04      	add	r7, sp, #16
 800aad6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800aad8:	2300      	movs	r3, #0
 800aada:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800aadc:	2300      	movs	r3, #0
 800aade:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800aae0:	2300      	movs	r3, #0
 800aae2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800aae4:	2300      	movs	r3, #0
 800aae6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800aae8:	2300      	movs	r3, #0
 800aaea:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800aaec:	2376      	movs	r3, #118	; 0x76
 800aaee:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681d      	ldr	r5, [r3, #0]
 800aaf4:	466c      	mov	r4, sp
 800aaf6:	f107 0314 	add.w	r3, r7, #20
 800aafa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800aafe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ab02:	f107 0308 	add.w	r3, r7, #8
 800ab06:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ab08:	4628      	mov	r0, r5
 800ab0a:	f003 fa87 	bl	800e01c <SDIO_Init>
 800ab0e:	4603      	mov	r3, r0
 800ab10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800ab14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d001      	beq.n	800ab20 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800ab1c:	2301      	movs	r3, #1
 800ab1e:	e031      	b.n	800ab84 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800ab20:	4b1a      	ldr	r3, [pc, #104]	; (800ab8c <HAL_SD_InitCard+0xbc>)
 800ab22:	2200      	movs	r2, #0
 800ab24:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	f003 fabf 	bl	800e0ae <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800ab30:	4b16      	ldr	r3, [pc, #88]	; (800ab8c <HAL_SD_InitCard+0xbc>)
 800ab32:	2201      	movs	r2, #1
 800ab34:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800ab36:	6878      	ldr	r0, [r7, #4]
 800ab38:	f000 ffc6 	bl	800bac8 <SD_PowerON>
 800ab3c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ab3e:	6a3b      	ldr	r3, [r7, #32]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d00b      	beq.n	800ab5c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	2201      	movs	r2, #1
 800ab48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ab50:	6a3b      	ldr	r3, [r7, #32]
 800ab52:	431a      	orrs	r2, r3
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ab58:	2301      	movs	r3, #1
 800ab5a:	e013      	b.n	800ab84 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	f000 fee5 	bl	800b92c <SD_InitCard>
 800ab62:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800ab64:	6a3b      	ldr	r3, [r7, #32]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d00b      	beq.n	800ab82 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	2201      	movs	r2, #1
 800ab6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ab76:	6a3b      	ldr	r3, [r7, #32]
 800ab78:	431a      	orrs	r2, r3
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ab7e:	2301      	movs	r3, #1
 800ab80:	e000      	b.n	800ab84 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800ab82:	2300      	movs	r3, #0
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	3728      	adds	r7, #40	; 0x28
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bdb0      	pop	{r4, r5, r7, pc}
 800ab8c:	422580a0 	.word	0x422580a0

0800ab90 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b08c      	sub	sp, #48	; 0x30
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	60f8      	str	r0, [r7, #12]
 800ab98:	60b9      	str	r1, [r7, #8]
 800ab9a:	607a      	str	r2, [r7, #4]
 800ab9c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800aba2:	68bb      	ldr	r3, [r7, #8]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d107      	bne.n	800abb8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abac:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800abb4:	2301      	movs	r3, #1
 800abb6:	e0c7      	b.n	800ad48 <HAL_SD_ReadBlocks_DMA+0x1b8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800abbe:	b2db      	uxtb	r3, r3
 800abc0:	2b01      	cmp	r3, #1
 800abc2:	f040 80c0 	bne.w	800ad46 <HAL_SD_ReadBlocks_DMA+0x1b6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	2200      	movs	r2, #0
 800abca:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800abcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	441a      	add	r2, r3
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800abd6:	429a      	cmp	r2, r3
 800abd8:	d907      	bls.n	800abea <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abde:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800abe6:	2301      	movs	r3, #1
 800abe8:	e0ae      	b.n	800ad48 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	2203      	movs	r2, #3
 800abee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	2200      	movs	r2, #0
 800abf8:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800ac08:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac0e:	4a50      	ldr	r2, [pc, #320]	; (800ad50 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800ac10:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac16:	4a4f      	ldr	r2, [pc, #316]	; (800ad54 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800ac18:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac1e:	2200      	movs	r2, #0
 800ac20:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	3380      	adds	r3, #128	; 0x80
 800ac2c:	4619      	mov	r1, r3
 800ac2e:	68ba      	ldr	r2, [r7, #8]
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	025b      	lsls	r3, r3, #9
 800ac34:	089b      	lsrs	r3, r3, #2
 800ac36:	f7fd fbef 	bl	8008418 <HAL_DMA_Start_IT>
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d017      	beq.n	800ac70 <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800ac4e:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	4a40      	ldr	r2, [pc, #256]	; (800ad58 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800ac56:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac5c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	2201      	movs	r2, #1
 800ac68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800ac6c:	2301      	movs	r3, #1
 800ac6e:	e06b      	b.n	800ad48 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800ac70:	4b3a      	ldr	r3, [pc, #232]	; (800ad5c <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800ac72:	2201      	movs	r2, #1
 800ac74:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac7a:	2b01      	cmp	r3, #1
 800ac7c:	d002      	beq.n	800ac84 <HAL_SD_ReadBlocks_DMA+0xf4>
      {
        add *= 512U;
 800ac7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac80:	025b      	lsls	r3, r3, #9
 800ac82:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f003 faa1 	bl	800e1d4 <SDMMC_CmdBlockLength>
 800ac92:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800ac94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d00f      	beq.n	800acba <HAL_SD_ReadBlocks_DMA+0x12a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	4a2e      	ldr	r2, [pc, #184]	; (800ad58 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800aca0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aca8:	431a      	orrs	r2, r3
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	2201      	movs	r2, #1
 800acb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800acb6:	2301      	movs	r3, #1
 800acb8:	e046      	b.n	800ad48 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800acba:	f04f 33ff 	mov.w	r3, #4294967295
 800acbe:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	025b      	lsls	r3, r3, #9
 800acc4:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800acc6:	2390      	movs	r3, #144	; 0x90
 800acc8:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800acca:	2302      	movs	r3, #2
 800accc:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800acce:	2300      	movs	r3, #0
 800acd0:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800acd2:	2301      	movs	r3, #1
 800acd4:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	f107 0210 	add.w	r2, r7, #16
 800acde:	4611      	mov	r1, r2
 800ace0:	4618      	mov	r0, r3
 800ace2:	f003 fa4b 	bl	800e17c <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	2b01      	cmp	r3, #1
 800acea:	d90a      	bls.n	800ad02 <HAL_SD_ReadBlocks_DMA+0x172>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	2282      	movs	r2, #130	; 0x82
 800acf0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800acf8:	4618      	mov	r0, r3
 800acfa:	f003 faaf 	bl	800e25c <SDMMC_CmdReadMultiBlock>
 800acfe:	62f8      	str	r0, [r7, #44]	; 0x2c
 800ad00:	e009      	b.n	800ad16 <HAL_SD_ReadBlocks_DMA+0x186>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	2281      	movs	r2, #129	; 0x81
 800ad06:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ad0e:	4618      	mov	r0, r3
 800ad10:	f003 fa82 	bl	800e218 <SDMMC_CmdReadSingleBlock>
 800ad14:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800ad16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d012      	beq.n	800ad42 <HAL_SD_ReadBlocks_DMA+0x1b2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	4a0d      	ldr	r2, [pc, #52]	; (800ad58 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800ad22:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad2a:	431a      	orrs	r2, r3
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	2201      	movs	r2, #1
 800ad34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800ad3e:	2301      	movs	r3, #1
 800ad40:	e002      	b.n	800ad48 <HAL_SD_ReadBlocks_DMA+0x1b8>
      }

      return HAL_OK;
 800ad42:	2300      	movs	r3, #0
 800ad44:	e000      	b.n	800ad48 <HAL_SD_ReadBlocks_DMA+0x1b8>
    }
  }
  else
  {
    return HAL_BUSY;
 800ad46:	2302      	movs	r3, #2
  }
}
 800ad48:	4618      	mov	r0, r3
 800ad4a:	3730      	adds	r7, #48	; 0x30
 800ad4c:	46bd      	mov	sp, r7
 800ad4e:	bd80      	pop	{r7, pc}
 800ad50:	0800b73b 	.word	0x0800b73b
 800ad54:	0800b7ad 	.word	0x0800b7ad
 800ad58:	004005ff 	.word	0x004005ff
 800ad5c:	4225858c 	.word	0x4225858c

0800ad60 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b08c      	sub	sp, #48	; 0x30
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	60f8      	str	r0, [r7, #12]
 800ad68:	60b9      	str	r1, [r7, #8]
 800ad6a:	607a      	str	r2, [r7, #4]
 800ad6c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800ad72:	68bb      	ldr	r3, [r7, #8]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d107      	bne.n	800ad88 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad7c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800ad84:	2301      	movs	r3, #1
 800ad86:	e0ca      	b.n	800af1e <HAL_SD_WriteBlocks_DMA+0x1be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ad8e:	b2db      	uxtb	r3, r3
 800ad90:	2b01      	cmp	r3, #1
 800ad92:	f040 80c3 	bne.w	800af1c <HAL_SD_WriteBlocks_DMA+0x1bc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	2200      	movs	r2, #0
 800ad9a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800ad9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	441a      	add	r2, r3
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ada6:	429a      	cmp	r2, r3
 800ada8:	d907      	bls.n	800adba <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adae:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800adb6:	2301      	movs	r3, #1
 800adb8:	e0b1      	b.n	800af1e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	2203      	movs	r2, #3
 800adbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	2200      	movs	r2, #0
 800adc8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	f042 021a 	orr.w	r2, r2, #26
 800add8:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adde:	4a52      	ldr	r2, [pc, #328]	; (800af28 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800ade0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ade6:	4a51      	ldr	r2, [pc, #324]	; (800af2c <HAL_SD_WriteBlocks_DMA+0x1cc>)
 800ade8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adee:	2200      	movs	r2, #0
 800adf0:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800adf6:	2b01      	cmp	r3, #1
 800adf8:	d002      	beq.n	800ae00 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800adfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adfc:	025b      	lsls	r3, r3, #9
 800adfe:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ae08:	4618      	mov	r0, r3
 800ae0a:	f003 f9e3 	bl	800e1d4 <SDMMC_CmdBlockLength>
 800ae0e:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800ae10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d00f      	beq.n	800ae36 <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	4a45      	ldr	r2, [pc, #276]	; (800af30 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800ae1c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae24:	431a      	orrs	r2, r3
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	2201      	movs	r2, #1
 800ae2e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800ae32:	2301      	movs	r3, #1
 800ae34:	e073      	b.n	800af1e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800ae36:	683b      	ldr	r3, [r7, #0]
 800ae38:	2b01      	cmp	r3, #1
 800ae3a:	d90a      	bls.n	800ae52 <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	22a0      	movs	r2, #160	; 0xa0
 800ae40:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ae48:	4618      	mov	r0, r3
 800ae4a:	f003 fa4b 	bl	800e2e4 <SDMMC_CmdWriteMultiBlock>
 800ae4e:	62f8      	str	r0, [r7, #44]	; 0x2c
 800ae50:	e009      	b.n	800ae66 <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	2290      	movs	r2, #144	; 0x90
 800ae56:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ae5e:	4618      	mov	r0, r3
 800ae60:	f003 fa1e 	bl	800e2a0 <SDMMC_CmdWriteSingleBlock>
 800ae64:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800ae66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d012      	beq.n	800ae92 <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	4a2f      	ldr	r2, [pc, #188]	; (800af30 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800ae72:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae7a:	431a      	orrs	r2, r3
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	2201      	movs	r2, #1
 800ae84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800ae8e:	2301      	movs	r3, #1
 800ae90:	e045      	b.n	800af1e <HAL_SD_WriteBlocks_DMA+0x1be>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800ae92:	4b28      	ldr	r3, [pc, #160]	; (800af34 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800ae94:	2201      	movs	r2, #1
 800ae96:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800ae9c:	68b9      	ldr	r1, [r7, #8]
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	3380      	adds	r3, #128	; 0x80
 800aea4:	461a      	mov	r2, r3
 800aea6:	683b      	ldr	r3, [r7, #0]
 800aea8:	025b      	lsls	r3, r3, #9
 800aeaa:	089b      	lsrs	r3, r3, #2
 800aeac:	f7fd fab4 	bl	8008418 <HAL_DMA_Start_IT>
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d01a      	beq.n	800aeec <HAL_SD_WriteBlocks_DMA+0x18c>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	f022 021a 	bic.w	r2, r2, #26
 800aec4:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	4a19      	ldr	r2, [pc, #100]	; (800af30 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800aecc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aed2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	2201      	movs	r2, #1
 800aede:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	2200      	movs	r2, #0
 800aee6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800aee8:	2301      	movs	r3, #1
 800aeea:	e018      	b.n	800af1e <HAL_SD_WriteBlocks_DMA+0x1be>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800aeec:	f04f 33ff 	mov.w	r3, #4294967295
 800aef0:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	025b      	lsls	r3, r3, #9
 800aef6:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800aef8:	2390      	movs	r3, #144	; 0x90
 800aefa:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800aefc:	2300      	movs	r3, #0
 800aefe:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800af00:	2300      	movs	r3, #0
 800af02:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800af04:	2301      	movs	r3, #1
 800af06:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f107 0210 	add.w	r2, r7, #16
 800af10:	4611      	mov	r1, r2
 800af12:	4618      	mov	r0, r3
 800af14:	f003 f932 	bl	800e17c <SDIO_ConfigData>

      return HAL_OK;
 800af18:	2300      	movs	r3, #0
 800af1a:	e000      	b.n	800af1e <HAL_SD_WriteBlocks_DMA+0x1be>
    }
  }
  else
  {
    return HAL_BUSY;
 800af1c:	2302      	movs	r3, #2
  }
}
 800af1e:	4618      	mov	r0, r3
 800af20:	3730      	adds	r7, #48	; 0x30
 800af22:	46bd      	mov	sp, r7
 800af24:	bd80      	pop	{r7, pc}
 800af26:	bf00      	nop
 800af28:	0800b711 	.word	0x0800b711
 800af2c:	0800b7ad 	.word	0x0800b7ad
 800af30:	004005ff 	.word	0x004005ff
 800af34:	4225858c 	.word	0x4225858c

0800af38 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b084      	sub	sp, #16
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af44:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800af50:	2b00      	cmp	r3, #0
 800af52:	d008      	beq.n	800af66 <HAL_SD_IRQHandler+0x2e>
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	f003 0308 	and.w	r3, r3, #8
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d003      	beq.n	800af66 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800af5e:	6878      	ldr	r0, [r7, #4]
 800af60:	f000 ffc8 	bl	800bef4 <SD_Read_IT>
 800af64:	e155      	b.n	800b212 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af70:	2b00      	cmp	r3, #0
 800af72:	f000 808f 	beq.w	800b094 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800af7e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af86:	687a      	ldr	r2, [r7, #4]
 800af88:	6812      	ldr	r2, [r2, #0]
 800af8a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800af8e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800af92:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	f022 0201 	bic.w	r2, r2, #1
 800afa2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	f003 0308 	and.w	r3, r3, #8
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d039      	beq.n	800b022 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	f003 0302 	and.w	r3, r3, #2
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d104      	bne.n	800afc2 <HAL_SD_IRQHandler+0x8a>
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	f003 0320 	and.w	r3, r3, #32
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d011      	beq.n	800afe6 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	4618      	mov	r0, r3
 800afc8:	f003 f9ae 	bl	800e328 <SDMMC_CmdStopTransfer>
 800afcc:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800afce:	68bb      	ldr	r3, [r7, #8]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d008      	beq.n	800afe6 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800afd8:	68bb      	ldr	r3, [r7, #8]
 800afda:	431a      	orrs	r2, r3
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f000 f91f 	bl	800b224 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	f240 523a 	movw	r2, #1338	; 0x53a
 800afee:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2201      	movs	r2, #1
 800aff4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2200      	movs	r2, #0
 800affc:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	f003 0301 	and.w	r3, r3, #1
 800b004:	2b00      	cmp	r3, #0
 800b006:	d104      	bne.n	800b012 <HAL_SD_IRQHandler+0xda>
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	f003 0302 	and.w	r3, r3, #2
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d003      	beq.n	800b01a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	f003 fe04 	bl	800ec20 <HAL_SD_RxCpltCallback>
 800b018:	e0fb      	b.n	800b212 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800b01a:	6878      	ldr	r0, [r7, #4]
 800b01c:	f003 fdf6 	bl	800ec0c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b020:	e0f7      	b.n	800b212 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b028:	2b00      	cmp	r3, #0
 800b02a:	f000 80f2 	beq.w	800b212 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	f003 0320 	and.w	r3, r3, #32
 800b034:	2b00      	cmp	r3, #0
 800b036:	d011      	beq.n	800b05c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	4618      	mov	r0, r3
 800b03e:	f003 f973 	bl	800e328 <SDMMC_CmdStopTransfer>
 800b042:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b044:	68bb      	ldr	r3, [r7, #8]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d008      	beq.n	800b05c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b04e:	68bb      	ldr	r3, [r7, #8]
 800b050:	431a      	orrs	r2, r3
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800b056:	6878      	ldr	r0, [r7, #4]
 800b058:	f000 f8e4 	bl	800b224 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	f003 0301 	and.w	r3, r3, #1
 800b062:	2b00      	cmp	r3, #0
 800b064:	f040 80d5 	bne.w	800b212 <HAL_SD_IRQHandler+0x2da>
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	f003 0302 	and.w	r3, r3, #2
 800b06e:	2b00      	cmp	r3, #0
 800b070:	f040 80cf 	bne.w	800b212 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	f022 0208 	bic.w	r2, r2, #8
 800b082:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2201      	movs	r2, #1
 800b088:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f003 fdbd 	bl	800ec0c <HAL_SD_TxCpltCallback>
}
 800b092:	e0be      	b.n	800b212 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b09a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d008      	beq.n	800b0b4 <HAL_SD_IRQHandler+0x17c>
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	f003 0308 	and.w	r3, r3, #8
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d003      	beq.n	800b0b4 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800b0ac:	6878      	ldr	r0, [r7, #4]
 800b0ae:	f000 ff72 	bl	800bf96 <SD_Write_IT>
 800b0b2:	e0ae      	b.n	800b212 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0ba:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	f000 80a7 	beq.w	800b212 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0ca:	f003 0302 	and.w	r3, r3, #2
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d005      	beq.n	800b0de <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0d6:	f043 0202 	orr.w	r2, r3, #2
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0e4:	f003 0308 	and.w	r3, r3, #8
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d005      	beq.n	800b0f8 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0f0:	f043 0208 	orr.w	r2, r3, #8
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0fe:	f003 0320 	and.w	r3, r3, #32
 800b102:	2b00      	cmp	r3, #0
 800b104:	d005      	beq.n	800b112 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b10a:	f043 0220 	orr.w	r2, r3, #32
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b118:	f003 0310 	and.w	r3, r3, #16
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d005      	beq.n	800b12c <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b124:	f043 0210 	orr.w	r2, r3, #16
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	f240 523a 	movw	r2, #1338	; 0x53a
 800b134:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800b144:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	4618      	mov	r0, r3
 800b14c:	f003 f8ec 	bl	800e328 <SDMMC_CmdStopTransfer>
 800b150:	4602      	mov	r2, r0
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b156:	431a      	orrs	r2, r3
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	f003 0308 	and.w	r3, r3, #8
 800b162:	2b00      	cmp	r3, #0
 800b164:	d00a      	beq.n	800b17c <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2201      	movs	r2, #1
 800b16a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	2200      	movs	r2, #0
 800b172:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	f000 f855 	bl	800b224 <HAL_SD_ErrorCallback>
}
 800b17a:	e04a      	b.n	800b212 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b182:	2b00      	cmp	r3, #0
 800b184:	d045      	beq.n	800b212 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	f003 0310 	and.w	r3, r3, #16
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d104      	bne.n	800b19a <HAL_SD_IRQHandler+0x262>
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	f003 0320 	and.w	r3, r3, #32
 800b196:	2b00      	cmp	r3, #0
 800b198:	d011      	beq.n	800b1be <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b19e:	4a1f      	ldr	r2, [pc, #124]	; (800b21c <HAL_SD_IRQHandler+0x2e4>)
 800b1a0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f7fd f98e 	bl	80084c8 <HAL_DMA_Abort_IT>
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d02f      	beq.n	800b212 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f000 fb4a 	bl	800b850 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b1bc:	e029      	b.n	800b212 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	f003 0301 	and.w	r3, r3, #1
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d104      	bne.n	800b1d2 <HAL_SD_IRQHandler+0x29a>
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	f003 0302 	and.w	r3, r3, #2
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d011      	beq.n	800b1f6 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1d6:	4a12      	ldr	r2, [pc, #72]	; (800b220 <HAL_SD_IRQHandler+0x2e8>)
 800b1d8:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f7fd f972 	bl	80084c8 <HAL_DMA_Abort_IT>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d013      	beq.n	800b212 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	f000 fb65 	bl	800b8be <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b1f4:	e00d      	b.n	800b212 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2200      	movs	r2, #0
 800b1fa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2201      	movs	r2, #1
 800b200:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2200      	movs	r2, #0
 800b208:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800b20a:	6878      	ldr	r0, [r7, #4]
 800b20c:	f003 fcf4 	bl	800ebf8 <HAL_SD_AbortCallback>
}
 800b210:	e7ff      	b.n	800b212 <HAL_SD_IRQHandler+0x2da>
 800b212:	bf00      	nop
 800b214:	3710      	adds	r7, #16
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}
 800b21a:	bf00      	nop
 800b21c:	0800b851 	.word	0x0800b851
 800b220:	0800b8bf 	.word	0x0800b8bf

0800b224 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800b224:	b480      	push	{r7}
 800b226:	b083      	sub	sp, #12
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800b22c:	bf00      	nop
 800b22e:	370c      	adds	r7, #12
 800b230:	46bd      	mov	sp, r7
 800b232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b236:	4770      	bx	lr

0800b238 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800b238:	b480      	push	{r7}
 800b23a:	b083      	sub	sp, #12
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
 800b240:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b246:	0f9b      	lsrs	r3, r3, #30
 800b248:	b2da      	uxtb	r2, r3
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b252:	0e9b      	lsrs	r3, r3, #26
 800b254:	b2db      	uxtb	r3, r3
 800b256:	f003 030f 	and.w	r3, r3, #15
 800b25a:	b2da      	uxtb	r2, r3
 800b25c:	683b      	ldr	r3, [r7, #0]
 800b25e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b264:	0e1b      	lsrs	r3, r3, #24
 800b266:	b2db      	uxtb	r3, r3
 800b268:	f003 0303 	and.w	r3, r3, #3
 800b26c:	b2da      	uxtb	r2, r3
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b276:	0c1b      	lsrs	r3, r3, #16
 800b278:	b2da      	uxtb	r2, r3
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b282:	0a1b      	lsrs	r3, r3, #8
 800b284:	b2da      	uxtb	r2, r3
 800b286:	683b      	ldr	r3, [r7, #0]
 800b288:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b28e:	b2da      	uxtb	r2, r3
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b298:	0d1b      	lsrs	r3, r3, #20
 800b29a:	b29a      	uxth	r2, r3
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2a4:	0c1b      	lsrs	r3, r3, #16
 800b2a6:	b2db      	uxtb	r3, r3
 800b2a8:	f003 030f 	and.w	r3, r3, #15
 800b2ac:	b2da      	uxtb	r2, r3
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2b6:	0bdb      	lsrs	r3, r3, #15
 800b2b8:	b2db      	uxtb	r3, r3
 800b2ba:	f003 0301 	and.w	r3, r3, #1
 800b2be:	b2da      	uxtb	r2, r3
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2c8:	0b9b      	lsrs	r3, r3, #14
 800b2ca:	b2db      	uxtb	r3, r3
 800b2cc:	f003 0301 	and.w	r3, r3, #1
 800b2d0:	b2da      	uxtb	r2, r3
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2da:	0b5b      	lsrs	r3, r3, #13
 800b2dc:	b2db      	uxtb	r3, r3
 800b2de:	f003 0301 	and.w	r3, r3, #1
 800b2e2:	b2da      	uxtb	r2, r3
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b2ec:	0b1b      	lsrs	r3, r3, #12
 800b2ee:	b2db      	uxtb	r3, r3
 800b2f0:	f003 0301 	and.w	r3, r3, #1
 800b2f4:	b2da      	uxtb	r2, r3
 800b2f6:	683b      	ldr	r3, [r7, #0]
 800b2f8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b304:	2b00      	cmp	r3, #0
 800b306:	d163      	bne.n	800b3d0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b30c:	009a      	lsls	r2, r3, #2
 800b30e:	f640 73fc 	movw	r3, #4092	; 0xffc
 800b312:	4013      	ands	r3, r2
 800b314:	687a      	ldr	r2, [r7, #4]
 800b316:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b318:	0f92      	lsrs	r2, r2, #30
 800b31a:	431a      	orrs	r2, r3
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b324:	0edb      	lsrs	r3, r3, #27
 800b326:	b2db      	uxtb	r3, r3
 800b328:	f003 0307 	and.w	r3, r3, #7
 800b32c:	b2da      	uxtb	r2, r3
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b336:	0e1b      	lsrs	r3, r3, #24
 800b338:	b2db      	uxtb	r3, r3
 800b33a:	f003 0307 	and.w	r3, r3, #7
 800b33e:	b2da      	uxtb	r2, r3
 800b340:	683b      	ldr	r3, [r7, #0]
 800b342:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b348:	0d5b      	lsrs	r3, r3, #21
 800b34a:	b2db      	uxtb	r3, r3
 800b34c:	f003 0307 	and.w	r3, r3, #7
 800b350:	b2da      	uxtb	r2, r3
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b35a:	0c9b      	lsrs	r3, r3, #18
 800b35c:	b2db      	uxtb	r3, r3
 800b35e:	f003 0307 	and.w	r3, r3, #7
 800b362:	b2da      	uxtb	r2, r3
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b36c:	0bdb      	lsrs	r3, r3, #15
 800b36e:	b2db      	uxtb	r3, r3
 800b370:	f003 0307 	and.w	r3, r3, #7
 800b374:	b2da      	uxtb	r2, r3
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	691b      	ldr	r3, [r3, #16]
 800b37e:	1c5a      	adds	r2, r3, #1
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	7e1b      	ldrb	r3, [r3, #24]
 800b388:	b2db      	uxtb	r3, r3
 800b38a:	f003 0307 	and.w	r3, r3, #7
 800b38e:	3302      	adds	r3, #2
 800b390:	2201      	movs	r2, #1
 800b392:	fa02 f303 	lsl.w	r3, r2, r3
 800b396:	687a      	ldr	r2, [r7, #4]
 800b398:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800b39a:	fb02 f203 	mul.w	r2, r2, r3
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b3a2:	683b      	ldr	r3, [r7, #0]
 800b3a4:	7a1b      	ldrb	r3, [r3, #8]
 800b3a6:	b2db      	uxtb	r3, r3
 800b3a8:	f003 030f 	and.w	r3, r3, #15
 800b3ac:	2201      	movs	r2, #1
 800b3ae:	409a      	lsls	r2, r3
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b3b8:	687a      	ldr	r2, [r7, #4]
 800b3ba:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800b3bc:	0a52      	lsrs	r2, r2, #9
 800b3be:	fb02 f203 	mul.w	r2, r2, r3
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b3cc:	661a      	str	r2, [r3, #96]	; 0x60
 800b3ce:	e031      	b.n	800b434 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b3d4:	2b01      	cmp	r3, #1
 800b3d6:	d11d      	bne.n	800b414 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b3dc:	041b      	lsls	r3, r3, #16
 800b3de:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b3e6:	0c1b      	lsrs	r3, r3, #16
 800b3e8:	431a      	orrs	r2, r3
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	691b      	ldr	r3, [r3, #16]
 800b3f2:	3301      	adds	r3, #1
 800b3f4:	029a      	lsls	r2, r3, #10
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b408:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	661a      	str	r2, [r3, #96]	; 0x60
 800b412:	e00f      	b.n	800b434 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	4a58      	ldr	r2, [pc, #352]	; (800b57c <HAL_SD_GetCardCSD+0x344>)
 800b41a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b420:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2201      	movs	r2, #1
 800b42c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b430:	2301      	movs	r3, #1
 800b432:	e09d      	b.n	800b570 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b438:	0b9b      	lsrs	r3, r3, #14
 800b43a:	b2db      	uxtb	r3, r3
 800b43c:	f003 0301 	and.w	r3, r3, #1
 800b440:	b2da      	uxtb	r2, r3
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b44a:	09db      	lsrs	r3, r3, #7
 800b44c:	b2db      	uxtb	r3, r3
 800b44e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b452:	b2da      	uxtb	r2, r3
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b45c:	b2db      	uxtb	r3, r3
 800b45e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b462:	b2da      	uxtb	r2, r3
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b46c:	0fdb      	lsrs	r3, r3, #31
 800b46e:	b2da      	uxtb	r2, r3
 800b470:	683b      	ldr	r3, [r7, #0]
 800b472:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b478:	0f5b      	lsrs	r3, r3, #29
 800b47a:	b2db      	uxtb	r3, r3
 800b47c:	f003 0303 	and.w	r3, r3, #3
 800b480:	b2da      	uxtb	r2, r3
 800b482:	683b      	ldr	r3, [r7, #0]
 800b484:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b48a:	0e9b      	lsrs	r3, r3, #26
 800b48c:	b2db      	uxtb	r3, r3
 800b48e:	f003 0307 	and.w	r3, r3, #7
 800b492:	b2da      	uxtb	r2, r3
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b49c:	0d9b      	lsrs	r3, r3, #22
 800b49e:	b2db      	uxtb	r3, r3
 800b4a0:	f003 030f 	and.w	r3, r3, #15
 800b4a4:	b2da      	uxtb	r2, r3
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4ae:	0d5b      	lsrs	r3, r3, #21
 800b4b0:	b2db      	uxtb	r3, r3
 800b4b2:	f003 0301 	and.w	r3, r3, #1
 800b4b6:	b2da      	uxtb	r2, r3
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4ca:	0c1b      	lsrs	r3, r3, #16
 800b4cc:	b2db      	uxtb	r3, r3
 800b4ce:	f003 0301 	and.w	r3, r3, #1
 800b4d2:	b2da      	uxtb	r2, r3
 800b4d4:	683b      	ldr	r3, [r7, #0]
 800b4d6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4de:	0bdb      	lsrs	r3, r3, #15
 800b4e0:	b2db      	uxtb	r3, r3
 800b4e2:	f003 0301 	and.w	r3, r3, #1
 800b4e6:	b2da      	uxtb	r2, r3
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b4f2:	0b9b      	lsrs	r3, r3, #14
 800b4f4:	b2db      	uxtb	r3, r3
 800b4f6:	f003 0301 	and.w	r3, r3, #1
 800b4fa:	b2da      	uxtb	r2, r3
 800b4fc:	683b      	ldr	r3, [r7, #0]
 800b4fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b506:	0b5b      	lsrs	r3, r3, #13
 800b508:	b2db      	uxtb	r3, r3
 800b50a:	f003 0301 	and.w	r3, r3, #1
 800b50e:	b2da      	uxtb	r2, r3
 800b510:	683b      	ldr	r3, [r7, #0]
 800b512:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b51a:	0b1b      	lsrs	r3, r3, #12
 800b51c:	b2db      	uxtb	r3, r3
 800b51e:	f003 0301 	and.w	r3, r3, #1
 800b522:	b2da      	uxtb	r2, r3
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b52e:	0a9b      	lsrs	r3, r3, #10
 800b530:	b2db      	uxtb	r3, r3
 800b532:	f003 0303 	and.w	r3, r3, #3
 800b536:	b2da      	uxtb	r2, r3
 800b538:	683b      	ldr	r3, [r7, #0]
 800b53a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b542:	0a1b      	lsrs	r3, r3, #8
 800b544:	b2db      	uxtb	r3, r3
 800b546:	f003 0303 	and.w	r3, r3, #3
 800b54a:	b2da      	uxtb	r2, r3
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b556:	085b      	lsrs	r3, r3, #1
 800b558:	b2db      	uxtb	r3, r3
 800b55a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b55e:	b2da      	uxtb	r2, r3
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	2201      	movs	r2, #1
 800b56a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800b56e:	2300      	movs	r3, #0
}
 800b570:	4618      	mov	r0, r3
 800b572:	370c      	adds	r7, #12
 800b574:	46bd      	mov	sp, r7
 800b576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57a:	4770      	bx	lr
 800b57c:	004005ff 	.word	0x004005ff

0800b580 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800b580:	b480      	push	{r7}
 800b582:	b083      	sub	sp, #12
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
 800b588:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b5ae:	683b      	ldr	r3, [r7, #0]
 800b5b0:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b5b6:	683b      	ldr	r3, [r7, #0]
 800b5b8:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800b5be:	683b      	ldr	r3, [r7, #0]
 800b5c0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800b5c6:	683b      	ldr	r3, [r7, #0]
 800b5c8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800b5ca:	2300      	movs	r3, #0
}
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	370c      	adds	r7, #12
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d6:	4770      	bx	lr

0800b5d8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800b5d8:	b5b0      	push	{r4, r5, r7, lr}
 800b5da:	b08e      	sub	sp, #56	; 0x38
 800b5dc:	af04      	add	r7, sp, #16
 800b5de:	6078      	str	r0, [r7, #4]
 800b5e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	2203      	movs	r2, #3
 800b5e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b5ee:	2b03      	cmp	r3, #3
 800b5f0:	d02e      	beq.n	800b650 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800b5f2:	683b      	ldr	r3, [r7, #0]
 800b5f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b5f8:	d106      	bne.n	800b608 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5fe:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	639a      	str	r2, [r3, #56]	; 0x38
 800b606:	e029      	b.n	800b65c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b60e:	d10a      	bne.n	800b626 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f000 fb0f 	bl	800bc34 <SD_WideBus_Enable>
 800b616:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b61c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b61e:	431a      	orrs	r2, r3
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	639a      	str	r2, [r3, #56]	; 0x38
 800b624:	e01a      	b.n	800b65c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d10a      	bne.n	800b642 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800b62c:	6878      	ldr	r0, [r7, #4]
 800b62e:	f000 fb4c 	bl	800bcca <SD_WideBus_Disable>
 800b632:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b63a:	431a      	orrs	r2, r3
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	639a      	str	r2, [r3, #56]	; 0x38
 800b640:	e00c      	b.n	800b65c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b646:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	639a      	str	r2, [r3, #56]	; 0x38
 800b64e:	e005      	b.n	800b65c <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b654:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b660:	2b00      	cmp	r3, #0
 800b662:	d009      	beq.n	800b678 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	4a18      	ldr	r2, [pc, #96]	; (800b6cc <HAL_SD_ConfigWideBusOperation+0xf4>)
 800b66a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2201      	movs	r2, #1
 800b670:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b674:	2301      	movs	r3, #1
 800b676:	e024      	b.n	800b6c2 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	685b      	ldr	r3, [r3, #4]
 800b67c:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	689b      	ldr	r3, [r3, #8]
 800b682:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	68db      	ldr	r3, [r3, #12]
 800b688:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	695b      	ldr	r3, [r3, #20]
 800b692:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	699b      	ldr	r3, [r3, #24]
 800b698:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681d      	ldr	r5, [r3, #0]
 800b69e:	466c      	mov	r4, sp
 800b6a0:	f107 0318 	add.w	r3, r7, #24
 800b6a4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b6a8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b6ac:	f107 030c 	add.w	r3, r7, #12
 800b6b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b6b2:	4628      	mov	r0, r5
 800b6b4:	f002 fcb2 	bl	800e01c <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800b6c0:	2300      	movs	r3, #0
}
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	3728      	adds	r7, #40	; 0x28
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	bdb0      	pop	{r4, r5, r7, pc}
 800b6ca:	bf00      	nop
 800b6cc:	004005ff 	.word	0x004005ff

0800b6d0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b086      	sub	sp, #24
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800b6d8:	2300      	movs	r3, #0
 800b6da:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800b6dc:	f107 030c 	add.w	r3, r7, #12
 800b6e0:	4619      	mov	r1, r3
 800b6e2:	6878      	ldr	r0, [r7, #4]
 800b6e4:	f000 fa7e 	bl	800bbe4 <SD_SendStatus>
 800b6e8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800b6ea:	697b      	ldr	r3, [r7, #20]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d005      	beq.n	800b6fc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b6f4:	697b      	ldr	r3, [r7, #20]
 800b6f6:	431a      	orrs	r2, r3
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	0a5b      	lsrs	r3, r3, #9
 800b700:	f003 030f 	and.w	r3, r3, #15
 800b704:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800b706:	693b      	ldr	r3, [r7, #16]
}
 800b708:	4618      	mov	r0, r3
 800b70a:	3718      	adds	r7, #24
 800b70c:	46bd      	mov	sp, r7
 800b70e:	bd80      	pop	{r7, pc}

0800b710 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b710:	b480      	push	{r7}
 800b712:	b085      	sub	sp, #20
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b71c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b72c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800b72e:	bf00      	nop
 800b730:	3714      	adds	r7, #20
 800b732:	46bd      	mov	sp, r7
 800b734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b738:	4770      	bx	lr

0800b73a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b73a:	b580      	push	{r7, lr}
 800b73c:	b084      	sub	sp, #16
 800b73e:	af00      	add	r7, sp, #0
 800b740:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b746:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b74c:	2b82      	cmp	r3, #130	; 0x82
 800b74e:	d111      	bne.n	800b774 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	4618      	mov	r0, r3
 800b756:	f002 fde7 	bl	800e328 <SDMMC_CmdStopTransfer>
 800b75a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800b75c:	68bb      	ldr	r3, [r7, #8]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d008      	beq.n	800b774 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b766:	68bb      	ldr	r3, [r7, #8]
 800b768:	431a      	orrs	r2, r3
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800b76e:	68f8      	ldr	r0, [r7, #12]
 800b770:	f7ff fd58 	bl	800b224 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	f022 0208 	bic.w	r2, r2, #8
 800b782:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	f240 523a 	movw	r2, #1338	; 0x53a
 800b78c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800b78e:	68fb      	ldr	r3, [r7, #12]
 800b790:	2201      	movs	r2, #1
 800b792:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	2200      	movs	r2, #0
 800b79a:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800b79c:	68f8      	ldr	r0, [r7, #12]
 800b79e:	f003 fa3f 	bl	800ec20 <HAL_SD_RxCpltCallback>
#endif
}
 800b7a2:	bf00      	nop
 800b7a4:	3710      	adds	r7, #16
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	bd80      	pop	{r7, pc}
	...

0800b7ac <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b086      	sub	sp, #24
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7b8:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f7fd f830 	bl	8008820 <HAL_DMA_GetError>
 800b7c0:	4603      	mov	r3, r0
 800b7c2:	2b02      	cmp	r3, #2
 800b7c4:	d03e      	beq.n	800b844 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7cc:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800b7ce:	697b      	ldr	r3, [r7, #20]
 800b7d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b7d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7d4:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800b7d6:	693b      	ldr	r3, [r7, #16]
 800b7d8:	2b01      	cmp	r3, #1
 800b7da:	d002      	beq.n	800b7e2 <SD_DMAError+0x36>
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	2b01      	cmp	r3, #1
 800b7e0:	d12d      	bne.n	800b83e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b7e2:	697b      	ldr	r3, [r7, #20]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	4a19      	ldr	r2, [pc, #100]	; (800b84c <SD_DMAError+0xa0>)
 800b7e8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b7ea:	697b      	ldr	r3, [r7, #20]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b7f0:	697b      	ldr	r3, [r7, #20]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800b7f8:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b7fe:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b802:	697b      	ldr	r3, [r7, #20]
 800b804:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800b806:	6978      	ldr	r0, [r7, #20]
 800b808:	f7ff ff62 	bl	800b6d0 <HAL_SD_GetCardState>
 800b80c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b80e:	68bb      	ldr	r3, [r7, #8]
 800b810:	2b06      	cmp	r3, #6
 800b812:	d002      	beq.n	800b81a <SD_DMAError+0x6e>
 800b814:	68bb      	ldr	r3, [r7, #8]
 800b816:	2b05      	cmp	r3, #5
 800b818:	d10a      	bne.n	800b830 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b81a:	697b      	ldr	r3, [r7, #20]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	4618      	mov	r0, r3
 800b820:	f002 fd82 	bl	800e328 <SDMMC_CmdStopTransfer>
 800b824:	4602      	mov	r2, r0
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b82a:	431a      	orrs	r2, r3
 800b82c:	697b      	ldr	r3, [r7, #20]
 800b82e:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800b830:	697b      	ldr	r3, [r7, #20]
 800b832:	2201      	movs	r2, #1
 800b834:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b838:	697b      	ldr	r3, [r7, #20]
 800b83a:	2200      	movs	r2, #0
 800b83c:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800b83e:	6978      	ldr	r0, [r7, #20]
 800b840:	f7ff fcf0 	bl	800b224 <HAL_SD_ErrorCallback>
#endif
  }
}
 800b844:	bf00      	nop
 800b846:	3718      	adds	r7, #24
 800b848:	46bd      	mov	sp, r7
 800b84a:	bd80      	pop	{r7, pc}
 800b84c:	004005ff 	.word	0x004005ff

0800b850 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b084      	sub	sp, #16
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b85c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	681b      	ldr	r3, [r3, #0]
 800b862:	f240 523a 	movw	r2, #1338	; 0x53a
 800b866:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800b868:	68f8      	ldr	r0, [r7, #12]
 800b86a:	f7ff ff31 	bl	800b6d0 <HAL_SD_GetCardState>
 800b86e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	2201      	movs	r2, #1
 800b874:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	2200      	movs	r2, #0
 800b87c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	2b06      	cmp	r3, #6
 800b882:	d002      	beq.n	800b88a <SD_DMATxAbort+0x3a>
 800b884:	68bb      	ldr	r3, [r7, #8]
 800b886:	2b05      	cmp	r3, #5
 800b888:	d10a      	bne.n	800b8a0 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	681b      	ldr	r3, [r3, #0]
 800b88e:	4618      	mov	r0, r3
 800b890:	f002 fd4a 	bl	800e328 <SDMMC_CmdStopTransfer>
 800b894:	4602      	mov	r2, r0
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b89a:	431a      	orrs	r2, r3
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d103      	bne.n	800b8b0 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800b8a8:	68f8      	ldr	r0, [r7, #12]
 800b8aa:	f003 f9a5 	bl	800ebf8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800b8ae:	e002      	b.n	800b8b6 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800b8b0:	68f8      	ldr	r0, [r7, #12]
 800b8b2:	f7ff fcb7 	bl	800b224 <HAL_SD_ErrorCallback>
}
 800b8b6:	bf00      	nop
 800b8b8:	3710      	adds	r7, #16
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bd80      	pop	{r7, pc}

0800b8be <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800b8be:	b580      	push	{r7, lr}
 800b8c0:	b084      	sub	sp, #16
 800b8c2:	af00      	add	r7, sp, #0
 800b8c4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8ca:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	f240 523a 	movw	r2, #1338	; 0x53a
 800b8d4:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800b8d6:	68f8      	ldr	r0, [r7, #12]
 800b8d8:	f7ff fefa 	bl	800b6d0 <HAL_SD_GetCardState>
 800b8dc:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	2201      	movs	r2, #1
 800b8e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	2b06      	cmp	r3, #6
 800b8f0:	d002      	beq.n	800b8f8 <SD_DMARxAbort+0x3a>
 800b8f2:	68bb      	ldr	r3, [r7, #8]
 800b8f4:	2b05      	cmp	r3, #5
 800b8f6:	d10a      	bne.n	800b90e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f002 fd13 	bl	800e328 <SDMMC_CmdStopTransfer>
 800b902:	4602      	mov	r2, r0
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b908:	431a      	orrs	r2, r3
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b912:	2b00      	cmp	r3, #0
 800b914:	d103      	bne.n	800b91e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800b916:	68f8      	ldr	r0, [r7, #12]
 800b918:	f003 f96e 	bl	800ebf8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800b91c:	e002      	b.n	800b924 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800b91e:	68f8      	ldr	r0, [r7, #12]
 800b920:	f7ff fc80 	bl	800b224 <HAL_SD_ErrorCallback>
}
 800b924:	bf00      	nop
 800b926:	3710      	adds	r7, #16
 800b928:	46bd      	mov	sp, r7
 800b92a:	bd80      	pop	{r7, pc}

0800b92c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800b92c:	b5b0      	push	{r4, r5, r7, lr}
 800b92e:	b094      	sub	sp, #80	; 0x50
 800b930:	af04      	add	r7, sp, #16
 800b932:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800b934:	2301      	movs	r3, #1
 800b936:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	4618      	mov	r0, r3
 800b93e:	f002 fbc5 	bl	800e0cc <SDIO_GetPowerState>
 800b942:	4603      	mov	r3, r0
 800b944:	2b00      	cmp	r3, #0
 800b946:	d102      	bne.n	800b94e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800b948:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800b94c:	e0b7      	b.n	800babe <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b952:	2b03      	cmp	r3, #3
 800b954:	d02f      	beq.n	800b9b6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	4618      	mov	r0, r3
 800b95c:	f002 fdee 	bl	800e53c <SDMMC_CmdSendCID>
 800b960:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b962:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b964:	2b00      	cmp	r3, #0
 800b966:	d001      	beq.n	800b96c <SD_InitCard+0x40>
    {
      return errorstate;
 800b968:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b96a:	e0a8      	b.n	800babe <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	2100      	movs	r1, #0
 800b972:	4618      	mov	r0, r3
 800b974:	f002 fbef 	bl	800e156 <SDIO_GetResponse>
 800b978:	4602      	mov	r2, r0
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	2104      	movs	r1, #4
 800b984:	4618      	mov	r0, r3
 800b986:	f002 fbe6 	bl	800e156 <SDIO_GetResponse>
 800b98a:	4602      	mov	r2, r0
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	2108      	movs	r1, #8
 800b996:	4618      	mov	r0, r3
 800b998:	f002 fbdd 	bl	800e156 <SDIO_GetResponse>
 800b99c:	4602      	mov	r2, r0
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	210c      	movs	r1, #12
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	f002 fbd4 	bl	800e156 <SDIO_GetResponse>
 800b9ae:	4602      	mov	r2, r0
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9ba:	2b03      	cmp	r3, #3
 800b9bc:	d00d      	beq.n	800b9da <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	f107 020e 	add.w	r2, r7, #14
 800b9c6:	4611      	mov	r1, r2
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	f002 fdf4 	bl	800e5b6 <SDMMC_CmdSetRelAdd>
 800b9ce:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b9d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d001      	beq.n	800b9da <SD_InitCard+0xae>
    {
      return errorstate;
 800b9d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9d8:	e071      	b.n	800babe <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9de:	2b03      	cmp	r3, #3
 800b9e0:	d036      	beq.n	800ba50 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800b9e2:	89fb      	ldrh	r3, [r7, #14]
 800b9e4:	461a      	mov	r2, r3
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681a      	ldr	r2, [r3, #0]
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b9f2:	041b      	lsls	r3, r3, #16
 800b9f4:	4619      	mov	r1, r3
 800b9f6:	4610      	mov	r0, r2
 800b9f8:	f002 fdbe 	bl	800e578 <SDMMC_CmdSendCSD>
 800b9fc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b9fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d001      	beq.n	800ba08 <SD_InitCard+0xdc>
    {
      return errorstate;
 800ba04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba06:	e05a      	b.n	800babe <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	2100      	movs	r1, #0
 800ba0e:	4618      	mov	r0, r3
 800ba10:	f002 fba1 	bl	800e156 <SDIO_GetResponse>
 800ba14:	4602      	mov	r2, r0
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	2104      	movs	r1, #4
 800ba20:	4618      	mov	r0, r3
 800ba22:	f002 fb98 	bl	800e156 <SDIO_GetResponse>
 800ba26:	4602      	mov	r2, r0
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	2108      	movs	r1, #8
 800ba32:	4618      	mov	r0, r3
 800ba34:	f002 fb8f 	bl	800e156 <SDIO_GetResponse>
 800ba38:	4602      	mov	r2, r0
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	210c      	movs	r1, #12
 800ba44:	4618      	mov	r0, r3
 800ba46:	f002 fb86 	bl	800e156 <SDIO_GetResponse>
 800ba4a:	4602      	mov	r2, r0
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	2104      	movs	r1, #4
 800ba56:	4618      	mov	r0, r3
 800ba58:	f002 fb7d 	bl	800e156 <SDIO_GetResponse>
 800ba5c:	4603      	mov	r3, r0
 800ba5e:	0d1a      	lsrs	r2, r3, #20
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800ba64:	f107 0310 	add.w	r3, r7, #16
 800ba68:	4619      	mov	r1, r3
 800ba6a:	6878      	ldr	r0, [r7, #4]
 800ba6c:	f7ff fbe4 	bl	800b238 <HAL_SD_GetCardCSD>
 800ba70:	4603      	mov	r3, r0
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d002      	beq.n	800ba7c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ba76:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ba7a:	e020      	b.n	800babe <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	6819      	ldr	r1, [r3, #0]
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ba84:	041b      	lsls	r3, r3, #16
 800ba86:	f04f 0400 	mov.w	r4, #0
 800ba8a:	461a      	mov	r2, r3
 800ba8c:	4623      	mov	r3, r4
 800ba8e:	4608      	mov	r0, r1
 800ba90:	f002 fc6c 	bl	800e36c <SDMMC_CmdSelDesel>
 800ba94:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800ba96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d001      	beq.n	800baa0 <SD_InitCard+0x174>
  {
    return errorstate;
 800ba9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba9e:	e00e      	b.n	800babe <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	681d      	ldr	r5, [r3, #0]
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	466c      	mov	r4, sp
 800baa8:	f103 0210 	add.w	r2, r3, #16
 800baac:	ca07      	ldmia	r2, {r0, r1, r2}
 800baae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800bab2:	3304      	adds	r3, #4
 800bab4:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bab6:	4628      	mov	r0, r5
 800bab8:	f002 fab0 	bl	800e01c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800babc:	2300      	movs	r3, #0
}
 800babe:	4618      	mov	r0, r3
 800bac0:	3740      	adds	r7, #64	; 0x40
 800bac2:	46bd      	mov	sp, r7
 800bac4:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800bac8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b086      	sub	sp, #24
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bad0:	2300      	movs	r3, #0
 800bad2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800bad4:	2300      	movs	r3, #0
 800bad6:	617b      	str	r3, [r7, #20]
 800bad8:	2300      	movs	r3, #0
 800bada:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	4618      	mov	r0, r3
 800bae2:	f002 fc66 	bl	800e3b2 <SDMMC_CmdGoIdleState>
 800bae6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d001      	beq.n	800baf2 <SD_PowerON+0x2a>
  {
    return errorstate;
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	e072      	b.n	800bbd8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	4618      	mov	r0, r3
 800baf8:	f002 fc79 	bl	800e3ee <SDMMC_CmdOperCond>
 800bafc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d00d      	beq.n	800bb20 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2200      	movs	r2, #0
 800bb08:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	4618      	mov	r0, r3
 800bb10:	f002 fc4f 	bl	800e3b2 <SDMMC_CmdGoIdleState>
 800bb14:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bb16:	68fb      	ldr	r3, [r7, #12]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d004      	beq.n	800bb26 <SD_PowerON+0x5e>
    {
      return errorstate;
 800bb1c:	68fb      	ldr	r3, [r7, #12]
 800bb1e:	e05b      	b.n	800bbd8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	2201      	movs	r2, #1
 800bb24:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bb2a:	2b01      	cmp	r3, #1
 800bb2c:	d137      	bne.n	800bb9e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	2100      	movs	r1, #0
 800bb34:	4618      	mov	r0, r3
 800bb36:	f002 fc79 	bl	800e42c <SDMMC_CmdAppCommand>
 800bb3a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d02d      	beq.n	800bb9e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bb42:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bb46:	e047      	b.n	800bbd8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	2100      	movs	r1, #0
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f002 fc6c 	bl	800e42c <SDMMC_CmdAppCommand>
 800bb54:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d001      	beq.n	800bb60 <SD_PowerON+0x98>
    {
      return errorstate;
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	e03b      	b.n	800bbd8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	491e      	ldr	r1, [pc, #120]	; (800bbe0 <SD_PowerON+0x118>)
 800bb66:	4618      	mov	r0, r3
 800bb68:	f002 fc82 	bl	800e470 <SDMMC_CmdAppOperCommand>
 800bb6c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d002      	beq.n	800bb7a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bb74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bb78:	e02e      	b.n	800bbd8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	2100      	movs	r1, #0
 800bb80:	4618      	mov	r0, r3
 800bb82:	f002 fae8 	bl	800e156 <SDIO_GetResponse>
 800bb86:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800bb88:	697b      	ldr	r3, [r7, #20]
 800bb8a:	0fdb      	lsrs	r3, r3, #31
 800bb8c:	2b01      	cmp	r3, #1
 800bb8e:	d101      	bne.n	800bb94 <SD_PowerON+0xcc>
 800bb90:	2301      	movs	r3, #1
 800bb92:	e000      	b.n	800bb96 <SD_PowerON+0xce>
 800bb94:	2300      	movs	r3, #0
 800bb96:	613b      	str	r3, [r7, #16]

    count++;
 800bb98:	68bb      	ldr	r3, [r7, #8]
 800bb9a:	3301      	adds	r3, #1
 800bb9c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800bb9e:	68bb      	ldr	r3, [r7, #8]
 800bba0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800bba4:	4293      	cmp	r3, r2
 800bba6:	d802      	bhi.n	800bbae <SD_PowerON+0xe6>
 800bba8:	693b      	ldr	r3, [r7, #16]
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d0cc      	beq.n	800bb48 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800bbae:	68bb      	ldr	r3, [r7, #8]
 800bbb0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800bbb4:	4293      	cmp	r3, r2
 800bbb6:	d902      	bls.n	800bbbe <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800bbb8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bbbc:	e00c      	b.n	800bbd8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d003      	beq.n	800bbd0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	2201      	movs	r2, #1
 800bbcc:	645a      	str	r2, [r3, #68]	; 0x44
 800bbce:	e002      	b.n	800bbd6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800bbd6:	2300      	movs	r3, #0
}
 800bbd8:	4618      	mov	r0, r3
 800bbda:	3718      	adds	r7, #24
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	bd80      	pop	{r7, pc}
 800bbe0:	c1100000 	.word	0xc1100000

0800bbe4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b084      	sub	sp, #16
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
 800bbec:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d102      	bne.n	800bbfa <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800bbf4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800bbf8:	e018      	b.n	800bc2c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681a      	ldr	r2, [r3, #0]
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc02:	041b      	lsls	r3, r3, #16
 800bc04:	4619      	mov	r1, r3
 800bc06:	4610      	mov	r0, r2
 800bc08:	f002 fcf6 	bl	800e5f8 <SDMMC_CmdSendStatus>
 800bc0c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d001      	beq.n	800bc18 <SD_SendStatus+0x34>
  {
    return errorstate;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	e009      	b.n	800bc2c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	2100      	movs	r1, #0
 800bc1e:	4618      	mov	r0, r3
 800bc20:	f002 fa99 	bl	800e156 <SDIO_GetResponse>
 800bc24:	4602      	mov	r2, r0
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800bc2a:	2300      	movs	r3, #0
}
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	3710      	adds	r7, #16
 800bc30:	46bd      	mov	sp, r7
 800bc32:	bd80      	pop	{r7, pc}

0800bc34 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b086      	sub	sp, #24
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800bc3c:	2300      	movs	r3, #0
 800bc3e:	60fb      	str	r3, [r7, #12]
 800bc40:	2300      	movs	r3, #0
 800bc42:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	2100      	movs	r1, #0
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	f002 fa83 	bl	800e156 <SDIO_GetResponse>
 800bc50:	4603      	mov	r3, r0
 800bc52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bc56:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bc5a:	d102      	bne.n	800bc62 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bc5c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bc60:	e02f      	b.n	800bcc2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800bc62:	f107 030c 	add.w	r3, r7, #12
 800bc66:	4619      	mov	r1, r3
 800bc68:	6878      	ldr	r0, [r7, #4]
 800bc6a:	f000 f879 	bl	800bd60 <SD_FindSCR>
 800bc6e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bc70:	697b      	ldr	r3, [r7, #20]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d001      	beq.n	800bc7a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800bc76:	697b      	ldr	r3, [r7, #20]
 800bc78:	e023      	b.n	800bcc2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800bc7a:	693b      	ldr	r3, [r7, #16]
 800bc7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d01c      	beq.n	800bcbe <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	681a      	ldr	r2, [r3, #0]
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc8c:	041b      	lsls	r3, r3, #16
 800bc8e:	4619      	mov	r1, r3
 800bc90:	4610      	mov	r0, r2
 800bc92:	f002 fbcb 	bl	800e42c <SDMMC_CmdAppCommand>
 800bc96:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bc98:	697b      	ldr	r3, [r7, #20]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d001      	beq.n	800bca2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800bc9e:	697b      	ldr	r3, [r7, #20]
 800bca0:	e00f      	b.n	800bcc2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	2102      	movs	r1, #2
 800bca8:	4618      	mov	r0, r3
 800bcaa:	f002 fc04 	bl	800e4b6 <SDMMC_CmdBusWidth>
 800bcae:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bcb0:	697b      	ldr	r3, [r7, #20]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d001      	beq.n	800bcba <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800bcb6:	697b      	ldr	r3, [r7, #20]
 800bcb8:	e003      	b.n	800bcc2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800bcba:	2300      	movs	r3, #0
 800bcbc:	e001      	b.n	800bcc2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bcbe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	3718      	adds	r7, #24
 800bcc6:	46bd      	mov	sp, r7
 800bcc8:	bd80      	pop	{r7, pc}

0800bcca <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800bcca:	b580      	push	{r7, lr}
 800bccc:	b086      	sub	sp, #24
 800bcce:	af00      	add	r7, sp, #0
 800bcd0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	60fb      	str	r3, [r7, #12]
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	2100      	movs	r1, #0
 800bce0:	4618      	mov	r0, r3
 800bce2:	f002 fa38 	bl	800e156 <SDIO_GetResponse>
 800bce6:	4603      	mov	r3, r0
 800bce8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bcec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bcf0:	d102      	bne.n	800bcf8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800bcf2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bcf6:	e02f      	b.n	800bd58 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800bcf8:	f107 030c 	add.w	r3, r7, #12
 800bcfc:	4619      	mov	r1, r3
 800bcfe:	6878      	ldr	r0, [r7, #4]
 800bd00:	f000 f82e 	bl	800bd60 <SD_FindSCR>
 800bd04:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bd06:	697b      	ldr	r3, [r7, #20]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d001      	beq.n	800bd10 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800bd0c:	697b      	ldr	r3, [r7, #20]
 800bd0e:	e023      	b.n	800bd58 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800bd10:	693b      	ldr	r3, [r7, #16]
 800bd12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d01c      	beq.n	800bd54 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681a      	ldr	r2, [r3, #0]
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd22:	041b      	lsls	r3, r3, #16
 800bd24:	4619      	mov	r1, r3
 800bd26:	4610      	mov	r0, r2
 800bd28:	f002 fb80 	bl	800e42c <SDMMC_CmdAppCommand>
 800bd2c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bd2e:	697b      	ldr	r3, [r7, #20]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d001      	beq.n	800bd38 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800bd34:	697b      	ldr	r3, [r7, #20]
 800bd36:	e00f      	b.n	800bd58 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	2100      	movs	r1, #0
 800bd3e:	4618      	mov	r0, r3
 800bd40:	f002 fbb9 	bl	800e4b6 <SDMMC_CmdBusWidth>
 800bd44:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bd46:	697b      	ldr	r3, [r7, #20]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d001      	beq.n	800bd50 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800bd4c:	697b      	ldr	r3, [r7, #20]
 800bd4e:	e003      	b.n	800bd58 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800bd50:	2300      	movs	r3, #0
 800bd52:	e001      	b.n	800bd58 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bd54:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800bd58:	4618      	mov	r0, r3
 800bd5a:	3718      	adds	r7, #24
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	bd80      	pop	{r7, pc}

0800bd60 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800bd60:	b590      	push	{r4, r7, lr}
 800bd62:	b08f      	sub	sp, #60	; 0x3c
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
 800bd68:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800bd6a:	f7fb fd63 	bl	8007834 <HAL_GetTick>
 800bd6e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800bd70:	2300      	movs	r3, #0
 800bd72:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800bd74:	2300      	movs	r3, #0
 800bd76:	60bb      	str	r3, [r7, #8]
 800bd78:	2300      	movs	r3, #0
 800bd7a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800bd7c:	683b      	ldr	r3, [r7, #0]
 800bd7e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	2108      	movs	r1, #8
 800bd86:	4618      	mov	r0, r3
 800bd88:	f002 fa24 	bl	800e1d4 <SDMMC_CmdBlockLength>
 800bd8c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800bd8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d001      	beq.n	800bd98 <SD_FindSCR+0x38>
  {
    return errorstate;
 800bd94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd96:	e0a9      	b.n	800beec <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	681a      	ldr	r2, [r3, #0]
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bda0:	041b      	lsls	r3, r3, #16
 800bda2:	4619      	mov	r1, r3
 800bda4:	4610      	mov	r0, r2
 800bda6:	f002 fb41 	bl	800e42c <SDMMC_CmdAppCommand>
 800bdaa:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800bdac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d001      	beq.n	800bdb6 <SD_FindSCR+0x56>
  {
    return errorstate;
 800bdb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdb4:	e09a      	b.n	800beec <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800bdb6:	f04f 33ff 	mov.w	r3, #4294967295
 800bdba:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800bdbc:	2308      	movs	r3, #8
 800bdbe:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800bdc0:	2330      	movs	r3, #48	; 0x30
 800bdc2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800bdc4:	2302      	movs	r3, #2
 800bdc6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800bdc8:	2300      	movs	r3, #0
 800bdca:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800bdcc:	2301      	movs	r3, #1
 800bdce:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	f107 0210 	add.w	r2, r7, #16
 800bdd8:	4611      	mov	r1, r2
 800bdda:	4618      	mov	r0, r3
 800bddc:	f002 f9ce 	bl	800e17c <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	4618      	mov	r0, r3
 800bde6:	f002 fb88 	bl	800e4fa <SDMMC_CmdSendSCR>
 800bdea:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800bdec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d022      	beq.n	800be38 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800bdf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdf4:	e07a      	b.n	800beec <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bdfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800be00:	2b00      	cmp	r3, #0
 800be02:	d00e      	beq.n	800be22 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	6819      	ldr	r1, [r3, #0]
 800be08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be0a:	009b      	lsls	r3, r3, #2
 800be0c:	f107 0208 	add.w	r2, r7, #8
 800be10:	18d4      	adds	r4, r2, r3
 800be12:	4608      	mov	r0, r1
 800be14:	f002 f92d 	bl	800e072 <SDIO_ReadFIFO>
 800be18:	4603      	mov	r3, r0
 800be1a:	6023      	str	r3, [r4, #0]
      index++;
 800be1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be1e:	3301      	adds	r3, #1
 800be20:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800be22:	f7fb fd07 	bl	8007834 <HAL_GetTick>
 800be26:	4602      	mov	r2, r0
 800be28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be2a:	1ad3      	subs	r3, r2, r3
 800be2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be30:	d102      	bne.n	800be38 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800be32:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800be36:	e059      	b.n	800beec <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800be3e:	f240 432a 	movw	r3, #1066	; 0x42a
 800be42:	4013      	ands	r3, r2
 800be44:	2b00      	cmp	r3, #0
 800be46:	d0d6      	beq.n	800bdf6 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be4e:	f003 0308 	and.w	r3, r3, #8
 800be52:	2b00      	cmp	r3, #0
 800be54:	d005      	beq.n	800be62 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	2208      	movs	r2, #8
 800be5c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800be5e:	2308      	movs	r3, #8
 800be60:	e044      	b.n	800beec <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be68:	f003 0302 	and.w	r3, r3, #2
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d005      	beq.n	800be7c <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	2202      	movs	r2, #2
 800be76:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800be78:	2302      	movs	r3, #2
 800be7a:	e037      	b.n	800beec <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be82:	f003 0320 	and.w	r3, r3, #32
 800be86:	2b00      	cmp	r3, #0
 800be88:	d005      	beq.n	800be96 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	2220      	movs	r2, #32
 800be90:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800be92:	2320      	movs	r3, #32
 800be94:	e02a      	b.n	800beec <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	f240 523a 	movw	r2, #1338	; 0x53a
 800be9e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	061a      	lsls	r2, r3, #24
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	021b      	lsls	r3, r3, #8
 800bea8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800beac:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	0a1b      	lsrs	r3, r3, #8
 800beb2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800beb6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	0e1b      	lsrs	r3, r3, #24
 800bebc:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800bebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bec0:	601a      	str	r2, [r3, #0]
    scr++;
 800bec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bec4:	3304      	adds	r3, #4
 800bec6:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bec8:	68bb      	ldr	r3, [r7, #8]
 800beca:	061a      	lsls	r2, r3, #24
 800becc:	68bb      	ldr	r3, [r7, #8]
 800bece:	021b      	lsls	r3, r3, #8
 800bed0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800bed4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800bed6:	68bb      	ldr	r3, [r7, #8]
 800bed8:	0a1b      	lsrs	r3, r3, #8
 800beda:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bede:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800bee0:	68bb      	ldr	r3, [r7, #8]
 800bee2:	0e1b      	lsrs	r3, r3, #24
 800bee4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800bee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bee8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800beea:	2300      	movs	r3, #0
}
 800beec:	4618      	mov	r0, r3
 800beee:	373c      	adds	r7, #60	; 0x3c
 800bef0:	46bd      	mov	sp, r7
 800bef2:	bd90      	pop	{r4, r7, pc}

0800bef4 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b086      	sub	sp, #24
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf00:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf06:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800bf08:	693b      	ldr	r3, [r7, #16]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d03f      	beq.n	800bf8e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800bf0e:	2300      	movs	r3, #0
 800bf10:	617b      	str	r3, [r7, #20]
 800bf12:	e033      	b.n	800bf7c <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	4618      	mov	r0, r3
 800bf1a:	f002 f8aa 	bl	800e072 <SDIO_ReadFIFO>
 800bf1e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800bf20:	68bb      	ldr	r3, [r7, #8]
 800bf22:	b2da      	uxtb	r2, r3
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	701a      	strb	r2, [r3, #0]
      tmp++;
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	3301      	adds	r3, #1
 800bf2c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800bf2e:	693b      	ldr	r3, [r7, #16]
 800bf30:	3b01      	subs	r3, #1
 800bf32:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800bf34:	68bb      	ldr	r3, [r7, #8]
 800bf36:	0a1b      	lsrs	r3, r3, #8
 800bf38:	b2da      	uxtb	r2, r3
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	3301      	adds	r3, #1
 800bf42:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800bf44:	693b      	ldr	r3, [r7, #16]
 800bf46:	3b01      	subs	r3, #1
 800bf48:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	0c1b      	lsrs	r3, r3, #16
 800bf4e:	b2da      	uxtb	r2, r3
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	701a      	strb	r2, [r3, #0]
      tmp++;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	3301      	adds	r3, #1
 800bf58:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800bf5a:	693b      	ldr	r3, [r7, #16]
 800bf5c:	3b01      	subs	r3, #1
 800bf5e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800bf60:	68bb      	ldr	r3, [r7, #8]
 800bf62:	0e1b      	lsrs	r3, r3, #24
 800bf64:	b2da      	uxtb	r2, r3
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	701a      	strb	r2, [r3, #0]
      tmp++;
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	3301      	adds	r3, #1
 800bf6e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800bf70:	693b      	ldr	r3, [r7, #16]
 800bf72:	3b01      	subs	r3, #1
 800bf74:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800bf76:	697b      	ldr	r3, [r7, #20]
 800bf78:	3301      	adds	r3, #1
 800bf7a:	617b      	str	r3, [r7, #20]
 800bf7c:	697b      	ldr	r3, [r7, #20]
 800bf7e:	2b07      	cmp	r3, #7
 800bf80:	d9c8      	bls.n	800bf14 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	68fa      	ldr	r2, [r7, #12]
 800bf86:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	693a      	ldr	r2, [r7, #16]
 800bf8c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800bf8e:	bf00      	nop
 800bf90:	3718      	adds	r7, #24
 800bf92:	46bd      	mov	sp, r7
 800bf94:	bd80      	pop	{r7, pc}

0800bf96 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800bf96:	b580      	push	{r7, lr}
 800bf98:	b086      	sub	sp, #24
 800bf9a:	af00      	add	r7, sp, #0
 800bf9c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	6a1b      	ldr	r3, [r3, #32]
 800bfa2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bfa8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800bfaa:	693b      	ldr	r3, [r7, #16]
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d043      	beq.n	800c038 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800bfb0:	2300      	movs	r3, #0
 800bfb2:	617b      	str	r3, [r7, #20]
 800bfb4:	e037      	b.n	800c026 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	781b      	ldrb	r3, [r3, #0]
 800bfba:	60bb      	str	r3, [r7, #8]
      tmp++;
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	3301      	adds	r3, #1
 800bfc0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800bfc2:	693b      	ldr	r3, [r7, #16]
 800bfc4:	3b01      	subs	r3, #1
 800bfc6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	781b      	ldrb	r3, [r3, #0]
 800bfcc:	021a      	lsls	r2, r3, #8
 800bfce:	68bb      	ldr	r3, [r7, #8]
 800bfd0:	4313      	orrs	r3, r2
 800bfd2:	60bb      	str	r3, [r7, #8]
      tmp++;
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	3301      	adds	r3, #1
 800bfd8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800bfda:	693b      	ldr	r3, [r7, #16]
 800bfdc:	3b01      	subs	r3, #1
 800bfde:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	781b      	ldrb	r3, [r3, #0]
 800bfe4:	041a      	lsls	r2, r3, #16
 800bfe6:	68bb      	ldr	r3, [r7, #8]
 800bfe8:	4313      	orrs	r3, r2
 800bfea:	60bb      	str	r3, [r7, #8]
      tmp++;
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	3301      	adds	r3, #1
 800bff0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800bff2:	693b      	ldr	r3, [r7, #16]
 800bff4:	3b01      	subs	r3, #1
 800bff6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	781b      	ldrb	r3, [r3, #0]
 800bffc:	061a      	lsls	r2, r3, #24
 800bffe:	68bb      	ldr	r3, [r7, #8]
 800c000:	4313      	orrs	r3, r2
 800c002:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	3301      	adds	r3, #1
 800c008:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c00a:	693b      	ldr	r3, [r7, #16]
 800c00c:	3b01      	subs	r3, #1
 800c00e:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	f107 0208 	add.w	r2, r7, #8
 800c018:	4611      	mov	r1, r2
 800c01a:	4618      	mov	r0, r3
 800c01c:	f002 f836 	bl	800e08c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	3301      	adds	r3, #1
 800c024:	617b      	str	r3, [r7, #20]
 800c026:	697b      	ldr	r3, [r7, #20]
 800c028:	2b07      	cmp	r3, #7
 800c02a:	d9c4      	bls.n	800bfb6 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	68fa      	ldr	r2, [r7, #12]
 800c030:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	693a      	ldr	r2, [r7, #16]
 800c036:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800c038:	bf00      	nop
 800c03a:	3718      	adds	r7, #24
 800c03c:	46bd      	mov	sp, r7
 800c03e:	bd80      	pop	{r7, pc}

0800c040 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b082      	sub	sp, #8
 800c044:	af00      	add	r7, sp, #0
 800c046:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d101      	bne.n	800c052 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c04e:	2301      	movs	r3, #1
 800c050:	e056      	b.n	800c100 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	2200      	movs	r2, #0
 800c056:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c05e:	b2db      	uxtb	r3, r3
 800c060:	2b00      	cmp	r3, #0
 800c062:	d106      	bne.n	800c072 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	2200      	movs	r2, #0
 800c068:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c06c:	6878      	ldr	r0, [r7, #4]
 800c06e:	f7f9 fc67 	bl	8005940 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	2202      	movs	r2, #2
 800c076:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	681a      	ldr	r2, [r3, #0]
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c088:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	685a      	ldr	r2, [r3, #4]
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	689b      	ldr	r3, [r3, #8]
 800c092:	431a      	orrs	r2, r3
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	68db      	ldr	r3, [r3, #12]
 800c098:	431a      	orrs	r2, r3
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	691b      	ldr	r3, [r3, #16]
 800c09e:	431a      	orrs	r2, r3
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	695b      	ldr	r3, [r3, #20]
 800c0a4:	431a      	orrs	r2, r3
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	699b      	ldr	r3, [r3, #24]
 800c0aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c0ae:	431a      	orrs	r2, r3
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	69db      	ldr	r3, [r3, #28]
 800c0b4:	431a      	orrs	r2, r3
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	6a1b      	ldr	r3, [r3, #32]
 800c0ba:	ea42 0103 	orr.w	r1, r2, r3
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	430a      	orrs	r2, r1
 800c0c8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	699b      	ldr	r3, [r3, #24]
 800c0ce:	0c1b      	lsrs	r3, r3, #16
 800c0d0:	f003 0104 	and.w	r1, r3, #4
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	430a      	orrs	r2, r1
 800c0de:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	69da      	ldr	r2, [r3, #28]
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c0ee:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	2201      	movs	r2, #1
 800c0fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800c0fe:	2300      	movs	r3, #0
}
 800c100:	4618      	mov	r0, r3
 800c102:	3708      	adds	r7, #8
 800c104:	46bd      	mov	sp, r7
 800c106:	bd80      	pop	{r7, pc}

0800c108 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b088      	sub	sp, #32
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	60f8      	str	r0, [r7, #12]
 800c110:	60b9      	str	r1, [r7, #8]
 800c112:	603b      	str	r3, [r7, #0]
 800c114:	4613      	mov	r3, r2
 800c116:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c118:	2300      	movs	r3, #0
 800c11a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c122:	2b01      	cmp	r3, #1
 800c124:	d101      	bne.n	800c12a <HAL_SPI_Transmit+0x22>
 800c126:	2302      	movs	r3, #2
 800c128:	e11e      	b.n	800c368 <HAL_SPI_Transmit+0x260>
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	2201      	movs	r2, #1
 800c12e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c132:	f7fb fb7f 	bl	8007834 <HAL_GetTick>
 800c136:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c138:	88fb      	ldrh	r3, [r7, #6]
 800c13a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c142:	b2db      	uxtb	r3, r3
 800c144:	2b01      	cmp	r3, #1
 800c146:	d002      	beq.n	800c14e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c148:	2302      	movs	r3, #2
 800c14a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c14c:	e103      	b.n	800c356 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800c14e:	68bb      	ldr	r3, [r7, #8]
 800c150:	2b00      	cmp	r3, #0
 800c152:	d002      	beq.n	800c15a <HAL_SPI_Transmit+0x52>
 800c154:	88fb      	ldrh	r3, [r7, #6]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d102      	bne.n	800c160 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c15a:	2301      	movs	r3, #1
 800c15c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c15e:	e0fa      	b.n	800c356 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	2203      	movs	r2, #3
 800c164:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	2200      	movs	r2, #0
 800c16c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	68ba      	ldr	r2, [r7, #8]
 800c172:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	88fa      	ldrh	r2, [r7, #6]
 800c178:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	88fa      	ldrh	r2, [r7, #6]
 800c17e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	2200      	movs	r2, #0
 800c184:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	2200      	movs	r2, #0
 800c18a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	2200      	movs	r2, #0
 800c190:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	2200      	movs	r2, #0
 800c196:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	2200      	movs	r2, #0
 800c19c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	689b      	ldr	r3, [r3, #8]
 800c1a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c1a6:	d107      	bne.n	800c1b8 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	681a      	ldr	r2, [r3, #0]
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c1b6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1c2:	2b40      	cmp	r3, #64	; 0x40
 800c1c4:	d007      	beq.n	800c1d6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	681a      	ldr	r2, [r3, #0]
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c1d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	68db      	ldr	r3, [r3, #12]
 800c1da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c1de:	d14b      	bne.n	800c278 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	685b      	ldr	r3, [r3, #4]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d002      	beq.n	800c1ee <HAL_SPI_Transmit+0xe6>
 800c1e8:	8afb      	ldrh	r3, [r7, #22]
 800c1ea:	2b01      	cmp	r3, #1
 800c1ec:	d13e      	bne.n	800c26c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1f2:	881a      	ldrh	r2, [r3, #0]
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1fe:	1c9a      	adds	r2, r3, #2
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c208:	b29b      	uxth	r3, r3
 800c20a:	3b01      	subs	r3, #1
 800c20c:	b29a      	uxth	r2, r3
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c212:	e02b      	b.n	800c26c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	689b      	ldr	r3, [r3, #8]
 800c21a:	f003 0302 	and.w	r3, r3, #2
 800c21e:	2b02      	cmp	r3, #2
 800c220:	d112      	bne.n	800c248 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c226:	881a      	ldrh	r2, [r3, #0]
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c232:	1c9a      	adds	r2, r3, #2
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c23c:	b29b      	uxth	r3, r3
 800c23e:	3b01      	subs	r3, #1
 800c240:	b29a      	uxth	r2, r3
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	86da      	strh	r2, [r3, #54]	; 0x36
 800c246:	e011      	b.n	800c26c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c248:	f7fb faf4 	bl	8007834 <HAL_GetTick>
 800c24c:	4602      	mov	r2, r0
 800c24e:	69bb      	ldr	r3, [r7, #24]
 800c250:	1ad3      	subs	r3, r2, r3
 800c252:	683a      	ldr	r2, [r7, #0]
 800c254:	429a      	cmp	r2, r3
 800c256:	d803      	bhi.n	800c260 <HAL_SPI_Transmit+0x158>
 800c258:	683b      	ldr	r3, [r7, #0]
 800c25a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c25e:	d102      	bne.n	800c266 <HAL_SPI_Transmit+0x15e>
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	2b00      	cmp	r3, #0
 800c264:	d102      	bne.n	800c26c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800c266:	2303      	movs	r3, #3
 800c268:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c26a:	e074      	b.n	800c356 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c270:	b29b      	uxth	r3, r3
 800c272:	2b00      	cmp	r3, #0
 800c274:	d1ce      	bne.n	800c214 <HAL_SPI_Transmit+0x10c>
 800c276:	e04c      	b.n	800c312 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	685b      	ldr	r3, [r3, #4]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d002      	beq.n	800c286 <HAL_SPI_Transmit+0x17e>
 800c280:	8afb      	ldrh	r3, [r7, #22]
 800c282:	2b01      	cmp	r3, #1
 800c284:	d140      	bne.n	800c308 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	330c      	adds	r3, #12
 800c290:	7812      	ldrb	r2, [r2, #0]
 800c292:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c298:	1c5a      	adds	r2, r3, #1
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c2a2:	b29b      	uxth	r3, r3
 800c2a4:	3b01      	subs	r3, #1
 800c2a6:	b29a      	uxth	r2, r3
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800c2ac:	e02c      	b.n	800c308 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	689b      	ldr	r3, [r3, #8]
 800c2b4:	f003 0302 	and.w	r3, r3, #2
 800c2b8:	2b02      	cmp	r3, #2
 800c2ba:	d113      	bne.n	800c2e4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	330c      	adds	r3, #12
 800c2c6:	7812      	ldrb	r2, [r2, #0]
 800c2c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2ce:	1c5a      	adds	r2, r3, #1
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c2d8:	b29b      	uxth	r3, r3
 800c2da:	3b01      	subs	r3, #1
 800c2dc:	b29a      	uxth	r2, r3
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	86da      	strh	r2, [r3, #54]	; 0x36
 800c2e2:	e011      	b.n	800c308 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c2e4:	f7fb faa6 	bl	8007834 <HAL_GetTick>
 800c2e8:	4602      	mov	r2, r0
 800c2ea:	69bb      	ldr	r3, [r7, #24]
 800c2ec:	1ad3      	subs	r3, r2, r3
 800c2ee:	683a      	ldr	r2, [r7, #0]
 800c2f0:	429a      	cmp	r2, r3
 800c2f2:	d803      	bhi.n	800c2fc <HAL_SPI_Transmit+0x1f4>
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2fa:	d102      	bne.n	800c302 <HAL_SPI_Transmit+0x1fa>
 800c2fc:	683b      	ldr	r3, [r7, #0]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d102      	bne.n	800c308 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800c302:	2303      	movs	r3, #3
 800c304:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c306:	e026      	b.n	800c356 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c30c:	b29b      	uxth	r3, r3
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d1cd      	bne.n	800c2ae <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c312:	69ba      	ldr	r2, [r7, #24]
 800c314:	6839      	ldr	r1, [r7, #0]
 800c316:	68f8      	ldr	r0, [r7, #12]
 800c318:	f000 fba4 	bl	800ca64 <SPI_EndRxTxTransaction>
 800c31c:	4603      	mov	r3, r0
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d002      	beq.n	800c328 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	2220      	movs	r2, #32
 800c326:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c328:	68fb      	ldr	r3, [r7, #12]
 800c32a:	689b      	ldr	r3, [r3, #8]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d10a      	bne.n	800c346 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c330:	2300      	movs	r3, #0
 800c332:	613b      	str	r3, [r7, #16]
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	68db      	ldr	r3, [r3, #12]
 800c33a:	613b      	str	r3, [r7, #16]
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	689b      	ldr	r3, [r3, #8]
 800c342:	613b      	str	r3, [r7, #16]
 800c344:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d002      	beq.n	800c354 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800c34e:	2301      	movs	r3, #1
 800c350:	77fb      	strb	r3, [r7, #31]
 800c352:	e000      	b.n	800c356 <HAL_SPI_Transmit+0x24e>
  }

error:
 800c354:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	2201      	movs	r2, #1
 800c35a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	2200      	movs	r2, #0
 800c362:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c366:	7ffb      	ldrb	r3, [r7, #31]
}
 800c368:	4618      	mov	r0, r3
 800c36a:	3720      	adds	r7, #32
 800c36c:	46bd      	mov	sp, r7
 800c36e:	bd80      	pop	{r7, pc}

0800c370 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c370:	b580      	push	{r7, lr}
 800c372:	b088      	sub	sp, #32
 800c374:	af02      	add	r7, sp, #8
 800c376:	60f8      	str	r0, [r7, #12]
 800c378:	60b9      	str	r1, [r7, #8]
 800c37a:	603b      	str	r3, [r7, #0]
 800c37c:	4613      	mov	r3, r2
 800c37e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c380:	2300      	movs	r3, #0
 800c382:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	685b      	ldr	r3, [r3, #4]
 800c388:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c38c:	d112      	bne.n	800c3b4 <HAL_SPI_Receive+0x44>
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	689b      	ldr	r3, [r3, #8]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d10e      	bne.n	800c3b4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	2204      	movs	r2, #4
 800c39a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800c39e:	88fa      	ldrh	r2, [r7, #6]
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	9300      	str	r3, [sp, #0]
 800c3a4:	4613      	mov	r3, r2
 800c3a6:	68ba      	ldr	r2, [r7, #8]
 800c3a8:	68b9      	ldr	r1, [r7, #8]
 800c3aa:	68f8      	ldr	r0, [r7, #12]
 800c3ac:	f000 f8e9 	bl	800c582 <HAL_SPI_TransmitReceive>
 800c3b0:	4603      	mov	r3, r0
 800c3b2:	e0e2      	b.n	800c57a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c3ba:	2b01      	cmp	r3, #1
 800c3bc:	d101      	bne.n	800c3c2 <HAL_SPI_Receive+0x52>
 800c3be:	2302      	movs	r3, #2
 800c3c0:	e0db      	b.n	800c57a <HAL_SPI_Receive+0x20a>
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	2201      	movs	r2, #1
 800c3c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c3ca:	f7fb fa33 	bl	8007834 <HAL_GetTick>
 800c3ce:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c3d6:	b2db      	uxtb	r3, r3
 800c3d8:	2b01      	cmp	r3, #1
 800c3da:	d002      	beq.n	800c3e2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800c3dc:	2302      	movs	r3, #2
 800c3de:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c3e0:	e0c2      	b.n	800c568 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800c3e2:	68bb      	ldr	r3, [r7, #8]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d002      	beq.n	800c3ee <HAL_SPI_Receive+0x7e>
 800c3e8:	88fb      	ldrh	r3, [r7, #6]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d102      	bne.n	800c3f4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800c3ee:	2301      	movs	r3, #1
 800c3f0:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c3f2:	e0b9      	b.n	800c568 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	2204      	movs	r2, #4
 800c3f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	2200      	movs	r2, #0
 800c400:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	68ba      	ldr	r2, [r7, #8]
 800c406:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	88fa      	ldrh	r2, [r7, #6]
 800c40c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	88fa      	ldrh	r2, [r7, #6]
 800c412:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	2200      	movs	r2, #0
 800c418:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	2200      	movs	r2, #0
 800c41e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	2200      	movs	r2, #0
 800c424:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	2200      	movs	r2, #0
 800c42a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	2200      	movs	r2, #0
 800c430:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	689b      	ldr	r3, [r3, #8]
 800c436:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c43a:	d107      	bne.n	800c44c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	681a      	ldr	r2, [r3, #0]
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c44a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c456:	2b40      	cmp	r3, #64	; 0x40
 800c458:	d007      	beq.n	800c46a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	681a      	ldr	r2, [r3, #0]
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c468:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	68db      	ldr	r3, [r3, #12]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d162      	bne.n	800c538 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c472:	e02e      	b.n	800c4d2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	689b      	ldr	r3, [r3, #8]
 800c47a:	f003 0301 	and.w	r3, r3, #1
 800c47e:	2b01      	cmp	r3, #1
 800c480:	d115      	bne.n	800c4ae <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	f103 020c 	add.w	r2, r3, #12
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c48e:	7812      	ldrb	r2, [r2, #0]
 800c490:	b2d2      	uxtb	r2, r2
 800c492:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c498:	1c5a      	adds	r2, r3, #1
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c4a2:	b29b      	uxth	r3, r3
 800c4a4:	3b01      	subs	r3, #1
 800c4a6:	b29a      	uxth	r2, r3
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c4ac:	e011      	b.n	800c4d2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c4ae:	f7fb f9c1 	bl	8007834 <HAL_GetTick>
 800c4b2:	4602      	mov	r2, r0
 800c4b4:	693b      	ldr	r3, [r7, #16]
 800c4b6:	1ad3      	subs	r3, r2, r3
 800c4b8:	683a      	ldr	r2, [r7, #0]
 800c4ba:	429a      	cmp	r2, r3
 800c4bc:	d803      	bhi.n	800c4c6 <HAL_SPI_Receive+0x156>
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4c4:	d102      	bne.n	800c4cc <HAL_SPI_Receive+0x15c>
 800c4c6:	683b      	ldr	r3, [r7, #0]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d102      	bne.n	800c4d2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800c4cc:	2303      	movs	r3, #3
 800c4ce:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c4d0:	e04a      	b.n	800c568 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c4d6:	b29b      	uxth	r3, r3
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d1cb      	bne.n	800c474 <HAL_SPI_Receive+0x104>
 800c4dc:	e031      	b.n	800c542 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	689b      	ldr	r3, [r3, #8]
 800c4e4:	f003 0301 	and.w	r3, r3, #1
 800c4e8:	2b01      	cmp	r3, #1
 800c4ea:	d113      	bne.n	800c514 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	68da      	ldr	r2, [r3, #12]
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4f6:	b292      	uxth	r2, r2
 800c4f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4fe:	1c9a      	adds	r2, r3, #2
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c508:	b29b      	uxth	r3, r3
 800c50a:	3b01      	subs	r3, #1
 800c50c:	b29a      	uxth	r2, r3
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c512:	e011      	b.n	800c538 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c514:	f7fb f98e 	bl	8007834 <HAL_GetTick>
 800c518:	4602      	mov	r2, r0
 800c51a:	693b      	ldr	r3, [r7, #16]
 800c51c:	1ad3      	subs	r3, r2, r3
 800c51e:	683a      	ldr	r2, [r7, #0]
 800c520:	429a      	cmp	r2, r3
 800c522:	d803      	bhi.n	800c52c <HAL_SPI_Receive+0x1bc>
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c52a:	d102      	bne.n	800c532 <HAL_SPI_Receive+0x1c2>
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d102      	bne.n	800c538 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800c532:	2303      	movs	r3, #3
 800c534:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c536:	e017      	b.n	800c568 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c53c:	b29b      	uxth	r3, r3
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d1cd      	bne.n	800c4de <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c542:	693a      	ldr	r2, [r7, #16]
 800c544:	6839      	ldr	r1, [r7, #0]
 800c546:	68f8      	ldr	r0, [r7, #12]
 800c548:	f000 fa27 	bl	800c99a <SPI_EndRxTransaction>
 800c54c:	4603      	mov	r3, r0
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d002      	beq.n	800c558 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	2220      	movs	r2, #32
 800c556:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d002      	beq.n	800c566 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800c560:	2301      	movs	r3, #1
 800c562:	75fb      	strb	r3, [r7, #23]
 800c564:	e000      	b.n	800c568 <HAL_SPI_Receive+0x1f8>
  }

error :
 800c566:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	2201      	movs	r2, #1
 800c56c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	2200      	movs	r2, #0
 800c574:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c578:	7dfb      	ldrb	r3, [r7, #23]
}
 800c57a:	4618      	mov	r0, r3
 800c57c:	3718      	adds	r7, #24
 800c57e:	46bd      	mov	sp, r7
 800c580:	bd80      	pop	{r7, pc}

0800c582 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800c582:	b580      	push	{r7, lr}
 800c584:	b08c      	sub	sp, #48	; 0x30
 800c586:	af00      	add	r7, sp, #0
 800c588:	60f8      	str	r0, [r7, #12]
 800c58a:	60b9      	str	r1, [r7, #8]
 800c58c:	607a      	str	r2, [r7, #4]
 800c58e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c590:	2301      	movs	r3, #1
 800c592:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c594:	2300      	movs	r3, #0
 800c596:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c5a0:	2b01      	cmp	r3, #1
 800c5a2:	d101      	bne.n	800c5a8 <HAL_SPI_TransmitReceive+0x26>
 800c5a4:	2302      	movs	r3, #2
 800c5a6:	e18a      	b.n	800c8be <HAL_SPI_TransmitReceive+0x33c>
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	2201      	movs	r2, #1
 800c5ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c5b0:	f7fb f940 	bl	8007834 <HAL_GetTick>
 800c5b4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c5bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	685b      	ldr	r3, [r3, #4]
 800c5c4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800c5c6:	887b      	ldrh	r3, [r7, #2]
 800c5c8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c5ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c5ce:	2b01      	cmp	r3, #1
 800c5d0:	d00f      	beq.n	800c5f2 <HAL_SPI_TransmitReceive+0x70>
 800c5d2:	69fb      	ldr	r3, [r7, #28]
 800c5d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c5d8:	d107      	bne.n	800c5ea <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c5da:	68fb      	ldr	r3, [r7, #12]
 800c5dc:	689b      	ldr	r3, [r3, #8]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d103      	bne.n	800c5ea <HAL_SPI_TransmitReceive+0x68>
 800c5e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c5e6:	2b04      	cmp	r3, #4
 800c5e8:	d003      	beq.n	800c5f2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800c5ea:	2302      	movs	r3, #2
 800c5ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800c5f0:	e15b      	b.n	800c8aa <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c5f2:	68bb      	ldr	r3, [r7, #8]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d005      	beq.n	800c604 <HAL_SPI_TransmitReceive+0x82>
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d002      	beq.n	800c604 <HAL_SPI_TransmitReceive+0x82>
 800c5fe:	887b      	ldrh	r3, [r7, #2]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d103      	bne.n	800c60c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800c604:	2301      	movs	r3, #1
 800c606:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800c60a:	e14e      	b.n	800c8aa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c612:	b2db      	uxtb	r3, r3
 800c614:	2b04      	cmp	r3, #4
 800c616:	d003      	beq.n	800c620 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	2205      	movs	r2, #5
 800c61c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	2200      	movs	r2, #0
 800c624:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	687a      	ldr	r2, [r7, #4]
 800c62a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	887a      	ldrh	r2, [r7, #2]
 800c630:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	887a      	ldrh	r2, [r7, #2]
 800c636:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	68ba      	ldr	r2, [r7, #8]
 800c63c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	887a      	ldrh	r2, [r7, #2]
 800c642:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	887a      	ldrh	r2, [r7, #2]
 800c648:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	2200      	movs	r2, #0
 800c64e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	2200      	movs	r2, #0
 800c654:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c660:	2b40      	cmp	r3, #64	; 0x40
 800c662:	d007      	beq.n	800c674 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	681a      	ldr	r2, [r3, #0]
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c672:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	68db      	ldr	r3, [r3, #12]
 800c678:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c67c:	d178      	bne.n	800c770 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	685b      	ldr	r3, [r3, #4]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d002      	beq.n	800c68c <HAL_SPI_TransmitReceive+0x10a>
 800c686:	8b7b      	ldrh	r3, [r7, #26]
 800c688:	2b01      	cmp	r3, #1
 800c68a:	d166      	bne.n	800c75a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c690:	881a      	ldrh	r2, [r3, #0]
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c69c:	1c9a      	adds	r2, r3, #2
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c6a6:	b29b      	uxth	r3, r3
 800c6a8:	3b01      	subs	r3, #1
 800c6aa:	b29a      	uxth	r2, r3
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c6b0:	e053      	b.n	800c75a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	689b      	ldr	r3, [r3, #8]
 800c6b8:	f003 0302 	and.w	r3, r3, #2
 800c6bc:	2b02      	cmp	r3, #2
 800c6be:	d11b      	bne.n	800c6f8 <HAL_SPI_TransmitReceive+0x176>
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c6c4:	b29b      	uxth	r3, r3
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d016      	beq.n	800c6f8 <HAL_SPI_TransmitReceive+0x176>
 800c6ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6cc:	2b01      	cmp	r3, #1
 800c6ce:	d113      	bne.n	800c6f8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6d4:	881a      	ldrh	r2, [r3, #0]
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6e0:	1c9a      	adds	r2, r3, #2
 800c6e2:	68fb      	ldr	r3, [r7, #12]
 800c6e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c6ea:	b29b      	uxth	r3, r3
 800c6ec:	3b01      	subs	r3, #1
 800c6ee:	b29a      	uxth	r2, r3
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	689b      	ldr	r3, [r3, #8]
 800c6fe:	f003 0301 	and.w	r3, r3, #1
 800c702:	2b01      	cmp	r3, #1
 800c704:	d119      	bne.n	800c73a <HAL_SPI_TransmitReceive+0x1b8>
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c70a:	b29b      	uxth	r3, r3
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d014      	beq.n	800c73a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	68da      	ldr	r2, [r3, #12]
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c71a:	b292      	uxth	r2, r2
 800c71c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c722:	1c9a      	adds	r2, r3, #2
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c72c:	b29b      	uxth	r3, r3
 800c72e:	3b01      	subs	r3, #1
 800c730:	b29a      	uxth	r2, r3
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c736:	2301      	movs	r3, #1
 800c738:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c73a:	f7fb f87b 	bl	8007834 <HAL_GetTick>
 800c73e:	4602      	mov	r2, r0
 800c740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c742:	1ad3      	subs	r3, r2, r3
 800c744:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c746:	429a      	cmp	r2, r3
 800c748:	d807      	bhi.n	800c75a <HAL_SPI_TransmitReceive+0x1d8>
 800c74a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c74c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c750:	d003      	beq.n	800c75a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800c752:	2303      	movs	r3, #3
 800c754:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c758:	e0a7      	b.n	800c8aa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c75e:	b29b      	uxth	r3, r3
 800c760:	2b00      	cmp	r3, #0
 800c762:	d1a6      	bne.n	800c6b2 <HAL_SPI_TransmitReceive+0x130>
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c768:	b29b      	uxth	r3, r3
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d1a1      	bne.n	800c6b2 <HAL_SPI_TransmitReceive+0x130>
 800c76e:	e07c      	b.n	800c86a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	685b      	ldr	r3, [r3, #4]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d002      	beq.n	800c77e <HAL_SPI_TransmitReceive+0x1fc>
 800c778:	8b7b      	ldrh	r3, [r7, #26]
 800c77a:	2b01      	cmp	r3, #1
 800c77c:	d16b      	bne.n	800c856 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	330c      	adds	r3, #12
 800c788:	7812      	ldrb	r2, [r2, #0]
 800c78a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c790:	1c5a      	adds	r2, r3, #1
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c79a:	b29b      	uxth	r3, r3
 800c79c:	3b01      	subs	r3, #1
 800c79e:	b29a      	uxth	r2, r3
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c7a4:	e057      	b.n	800c856 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	689b      	ldr	r3, [r3, #8]
 800c7ac:	f003 0302 	and.w	r3, r3, #2
 800c7b0:	2b02      	cmp	r3, #2
 800c7b2:	d11c      	bne.n	800c7ee <HAL_SPI_TransmitReceive+0x26c>
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c7b8:	b29b      	uxth	r3, r3
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d017      	beq.n	800c7ee <HAL_SPI_TransmitReceive+0x26c>
 800c7be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7c0:	2b01      	cmp	r3, #1
 800c7c2:	d114      	bne.n	800c7ee <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	330c      	adds	r3, #12
 800c7ce:	7812      	ldrb	r2, [r2, #0]
 800c7d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7d6:	1c5a      	adds	r2, r3, #1
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c7e0:	b29b      	uxth	r3, r3
 800c7e2:	3b01      	subs	r3, #1
 800c7e4:	b29a      	uxth	r2, r3
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	681b      	ldr	r3, [r3, #0]
 800c7f2:	689b      	ldr	r3, [r3, #8]
 800c7f4:	f003 0301 	and.w	r3, r3, #1
 800c7f8:	2b01      	cmp	r3, #1
 800c7fa:	d119      	bne.n	800c830 <HAL_SPI_TransmitReceive+0x2ae>
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c800:	b29b      	uxth	r3, r3
 800c802:	2b00      	cmp	r3, #0
 800c804:	d014      	beq.n	800c830 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	68da      	ldr	r2, [r3, #12]
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c810:	b2d2      	uxtb	r2, r2
 800c812:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c818:	1c5a      	adds	r2, r3, #1
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c822:	b29b      	uxth	r3, r3
 800c824:	3b01      	subs	r3, #1
 800c826:	b29a      	uxth	r2, r3
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c82c:	2301      	movs	r3, #1
 800c82e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c830:	f7fb f800 	bl	8007834 <HAL_GetTick>
 800c834:	4602      	mov	r2, r0
 800c836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c838:	1ad3      	subs	r3, r2, r3
 800c83a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c83c:	429a      	cmp	r2, r3
 800c83e:	d803      	bhi.n	800c848 <HAL_SPI_TransmitReceive+0x2c6>
 800c840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c842:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c846:	d102      	bne.n	800c84e <HAL_SPI_TransmitReceive+0x2cc>
 800c848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d103      	bne.n	800c856 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800c84e:	2303      	movs	r3, #3
 800c850:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c854:	e029      	b.n	800c8aa <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c85a:	b29b      	uxth	r3, r3
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d1a2      	bne.n	800c7a6 <HAL_SPI_TransmitReceive+0x224>
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c864:	b29b      	uxth	r3, r3
 800c866:	2b00      	cmp	r3, #0
 800c868:	d19d      	bne.n	800c7a6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c86a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c86c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c86e:	68f8      	ldr	r0, [r7, #12]
 800c870:	f000 f8f8 	bl	800ca64 <SPI_EndRxTxTransaction>
 800c874:	4603      	mov	r3, r0
 800c876:	2b00      	cmp	r3, #0
 800c878:	d006      	beq.n	800c888 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800c87a:	2301      	movs	r3, #1
 800c87c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	2220      	movs	r2, #32
 800c884:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800c886:	e010      	b.n	800c8aa <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	689b      	ldr	r3, [r3, #8]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d10b      	bne.n	800c8a8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c890:	2300      	movs	r3, #0
 800c892:	617b      	str	r3, [r7, #20]
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	68db      	ldr	r3, [r3, #12]
 800c89a:	617b      	str	r3, [r7, #20]
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	689b      	ldr	r3, [r3, #8]
 800c8a2:	617b      	str	r3, [r7, #20]
 800c8a4:	697b      	ldr	r3, [r7, #20]
 800c8a6:	e000      	b.n	800c8aa <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800c8a8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	2201      	movs	r2, #1
 800c8ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c8ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800c8be:	4618      	mov	r0, r3
 800c8c0:	3730      	adds	r7, #48	; 0x30
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	bd80      	pop	{r7, pc}

0800c8c6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c8c6:	b580      	push	{r7, lr}
 800c8c8:	b084      	sub	sp, #16
 800c8ca:	af00      	add	r7, sp, #0
 800c8cc:	60f8      	str	r0, [r7, #12]
 800c8ce:	60b9      	str	r1, [r7, #8]
 800c8d0:	603b      	str	r3, [r7, #0]
 800c8d2:	4613      	mov	r3, r2
 800c8d4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c8d6:	e04c      	b.n	800c972 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8de:	d048      	beq.n	800c972 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800c8e0:	f7fa ffa8 	bl	8007834 <HAL_GetTick>
 800c8e4:	4602      	mov	r2, r0
 800c8e6:	69bb      	ldr	r3, [r7, #24]
 800c8e8:	1ad3      	subs	r3, r2, r3
 800c8ea:	683a      	ldr	r2, [r7, #0]
 800c8ec:	429a      	cmp	r2, r3
 800c8ee:	d902      	bls.n	800c8f6 <SPI_WaitFlagStateUntilTimeout+0x30>
 800c8f0:	683b      	ldr	r3, [r7, #0]
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d13d      	bne.n	800c972 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	685a      	ldr	r2, [r3, #4]
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c904:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	685b      	ldr	r3, [r3, #4]
 800c90a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c90e:	d111      	bne.n	800c934 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	689b      	ldr	r3, [r3, #8]
 800c914:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c918:	d004      	beq.n	800c924 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	689b      	ldr	r3, [r3, #8]
 800c91e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c922:	d107      	bne.n	800c934 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	681a      	ldr	r2, [r3, #0]
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c932:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c938:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c93c:	d10f      	bne.n	800c95e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	681a      	ldr	r2, [r3, #0]
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c94c:	601a      	str	r2, [r3, #0]
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	681a      	ldr	r2, [r3, #0]
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c95c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	2201      	movs	r2, #1
 800c962:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	2200      	movs	r2, #0
 800c96a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800c96e:	2303      	movs	r3, #3
 800c970:	e00f      	b.n	800c992 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	689a      	ldr	r2, [r3, #8]
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	4013      	ands	r3, r2
 800c97c:	68ba      	ldr	r2, [r7, #8]
 800c97e:	429a      	cmp	r2, r3
 800c980:	bf0c      	ite	eq
 800c982:	2301      	moveq	r3, #1
 800c984:	2300      	movne	r3, #0
 800c986:	b2db      	uxtb	r3, r3
 800c988:	461a      	mov	r2, r3
 800c98a:	79fb      	ldrb	r3, [r7, #7]
 800c98c:	429a      	cmp	r2, r3
 800c98e:	d1a3      	bne.n	800c8d8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800c990:	2300      	movs	r3, #0
}
 800c992:	4618      	mov	r0, r3
 800c994:	3710      	adds	r7, #16
 800c996:	46bd      	mov	sp, r7
 800c998:	bd80      	pop	{r7, pc}

0800c99a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c99a:	b580      	push	{r7, lr}
 800c99c:	b086      	sub	sp, #24
 800c99e:	af02      	add	r7, sp, #8
 800c9a0:	60f8      	str	r0, [r7, #12]
 800c9a2:	60b9      	str	r1, [r7, #8]
 800c9a4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	685b      	ldr	r3, [r3, #4]
 800c9aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c9ae:	d111      	bne.n	800c9d4 <SPI_EndRxTransaction+0x3a>
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	689b      	ldr	r3, [r3, #8]
 800c9b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c9b8:	d004      	beq.n	800c9c4 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	689b      	ldr	r3, [r3, #8]
 800c9be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c9c2:	d107      	bne.n	800c9d4 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	681a      	ldr	r2, [r3, #0]
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c9d2:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	685b      	ldr	r3, [r3, #4]
 800c9d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c9dc:	d12a      	bne.n	800ca34 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	689b      	ldr	r3, [r3, #8]
 800c9e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c9e6:	d012      	beq.n	800ca0e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	9300      	str	r3, [sp, #0]
 800c9ec:	68bb      	ldr	r3, [r7, #8]
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	2180      	movs	r1, #128	; 0x80
 800c9f2:	68f8      	ldr	r0, [r7, #12]
 800c9f4:	f7ff ff67 	bl	800c8c6 <SPI_WaitFlagStateUntilTimeout>
 800c9f8:	4603      	mov	r3, r0
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d02d      	beq.n	800ca5a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca02:	f043 0220 	orr.w	r2, r3, #32
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ca0a:	2303      	movs	r3, #3
 800ca0c:	e026      	b.n	800ca5c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	9300      	str	r3, [sp, #0]
 800ca12:	68bb      	ldr	r3, [r7, #8]
 800ca14:	2200      	movs	r2, #0
 800ca16:	2101      	movs	r1, #1
 800ca18:	68f8      	ldr	r0, [r7, #12]
 800ca1a:	f7ff ff54 	bl	800c8c6 <SPI_WaitFlagStateUntilTimeout>
 800ca1e:	4603      	mov	r3, r0
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d01a      	beq.n	800ca5a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca28:	f043 0220 	orr.w	r2, r3, #32
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ca30:	2303      	movs	r3, #3
 800ca32:	e013      	b.n	800ca5c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	9300      	str	r3, [sp, #0]
 800ca38:	68bb      	ldr	r3, [r7, #8]
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	2101      	movs	r1, #1
 800ca3e:	68f8      	ldr	r0, [r7, #12]
 800ca40:	f7ff ff41 	bl	800c8c6 <SPI_WaitFlagStateUntilTimeout>
 800ca44:	4603      	mov	r3, r0
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d007      	beq.n	800ca5a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca4e:	f043 0220 	orr.w	r2, r3, #32
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800ca56:	2303      	movs	r3, #3
 800ca58:	e000      	b.n	800ca5c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800ca5a:	2300      	movs	r3, #0
}
 800ca5c:	4618      	mov	r0, r3
 800ca5e:	3710      	adds	r7, #16
 800ca60:	46bd      	mov	sp, r7
 800ca62:	bd80      	pop	{r7, pc}

0800ca64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ca64:	b580      	push	{r7, lr}
 800ca66:	b088      	sub	sp, #32
 800ca68:	af02      	add	r7, sp, #8
 800ca6a:	60f8      	str	r0, [r7, #12]
 800ca6c:	60b9      	str	r1, [r7, #8]
 800ca6e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800ca70:	4b1b      	ldr	r3, [pc, #108]	; (800cae0 <SPI_EndRxTxTransaction+0x7c>)
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	4a1b      	ldr	r2, [pc, #108]	; (800cae4 <SPI_EndRxTxTransaction+0x80>)
 800ca76:	fba2 2303 	umull	r2, r3, r2, r3
 800ca7a:	0d5b      	lsrs	r3, r3, #21
 800ca7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ca80:	fb02 f303 	mul.w	r3, r2, r3
 800ca84:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	685b      	ldr	r3, [r3, #4]
 800ca8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ca8e:	d112      	bne.n	800cab6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	9300      	str	r3, [sp, #0]
 800ca94:	68bb      	ldr	r3, [r7, #8]
 800ca96:	2200      	movs	r2, #0
 800ca98:	2180      	movs	r1, #128	; 0x80
 800ca9a:	68f8      	ldr	r0, [r7, #12]
 800ca9c:	f7ff ff13 	bl	800c8c6 <SPI_WaitFlagStateUntilTimeout>
 800caa0:	4603      	mov	r3, r0
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d016      	beq.n	800cad4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800caaa:	f043 0220 	orr.w	r2, r3, #32
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800cab2:	2303      	movs	r3, #3
 800cab4:	e00f      	b.n	800cad6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800cab6:	697b      	ldr	r3, [r7, #20]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d00a      	beq.n	800cad2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800cabc:	697b      	ldr	r3, [r7, #20]
 800cabe:	3b01      	subs	r3, #1
 800cac0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	689b      	ldr	r3, [r3, #8]
 800cac8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cacc:	2b80      	cmp	r3, #128	; 0x80
 800cace:	d0f2      	beq.n	800cab6 <SPI_EndRxTxTransaction+0x52>
 800cad0:	e000      	b.n	800cad4 <SPI_EndRxTxTransaction+0x70>
        break;
 800cad2:	bf00      	nop
  }

  return HAL_OK;
 800cad4:	2300      	movs	r3, #0
}
 800cad6:	4618      	mov	r0, r3
 800cad8:	3718      	adds	r7, #24
 800cada:	46bd      	mov	sp, r7
 800cadc:	bd80      	pop	{r7, pc}
 800cade:	bf00      	nop
 800cae0:	20000000 	.word	0x20000000
 800cae4:	165e9f81 	.word	0x165e9f81

0800cae8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b082      	sub	sp, #8
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d101      	bne.n	800cafa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800caf6:	2301      	movs	r3, #1
 800caf8:	e01d      	b.n	800cb36 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cb00:	b2db      	uxtb	r3, r3
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d106      	bne.n	800cb14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	2200      	movs	r2, #0
 800cb0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cb0e:	6878      	ldr	r0, [r7, #4]
 800cb10:	f7f8 ffd2 	bl	8005ab8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	2202      	movs	r2, #2
 800cb18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	681a      	ldr	r2, [r3, #0]
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	3304      	adds	r3, #4
 800cb24:	4619      	mov	r1, r3
 800cb26:	4610      	mov	r0, r2
 800cb28:	f000 fb56 	bl	800d1d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	2201      	movs	r2, #1
 800cb30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cb34:	2300      	movs	r3, #0
}
 800cb36:	4618      	mov	r0, r3
 800cb38:	3708      	adds	r7, #8
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	bd80      	pop	{r7, pc}

0800cb3e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cb3e:	b480      	push	{r7}
 800cb40:	b085      	sub	sp, #20
 800cb42:	af00      	add	r7, sp, #0
 800cb44:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	68da      	ldr	r2, [r3, #12]
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	f042 0201 	orr.w	r2, r2, #1
 800cb54:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	689b      	ldr	r3, [r3, #8]
 800cb5c:	f003 0307 	and.w	r3, r3, #7
 800cb60:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	2b06      	cmp	r3, #6
 800cb66:	d007      	beq.n	800cb78 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	681a      	ldr	r2, [r3, #0]
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	f042 0201 	orr.w	r2, r2, #1
 800cb76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cb78:	2300      	movs	r3, #0
}
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	3714      	adds	r7, #20
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb84:	4770      	bx	lr

0800cb86 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800cb86:	b580      	push	{r7, lr}
 800cb88:	b082      	sub	sp, #8
 800cb8a:	af00      	add	r7, sp, #0
 800cb8c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d101      	bne.n	800cb98 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800cb94:	2301      	movs	r3, #1
 800cb96:	e01d      	b.n	800cbd4 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cb9e:	b2db      	uxtb	r3, r3
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d106      	bne.n	800cbb2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	2200      	movs	r2, #0
 800cba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800cbac:	6878      	ldr	r0, [r7, #4]
 800cbae:	f7f8 ff0f 	bl	80059d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	2202      	movs	r2, #2
 800cbb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681a      	ldr	r2, [r3, #0]
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	3304      	adds	r3, #4
 800cbc2:	4619      	mov	r1, r3
 800cbc4:	4610      	mov	r0, r2
 800cbc6:	f000 fb07 	bl	800d1d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	2201      	movs	r2, #1
 800cbce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cbd2:	2300      	movs	r3, #0
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	3708      	adds	r7, #8
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	bd80      	pop	{r7, pc}

0800cbdc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cbdc:	b580      	push	{r7, lr}
 800cbde:	b084      	sub	sp, #16
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
 800cbe4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	2201      	movs	r2, #1
 800cbec:	6839      	ldr	r1, [r7, #0]
 800cbee:	4618      	mov	r0, r3
 800cbf0:	f000 fd42 	bl	800d678 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	4a15      	ldr	r2, [pc, #84]	; (800cc50 <HAL_TIM_PWM_Start+0x74>)
 800cbfa:	4293      	cmp	r3, r2
 800cbfc:	d004      	beq.n	800cc08 <HAL_TIM_PWM_Start+0x2c>
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	4a14      	ldr	r2, [pc, #80]	; (800cc54 <HAL_TIM_PWM_Start+0x78>)
 800cc04:	4293      	cmp	r3, r2
 800cc06:	d101      	bne.n	800cc0c <HAL_TIM_PWM_Start+0x30>
 800cc08:	2301      	movs	r3, #1
 800cc0a:	e000      	b.n	800cc0e <HAL_TIM_PWM_Start+0x32>
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d007      	beq.n	800cc22 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cc20:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	689b      	ldr	r3, [r3, #8]
 800cc28:	f003 0307 	and.w	r3, r3, #7
 800cc2c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	2b06      	cmp	r3, #6
 800cc32:	d007      	beq.n	800cc44 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	681a      	ldr	r2, [r3, #0]
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	f042 0201 	orr.w	r2, r2, #1
 800cc42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cc44:	2300      	movs	r3, #0
}
 800cc46:	4618      	mov	r0, r3
 800cc48:	3710      	adds	r7, #16
 800cc4a:	46bd      	mov	sp, r7
 800cc4c:	bd80      	pop	{r7, pc}
 800cc4e:	bf00      	nop
 800cc50:	40010000 	.word	0x40010000
 800cc54:	40010400 	.word	0x40010400

0800cc58 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800cc58:	b580      	push	{r7, lr}
 800cc5a:	b086      	sub	sp, #24
 800cc5c:	af00      	add	r7, sp, #0
 800cc5e:	6078      	str	r0, [r7, #4]
 800cc60:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d101      	bne.n	800cc6c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800cc68:	2301      	movs	r3, #1
 800cc6a:	e083      	b.n	800cd74 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cc72:	b2db      	uxtb	r3, r3
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d106      	bne.n	800cc86 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800cc80:	6878      	ldr	r0, [r7, #4]
 800cc82:	f7f8 ffa9 	bl	8005bd8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	2202      	movs	r2, #2
 800cc8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	689b      	ldr	r3, [r3, #8]
 800cc94:	687a      	ldr	r2, [r7, #4]
 800cc96:	6812      	ldr	r2, [r2, #0]
 800cc98:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cc9c:	f023 0307 	bic.w	r3, r3, #7
 800cca0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681a      	ldr	r2, [r3, #0]
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	3304      	adds	r3, #4
 800ccaa:	4619      	mov	r1, r3
 800ccac:	4610      	mov	r0, r2
 800ccae:	f000 fa93 	bl	800d1d8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	689b      	ldr	r3, [r3, #8]
 800ccb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	699b      	ldr	r3, [r3, #24]
 800ccc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	6a1b      	ldr	r3, [r3, #32]
 800ccc8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ccca:	683b      	ldr	r3, [r7, #0]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	697a      	ldr	r2, [r7, #20]
 800ccd0:	4313      	orrs	r3, r2
 800ccd2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ccd4:	693b      	ldr	r3, [r7, #16]
 800ccd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ccda:	f023 0303 	bic.w	r3, r3, #3
 800ccde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	689a      	ldr	r2, [r3, #8]
 800cce4:	683b      	ldr	r3, [r7, #0]
 800cce6:	699b      	ldr	r3, [r3, #24]
 800cce8:	021b      	lsls	r3, r3, #8
 800ccea:	4313      	orrs	r3, r2
 800ccec:	693a      	ldr	r2, [r7, #16]
 800ccee:	4313      	orrs	r3, r2
 800ccf0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800ccf2:	693b      	ldr	r3, [r7, #16]
 800ccf4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800ccf8:	f023 030c 	bic.w	r3, r3, #12
 800ccfc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800ccfe:	693b      	ldr	r3, [r7, #16]
 800cd00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cd04:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cd08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800cd0a:	683b      	ldr	r3, [r7, #0]
 800cd0c:	68da      	ldr	r2, [r3, #12]
 800cd0e:	683b      	ldr	r3, [r7, #0]
 800cd10:	69db      	ldr	r3, [r3, #28]
 800cd12:	021b      	lsls	r3, r3, #8
 800cd14:	4313      	orrs	r3, r2
 800cd16:	693a      	ldr	r2, [r7, #16]
 800cd18:	4313      	orrs	r3, r2
 800cd1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800cd1c:	683b      	ldr	r3, [r7, #0]
 800cd1e:	691b      	ldr	r3, [r3, #16]
 800cd20:	011a      	lsls	r2, r3, #4
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	6a1b      	ldr	r3, [r3, #32]
 800cd26:	031b      	lsls	r3, r3, #12
 800cd28:	4313      	orrs	r3, r2
 800cd2a:	693a      	ldr	r2, [r7, #16]
 800cd2c:	4313      	orrs	r3, r2
 800cd2e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800cd36:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800cd3e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800cd40:	683b      	ldr	r3, [r7, #0]
 800cd42:	685a      	ldr	r2, [r3, #4]
 800cd44:	683b      	ldr	r3, [r7, #0]
 800cd46:	695b      	ldr	r3, [r3, #20]
 800cd48:	011b      	lsls	r3, r3, #4
 800cd4a:	4313      	orrs	r3, r2
 800cd4c:	68fa      	ldr	r2, [r7, #12]
 800cd4e:	4313      	orrs	r3, r2
 800cd50:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	697a      	ldr	r2, [r7, #20]
 800cd58:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	693a      	ldr	r2, [r7, #16]
 800cd60:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	68fa      	ldr	r2, [r7, #12]
 800cd68:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	2201      	movs	r2, #1
 800cd6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cd72:	2300      	movs	r3, #0
}
 800cd74:	4618      	mov	r0, r3
 800cd76:	3718      	adds	r7, #24
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	bd80      	pop	{r7, pc}

0800cd7c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b082      	sub	sp, #8
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	6078      	str	r0, [r7, #4]
 800cd84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800cd86:	683b      	ldr	r3, [r7, #0]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d002      	beq.n	800cd92 <HAL_TIM_Encoder_Start+0x16>
 800cd8c:	2b04      	cmp	r3, #4
 800cd8e:	d008      	beq.n	800cda2 <HAL_TIM_Encoder_Start+0x26>
 800cd90:	e00f      	b.n	800cdb2 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	2201      	movs	r2, #1
 800cd98:	2100      	movs	r1, #0
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	f000 fc6c 	bl	800d678 <TIM_CCxChannelCmd>
      break;
 800cda0:	e016      	b.n	800cdd0 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	2201      	movs	r2, #1
 800cda8:	2104      	movs	r1, #4
 800cdaa:	4618      	mov	r0, r3
 800cdac:	f000 fc64 	bl	800d678 <TIM_CCxChannelCmd>
      break;
 800cdb0:	e00e      	b.n	800cdd0 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	2201      	movs	r2, #1
 800cdb8:	2100      	movs	r1, #0
 800cdba:	4618      	mov	r0, r3
 800cdbc:	f000 fc5c 	bl	800d678 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	2201      	movs	r2, #1
 800cdc6:	2104      	movs	r1, #4
 800cdc8:	4618      	mov	r0, r3
 800cdca:	f000 fc55 	bl	800d678 <TIM_CCxChannelCmd>
      break;
 800cdce:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	681a      	ldr	r2, [r3, #0]
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	f042 0201 	orr.w	r2, r2, #1
 800cdde:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800cde0:	2300      	movs	r3, #0
}
 800cde2:	4618      	mov	r0, r3
 800cde4:	3708      	adds	r7, #8
 800cde6:	46bd      	mov	sp, r7
 800cde8:	bd80      	pop	{r7, pc}

0800cdea <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cdea:	b580      	push	{r7, lr}
 800cdec:	b082      	sub	sp, #8
 800cdee:	af00      	add	r7, sp, #0
 800cdf0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	691b      	ldr	r3, [r3, #16]
 800cdf8:	f003 0302 	and.w	r3, r3, #2
 800cdfc:	2b02      	cmp	r3, #2
 800cdfe:	d122      	bne.n	800ce46 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	68db      	ldr	r3, [r3, #12]
 800ce06:	f003 0302 	and.w	r3, r3, #2
 800ce0a:	2b02      	cmp	r3, #2
 800ce0c:	d11b      	bne.n	800ce46 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	f06f 0202 	mvn.w	r2, #2
 800ce16:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	2201      	movs	r2, #1
 800ce1c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	699b      	ldr	r3, [r3, #24]
 800ce24:	f003 0303 	and.w	r3, r3, #3
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d003      	beq.n	800ce34 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ce2c:	6878      	ldr	r0, [r7, #4]
 800ce2e:	f000 f9b5 	bl	800d19c <HAL_TIM_IC_CaptureCallback>
 800ce32:	e005      	b.n	800ce40 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce34:	6878      	ldr	r0, [r7, #4]
 800ce36:	f000 f9a7 	bl	800d188 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce3a:	6878      	ldr	r0, [r7, #4]
 800ce3c:	f000 f9b8 	bl	800d1b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2200      	movs	r2, #0
 800ce44:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	691b      	ldr	r3, [r3, #16]
 800ce4c:	f003 0304 	and.w	r3, r3, #4
 800ce50:	2b04      	cmp	r3, #4
 800ce52:	d122      	bne.n	800ce9a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	68db      	ldr	r3, [r3, #12]
 800ce5a:	f003 0304 	and.w	r3, r3, #4
 800ce5e:	2b04      	cmp	r3, #4
 800ce60:	d11b      	bne.n	800ce9a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	f06f 0204 	mvn.w	r2, #4
 800ce6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	2202      	movs	r2, #2
 800ce70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	699b      	ldr	r3, [r3, #24]
 800ce78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d003      	beq.n	800ce88 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ce80:	6878      	ldr	r0, [r7, #4]
 800ce82:	f000 f98b 	bl	800d19c <HAL_TIM_IC_CaptureCallback>
 800ce86:	e005      	b.n	800ce94 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce88:	6878      	ldr	r0, [r7, #4]
 800ce8a:	f000 f97d 	bl	800d188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ce8e:	6878      	ldr	r0, [r7, #4]
 800ce90:	f000 f98e 	bl	800d1b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	2200      	movs	r2, #0
 800ce98:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	691b      	ldr	r3, [r3, #16]
 800cea0:	f003 0308 	and.w	r3, r3, #8
 800cea4:	2b08      	cmp	r3, #8
 800cea6:	d122      	bne.n	800ceee <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	68db      	ldr	r3, [r3, #12]
 800ceae:	f003 0308 	and.w	r3, r3, #8
 800ceb2:	2b08      	cmp	r3, #8
 800ceb4:	d11b      	bne.n	800ceee <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	681b      	ldr	r3, [r3, #0]
 800ceba:	f06f 0208 	mvn.w	r2, #8
 800cebe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	2204      	movs	r2, #4
 800cec4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	69db      	ldr	r3, [r3, #28]
 800cecc:	f003 0303 	and.w	r3, r3, #3
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d003      	beq.n	800cedc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ced4:	6878      	ldr	r0, [r7, #4]
 800ced6:	f000 f961 	bl	800d19c <HAL_TIM_IC_CaptureCallback>
 800ceda:	e005      	b.n	800cee8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cedc:	6878      	ldr	r0, [r7, #4]
 800cede:	f000 f953 	bl	800d188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cee2:	6878      	ldr	r0, [r7, #4]
 800cee4:	f000 f964 	bl	800d1b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	2200      	movs	r2, #0
 800ceec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	691b      	ldr	r3, [r3, #16]
 800cef4:	f003 0310 	and.w	r3, r3, #16
 800cef8:	2b10      	cmp	r3, #16
 800cefa:	d122      	bne.n	800cf42 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	68db      	ldr	r3, [r3, #12]
 800cf02:	f003 0310 	and.w	r3, r3, #16
 800cf06:	2b10      	cmp	r3, #16
 800cf08:	d11b      	bne.n	800cf42 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	f06f 0210 	mvn.w	r2, #16
 800cf12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	2208      	movs	r2, #8
 800cf18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	69db      	ldr	r3, [r3, #28]
 800cf20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d003      	beq.n	800cf30 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cf28:	6878      	ldr	r0, [r7, #4]
 800cf2a:	f000 f937 	bl	800d19c <HAL_TIM_IC_CaptureCallback>
 800cf2e:	e005      	b.n	800cf3c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cf30:	6878      	ldr	r0, [r7, #4]
 800cf32:	f000 f929 	bl	800d188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cf36:	6878      	ldr	r0, [r7, #4]
 800cf38:	f000 f93a 	bl	800d1b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	2200      	movs	r2, #0
 800cf40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	691b      	ldr	r3, [r3, #16]
 800cf48:	f003 0301 	and.w	r3, r3, #1
 800cf4c:	2b01      	cmp	r3, #1
 800cf4e:	d10e      	bne.n	800cf6e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	68db      	ldr	r3, [r3, #12]
 800cf56:	f003 0301 	and.w	r3, r3, #1
 800cf5a:	2b01      	cmp	r3, #1
 800cf5c:	d107      	bne.n	800cf6e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	681b      	ldr	r3, [r3, #0]
 800cf62:	f06f 0201 	mvn.w	r2, #1
 800cf66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cf68:	6878      	ldr	r0, [r7, #4]
 800cf6a:	f7f7 fb0d 	bl	8004588 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	691b      	ldr	r3, [r3, #16]
 800cf74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf78:	2b80      	cmp	r3, #128	; 0x80
 800cf7a:	d10e      	bne.n	800cf9a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	68db      	ldr	r3, [r3, #12]
 800cf82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf86:	2b80      	cmp	r3, #128	; 0x80
 800cf88:	d107      	bne.n	800cf9a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800cf92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cf94:	6878      	ldr	r0, [r7, #4]
 800cf96:	f000 fc6d 	bl	800d874 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	691b      	ldr	r3, [r3, #16]
 800cfa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cfa4:	2b40      	cmp	r3, #64	; 0x40
 800cfa6:	d10e      	bne.n	800cfc6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	68db      	ldr	r3, [r3, #12]
 800cfae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cfb2:	2b40      	cmp	r3, #64	; 0x40
 800cfb4:	d107      	bne.n	800cfc6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800cfbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cfc0:	6878      	ldr	r0, [r7, #4]
 800cfc2:	f000 f8ff 	bl	800d1c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	691b      	ldr	r3, [r3, #16]
 800cfcc:	f003 0320 	and.w	r3, r3, #32
 800cfd0:	2b20      	cmp	r3, #32
 800cfd2:	d10e      	bne.n	800cff2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	68db      	ldr	r3, [r3, #12]
 800cfda:	f003 0320 	and.w	r3, r3, #32
 800cfde:	2b20      	cmp	r3, #32
 800cfe0:	d107      	bne.n	800cff2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	f06f 0220 	mvn.w	r2, #32
 800cfea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cfec:	6878      	ldr	r0, [r7, #4]
 800cfee:	f000 fc37 	bl	800d860 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cff2:	bf00      	nop
 800cff4:	3708      	adds	r7, #8
 800cff6:	46bd      	mov	sp, r7
 800cff8:	bd80      	pop	{r7, pc}
	...

0800cffc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cffc:	b580      	push	{r7, lr}
 800cffe:	b084      	sub	sp, #16
 800d000:	af00      	add	r7, sp, #0
 800d002:	60f8      	str	r0, [r7, #12]
 800d004:	60b9      	str	r1, [r7, #8]
 800d006:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d00e:	2b01      	cmp	r3, #1
 800d010:	d101      	bne.n	800d016 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800d012:	2302      	movs	r3, #2
 800d014:	e0b4      	b.n	800d180 <HAL_TIM_PWM_ConfigChannel+0x184>
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	2201      	movs	r2, #1
 800d01a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	2202      	movs	r2, #2
 800d022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	2b0c      	cmp	r3, #12
 800d02a:	f200 809f 	bhi.w	800d16c <HAL_TIM_PWM_ConfigChannel+0x170>
 800d02e:	a201      	add	r2, pc, #4	; (adr r2, 800d034 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800d030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d034:	0800d069 	.word	0x0800d069
 800d038:	0800d16d 	.word	0x0800d16d
 800d03c:	0800d16d 	.word	0x0800d16d
 800d040:	0800d16d 	.word	0x0800d16d
 800d044:	0800d0a9 	.word	0x0800d0a9
 800d048:	0800d16d 	.word	0x0800d16d
 800d04c:	0800d16d 	.word	0x0800d16d
 800d050:	0800d16d 	.word	0x0800d16d
 800d054:	0800d0eb 	.word	0x0800d0eb
 800d058:	0800d16d 	.word	0x0800d16d
 800d05c:	0800d16d 	.word	0x0800d16d
 800d060:	0800d16d 	.word	0x0800d16d
 800d064:	0800d12b 	.word	0x0800d12b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	68b9      	ldr	r1, [r7, #8]
 800d06e:	4618      	mov	r0, r3
 800d070:	f000 f952 	bl	800d318 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	699a      	ldr	r2, [r3, #24]
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	f042 0208 	orr.w	r2, r2, #8
 800d082:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	699a      	ldr	r2, [r3, #24]
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	f022 0204 	bic.w	r2, r2, #4
 800d092:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	6999      	ldr	r1, [r3, #24]
 800d09a:	68bb      	ldr	r3, [r7, #8]
 800d09c:	691a      	ldr	r2, [r3, #16]
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	430a      	orrs	r2, r1
 800d0a4:	619a      	str	r2, [r3, #24]
      break;
 800d0a6:	e062      	b.n	800d16e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	68b9      	ldr	r1, [r7, #8]
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	f000 f9a2 	bl	800d3f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	699a      	ldr	r2, [r3, #24]
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d0c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	699a      	ldr	r2, [r3, #24]
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d0d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	6999      	ldr	r1, [r3, #24]
 800d0da:	68bb      	ldr	r3, [r7, #8]
 800d0dc:	691b      	ldr	r3, [r3, #16]
 800d0de:	021a      	lsls	r2, r3, #8
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	430a      	orrs	r2, r1
 800d0e6:	619a      	str	r2, [r3, #24]
      break;
 800d0e8:	e041      	b.n	800d16e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	68b9      	ldr	r1, [r7, #8]
 800d0f0:	4618      	mov	r0, r3
 800d0f2:	f000 f9f7 	bl	800d4e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	69da      	ldr	r2, [r3, #28]
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	f042 0208 	orr.w	r2, r2, #8
 800d104:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	69da      	ldr	r2, [r3, #28]
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	f022 0204 	bic.w	r2, r2, #4
 800d114:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	69d9      	ldr	r1, [r3, #28]
 800d11c:	68bb      	ldr	r3, [r7, #8]
 800d11e:	691a      	ldr	r2, [r3, #16]
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	430a      	orrs	r2, r1
 800d126:	61da      	str	r2, [r3, #28]
      break;
 800d128:	e021      	b.n	800d16e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	68b9      	ldr	r1, [r7, #8]
 800d130:	4618      	mov	r0, r3
 800d132:	f000 fa4b 	bl	800d5cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	69da      	ldr	r2, [r3, #28]
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d144:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	69da      	ldr	r2, [r3, #28]
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d154:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	69d9      	ldr	r1, [r3, #28]
 800d15c:	68bb      	ldr	r3, [r7, #8]
 800d15e:	691b      	ldr	r3, [r3, #16]
 800d160:	021a      	lsls	r2, r3, #8
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	430a      	orrs	r2, r1
 800d168:	61da      	str	r2, [r3, #28]
      break;
 800d16a:	e000      	b.n	800d16e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800d16c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	2201      	movs	r2, #1
 800d172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	2200      	movs	r2, #0
 800d17a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d17e:	2300      	movs	r3, #0
}
 800d180:	4618      	mov	r0, r3
 800d182:	3710      	adds	r7, #16
 800d184:	46bd      	mov	sp, r7
 800d186:	bd80      	pop	{r7, pc}

0800d188 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d188:	b480      	push	{r7}
 800d18a:	b083      	sub	sp, #12
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d190:	bf00      	nop
 800d192:	370c      	adds	r7, #12
 800d194:	46bd      	mov	sp, r7
 800d196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19a:	4770      	bx	lr

0800d19c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d19c:	b480      	push	{r7}
 800d19e:	b083      	sub	sp, #12
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d1a4:	bf00      	nop
 800d1a6:	370c      	adds	r7, #12
 800d1a8:	46bd      	mov	sp, r7
 800d1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ae:	4770      	bx	lr

0800d1b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d1b0:	b480      	push	{r7}
 800d1b2:	b083      	sub	sp, #12
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d1b8:	bf00      	nop
 800d1ba:	370c      	adds	r7, #12
 800d1bc:	46bd      	mov	sp, r7
 800d1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c2:	4770      	bx	lr

0800d1c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d1c4:	b480      	push	{r7}
 800d1c6:	b083      	sub	sp, #12
 800d1c8:	af00      	add	r7, sp, #0
 800d1ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d1cc:	bf00      	nop
 800d1ce:	370c      	adds	r7, #12
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d6:	4770      	bx	lr

0800d1d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d1d8:	b480      	push	{r7}
 800d1da:	b085      	sub	sp, #20
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
 800d1e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	4a40      	ldr	r2, [pc, #256]	; (800d2ec <TIM_Base_SetConfig+0x114>)
 800d1ec:	4293      	cmp	r3, r2
 800d1ee:	d013      	beq.n	800d218 <TIM_Base_SetConfig+0x40>
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d1f6:	d00f      	beq.n	800d218 <TIM_Base_SetConfig+0x40>
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	4a3d      	ldr	r2, [pc, #244]	; (800d2f0 <TIM_Base_SetConfig+0x118>)
 800d1fc:	4293      	cmp	r3, r2
 800d1fe:	d00b      	beq.n	800d218 <TIM_Base_SetConfig+0x40>
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	4a3c      	ldr	r2, [pc, #240]	; (800d2f4 <TIM_Base_SetConfig+0x11c>)
 800d204:	4293      	cmp	r3, r2
 800d206:	d007      	beq.n	800d218 <TIM_Base_SetConfig+0x40>
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	4a3b      	ldr	r2, [pc, #236]	; (800d2f8 <TIM_Base_SetConfig+0x120>)
 800d20c:	4293      	cmp	r3, r2
 800d20e:	d003      	beq.n	800d218 <TIM_Base_SetConfig+0x40>
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	4a3a      	ldr	r2, [pc, #232]	; (800d2fc <TIM_Base_SetConfig+0x124>)
 800d214:	4293      	cmp	r3, r2
 800d216:	d108      	bne.n	800d22a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d21e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	685b      	ldr	r3, [r3, #4]
 800d224:	68fa      	ldr	r2, [r7, #12]
 800d226:	4313      	orrs	r3, r2
 800d228:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	4a2f      	ldr	r2, [pc, #188]	; (800d2ec <TIM_Base_SetConfig+0x114>)
 800d22e:	4293      	cmp	r3, r2
 800d230:	d02b      	beq.n	800d28a <TIM_Base_SetConfig+0xb2>
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d238:	d027      	beq.n	800d28a <TIM_Base_SetConfig+0xb2>
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	4a2c      	ldr	r2, [pc, #176]	; (800d2f0 <TIM_Base_SetConfig+0x118>)
 800d23e:	4293      	cmp	r3, r2
 800d240:	d023      	beq.n	800d28a <TIM_Base_SetConfig+0xb2>
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	4a2b      	ldr	r2, [pc, #172]	; (800d2f4 <TIM_Base_SetConfig+0x11c>)
 800d246:	4293      	cmp	r3, r2
 800d248:	d01f      	beq.n	800d28a <TIM_Base_SetConfig+0xb2>
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	4a2a      	ldr	r2, [pc, #168]	; (800d2f8 <TIM_Base_SetConfig+0x120>)
 800d24e:	4293      	cmp	r3, r2
 800d250:	d01b      	beq.n	800d28a <TIM_Base_SetConfig+0xb2>
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	4a29      	ldr	r2, [pc, #164]	; (800d2fc <TIM_Base_SetConfig+0x124>)
 800d256:	4293      	cmp	r3, r2
 800d258:	d017      	beq.n	800d28a <TIM_Base_SetConfig+0xb2>
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	4a28      	ldr	r2, [pc, #160]	; (800d300 <TIM_Base_SetConfig+0x128>)
 800d25e:	4293      	cmp	r3, r2
 800d260:	d013      	beq.n	800d28a <TIM_Base_SetConfig+0xb2>
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	4a27      	ldr	r2, [pc, #156]	; (800d304 <TIM_Base_SetConfig+0x12c>)
 800d266:	4293      	cmp	r3, r2
 800d268:	d00f      	beq.n	800d28a <TIM_Base_SetConfig+0xb2>
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	4a26      	ldr	r2, [pc, #152]	; (800d308 <TIM_Base_SetConfig+0x130>)
 800d26e:	4293      	cmp	r3, r2
 800d270:	d00b      	beq.n	800d28a <TIM_Base_SetConfig+0xb2>
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	4a25      	ldr	r2, [pc, #148]	; (800d30c <TIM_Base_SetConfig+0x134>)
 800d276:	4293      	cmp	r3, r2
 800d278:	d007      	beq.n	800d28a <TIM_Base_SetConfig+0xb2>
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	4a24      	ldr	r2, [pc, #144]	; (800d310 <TIM_Base_SetConfig+0x138>)
 800d27e:	4293      	cmp	r3, r2
 800d280:	d003      	beq.n	800d28a <TIM_Base_SetConfig+0xb2>
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	4a23      	ldr	r2, [pc, #140]	; (800d314 <TIM_Base_SetConfig+0x13c>)
 800d286:	4293      	cmp	r3, r2
 800d288:	d108      	bne.n	800d29c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d290:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d292:	683b      	ldr	r3, [r7, #0]
 800d294:	68db      	ldr	r3, [r3, #12]
 800d296:	68fa      	ldr	r2, [r7, #12]
 800d298:	4313      	orrs	r3, r2
 800d29a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d2a2:	683b      	ldr	r3, [r7, #0]
 800d2a4:	695b      	ldr	r3, [r3, #20]
 800d2a6:	4313      	orrs	r3, r2
 800d2a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	68fa      	ldr	r2, [r7, #12]
 800d2ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d2b0:	683b      	ldr	r3, [r7, #0]
 800d2b2:	689a      	ldr	r2, [r3, #8]
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d2b8:	683b      	ldr	r3, [r7, #0]
 800d2ba:	681a      	ldr	r2, [r3, #0]
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	4a0a      	ldr	r2, [pc, #40]	; (800d2ec <TIM_Base_SetConfig+0x114>)
 800d2c4:	4293      	cmp	r3, r2
 800d2c6:	d003      	beq.n	800d2d0 <TIM_Base_SetConfig+0xf8>
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	4a0c      	ldr	r2, [pc, #48]	; (800d2fc <TIM_Base_SetConfig+0x124>)
 800d2cc:	4293      	cmp	r3, r2
 800d2ce:	d103      	bne.n	800d2d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d2d0:	683b      	ldr	r3, [r7, #0]
 800d2d2:	691a      	ldr	r2, [r3, #16]
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	2201      	movs	r2, #1
 800d2dc:	615a      	str	r2, [r3, #20]
}
 800d2de:	bf00      	nop
 800d2e0:	3714      	adds	r7, #20
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e8:	4770      	bx	lr
 800d2ea:	bf00      	nop
 800d2ec:	40010000 	.word	0x40010000
 800d2f0:	40000400 	.word	0x40000400
 800d2f4:	40000800 	.word	0x40000800
 800d2f8:	40000c00 	.word	0x40000c00
 800d2fc:	40010400 	.word	0x40010400
 800d300:	40014000 	.word	0x40014000
 800d304:	40014400 	.word	0x40014400
 800d308:	40014800 	.word	0x40014800
 800d30c:	40001800 	.word	0x40001800
 800d310:	40001c00 	.word	0x40001c00
 800d314:	40002000 	.word	0x40002000

0800d318 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d318:	b480      	push	{r7}
 800d31a:	b087      	sub	sp, #28
 800d31c:	af00      	add	r7, sp, #0
 800d31e:	6078      	str	r0, [r7, #4]
 800d320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	6a1b      	ldr	r3, [r3, #32]
 800d326:	f023 0201 	bic.w	r2, r3, #1
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	6a1b      	ldr	r3, [r3, #32]
 800d332:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	685b      	ldr	r3, [r3, #4]
 800d338:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	699b      	ldr	r3, [r3, #24]
 800d33e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	f023 0303 	bic.w	r3, r3, #3
 800d34e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	68fa      	ldr	r2, [r7, #12]
 800d356:	4313      	orrs	r3, r2
 800d358:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d35a:	697b      	ldr	r3, [r7, #20]
 800d35c:	f023 0302 	bic.w	r3, r3, #2
 800d360:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d362:	683b      	ldr	r3, [r7, #0]
 800d364:	689b      	ldr	r3, [r3, #8]
 800d366:	697a      	ldr	r2, [r7, #20]
 800d368:	4313      	orrs	r3, r2
 800d36a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	4a20      	ldr	r2, [pc, #128]	; (800d3f0 <TIM_OC1_SetConfig+0xd8>)
 800d370:	4293      	cmp	r3, r2
 800d372:	d003      	beq.n	800d37c <TIM_OC1_SetConfig+0x64>
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	4a1f      	ldr	r2, [pc, #124]	; (800d3f4 <TIM_OC1_SetConfig+0xdc>)
 800d378:	4293      	cmp	r3, r2
 800d37a:	d10c      	bne.n	800d396 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d37c:	697b      	ldr	r3, [r7, #20]
 800d37e:	f023 0308 	bic.w	r3, r3, #8
 800d382:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d384:	683b      	ldr	r3, [r7, #0]
 800d386:	68db      	ldr	r3, [r3, #12]
 800d388:	697a      	ldr	r2, [r7, #20]
 800d38a:	4313      	orrs	r3, r2
 800d38c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d38e:	697b      	ldr	r3, [r7, #20]
 800d390:	f023 0304 	bic.w	r3, r3, #4
 800d394:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	4a15      	ldr	r2, [pc, #84]	; (800d3f0 <TIM_OC1_SetConfig+0xd8>)
 800d39a:	4293      	cmp	r3, r2
 800d39c:	d003      	beq.n	800d3a6 <TIM_OC1_SetConfig+0x8e>
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	4a14      	ldr	r2, [pc, #80]	; (800d3f4 <TIM_OC1_SetConfig+0xdc>)
 800d3a2:	4293      	cmp	r3, r2
 800d3a4:	d111      	bne.n	800d3ca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d3a6:	693b      	ldr	r3, [r7, #16]
 800d3a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d3ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d3ae:	693b      	ldr	r3, [r7, #16]
 800d3b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d3b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d3b6:	683b      	ldr	r3, [r7, #0]
 800d3b8:	695b      	ldr	r3, [r3, #20]
 800d3ba:	693a      	ldr	r2, [r7, #16]
 800d3bc:	4313      	orrs	r3, r2
 800d3be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d3c0:	683b      	ldr	r3, [r7, #0]
 800d3c2:	699b      	ldr	r3, [r3, #24]
 800d3c4:	693a      	ldr	r2, [r7, #16]
 800d3c6:	4313      	orrs	r3, r2
 800d3c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	693a      	ldr	r2, [r7, #16]
 800d3ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	68fa      	ldr	r2, [r7, #12]
 800d3d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d3d6:	683b      	ldr	r3, [r7, #0]
 800d3d8:	685a      	ldr	r2, [r3, #4]
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	697a      	ldr	r2, [r7, #20]
 800d3e2:	621a      	str	r2, [r3, #32]
}
 800d3e4:	bf00      	nop
 800d3e6:	371c      	adds	r7, #28
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ee:	4770      	bx	lr
 800d3f0:	40010000 	.word	0x40010000
 800d3f4:	40010400 	.word	0x40010400

0800d3f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d3f8:	b480      	push	{r7}
 800d3fa:	b087      	sub	sp, #28
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
 800d400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	6a1b      	ldr	r3, [r3, #32]
 800d406:	f023 0210 	bic.w	r2, r3, #16
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	6a1b      	ldr	r3, [r3, #32]
 800d412:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	685b      	ldr	r3, [r3, #4]
 800d418:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	699b      	ldr	r3, [r3, #24]
 800d41e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d42e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d430:	683b      	ldr	r3, [r7, #0]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	021b      	lsls	r3, r3, #8
 800d436:	68fa      	ldr	r2, [r7, #12]
 800d438:	4313      	orrs	r3, r2
 800d43a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d43c:	697b      	ldr	r3, [r7, #20]
 800d43e:	f023 0320 	bic.w	r3, r3, #32
 800d442:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d444:	683b      	ldr	r3, [r7, #0]
 800d446:	689b      	ldr	r3, [r3, #8]
 800d448:	011b      	lsls	r3, r3, #4
 800d44a:	697a      	ldr	r2, [r7, #20]
 800d44c:	4313      	orrs	r3, r2
 800d44e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	4a22      	ldr	r2, [pc, #136]	; (800d4dc <TIM_OC2_SetConfig+0xe4>)
 800d454:	4293      	cmp	r3, r2
 800d456:	d003      	beq.n	800d460 <TIM_OC2_SetConfig+0x68>
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	4a21      	ldr	r2, [pc, #132]	; (800d4e0 <TIM_OC2_SetConfig+0xe8>)
 800d45c:	4293      	cmp	r3, r2
 800d45e:	d10d      	bne.n	800d47c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d460:	697b      	ldr	r3, [r7, #20]
 800d462:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d466:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d468:	683b      	ldr	r3, [r7, #0]
 800d46a:	68db      	ldr	r3, [r3, #12]
 800d46c:	011b      	lsls	r3, r3, #4
 800d46e:	697a      	ldr	r2, [r7, #20]
 800d470:	4313      	orrs	r3, r2
 800d472:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d474:	697b      	ldr	r3, [r7, #20]
 800d476:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d47a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	4a17      	ldr	r2, [pc, #92]	; (800d4dc <TIM_OC2_SetConfig+0xe4>)
 800d480:	4293      	cmp	r3, r2
 800d482:	d003      	beq.n	800d48c <TIM_OC2_SetConfig+0x94>
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	4a16      	ldr	r2, [pc, #88]	; (800d4e0 <TIM_OC2_SetConfig+0xe8>)
 800d488:	4293      	cmp	r3, r2
 800d48a:	d113      	bne.n	800d4b4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d48c:	693b      	ldr	r3, [r7, #16]
 800d48e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d492:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d494:	693b      	ldr	r3, [r7, #16]
 800d496:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d49a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	695b      	ldr	r3, [r3, #20]
 800d4a0:	009b      	lsls	r3, r3, #2
 800d4a2:	693a      	ldr	r2, [r7, #16]
 800d4a4:	4313      	orrs	r3, r2
 800d4a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	699b      	ldr	r3, [r3, #24]
 800d4ac:	009b      	lsls	r3, r3, #2
 800d4ae:	693a      	ldr	r2, [r7, #16]
 800d4b0:	4313      	orrs	r3, r2
 800d4b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	693a      	ldr	r2, [r7, #16]
 800d4b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	68fa      	ldr	r2, [r7, #12]
 800d4be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d4c0:	683b      	ldr	r3, [r7, #0]
 800d4c2:	685a      	ldr	r2, [r3, #4]
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	697a      	ldr	r2, [r7, #20]
 800d4cc:	621a      	str	r2, [r3, #32]
}
 800d4ce:	bf00      	nop
 800d4d0:	371c      	adds	r7, #28
 800d4d2:	46bd      	mov	sp, r7
 800d4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d8:	4770      	bx	lr
 800d4da:	bf00      	nop
 800d4dc:	40010000 	.word	0x40010000
 800d4e0:	40010400 	.word	0x40010400

0800d4e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d4e4:	b480      	push	{r7}
 800d4e6:	b087      	sub	sp, #28
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	6078      	str	r0, [r7, #4]
 800d4ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	6a1b      	ldr	r3, [r3, #32]
 800d4f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	6a1b      	ldr	r3, [r3, #32]
 800d4fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	685b      	ldr	r3, [r3, #4]
 800d504:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	69db      	ldr	r3, [r3, #28]
 800d50a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d512:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d514:	68fb      	ldr	r3, [r7, #12]
 800d516:	f023 0303 	bic.w	r3, r3, #3
 800d51a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d51c:	683b      	ldr	r3, [r7, #0]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	68fa      	ldr	r2, [r7, #12]
 800d522:	4313      	orrs	r3, r2
 800d524:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d526:	697b      	ldr	r3, [r7, #20]
 800d528:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d52c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d52e:	683b      	ldr	r3, [r7, #0]
 800d530:	689b      	ldr	r3, [r3, #8]
 800d532:	021b      	lsls	r3, r3, #8
 800d534:	697a      	ldr	r2, [r7, #20]
 800d536:	4313      	orrs	r3, r2
 800d538:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	4a21      	ldr	r2, [pc, #132]	; (800d5c4 <TIM_OC3_SetConfig+0xe0>)
 800d53e:	4293      	cmp	r3, r2
 800d540:	d003      	beq.n	800d54a <TIM_OC3_SetConfig+0x66>
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	4a20      	ldr	r2, [pc, #128]	; (800d5c8 <TIM_OC3_SetConfig+0xe4>)
 800d546:	4293      	cmp	r3, r2
 800d548:	d10d      	bne.n	800d566 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d54a:	697b      	ldr	r3, [r7, #20]
 800d54c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d550:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d552:	683b      	ldr	r3, [r7, #0]
 800d554:	68db      	ldr	r3, [r3, #12]
 800d556:	021b      	lsls	r3, r3, #8
 800d558:	697a      	ldr	r2, [r7, #20]
 800d55a:	4313      	orrs	r3, r2
 800d55c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d55e:	697b      	ldr	r3, [r7, #20]
 800d560:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d564:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	4a16      	ldr	r2, [pc, #88]	; (800d5c4 <TIM_OC3_SetConfig+0xe0>)
 800d56a:	4293      	cmp	r3, r2
 800d56c:	d003      	beq.n	800d576 <TIM_OC3_SetConfig+0x92>
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	4a15      	ldr	r2, [pc, #84]	; (800d5c8 <TIM_OC3_SetConfig+0xe4>)
 800d572:	4293      	cmp	r3, r2
 800d574:	d113      	bne.n	800d59e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d576:	693b      	ldr	r3, [r7, #16]
 800d578:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d57c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d57e:	693b      	ldr	r3, [r7, #16]
 800d580:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d584:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d586:	683b      	ldr	r3, [r7, #0]
 800d588:	695b      	ldr	r3, [r3, #20]
 800d58a:	011b      	lsls	r3, r3, #4
 800d58c:	693a      	ldr	r2, [r7, #16]
 800d58e:	4313      	orrs	r3, r2
 800d590:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d592:	683b      	ldr	r3, [r7, #0]
 800d594:	699b      	ldr	r3, [r3, #24]
 800d596:	011b      	lsls	r3, r3, #4
 800d598:	693a      	ldr	r2, [r7, #16]
 800d59a:	4313      	orrs	r3, r2
 800d59c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	693a      	ldr	r2, [r7, #16]
 800d5a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	68fa      	ldr	r2, [r7, #12]
 800d5a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d5aa:	683b      	ldr	r3, [r7, #0]
 800d5ac:	685a      	ldr	r2, [r3, #4]
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	697a      	ldr	r2, [r7, #20]
 800d5b6:	621a      	str	r2, [r3, #32]
}
 800d5b8:	bf00      	nop
 800d5ba:	371c      	adds	r7, #28
 800d5bc:	46bd      	mov	sp, r7
 800d5be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c2:	4770      	bx	lr
 800d5c4:	40010000 	.word	0x40010000
 800d5c8:	40010400 	.word	0x40010400

0800d5cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d5cc:	b480      	push	{r7}
 800d5ce:	b087      	sub	sp, #28
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	6078      	str	r0, [r7, #4]
 800d5d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	6a1b      	ldr	r3, [r3, #32]
 800d5da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	6a1b      	ldr	r3, [r3, #32]
 800d5e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	685b      	ldr	r3, [r3, #4]
 800d5ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	69db      	ldr	r3, [r3, #28]
 800d5f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d5fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d602:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d604:	683b      	ldr	r3, [r7, #0]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	021b      	lsls	r3, r3, #8
 800d60a:	68fa      	ldr	r2, [r7, #12]
 800d60c:	4313      	orrs	r3, r2
 800d60e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d610:	693b      	ldr	r3, [r7, #16]
 800d612:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d616:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d618:	683b      	ldr	r3, [r7, #0]
 800d61a:	689b      	ldr	r3, [r3, #8]
 800d61c:	031b      	lsls	r3, r3, #12
 800d61e:	693a      	ldr	r2, [r7, #16]
 800d620:	4313      	orrs	r3, r2
 800d622:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	4a12      	ldr	r2, [pc, #72]	; (800d670 <TIM_OC4_SetConfig+0xa4>)
 800d628:	4293      	cmp	r3, r2
 800d62a:	d003      	beq.n	800d634 <TIM_OC4_SetConfig+0x68>
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	4a11      	ldr	r2, [pc, #68]	; (800d674 <TIM_OC4_SetConfig+0xa8>)
 800d630:	4293      	cmp	r3, r2
 800d632:	d109      	bne.n	800d648 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d634:	697b      	ldr	r3, [r7, #20]
 800d636:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d63a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d63c:	683b      	ldr	r3, [r7, #0]
 800d63e:	695b      	ldr	r3, [r3, #20]
 800d640:	019b      	lsls	r3, r3, #6
 800d642:	697a      	ldr	r2, [r7, #20]
 800d644:	4313      	orrs	r3, r2
 800d646:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	697a      	ldr	r2, [r7, #20]
 800d64c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	68fa      	ldr	r2, [r7, #12]
 800d652:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d654:	683b      	ldr	r3, [r7, #0]
 800d656:	685a      	ldr	r2, [r3, #4]
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	693a      	ldr	r2, [r7, #16]
 800d660:	621a      	str	r2, [r3, #32]
}
 800d662:	bf00      	nop
 800d664:	371c      	adds	r7, #28
 800d666:	46bd      	mov	sp, r7
 800d668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66c:	4770      	bx	lr
 800d66e:	bf00      	nop
 800d670:	40010000 	.word	0x40010000
 800d674:	40010400 	.word	0x40010400

0800d678 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d678:	b480      	push	{r7}
 800d67a:	b087      	sub	sp, #28
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	60f8      	str	r0, [r7, #12]
 800d680:	60b9      	str	r1, [r7, #8]
 800d682:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d684:	68bb      	ldr	r3, [r7, #8]
 800d686:	f003 031f 	and.w	r3, r3, #31
 800d68a:	2201      	movs	r2, #1
 800d68c:	fa02 f303 	lsl.w	r3, r2, r3
 800d690:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	6a1a      	ldr	r2, [r3, #32]
 800d696:	697b      	ldr	r3, [r7, #20]
 800d698:	43db      	mvns	r3, r3
 800d69a:	401a      	ands	r2, r3
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d6a0:	68fb      	ldr	r3, [r7, #12]
 800d6a2:	6a1a      	ldr	r2, [r3, #32]
 800d6a4:	68bb      	ldr	r3, [r7, #8]
 800d6a6:	f003 031f 	and.w	r3, r3, #31
 800d6aa:	6879      	ldr	r1, [r7, #4]
 800d6ac:	fa01 f303 	lsl.w	r3, r1, r3
 800d6b0:	431a      	orrs	r2, r3
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	621a      	str	r2, [r3, #32]
}
 800d6b6:	bf00      	nop
 800d6b8:	371c      	adds	r7, #28
 800d6ba:	46bd      	mov	sp, r7
 800d6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c0:	4770      	bx	lr
	...

0800d6c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d6c4:	b480      	push	{r7}
 800d6c6:	b085      	sub	sp, #20
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	6078      	str	r0, [r7, #4]
 800d6cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d6d4:	2b01      	cmp	r3, #1
 800d6d6:	d101      	bne.n	800d6dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d6d8:	2302      	movs	r3, #2
 800d6da:	e05a      	b.n	800d792 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	2201      	movs	r2, #1
 800d6e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	2202      	movs	r2, #2
 800d6e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	685b      	ldr	r3, [r3, #4]
 800d6f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	689b      	ldr	r3, [r3, #8]
 800d6fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d702:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d704:	683b      	ldr	r3, [r7, #0]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	68fa      	ldr	r2, [r7, #12]
 800d70a:	4313      	orrs	r3, r2
 800d70c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	681b      	ldr	r3, [r3, #0]
 800d712:	68fa      	ldr	r2, [r7, #12]
 800d714:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	4a21      	ldr	r2, [pc, #132]	; (800d7a0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d71c:	4293      	cmp	r3, r2
 800d71e:	d022      	beq.n	800d766 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d728:	d01d      	beq.n	800d766 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	4a1d      	ldr	r2, [pc, #116]	; (800d7a4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d730:	4293      	cmp	r3, r2
 800d732:	d018      	beq.n	800d766 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	4a1b      	ldr	r2, [pc, #108]	; (800d7a8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d73a:	4293      	cmp	r3, r2
 800d73c:	d013      	beq.n	800d766 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	4a1a      	ldr	r2, [pc, #104]	; (800d7ac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d744:	4293      	cmp	r3, r2
 800d746:	d00e      	beq.n	800d766 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	4a18      	ldr	r2, [pc, #96]	; (800d7b0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d74e:	4293      	cmp	r3, r2
 800d750:	d009      	beq.n	800d766 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	4a17      	ldr	r2, [pc, #92]	; (800d7b4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d758:	4293      	cmp	r3, r2
 800d75a:	d004      	beq.n	800d766 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	4a15      	ldr	r2, [pc, #84]	; (800d7b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d762:	4293      	cmp	r3, r2
 800d764:	d10c      	bne.n	800d780 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d766:	68bb      	ldr	r3, [r7, #8]
 800d768:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d76c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d76e:	683b      	ldr	r3, [r7, #0]
 800d770:	685b      	ldr	r3, [r3, #4]
 800d772:	68ba      	ldr	r2, [r7, #8]
 800d774:	4313      	orrs	r3, r2
 800d776:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	68ba      	ldr	r2, [r7, #8]
 800d77e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	2201      	movs	r2, #1
 800d784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	2200      	movs	r2, #0
 800d78c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d790:	2300      	movs	r3, #0
}
 800d792:	4618      	mov	r0, r3
 800d794:	3714      	adds	r7, #20
 800d796:	46bd      	mov	sp, r7
 800d798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79c:	4770      	bx	lr
 800d79e:	bf00      	nop
 800d7a0:	40010000 	.word	0x40010000
 800d7a4:	40000400 	.word	0x40000400
 800d7a8:	40000800 	.word	0x40000800
 800d7ac:	40000c00 	.word	0x40000c00
 800d7b0:	40010400 	.word	0x40010400
 800d7b4:	40014000 	.word	0x40014000
 800d7b8:	40001800 	.word	0x40001800

0800d7bc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d7bc:	b480      	push	{r7}
 800d7be:	b085      	sub	sp, #20
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	6078      	str	r0, [r7, #4]
 800d7c4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d7c6:	2300      	movs	r3, #0
 800d7c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d7d0:	2b01      	cmp	r3, #1
 800d7d2:	d101      	bne.n	800d7d8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d7d4:	2302      	movs	r3, #2
 800d7d6:	e03d      	b.n	800d854 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	2201      	movs	r2, #1
 800d7dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d7e6:	683b      	ldr	r3, [r7, #0]
 800d7e8:	68db      	ldr	r3, [r3, #12]
 800d7ea:	4313      	orrs	r3, r2
 800d7ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	689b      	ldr	r3, [r3, #8]
 800d7f8:	4313      	orrs	r3, r2
 800d7fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d802:	683b      	ldr	r3, [r7, #0]
 800d804:	685b      	ldr	r3, [r3, #4]
 800d806:	4313      	orrs	r3, r2
 800d808:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	681b      	ldr	r3, [r3, #0]
 800d814:	4313      	orrs	r3, r2
 800d816:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d81e:	683b      	ldr	r3, [r7, #0]
 800d820:	691b      	ldr	r3, [r3, #16]
 800d822:	4313      	orrs	r3, r2
 800d824:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	695b      	ldr	r3, [r3, #20]
 800d830:	4313      	orrs	r3, r2
 800d832:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d83a:	683b      	ldr	r3, [r7, #0]
 800d83c:	69db      	ldr	r3, [r3, #28]
 800d83e:	4313      	orrs	r3, r2
 800d840:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	68fa      	ldr	r2, [r7, #12]
 800d848:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	2200      	movs	r2, #0
 800d84e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d852:	2300      	movs	r3, #0
}
 800d854:	4618      	mov	r0, r3
 800d856:	3714      	adds	r7, #20
 800d858:	46bd      	mov	sp, r7
 800d85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d85e:	4770      	bx	lr

0800d860 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d860:	b480      	push	{r7}
 800d862:	b083      	sub	sp, #12
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d868:	bf00      	nop
 800d86a:	370c      	adds	r7, #12
 800d86c:	46bd      	mov	sp, r7
 800d86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d872:	4770      	bx	lr

0800d874 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d874:	b480      	push	{r7}
 800d876:	b083      	sub	sp, #12
 800d878:	af00      	add	r7, sp, #0
 800d87a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d87c:	bf00      	nop
 800d87e:	370c      	adds	r7, #12
 800d880:	46bd      	mov	sp, r7
 800d882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d886:	4770      	bx	lr

0800d888 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d888:	b580      	push	{r7, lr}
 800d88a:	b082      	sub	sp, #8
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	2b00      	cmp	r3, #0
 800d894:	d101      	bne.n	800d89a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d896:	2301      	movs	r3, #1
 800d898:	e03f      	b.n	800d91a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d8a0:	b2db      	uxtb	r3, r3
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d106      	bne.n	800d8b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	2200      	movs	r2, #0
 800d8aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d8ae:	6878      	ldr	r0, [r7, #4]
 800d8b0:	f7f8 fabc 	bl	8005e2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	2224      	movs	r2, #36	; 0x24
 800d8b8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	68da      	ldr	r2, [r3, #12]
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d8ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d8cc:	6878      	ldr	r0, [r7, #4]
 800d8ce:	f000 f829 	bl	800d924 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	691a      	ldr	r2, [r3, #16]
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d8e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	695a      	ldr	r2, [r3, #20]
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d8f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	68da      	ldr	r2, [r3, #12]
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d900:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	2200      	movs	r2, #0
 800d906:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	2220      	movs	r2, #32
 800d90c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	2220      	movs	r2, #32
 800d914:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800d918:	2300      	movs	r3, #0
}
 800d91a:	4618      	mov	r0, r3
 800d91c:	3708      	adds	r7, #8
 800d91e:	46bd      	mov	sp, r7
 800d920:	bd80      	pop	{r7, pc}
	...

0800d924 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d928:	b085      	sub	sp, #20
 800d92a:	af00      	add	r7, sp, #0
 800d92c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	691b      	ldr	r3, [r3, #16]
 800d934:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	68da      	ldr	r2, [r3, #12]
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	430a      	orrs	r2, r1
 800d942:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	689a      	ldr	r2, [r3, #8]
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	691b      	ldr	r3, [r3, #16]
 800d94c:	431a      	orrs	r2, r3
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	695b      	ldr	r3, [r3, #20]
 800d952:	431a      	orrs	r2, r3
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	69db      	ldr	r3, [r3, #28]
 800d958:	4313      	orrs	r3, r2
 800d95a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	68db      	ldr	r3, [r3, #12]
 800d962:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800d966:	f023 030c 	bic.w	r3, r3, #12
 800d96a:	687a      	ldr	r2, [r7, #4]
 800d96c:	6812      	ldr	r2, [r2, #0]
 800d96e:	68f9      	ldr	r1, [r7, #12]
 800d970:	430b      	orrs	r3, r1
 800d972:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	695b      	ldr	r3, [r3, #20]
 800d97a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	699a      	ldr	r2, [r3, #24]
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	430a      	orrs	r2, r1
 800d988:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	69db      	ldr	r3, [r3, #28]
 800d98e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d992:	f040 818b 	bne.w	800dcac <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	4ac1      	ldr	r2, [pc, #772]	; (800dca0 <UART_SetConfig+0x37c>)
 800d99c:	4293      	cmp	r3, r2
 800d99e:	d005      	beq.n	800d9ac <UART_SetConfig+0x88>
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	4abf      	ldr	r2, [pc, #764]	; (800dca4 <UART_SetConfig+0x380>)
 800d9a6:	4293      	cmp	r3, r2
 800d9a8:	f040 80bd 	bne.w	800db26 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d9ac:	f7fc fbcc 	bl	800a148 <HAL_RCC_GetPCLK2Freq>
 800d9b0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d9b2:	68bb      	ldr	r3, [r7, #8]
 800d9b4:	461d      	mov	r5, r3
 800d9b6:	f04f 0600 	mov.w	r6, #0
 800d9ba:	46a8      	mov	r8, r5
 800d9bc:	46b1      	mov	r9, r6
 800d9be:	eb18 0308 	adds.w	r3, r8, r8
 800d9c2:	eb49 0409 	adc.w	r4, r9, r9
 800d9c6:	4698      	mov	r8, r3
 800d9c8:	46a1      	mov	r9, r4
 800d9ca:	eb18 0805 	adds.w	r8, r8, r5
 800d9ce:	eb49 0906 	adc.w	r9, r9, r6
 800d9d2:	f04f 0100 	mov.w	r1, #0
 800d9d6:	f04f 0200 	mov.w	r2, #0
 800d9da:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d9de:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d9e2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d9e6:	4688      	mov	r8, r1
 800d9e8:	4691      	mov	r9, r2
 800d9ea:	eb18 0005 	adds.w	r0, r8, r5
 800d9ee:	eb49 0106 	adc.w	r1, r9, r6
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	685b      	ldr	r3, [r3, #4]
 800d9f6:	461d      	mov	r5, r3
 800d9f8:	f04f 0600 	mov.w	r6, #0
 800d9fc:	196b      	adds	r3, r5, r5
 800d9fe:	eb46 0406 	adc.w	r4, r6, r6
 800da02:	461a      	mov	r2, r3
 800da04:	4623      	mov	r3, r4
 800da06:	f7f3 f957 	bl	8000cb8 <__aeabi_uldivmod>
 800da0a:	4603      	mov	r3, r0
 800da0c:	460c      	mov	r4, r1
 800da0e:	461a      	mov	r2, r3
 800da10:	4ba5      	ldr	r3, [pc, #660]	; (800dca8 <UART_SetConfig+0x384>)
 800da12:	fba3 2302 	umull	r2, r3, r3, r2
 800da16:	095b      	lsrs	r3, r3, #5
 800da18:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800da1c:	68bb      	ldr	r3, [r7, #8]
 800da1e:	461d      	mov	r5, r3
 800da20:	f04f 0600 	mov.w	r6, #0
 800da24:	46a9      	mov	r9, r5
 800da26:	46b2      	mov	sl, r6
 800da28:	eb19 0309 	adds.w	r3, r9, r9
 800da2c:	eb4a 040a 	adc.w	r4, sl, sl
 800da30:	4699      	mov	r9, r3
 800da32:	46a2      	mov	sl, r4
 800da34:	eb19 0905 	adds.w	r9, r9, r5
 800da38:	eb4a 0a06 	adc.w	sl, sl, r6
 800da3c:	f04f 0100 	mov.w	r1, #0
 800da40:	f04f 0200 	mov.w	r2, #0
 800da44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800da48:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800da4c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800da50:	4689      	mov	r9, r1
 800da52:	4692      	mov	sl, r2
 800da54:	eb19 0005 	adds.w	r0, r9, r5
 800da58:	eb4a 0106 	adc.w	r1, sl, r6
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	685b      	ldr	r3, [r3, #4]
 800da60:	461d      	mov	r5, r3
 800da62:	f04f 0600 	mov.w	r6, #0
 800da66:	196b      	adds	r3, r5, r5
 800da68:	eb46 0406 	adc.w	r4, r6, r6
 800da6c:	461a      	mov	r2, r3
 800da6e:	4623      	mov	r3, r4
 800da70:	f7f3 f922 	bl	8000cb8 <__aeabi_uldivmod>
 800da74:	4603      	mov	r3, r0
 800da76:	460c      	mov	r4, r1
 800da78:	461a      	mov	r2, r3
 800da7a:	4b8b      	ldr	r3, [pc, #556]	; (800dca8 <UART_SetConfig+0x384>)
 800da7c:	fba3 1302 	umull	r1, r3, r3, r2
 800da80:	095b      	lsrs	r3, r3, #5
 800da82:	2164      	movs	r1, #100	; 0x64
 800da84:	fb01 f303 	mul.w	r3, r1, r3
 800da88:	1ad3      	subs	r3, r2, r3
 800da8a:	00db      	lsls	r3, r3, #3
 800da8c:	3332      	adds	r3, #50	; 0x32
 800da8e:	4a86      	ldr	r2, [pc, #536]	; (800dca8 <UART_SetConfig+0x384>)
 800da90:	fba2 2303 	umull	r2, r3, r2, r3
 800da94:	095b      	lsrs	r3, r3, #5
 800da96:	005b      	lsls	r3, r3, #1
 800da98:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800da9c:	4498      	add	r8, r3
 800da9e:	68bb      	ldr	r3, [r7, #8]
 800daa0:	461d      	mov	r5, r3
 800daa2:	f04f 0600 	mov.w	r6, #0
 800daa6:	46a9      	mov	r9, r5
 800daa8:	46b2      	mov	sl, r6
 800daaa:	eb19 0309 	adds.w	r3, r9, r9
 800daae:	eb4a 040a 	adc.w	r4, sl, sl
 800dab2:	4699      	mov	r9, r3
 800dab4:	46a2      	mov	sl, r4
 800dab6:	eb19 0905 	adds.w	r9, r9, r5
 800daba:	eb4a 0a06 	adc.w	sl, sl, r6
 800dabe:	f04f 0100 	mov.w	r1, #0
 800dac2:	f04f 0200 	mov.w	r2, #0
 800dac6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800daca:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dace:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dad2:	4689      	mov	r9, r1
 800dad4:	4692      	mov	sl, r2
 800dad6:	eb19 0005 	adds.w	r0, r9, r5
 800dada:	eb4a 0106 	adc.w	r1, sl, r6
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	685b      	ldr	r3, [r3, #4]
 800dae2:	461d      	mov	r5, r3
 800dae4:	f04f 0600 	mov.w	r6, #0
 800dae8:	196b      	adds	r3, r5, r5
 800daea:	eb46 0406 	adc.w	r4, r6, r6
 800daee:	461a      	mov	r2, r3
 800daf0:	4623      	mov	r3, r4
 800daf2:	f7f3 f8e1 	bl	8000cb8 <__aeabi_uldivmod>
 800daf6:	4603      	mov	r3, r0
 800daf8:	460c      	mov	r4, r1
 800dafa:	461a      	mov	r2, r3
 800dafc:	4b6a      	ldr	r3, [pc, #424]	; (800dca8 <UART_SetConfig+0x384>)
 800dafe:	fba3 1302 	umull	r1, r3, r3, r2
 800db02:	095b      	lsrs	r3, r3, #5
 800db04:	2164      	movs	r1, #100	; 0x64
 800db06:	fb01 f303 	mul.w	r3, r1, r3
 800db0a:	1ad3      	subs	r3, r2, r3
 800db0c:	00db      	lsls	r3, r3, #3
 800db0e:	3332      	adds	r3, #50	; 0x32
 800db10:	4a65      	ldr	r2, [pc, #404]	; (800dca8 <UART_SetConfig+0x384>)
 800db12:	fba2 2303 	umull	r2, r3, r2, r3
 800db16:	095b      	lsrs	r3, r3, #5
 800db18:	f003 0207 	and.w	r2, r3, #7
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	4442      	add	r2, r8
 800db22:	609a      	str	r2, [r3, #8]
 800db24:	e26f      	b.n	800e006 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800db26:	f7fc fafb 	bl	800a120 <HAL_RCC_GetPCLK1Freq>
 800db2a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800db2c:	68bb      	ldr	r3, [r7, #8]
 800db2e:	461d      	mov	r5, r3
 800db30:	f04f 0600 	mov.w	r6, #0
 800db34:	46a8      	mov	r8, r5
 800db36:	46b1      	mov	r9, r6
 800db38:	eb18 0308 	adds.w	r3, r8, r8
 800db3c:	eb49 0409 	adc.w	r4, r9, r9
 800db40:	4698      	mov	r8, r3
 800db42:	46a1      	mov	r9, r4
 800db44:	eb18 0805 	adds.w	r8, r8, r5
 800db48:	eb49 0906 	adc.w	r9, r9, r6
 800db4c:	f04f 0100 	mov.w	r1, #0
 800db50:	f04f 0200 	mov.w	r2, #0
 800db54:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800db58:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800db5c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800db60:	4688      	mov	r8, r1
 800db62:	4691      	mov	r9, r2
 800db64:	eb18 0005 	adds.w	r0, r8, r5
 800db68:	eb49 0106 	adc.w	r1, r9, r6
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	685b      	ldr	r3, [r3, #4]
 800db70:	461d      	mov	r5, r3
 800db72:	f04f 0600 	mov.w	r6, #0
 800db76:	196b      	adds	r3, r5, r5
 800db78:	eb46 0406 	adc.w	r4, r6, r6
 800db7c:	461a      	mov	r2, r3
 800db7e:	4623      	mov	r3, r4
 800db80:	f7f3 f89a 	bl	8000cb8 <__aeabi_uldivmod>
 800db84:	4603      	mov	r3, r0
 800db86:	460c      	mov	r4, r1
 800db88:	461a      	mov	r2, r3
 800db8a:	4b47      	ldr	r3, [pc, #284]	; (800dca8 <UART_SetConfig+0x384>)
 800db8c:	fba3 2302 	umull	r2, r3, r3, r2
 800db90:	095b      	lsrs	r3, r3, #5
 800db92:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800db96:	68bb      	ldr	r3, [r7, #8]
 800db98:	461d      	mov	r5, r3
 800db9a:	f04f 0600 	mov.w	r6, #0
 800db9e:	46a9      	mov	r9, r5
 800dba0:	46b2      	mov	sl, r6
 800dba2:	eb19 0309 	adds.w	r3, r9, r9
 800dba6:	eb4a 040a 	adc.w	r4, sl, sl
 800dbaa:	4699      	mov	r9, r3
 800dbac:	46a2      	mov	sl, r4
 800dbae:	eb19 0905 	adds.w	r9, r9, r5
 800dbb2:	eb4a 0a06 	adc.w	sl, sl, r6
 800dbb6:	f04f 0100 	mov.w	r1, #0
 800dbba:	f04f 0200 	mov.w	r2, #0
 800dbbe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dbc2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dbc6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dbca:	4689      	mov	r9, r1
 800dbcc:	4692      	mov	sl, r2
 800dbce:	eb19 0005 	adds.w	r0, r9, r5
 800dbd2:	eb4a 0106 	adc.w	r1, sl, r6
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	685b      	ldr	r3, [r3, #4]
 800dbda:	461d      	mov	r5, r3
 800dbdc:	f04f 0600 	mov.w	r6, #0
 800dbe0:	196b      	adds	r3, r5, r5
 800dbe2:	eb46 0406 	adc.w	r4, r6, r6
 800dbe6:	461a      	mov	r2, r3
 800dbe8:	4623      	mov	r3, r4
 800dbea:	f7f3 f865 	bl	8000cb8 <__aeabi_uldivmod>
 800dbee:	4603      	mov	r3, r0
 800dbf0:	460c      	mov	r4, r1
 800dbf2:	461a      	mov	r2, r3
 800dbf4:	4b2c      	ldr	r3, [pc, #176]	; (800dca8 <UART_SetConfig+0x384>)
 800dbf6:	fba3 1302 	umull	r1, r3, r3, r2
 800dbfa:	095b      	lsrs	r3, r3, #5
 800dbfc:	2164      	movs	r1, #100	; 0x64
 800dbfe:	fb01 f303 	mul.w	r3, r1, r3
 800dc02:	1ad3      	subs	r3, r2, r3
 800dc04:	00db      	lsls	r3, r3, #3
 800dc06:	3332      	adds	r3, #50	; 0x32
 800dc08:	4a27      	ldr	r2, [pc, #156]	; (800dca8 <UART_SetConfig+0x384>)
 800dc0a:	fba2 2303 	umull	r2, r3, r2, r3
 800dc0e:	095b      	lsrs	r3, r3, #5
 800dc10:	005b      	lsls	r3, r3, #1
 800dc12:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800dc16:	4498      	add	r8, r3
 800dc18:	68bb      	ldr	r3, [r7, #8]
 800dc1a:	461d      	mov	r5, r3
 800dc1c:	f04f 0600 	mov.w	r6, #0
 800dc20:	46a9      	mov	r9, r5
 800dc22:	46b2      	mov	sl, r6
 800dc24:	eb19 0309 	adds.w	r3, r9, r9
 800dc28:	eb4a 040a 	adc.w	r4, sl, sl
 800dc2c:	4699      	mov	r9, r3
 800dc2e:	46a2      	mov	sl, r4
 800dc30:	eb19 0905 	adds.w	r9, r9, r5
 800dc34:	eb4a 0a06 	adc.w	sl, sl, r6
 800dc38:	f04f 0100 	mov.w	r1, #0
 800dc3c:	f04f 0200 	mov.w	r2, #0
 800dc40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dc44:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dc48:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dc4c:	4689      	mov	r9, r1
 800dc4e:	4692      	mov	sl, r2
 800dc50:	eb19 0005 	adds.w	r0, r9, r5
 800dc54:	eb4a 0106 	adc.w	r1, sl, r6
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	685b      	ldr	r3, [r3, #4]
 800dc5c:	461d      	mov	r5, r3
 800dc5e:	f04f 0600 	mov.w	r6, #0
 800dc62:	196b      	adds	r3, r5, r5
 800dc64:	eb46 0406 	adc.w	r4, r6, r6
 800dc68:	461a      	mov	r2, r3
 800dc6a:	4623      	mov	r3, r4
 800dc6c:	f7f3 f824 	bl	8000cb8 <__aeabi_uldivmod>
 800dc70:	4603      	mov	r3, r0
 800dc72:	460c      	mov	r4, r1
 800dc74:	461a      	mov	r2, r3
 800dc76:	4b0c      	ldr	r3, [pc, #48]	; (800dca8 <UART_SetConfig+0x384>)
 800dc78:	fba3 1302 	umull	r1, r3, r3, r2
 800dc7c:	095b      	lsrs	r3, r3, #5
 800dc7e:	2164      	movs	r1, #100	; 0x64
 800dc80:	fb01 f303 	mul.w	r3, r1, r3
 800dc84:	1ad3      	subs	r3, r2, r3
 800dc86:	00db      	lsls	r3, r3, #3
 800dc88:	3332      	adds	r3, #50	; 0x32
 800dc8a:	4a07      	ldr	r2, [pc, #28]	; (800dca8 <UART_SetConfig+0x384>)
 800dc8c:	fba2 2303 	umull	r2, r3, r2, r3
 800dc90:	095b      	lsrs	r3, r3, #5
 800dc92:	f003 0207 	and.w	r2, r3, #7
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	4442      	add	r2, r8
 800dc9c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800dc9e:	e1b2      	b.n	800e006 <UART_SetConfig+0x6e2>
 800dca0:	40011000 	.word	0x40011000
 800dca4:	40011400 	.word	0x40011400
 800dca8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	4ad7      	ldr	r2, [pc, #860]	; (800e010 <UART_SetConfig+0x6ec>)
 800dcb2:	4293      	cmp	r3, r2
 800dcb4:	d005      	beq.n	800dcc2 <UART_SetConfig+0x39e>
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	4ad6      	ldr	r2, [pc, #856]	; (800e014 <UART_SetConfig+0x6f0>)
 800dcbc:	4293      	cmp	r3, r2
 800dcbe:	f040 80d1 	bne.w	800de64 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800dcc2:	f7fc fa41 	bl	800a148 <HAL_RCC_GetPCLK2Freq>
 800dcc6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800dcc8:	68bb      	ldr	r3, [r7, #8]
 800dcca:	469a      	mov	sl, r3
 800dccc:	f04f 0b00 	mov.w	fp, #0
 800dcd0:	46d0      	mov	r8, sl
 800dcd2:	46d9      	mov	r9, fp
 800dcd4:	eb18 0308 	adds.w	r3, r8, r8
 800dcd8:	eb49 0409 	adc.w	r4, r9, r9
 800dcdc:	4698      	mov	r8, r3
 800dcde:	46a1      	mov	r9, r4
 800dce0:	eb18 080a 	adds.w	r8, r8, sl
 800dce4:	eb49 090b 	adc.w	r9, r9, fp
 800dce8:	f04f 0100 	mov.w	r1, #0
 800dcec:	f04f 0200 	mov.w	r2, #0
 800dcf0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800dcf4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800dcf8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800dcfc:	4688      	mov	r8, r1
 800dcfe:	4691      	mov	r9, r2
 800dd00:	eb1a 0508 	adds.w	r5, sl, r8
 800dd04:	eb4b 0609 	adc.w	r6, fp, r9
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	685b      	ldr	r3, [r3, #4]
 800dd0c:	4619      	mov	r1, r3
 800dd0e:	f04f 0200 	mov.w	r2, #0
 800dd12:	f04f 0300 	mov.w	r3, #0
 800dd16:	f04f 0400 	mov.w	r4, #0
 800dd1a:	0094      	lsls	r4, r2, #2
 800dd1c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dd20:	008b      	lsls	r3, r1, #2
 800dd22:	461a      	mov	r2, r3
 800dd24:	4623      	mov	r3, r4
 800dd26:	4628      	mov	r0, r5
 800dd28:	4631      	mov	r1, r6
 800dd2a:	f7f2 ffc5 	bl	8000cb8 <__aeabi_uldivmod>
 800dd2e:	4603      	mov	r3, r0
 800dd30:	460c      	mov	r4, r1
 800dd32:	461a      	mov	r2, r3
 800dd34:	4bb8      	ldr	r3, [pc, #736]	; (800e018 <UART_SetConfig+0x6f4>)
 800dd36:	fba3 2302 	umull	r2, r3, r3, r2
 800dd3a:	095b      	lsrs	r3, r3, #5
 800dd3c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	469b      	mov	fp, r3
 800dd44:	f04f 0c00 	mov.w	ip, #0
 800dd48:	46d9      	mov	r9, fp
 800dd4a:	46e2      	mov	sl, ip
 800dd4c:	eb19 0309 	adds.w	r3, r9, r9
 800dd50:	eb4a 040a 	adc.w	r4, sl, sl
 800dd54:	4699      	mov	r9, r3
 800dd56:	46a2      	mov	sl, r4
 800dd58:	eb19 090b 	adds.w	r9, r9, fp
 800dd5c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800dd60:	f04f 0100 	mov.w	r1, #0
 800dd64:	f04f 0200 	mov.w	r2, #0
 800dd68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dd6c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dd70:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dd74:	4689      	mov	r9, r1
 800dd76:	4692      	mov	sl, r2
 800dd78:	eb1b 0509 	adds.w	r5, fp, r9
 800dd7c:	eb4c 060a 	adc.w	r6, ip, sl
 800dd80:	687b      	ldr	r3, [r7, #4]
 800dd82:	685b      	ldr	r3, [r3, #4]
 800dd84:	4619      	mov	r1, r3
 800dd86:	f04f 0200 	mov.w	r2, #0
 800dd8a:	f04f 0300 	mov.w	r3, #0
 800dd8e:	f04f 0400 	mov.w	r4, #0
 800dd92:	0094      	lsls	r4, r2, #2
 800dd94:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dd98:	008b      	lsls	r3, r1, #2
 800dd9a:	461a      	mov	r2, r3
 800dd9c:	4623      	mov	r3, r4
 800dd9e:	4628      	mov	r0, r5
 800dda0:	4631      	mov	r1, r6
 800dda2:	f7f2 ff89 	bl	8000cb8 <__aeabi_uldivmod>
 800dda6:	4603      	mov	r3, r0
 800dda8:	460c      	mov	r4, r1
 800ddaa:	461a      	mov	r2, r3
 800ddac:	4b9a      	ldr	r3, [pc, #616]	; (800e018 <UART_SetConfig+0x6f4>)
 800ddae:	fba3 1302 	umull	r1, r3, r3, r2
 800ddb2:	095b      	lsrs	r3, r3, #5
 800ddb4:	2164      	movs	r1, #100	; 0x64
 800ddb6:	fb01 f303 	mul.w	r3, r1, r3
 800ddba:	1ad3      	subs	r3, r2, r3
 800ddbc:	011b      	lsls	r3, r3, #4
 800ddbe:	3332      	adds	r3, #50	; 0x32
 800ddc0:	4a95      	ldr	r2, [pc, #596]	; (800e018 <UART_SetConfig+0x6f4>)
 800ddc2:	fba2 2303 	umull	r2, r3, r2, r3
 800ddc6:	095b      	lsrs	r3, r3, #5
 800ddc8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ddcc:	4498      	add	r8, r3
 800ddce:	68bb      	ldr	r3, [r7, #8]
 800ddd0:	469b      	mov	fp, r3
 800ddd2:	f04f 0c00 	mov.w	ip, #0
 800ddd6:	46d9      	mov	r9, fp
 800ddd8:	46e2      	mov	sl, ip
 800ddda:	eb19 0309 	adds.w	r3, r9, r9
 800ddde:	eb4a 040a 	adc.w	r4, sl, sl
 800dde2:	4699      	mov	r9, r3
 800dde4:	46a2      	mov	sl, r4
 800dde6:	eb19 090b 	adds.w	r9, r9, fp
 800ddea:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ddee:	f04f 0100 	mov.w	r1, #0
 800ddf2:	f04f 0200 	mov.w	r2, #0
 800ddf6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ddfa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ddfe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800de02:	4689      	mov	r9, r1
 800de04:	4692      	mov	sl, r2
 800de06:	eb1b 0509 	adds.w	r5, fp, r9
 800de0a:	eb4c 060a 	adc.w	r6, ip, sl
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	685b      	ldr	r3, [r3, #4]
 800de12:	4619      	mov	r1, r3
 800de14:	f04f 0200 	mov.w	r2, #0
 800de18:	f04f 0300 	mov.w	r3, #0
 800de1c:	f04f 0400 	mov.w	r4, #0
 800de20:	0094      	lsls	r4, r2, #2
 800de22:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800de26:	008b      	lsls	r3, r1, #2
 800de28:	461a      	mov	r2, r3
 800de2a:	4623      	mov	r3, r4
 800de2c:	4628      	mov	r0, r5
 800de2e:	4631      	mov	r1, r6
 800de30:	f7f2 ff42 	bl	8000cb8 <__aeabi_uldivmod>
 800de34:	4603      	mov	r3, r0
 800de36:	460c      	mov	r4, r1
 800de38:	461a      	mov	r2, r3
 800de3a:	4b77      	ldr	r3, [pc, #476]	; (800e018 <UART_SetConfig+0x6f4>)
 800de3c:	fba3 1302 	umull	r1, r3, r3, r2
 800de40:	095b      	lsrs	r3, r3, #5
 800de42:	2164      	movs	r1, #100	; 0x64
 800de44:	fb01 f303 	mul.w	r3, r1, r3
 800de48:	1ad3      	subs	r3, r2, r3
 800de4a:	011b      	lsls	r3, r3, #4
 800de4c:	3332      	adds	r3, #50	; 0x32
 800de4e:	4a72      	ldr	r2, [pc, #456]	; (800e018 <UART_SetConfig+0x6f4>)
 800de50:	fba2 2303 	umull	r2, r3, r2, r3
 800de54:	095b      	lsrs	r3, r3, #5
 800de56:	f003 020f 	and.w	r2, r3, #15
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	4442      	add	r2, r8
 800de60:	609a      	str	r2, [r3, #8]
 800de62:	e0d0      	b.n	800e006 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800de64:	f7fc f95c 	bl	800a120 <HAL_RCC_GetPCLK1Freq>
 800de68:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800de6a:	68bb      	ldr	r3, [r7, #8]
 800de6c:	469a      	mov	sl, r3
 800de6e:	f04f 0b00 	mov.w	fp, #0
 800de72:	46d0      	mov	r8, sl
 800de74:	46d9      	mov	r9, fp
 800de76:	eb18 0308 	adds.w	r3, r8, r8
 800de7a:	eb49 0409 	adc.w	r4, r9, r9
 800de7e:	4698      	mov	r8, r3
 800de80:	46a1      	mov	r9, r4
 800de82:	eb18 080a 	adds.w	r8, r8, sl
 800de86:	eb49 090b 	adc.w	r9, r9, fp
 800de8a:	f04f 0100 	mov.w	r1, #0
 800de8e:	f04f 0200 	mov.w	r2, #0
 800de92:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800de96:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800de9a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800de9e:	4688      	mov	r8, r1
 800dea0:	4691      	mov	r9, r2
 800dea2:	eb1a 0508 	adds.w	r5, sl, r8
 800dea6:	eb4b 0609 	adc.w	r6, fp, r9
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	685b      	ldr	r3, [r3, #4]
 800deae:	4619      	mov	r1, r3
 800deb0:	f04f 0200 	mov.w	r2, #0
 800deb4:	f04f 0300 	mov.w	r3, #0
 800deb8:	f04f 0400 	mov.w	r4, #0
 800debc:	0094      	lsls	r4, r2, #2
 800debe:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dec2:	008b      	lsls	r3, r1, #2
 800dec4:	461a      	mov	r2, r3
 800dec6:	4623      	mov	r3, r4
 800dec8:	4628      	mov	r0, r5
 800deca:	4631      	mov	r1, r6
 800decc:	f7f2 fef4 	bl	8000cb8 <__aeabi_uldivmod>
 800ded0:	4603      	mov	r3, r0
 800ded2:	460c      	mov	r4, r1
 800ded4:	461a      	mov	r2, r3
 800ded6:	4b50      	ldr	r3, [pc, #320]	; (800e018 <UART_SetConfig+0x6f4>)
 800ded8:	fba3 2302 	umull	r2, r3, r3, r2
 800dedc:	095b      	lsrs	r3, r3, #5
 800dede:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800dee2:	68bb      	ldr	r3, [r7, #8]
 800dee4:	469b      	mov	fp, r3
 800dee6:	f04f 0c00 	mov.w	ip, #0
 800deea:	46d9      	mov	r9, fp
 800deec:	46e2      	mov	sl, ip
 800deee:	eb19 0309 	adds.w	r3, r9, r9
 800def2:	eb4a 040a 	adc.w	r4, sl, sl
 800def6:	4699      	mov	r9, r3
 800def8:	46a2      	mov	sl, r4
 800defa:	eb19 090b 	adds.w	r9, r9, fp
 800defe:	eb4a 0a0c 	adc.w	sl, sl, ip
 800df02:	f04f 0100 	mov.w	r1, #0
 800df06:	f04f 0200 	mov.w	r2, #0
 800df0a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800df0e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800df12:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800df16:	4689      	mov	r9, r1
 800df18:	4692      	mov	sl, r2
 800df1a:	eb1b 0509 	adds.w	r5, fp, r9
 800df1e:	eb4c 060a 	adc.w	r6, ip, sl
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	685b      	ldr	r3, [r3, #4]
 800df26:	4619      	mov	r1, r3
 800df28:	f04f 0200 	mov.w	r2, #0
 800df2c:	f04f 0300 	mov.w	r3, #0
 800df30:	f04f 0400 	mov.w	r4, #0
 800df34:	0094      	lsls	r4, r2, #2
 800df36:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800df3a:	008b      	lsls	r3, r1, #2
 800df3c:	461a      	mov	r2, r3
 800df3e:	4623      	mov	r3, r4
 800df40:	4628      	mov	r0, r5
 800df42:	4631      	mov	r1, r6
 800df44:	f7f2 feb8 	bl	8000cb8 <__aeabi_uldivmod>
 800df48:	4603      	mov	r3, r0
 800df4a:	460c      	mov	r4, r1
 800df4c:	461a      	mov	r2, r3
 800df4e:	4b32      	ldr	r3, [pc, #200]	; (800e018 <UART_SetConfig+0x6f4>)
 800df50:	fba3 1302 	umull	r1, r3, r3, r2
 800df54:	095b      	lsrs	r3, r3, #5
 800df56:	2164      	movs	r1, #100	; 0x64
 800df58:	fb01 f303 	mul.w	r3, r1, r3
 800df5c:	1ad3      	subs	r3, r2, r3
 800df5e:	011b      	lsls	r3, r3, #4
 800df60:	3332      	adds	r3, #50	; 0x32
 800df62:	4a2d      	ldr	r2, [pc, #180]	; (800e018 <UART_SetConfig+0x6f4>)
 800df64:	fba2 2303 	umull	r2, r3, r2, r3
 800df68:	095b      	lsrs	r3, r3, #5
 800df6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800df6e:	4498      	add	r8, r3
 800df70:	68bb      	ldr	r3, [r7, #8]
 800df72:	469b      	mov	fp, r3
 800df74:	f04f 0c00 	mov.w	ip, #0
 800df78:	46d9      	mov	r9, fp
 800df7a:	46e2      	mov	sl, ip
 800df7c:	eb19 0309 	adds.w	r3, r9, r9
 800df80:	eb4a 040a 	adc.w	r4, sl, sl
 800df84:	4699      	mov	r9, r3
 800df86:	46a2      	mov	sl, r4
 800df88:	eb19 090b 	adds.w	r9, r9, fp
 800df8c:	eb4a 0a0c 	adc.w	sl, sl, ip
 800df90:	f04f 0100 	mov.w	r1, #0
 800df94:	f04f 0200 	mov.w	r2, #0
 800df98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800df9c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dfa0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dfa4:	4689      	mov	r9, r1
 800dfa6:	4692      	mov	sl, r2
 800dfa8:	eb1b 0509 	adds.w	r5, fp, r9
 800dfac:	eb4c 060a 	adc.w	r6, ip, sl
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	685b      	ldr	r3, [r3, #4]
 800dfb4:	4619      	mov	r1, r3
 800dfb6:	f04f 0200 	mov.w	r2, #0
 800dfba:	f04f 0300 	mov.w	r3, #0
 800dfbe:	f04f 0400 	mov.w	r4, #0
 800dfc2:	0094      	lsls	r4, r2, #2
 800dfc4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dfc8:	008b      	lsls	r3, r1, #2
 800dfca:	461a      	mov	r2, r3
 800dfcc:	4623      	mov	r3, r4
 800dfce:	4628      	mov	r0, r5
 800dfd0:	4631      	mov	r1, r6
 800dfd2:	f7f2 fe71 	bl	8000cb8 <__aeabi_uldivmod>
 800dfd6:	4603      	mov	r3, r0
 800dfd8:	460c      	mov	r4, r1
 800dfda:	461a      	mov	r2, r3
 800dfdc:	4b0e      	ldr	r3, [pc, #56]	; (800e018 <UART_SetConfig+0x6f4>)
 800dfde:	fba3 1302 	umull	r1, r3, r3, r2
 800dfe2:	095b      	lsrs	r3, r3, #5
 800dfe4:	2164      	movs	r1, #100	; 0x64
 800dfe6:	fb01 f303 	mul.w	r3, r1, r3
 800dfea:	1ad3      	subs	r3, r2, r3
 800dfec:	011b      	lsls	r3, r3, #4
 800dfee:	3332      	adds	r3, #50	; 0x32
 800dff0:	4a09      	ldr	r2, [pc, #36]	; (800e018 <UART_SetConfig+0x6f4>)
 800dff2:	fba2 2303 	umull	r2, r3, r2, r3
 800dff6:	095b      	lsrs	r3, r3, #5
 800dff8:	f003 020f 	and.w	r2, r3, #15
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	4442      	add	r2, r8
 800e002:	609a      	str	r2, [r3, #8]
}
 800e004:	e7ff      	b.n	800e006 <UART_SetConfig+0x6e2>
 800e006:	bf00      	nop
 800e008:	3714      	adds	r7, #20
 800e00a:	46bd      	mov	sp, r7
 800e00c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e010:	40011000 	.word	0x40011000
 800e014:	40011400 	.word	0x40011400
 800e018:	51eb851f 	.word	0x51eb851f

0800e01c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800e01c:	b084      	sub	sp, #16
 800e01e:	b480      	push	{r7}
 800e020:	b085      	sub	sp, #20
 800e022:	af00      	add	r7, sp, #0
 800e024:	6078      	str	r0, [r7, #4]
 800e026:	f107 001c 	add.w	r0, r7, #28
 800e02a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800e02e:	2300      	movs	r3, #0
 800e030:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800e032:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800e034:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800e036:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800e038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800e03a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800e03c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800e03e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800e040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800e042:	431a      	orrs	r2, r3
             Init.ClockDiv
 800e044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800e046:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800e048:	68fa      	ldr	r2, [r7, #12]
 800e04a:	4313      	orrs	r3, r2
 800e04c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	685b      	ldr	r3, [r3, #4]
 800e052:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800e056:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e05a:	68fa      	ldr	r2, [r7, #12]
 800e05c:	431a      	orrs	r2, r3
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800e062:	2300      	movs	r3, #0
}
 800e064:	4618      	mov	r0, r3
 800e066:	3714      	adds	r7, #20
 800e068:	46bd      	mov	sp, r7
 800e06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e06e:	b004      	add	sp, #16
 800e070:	4770      	bx	lr

0800e072 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800e072:	b480      	push	{r7}
 800e074:	b083      	sub	sp, #12
 800e076:	af00      	add	r7, sp, #0
 800e078:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800e080:	4618      	mov	r0, r3
 800e082:	370c      	adds	r7, #12
 800e084:	46bd      	mov	sp, r7
 800e086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08a:	4770      	bx	lr

0800e08c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800e08c:	b480      	push	{r7}
 800e08e:	b083      	sub	sp, #12
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
 800e094:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	681a      	ldr	r2, [r3, #0]
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800e0a0:	2300      	movs	r3, #0
}
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	370c      	adds	r7, #12
 800e0a6:	46bd      	mov	sp, r7
 800e0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ac:	4770      	bx	lr

0800e0ae <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800e0ae:	b580      	push	{r7, lr}
 800e0b0:	b082      	sub	sp, #8
 800e0b2:	af00      	add	r7, sp, #0
 800e0b4:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	2203      	movs	r2, #3
 800e0ba:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800e0bc:	2002      	movs	r0, #2
 800e0be:	f7f9 fbc5 	bl	800784c <HAL_Delay>
  
  return HAL_OK;
 800e0c2:	2300      	movs	r3, #0
}
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	3708      	adds	r7, #8
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	bd80      	pop	{r7, pc}

0800e0cc <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800e0cc:	b480      	push	{r7}
 800e0ce:	b083      	sub	sp, #12
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	f003 0303 	and.w	r3, r3, #3
}
 800e0dc:	4618      	mov	r0, r3
 800e0de:	370c      	adds	r7, #12
 800e0e0:	46bd      	mov	sp, r7
 800e0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e6:	4770      	bx	lr

0800e0e8 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800e0e8:	b480      	push	{r7}
 800e0ea:	b085      	sub	sp, #20
 800e0ec:	af00      	add	r7, sp, #0
 800e0ee:	6078      	str	r0, [r7, #4]
 800e0f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e0f2:	2300      	movs	r3, #0
 800e0f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800e0f6:	683b      	ldr	r3, [r7, #0]
 800e0f8:	681a      	ldr	r2, [r3, #0]
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e0fe:	683b      	ldr	r3, [r7, #0]
 800e100:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800e102:	683b      	ldr	r3, [r7, #0]
 800e104:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e106:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800e108:	683b      	ldr	r3, [r7, #0]
 800e10a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800e10c:	431a      	orrs	r2, r3
                       Command->CPSM);
 800e10e:	683b      	ldr	r3, [r7, #0]
 800e110:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800e112:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800e114:	68fa      	ldr	r2, [r7, #12]
 800e116:	4313      	orrs	r3, r2
 800e118:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	68db      	ldr	r3, [r3, #12]
 800e11e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800e122:	f023 030f 	bic.w	r3, r3, #15
 800e126:	68fa      	ldr	r2, [r7, #12]
 800e128:	431a      	orrs	r2, r3
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800e12e:	2300      	movs	r3, #0
}
 800e130:	4618      	mov	r0, r3
 800e132:	3714      	adds	r7, #20
 800e134:	46bd      	mov	sp, r7
 800e136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e13a:	4770      	bx	lr

0800e13c <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800e13c:	b480      	push	{r7}
 800e13e:	b083      	sub	sp, #12
 800e140:	af00      	add	r7, sp, #0
 800e142:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	691b      	ldr	r3, [r3, #16]
 800e148:	b2db      	uxtb	r3, r3
}
 800e14a:	4618      	mov	r0, r3
 800e14c:	370c      	adds	r7, #12
 800e14e:	46bd      	mov	sp, r7
 800e150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e154:	4770      	bx	lr

0800e156 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800e156:	b480      	push	{r7}
 800e158:	b085      	sub	sp, #20
 800e15a:	af00      	add	r7, sp, #0
 800e15c:	6078      	str	r0, [r7, #4]
 800e15e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	3314      	adds	r3, #20
 800e164:	461a      	mov	r2, r3
 800e166:	683b      	ldr	r3, [r7, #0]
 800e168:	4413      	add	r3, r2
 800e16a:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	681b      	ldr	r3, [r3, #0]
}  
 800e170:	4618      	mov	r0, r3
 800e172:	3714      	adds	r7, #20
 800e174:	46bd      	mov	sp, r7
 800e176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e17a:	4770      	bx	lr

0800e17c <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800e17c:	b480      	push	{r7}
 800e17e:	b085      	sub	sp, #20
 800e180:	af00      	add	r7, sp, #0
 800e182:	6078      	str	r0, [r7, #4]
 800e184:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800e186:	2300      	movs	r3, #0
 800e188:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800e18a:	683b      	ldr	r3, [r7, #0]
 800e18c:	681a      	ldr	r2, [r3, #0]
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800e192:	683b      	ldr	r3, [r7, #0]
 800e194:	685a      	ldr	r2, [r3, #4]
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e19a:	683b      	ldr	r3, [r7, #0]
 800e19c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800e19e:	683b      	ldr	r3, [r7, #0]
 800e1a0:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e1a2:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800e1a4:	683b      	ldr	r3, [r7, #0]
 800e1a6:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800e1a8:	431a      	orrs	r2, r3
                       Data->DPSM);
 800e1aa:	683b      	ldr	r3, [r7, #0]
 800e1ac:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800e1ae:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800e1b0:	68fa      	ldr	r2, [r7, #12]
 800e1b2:	4313      	orrs	r3, r2
 800e1b4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1ba:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	431a      	orrs	r2, r3
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800e1c6:	2300      	movs	r3, #0

}
 800e1c8:	4618      	mov	r0, r3
 800e1ca:	3714      	adds	r7, #20
 800e1cc:	46bd      	mov	sp, r7
 800e1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d2:	4770      	bx	lr

0800e1d4 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800e1d4:	b580      	push	{r7, lr}
 800e1d6:	b088      	sub	sp, #32
 800e1d8:	af00      	add	r7, sp, #0
 800e1da:	6078      	str	r0, [r7, #4]
 800e1dc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800e1de:	683b      	ldr	r3, [r7, #0]
 800e1e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800e1e2:	2310      	movs	r3, #16
 800e1e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e1e6:	2340      	movs	r3, #64	; 0x40
 800e1e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e1ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e1f2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e1f4:	f107 0308 	add.w	r3, r7, #8
 800e1f8:	4619      	mov	r1, r3
 800e1fa:	6878      	ldr	r0, [r7, #4]
 800e1fc:	f7ff ff74 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800e200:	f241 3288 	movw	r2, #5000	; 0x1388
 800e204:	2110      	movs	r1, #16
 800e206:	6878      	ldr	r0, [r7, #4]
 800e208:	f000 fa40 	bl	800e68c <SDMMC_GetCmdResp1>
 800e20c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e20e:	69fb      	ldr	r3, [r7, #28]
}
 800e210:	4618      	mov	r0, r3
 800e212:	3720      	adds	r7, #32
 800e214:	46bd      	mov	sp, r7
 800e216:	bd80      	pop	{r7, pc}

0800e218 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800e218:	b580      	push	{r7, lr}
 800e21a:	b088      	sub	sp, #32
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	6078      	str	r0, [r7, #4]
 800e220:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e222:	683b      	ldr	r3, [r7, #0]
 800e224:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800e226:	2311      	movs	r3, #17
 800e228:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e22a:	2340      	movs	r3, #64	; 0x40
 800e22c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e22e:	2300      	movs	r3, #0
 800e230:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e232:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e236:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e238:	f107 0308 	add.w	r3, r7, #8
 800e23c:	4619      	mov	r1, r3
 800e23e:	6878      	ldr	r0, [r7, #4]
 800e240:	f7ff ff52 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800e244:	f241 3288 	movw	r2, #5000	; 0x1388
 800e248:	2111      	movs	r1, #17
 800e24a:	6878      	ldr	r0, [r7, #4]
 800e24c:	f000 fa1e 	bl	800e68c <SDMMC_GetCmdResp1>
 800e250:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e252:	69fb      	ldr	r3, [r7, #28]
}
 800e254:	4618      	mov	r0, r3
 800e256:	3720      	adds	r7, #32
 800e258:	46bd      	mov	sp, r7
 800e25a:	bd80      	pop	{r7, pc}

0800e25c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b088      	sub	sp, #32
 800e260:	af00      	add	r7, sp, #0
 800e262:	6078      	str	r0, [r7, #4]
 800e264:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800e266:	683b      	ldr	r3, [r7, #0]
 800e268:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800e26a:	2312      	movs	r3, #18
 800e26c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e26e:	2340      	movs	r3, #64	; 0x40
 800e270:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e272:	2300      	movs	r3, #0
 800e274:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e276:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e27a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e27c:	f107 0308 	add.w	r3, r7, #8
 800e280:	4619      	mov	r1, r3
 800e282:	6878      	ldr	r0, [r7, #4]
 800e284:	f7ff ff30 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800e288:	f241 3288 	movw	r2, #5000	; 0x1388
 800e28c:	2112      	movs	r1, #18
 800e28e:	6878      	ldr	r0, [r7, #4]
 800e290:	f000 f9fc 	bl	800e68c <SDMMC_GetCmdResp1>
 800e294:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e296:	69fb      	ldr	r3, [r7, #28]
}
 800e298:	4618      	mov	r0, r3
 800e29a:	3720      	adds	r7, #32
 800e29c:	46bd      	mov	sp, r7
 800e29e:	bd80      	pop	{r7, pc}

0800e2a0 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800e2a0:	b580      	push	{r7, lr}
 800e2a2:	b088      	sub	sp, #32
 800e2a4:	af00      	add	r7, sp, #0
 800e2a6:	6078      	str	r0, [r7, #4]
 800e2a8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e2aa:	683b      	ldr	r3, [r7, #0]
 800e2ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800e2ae:	2318      	movs	r3, #24
 800e2b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e2b2:	2340      	movs	r3, #64	; 0x40
 800e2b4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e2ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e2be:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e2c0:	f107 0308 	add.w	r3, r7, #8
 800e2c4:	4619      	mov	r1, r3
 800e2c6:	6878      	ldr	r0, [r7, #4]
 800e2c8:	f7ff ff0e 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800e2cc:	f241 3288 	movw	r2, #5000	; 0x1388
 800e2d0:	2118      	movs	r1, #24
 800e2d2:	6878      	ldr	r0, [r7, #4]
 800e2d4:	f000 f9da 	bl	800e68c <SDMMC_GetCmdResp1>
 800e2d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e2da:	69fb      	ldr	r3, [r7, #28]
}
 800e2dc:	4618      	mov	r0, r3
 800e2de:	3720      	adds	r7, #32
 800e2e0:	46bd      	mov	sp, r7
 800e2e2:	bd80      	pop	{r7, pc}

0800e2e4 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800e2e4:	b580      	push	{r7, lr}
 800e2e6:	b088      	sub	sp, #32
 800e2e8:	af00      	add	r7, sp, #0
 800e2ea:	6078      	str	r0, [r7, #4]
 800e2ec:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800e2ee:	683b      	ldr	r3, [r7, #0]
 800e2f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800e2f2:	2319      	movs	r3, #25
 800e2f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e2f6:	2340      	movs	r3, #64	; 0x40
 800e2f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e2fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e302:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e304:	f107 0308 	add.w	r3, r7, #8
 800e308:	4619      	mov	r1, r3
 800e30a:	6878      	ldr	r0, [r7, #4]
 800e30c:	f7ff feec 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800e310:	f241 3288 	movw	r2, #5000	; 0x1388
 800e314:	2119      	movs	r1, #25
 800e316:	6878      	ldr	r0, [r7, #4]
 800e318:	f000 f9b8 	bl	800e68c <SDMMC_GetCmdResp1>
 800e31c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e31e:	69fb      	ldr	r3, [r7, #28]
}
 800e320:	4618      	mov	r0, r3
 800e322:	3720      	adds	r7, #32
 800e324:	46bd      	mov	sp, r7
 800e326:	bd80      	pop	{r7, pc}

0800e328 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800e328:	b580      	push	{r7, lr}
 800e32a:	b088      	sub	sp, #32
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800e330:	2300      	movs	r3, #0
 800e332:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800e334:	230c      	movs	r3, #12
 800e336:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e338:	2340      	movs	r3, #64	; 0x40
 800e33a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e33c:	2300      	movs	r3, #0
 800e33e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e340:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e344:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e346:	f107 0308 	add.w	r3, r7, #8
 800e34a:	4619      	mov	r1, r3
 800e34c:	6878      	ldr	r0, [r7, #4]
 800e34e:	f7ff fecb 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800e352:	4a05      	ldr	r2, [pc, #20]	; (800e368 <SDMMC_CmdStopTransfer+0x40>)
 800e354:	210c      	movs	r1, #12
 800e356:	6878      	ldr	r0, [r7, #4]
 800e358:	f000 f998 	bl	800e68c <SDMMC_GetCmdResp1>
 800e35c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e35e:	69fb      	ldr	r3, [r7, #28]
}
 800e360:	4618      	mov	r0, r3
 800e362:	3720      	adds	r7, #32
 800e364:	46bd      	mov	sp, r7
 800e366:	bd80      	pop	{r7, pc}
 800e368:	05f5e100 	.word	0x05f5e100

0800e36c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800e36c:	b580      	push	{r7, lr}
 800e36e:	b08a      	sub	sp, #40	; 0x28
 800e370:	af00      	add	r7, sp, #0
 800e372:	60f8      	str	r0, [r7, #12]
 800e374:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800e378:	683b      	ldr	r3, [r7, #0]
 800e37a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800e37c:	2307      	movs	r3, #7
 800e37e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e380:	2340      	movs	r3, #64	; 0x40
 800e382:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e384:	2300      	movs	r3, #0
 800e386:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e388:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e38c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e38e:	f107 0310 	add.w	r3, r7, #16
 800e392:	4619      	mov	r1, r3
 800e394:	68f8      	ldr	r0, [r7, #12]
 800e396:	f7ff fea7 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800e39a:	f241 3288 	movw	r2, #5000	; 0x1388
 800e39e:	2107      	movs	r1, #7
 800e3a0:	68f8      	ldr	r0, [r7, #12]
 800e3a2:	f000 f973 	bl	800e68c <SDMMC_GetCmdResp1>
 800e3a6:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800e3a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	3728      	adds	r7, #40	; 0x28
 800e3ae:	46bd      	mov	sp, r7
 800e3b0:	bd80      	pop	{r7, pc}

0800e3b2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800e3b2:	b580      	push	{r7, lr}
 800e3b4:	b088      	sub	sp, #32
 800e3b6:	af00      	add	r7, sp, #0
 800e3b8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800e3be:	2300      	movs	r3, #0
 800e3c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e3c6:	2300      	movs	r3, #0
 800e3c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e3ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e3ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e3d0:	f107 0308 	add.w	r3, r7, #8
 800e3d4:	4619      	mov	r1, r3
 800e3d6:	6878      	ldr	r0, [r7, #4]
 800e3d8:	f7ff fe86 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800e3dc:	6878      	ldr	r0, [r7, #4]
 800e3de:	f000 f92d 	bl	800e63c <SDMMC_GetCmdError>
 800e3e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e3e4:	69fb      	ldr	r3, [r7, #28]
}
 800e3e6:	4618      	mov	r0, r3
 800e3e8:	3720      	adds	r7, #32
 800e3ea:	46bd      	mov	sp, r7
 800e3ec:	bd80      	pop	{r7, pc}

0800e3ee <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800e3ee:	b580      	push	{r7, lr}
 800e3f0:	b088      	sub	sp, #32
 800e3f2:	af00      	add	r7, sp, #0
 800e3f4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800e3f6:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800e3fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800e3fc:	2308      	movs	r3, #8
 800e3fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e400:	2340      	movs	r3, #64	; 0x40
 800e402:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e404:	2300      	movs	r3, #0
 800e406:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e408:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e40c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e40e:	f107 0308 	add.w	r3, r7, #8
 800e412:	4619      	mov	r1, r3
 800e414:	6878      	ldr	r0, [r7, #4]
 800e416:	f7ff fe67 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800e41a:	6878      	ldr	r0, [r7, #4]
 800e41c:	f000 fb16 	bl	800ea4c <SDMMC_GetCmdResp7>
 800e420:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e422:	69fb      	ldr	r3, [r7, #28]
}
 800e424:	4618      	mov	r0, r3
 800e426:	3720      	adds	r7, #32
 800e428:	46bd      	mov	sp, r7
 800e42a:	bd80      	pop	{r7, pc}

0800e42c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e42c:	b580      	push	{r7, lr}
 800e42e:	b088      	sub	sp, #32
 800e430:	af00      	add	r7, sp, #0
 800e432:	6078      	str	r0, [r7, #4]
 800e434:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800e436:	683b      	ldr	r3, [r7, #0]
 800e438:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800e43a:	2337      	movs	r3, #55	; 0x37
 800e43c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e43e:	2340      	movs	r3, #64	; 0x40
 800e440:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e442:	2300      	movs	r3, #0
 800e444:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e446:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e44a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e44c:	f107 0308 	add.w	r3, r7, #8
 800e450:	4619      	mov	r1, r3
 800e452:	6878      	ldr	r0, [r7, #4]
 800e454:	f7ff fe48 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800e458:	f241 3288 	movw	r2, #5000	; 0x1388
 800e45c:	2137      	movs	r1, #55	; 0x37
 800e45e:	6878      	ldr	r0, [r7, #4]
 800e460:	f000 f914 	bl	800e68c <SDMMC_GetCmdResp1>
 800e464:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e466:	69fb      	ldr	r3, [r7, #28]
}
 800e468:	4618      	mov	r0, r3
 800e46a:	3720      	adds	r7, #32
 800e46c:	46bd      	mov	sp, r7
 800e46e:	bd80      	pop	{r7, pc}

0800e470 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e470:	b580      	push	{r7, lr}
 800e472:	b088      	sub	sp, #32
 800e474:	af00      	add	r7, sp, #0
 800e476:	6078      	str	r0, [r7, #4]
 800e478:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800e47a:	683b      	ldr	r3, [r7, #0]
 800e47c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e480:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e484:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800e486:	2329      	movs	r3, #41	; 0x29
 800e488:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e48a:	2340      	movs	r3, #64	; 0x40
 800e48c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e48e:	2300      	movs	r3, #0
 800e490:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e492:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e496:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e498:	f107 0308 	add.w	r3, r7, #8
 800e49c:	4619      	mov	r1, r3
 800e49e:	6878      	ldr	r0, [r7, #4]
 800e4a0:	f7ff fe22 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800e4a4:	6878      	ldr	r0, [r7, #4]
 800e4a6:	f000 fa23 	bl	800e8f0 <SDMMC_GetCmdResp3>
 800e4aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e4ac:	69fb      	ldr	r3, [r7, #28]
}
 800e4ae:	4618      	mov	r0, r3
 800e4b0:	3720      	adds	r7, #32
 800e4b2:	46bd      	mov	sp, r7
 800e4b4:	bd80      	pop	{r7, pc}

0800e4b6 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800e4b6:	b580      	push	{r7, lr}
 800e4b8:	b088      	sub	sp, #32
 800e4ba:	af00      	add	r7, sp, #0
 800e4bc:	6078      	str	r0, [r7, #4]
 800e4be:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800e4c0:	683b      	ldr	r3, [r7, #0]
 800e4c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800e4c4:	2306      	movs	r3, #6
 800e4c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e4c8:	2340      	movs	r3, #64	; 0x40
 800e4ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e4cc:	2300      	movs	r3, #0
 800e4ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e4d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e4d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e4d6:	f107 0308 	add.w	r3, r7, #8
 800e4da:	4619      	mov	r1, r3
 800e4dc:	6878      	ldr	r0, [r7, #4]
 800e4de:	f7ff fe03 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800e4e2:	f241 3288 	movw	r2, #5000	; 0x1388
 800e4e6:	2106      	movs	r1, #6
 800e4e8:	6878      	ldr	r0, [r7, #4]
 800e4ea:	f000 f8cf 	bl	800e68c <SDMMC_GetCmdResp1>
 800e4ee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e4f0:	69fb      	ldr	r3, [r7, #28]
}
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	3720      	adds	r7, #32
 800e4f6:	46bd      	mov	sp, r7
 800e4f8:	bd80      	pop	{r7, pc}

0800e4fa <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800e4fa:	b580      	push	{r7, lr}
 800e4fc:	b088      	sub	sp, #32
 800e4fe:	af00      	add	r7, sp, #0
 800e500:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800e502:	2300      	movs	r3, #0
 800e504:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800e506:	2333      	movs	r3, #51	; 0x33
 800e508:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e50a:	2340      	movs	r3, #64	; 0x40
 800e50c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e50e:	2300      	movs	r3, #0
 800e510:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e512:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e516:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e518:	f107 0308 	add.w	r3, r7, #8
 800e51c:	4619      	mov	r1, r3
 800e51e:	6878      	ldr	r0, [r7, #4]
 800e520:	f7ff fde2 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800e524:	f241 3288 	movw	r2, #5000	; 0x1388
 800e528:	2133      	movs	r1, #51	; 0x33
 800e52a:	6878      	ldr	r0, [r7, #4]
 800e52c:	f000 f8ae 	bl	800e68c <SDMMC_GetCmdResp1>
 800e530:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e532:	69fb      	ldr	r3, [r7, #28]
}
 800e534:	4618      	mov	r0, r3
 800e536:	3720      	adds	r7, #32
 800e538:	46bd      	mov	sp, r7
 800e53a:	bd80      	pop	{r7, pc}

0800e53c <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800e53c:	b580      	push	{r7, lr}
 800e53e:	b088      	sub	sp, #32
 800e540:	af00      	add	r7, sp, #0
 800e542:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800e544:	2300      	movs	r3, #0
 800e546:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800e548:	2302      	movs	r3, #2
 800e54a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800e54c:	23c0      	movs	r3, #192	; 0xc0
 800e54e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e550:	2300      	movs	r3, #0
 800e552:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e554:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e558:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e55a:	f107 0308 	add.w	r3, r7, #8
 800e55e:	4619      	mov	r1, r3
 800e560:	6878      	ldr	r0, [r7, #4]
 800e562:	f7ff fdc1 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800e566:	6878      	ldr	r0, [r7, #4]
 800e568:	f000 f97c 	bl	800e864 <SDMMC_GetCmdResp2>
 800e56c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e56e:	69fb      	ldr	r3, [r7, #28]
}
 800e570:	4618      	mov	r0, r3
 800e572:	3720      	adds	r7, #32
 800e574:	46bd      	mov	sp, r7
 800e576:	bd80      	pop	{r7, pc}

0800e578 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	b088      	sub	sp, #32
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	6078      	str	r0, [r7, #4]
 800e580:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800e582:	683b      	ldr	r3, [r7, #0]
 800e584:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800e586:	2309      	movs	r3, #9
 800e588:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800e58a:	23c0      	movs	r3, #192	; 0xc0
 800e58c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e58e:	2300      	movs	r3, #0
 800e590:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e592:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e596:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e598:	f107 0308 	add.w	r3, r7, #8
 800e59c:	4619      	mov	r1, r3
 800e59e:	6878      	ldr	r0, [r7, #4]
 800e5a0:	f7ff fda2 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800e5a4:	6878      	ldr	r0, [r7, #4]
 800e5a6:	f000 f95d 	bl	800e864 <SDMMC_GetCmdResp2>
 800e5aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e5ac:	69fb      	ldr	r3, [r7, #28]
}
 800e5ae:	4618      	mov	r0, r3
 800e5b0:	3720      	adds	r7, #32
 800e5b2:	46bd      	mov	sp, r7
 800e5b4:	bd80      	pop	{r7, pc}

0800e5b6 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800e5b6:	b580      	push	{r7, lr}
 800e5b8:	b088      	sub	sp, #32
 800e5ba:	af00      	add	r7, sp, #0
 800e5bc:	6078      	str	r0, [r7, #4]
 800e5be:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800e5c0:	2300      	movs	r3, #0
 800e5c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800e5c4:	2303      	movs	r3, #3
 800e5c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e5c8:	2340      	movs	r3, #64	; 0x40
 800e5ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e5cc:	2300      	movs	r3, #0
 800e5ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e5d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e5d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e5d6:	f107 0308 	add.w	r3, r7, #8
 800e5da:	4619      	mov	r1, r3
 800e5dc:	6878      	ldr	r0, [r7, #4]
 800e5de:	f7ff fd83 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800e5e2:	683a      	ldr	r2, [r7, #0]
 800e5e4:	2103      	movs	r1, #3
 800e5e6:	6878      	ldr	r0, [r7, #4]
 800e5e8:	f000 f9bc 	bl	800e964 <SDMMC_GetCmdResp6>
 800e5ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e5ee:	69fb      	ldr	r3, [r7, #28]
}
 800e5f0:	4618      	mov	r0, r3
 800e5f2:	3720      	adds	r7, #32
 800e5f4:	46bd      	mov	sp, r7
 800e5f6:	bd80      	pop	{r7, pc}

0800e5f8 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800e5f8:	b580      	push	{r7, lr}
 800e5fa:	b088      	sub	sp, #32
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	6078      	str	r0, [r7, #4]
 800e600:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800e602:	683b      	ldr	r3, [r7, #0]
 800e604:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800e606:	230d      	movs	r3, #13
 800e608:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800e60a:	2340      	movs	r3, #64	; 0x40
 800e60c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800e60e:	2300      	movs	r3, #0
 800e610:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800e612:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e616:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800e618:	f107 0308 	add.w	r3, r7, #8
 800e61c:	4619      	mov	r1, r3
 800e61e:	6878      	ldr	r0, [r7, #4]
 800e620:	f7ff fd62 	bl	800e0e8 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800e624:	f241 3288 	movw	r2, #5000	; 0x1388
 800e628:	210d      	movs	r1, #13
 800e62a:	6878      	ldr	r0, [r7, #4]
 800e62c:	f000 f82e 	bl	800e68c <SDMMC_GetCmdResp1>
 800e630:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800e632:	69fb      	ldr	r3, [r7, #28]
}
 800e634:	4618      	mov	r0, r3
 800e636:	3720      	adds	r7, #32
 800e638:	46bd      	mov	sp, r7
 800e63a:	bd80      	pop	{r7, pc}

0800e63c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800e63c:	b490      	push	{r4, r7}
 800e63e:	b082      	sub	sp, #8
 800e640:	af00      	add	r7, sp, #0
 800e642:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e644:	4b0f      	ldr	r3, [pc, #60]	; (800e684 <SDMMC_GetCmdError+0x48>)
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	4a0f      	ldr	r2, [pc, #60]	; (800e688 <SDMMC_GetCmdError+0x4c>)
 800e64a:	fba2 2303 	umull	r2, r3, r2, r3
 800e64e:	0a5b      	lsrs	r3, r3, #9
 800e650:	f241 3288 	movw	r2, #5000	; 0x1388
 800e654:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e658:	4623      	mov	r3, r4
 800e65a:	1e5c      	subs	r4, r3, #1
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d102      	bne.n	800e666 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e660:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e664:	e009      	b.n	800e67a <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e66a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d0f2      	beq.n	800e658 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	22c5      	movs	r2, #197	; 0xc5
 800e676:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800e678:	2300      	movs	r3, #0
}
 800e67a:	4618      	mov	r0, r3
 800e67c:	3708      	adds	r7, #8
 800e67e:	46bd      	mov	sp, r7
 800e680:	bc90      	pop	{r4, r7}
 800e682:	4770      	bx	lr
 800e684:	20000000 	.word	0x20000000
 800e688:	10624dd3 	.word	0x10624dd3

0800e68c <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800e68c:	b590      	push	{r4, r7, lr}
 800e68e:	b087      	sub	sp, #28
 800e690:	af00      	add	r7, sp, #0
 800e692:	60f8      	str	r0, [r7, #12]
 800e694:	460b      	mov	r3, r1
 800e696:	607a      	str	r2, [r7, #4]
 800e698:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800e69a:	4b6f      	ldr	r3, [pc, #444]	; (800e858 <SDMMC_GetCmdResp1+0x1cc>)
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	4a6f      	ldr	r2, [pc, #444]	; (800e85c <SDMMC_GetCmdResp1+0x1d0>)
 800e6a0:	fba2 2303 	umull	r2, r3, r2, r3
 800e6a4:	0a5b      	lsrs	r3, r3, #9
 800e6a6:	687a      	ldr	r2, [r7, #4]
 800e6a8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e6ac:	4623      	mov	r3, r4
 800e6ae:	1e5c      	subs	r4, r3, #1
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d102      	bne.n	800e6ba <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e6b4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e6b8:	e0c9      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6be:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e6c0:	697b      	ldr	r3, [r7, #20]
 800e6c2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d0f0      	beq.n	800e6ac <SDMMC_GetCmdResp1+0x20>
 800e6ca:	697b      	ldr	r3, [r7, #20]
 800e6cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d1eb      	bne.n	800e6ac <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6d8:	f003 0304 	and.w	r3, r3, #4
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d004      	beq.n	800e6ea <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	2204      	movs	r2, #4
 800e6e4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e6e6:	2304      	movs	r3, #4
 800e6e8:	e0b1      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6ee:	f003 0301 	and.w	r3, r3, #1
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d004      	beq.n	800e700 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e6f6:	68fb      	ldr	r3, [r7, #12]
 800e6f8:	2201      	movs	r2, #1
 800e6fa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e6fc:	2301      	movs	r3, #1
 800e6fe:	e0a6      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	22c5      	movs	r2, #197	; 0xc5
 800e704:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800e706:	68f8      	ldr	r0, [r7, #12]
 800e708:	f7ff fd18 	bl	800e13c <SDIO_GetCommandResponse>
 800e70c:	4603      	mov	r3, r0
 800e70e:	461a      	mov	r2, r3
 800e710:	7afb      	ldrb	r3, [r7, #11]
 800e712:	4293      	cmp	r3, r2
 800e714:	d001      	beq.n	800e71a <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e716:	2301      	movs	r3, #1
 800e718:	e099      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800e71a:	2100      	movs	r1, #0
 800e71c:	68f8      	ldr	r0, [r7, #12]
 800e71e:	f7ff fd1a 	bl	800e156 <SDIO_GetResponse>
 800e722:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800e724:	693a      	ldr	r2, [r7, #16]
 800e726:	4b4e      	ldr	r3, [pc, #312]	; (800e860 <SDMMC_GetCmdResp1+0x1d4>)
 800e728:	4013      	ands	r3, r2
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d101      	bne.n	800e732 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800e72e:	2300      	movs	r3, #0
 800e730:	e08d      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800e732:	693b      	ldr	r3, [r7, #16]
 800e734:	2b00      	cmp	r3, #0
 800e736:	da02      	bge.n	800e73e <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800e738:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800e73c:	e087      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800e73e:	693b      	ldr	r3, [r7, #16]
 800e740:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e744:	2b00      	cmp	r3, #0
 800e746:	d001      	beq.n	800e74c <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800e748:	2340      	movs	r3, #64	; 0x40
 800e74a:	e080      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800e74c:	693b      	ldr	r3, [r7, #16]
 800e74e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e752:	2b00      	cmp	r3, #0
 800e754:	d001      	beq.n	800e75a <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800e756:	2380      	movs	r3, #128	; 0x80
 800e758:	e079      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800e75a:	693b      	ldr	r3, [r7, #16]
 800e75c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e760:	2b00      	cmp	r3, #0
 800e762:	d002      	beq.n	800e76a <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800e764:	f44f 7380 	mov.w	r3, #256	; 0x100
 800e768:	e071      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800e76a:	693b      	ldr	r3, [r7, #16]
 800e76c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e770:	2b00      	cmp	r3, #0
 800e772:	d002      	beq.n	800e77a <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800e774:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e778:	e069      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800e77a:	693b      	ldr	r3, [r7, #16]
 800e77c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e780:	2b00      	cmp	r3, #0
 800e782:	d002      	beq.n	800e78a <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800e784:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e788:	e061      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800e78a:	693b      	ldr	r3, [r7, #16]
 800e78c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e790:	2b00      	cmp	r3, #0
 800e792:	d002      	beq.n	800e79a <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800e794:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e798:	e059      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800e79a:	693b      	ldr	r3, [r7, #16]
 800e79c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d002      	beq.n	800e7aa <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800e7a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e7a8:	e051      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800e7aa:	693b      	ldr	r3, [r7, #16]
 800e7ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	d002      	beq.n	800e7ba <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800e7b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e7b8:	e049      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800e7ba:	693b      	ldr	r3, [r7, #16]
 800e7bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d002      	beq.n	800e7ca <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800e7c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800e7c8:	e041      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800e7ca:	693b      	ldr	r3, [r7, #16]
 800e7cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	d002      	beq.n	800e7da <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800e7d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e7d8:	e039      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800e7da:	693b      	ldr	r3, [r7, #16]
 800e7dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d002      	beq.n	800e7ea <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800e7e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800e7e8:	e031      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800e7ea:	693b      	ldr	r3, [r7, #16]
 800e7ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d002      	beq.n	800e7fa <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800e7f4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800e7f8:	e029      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800e7fa:	693b      	ldr	r3, [r7, #16]
 800e7fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e800:	2b00      	cmp	r3, #0
 800e802:	d002      	beq.n	800e80a <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800e804:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800e808:	e021      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800e80a:	693b      	ldr	r3, [r7, #16]
 800e80c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e810:	2b00      	cmp	r3, #0
 800e812:	d002      	beq.n	800e81a <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800e814:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800e818:	e019      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800e81a:	693b      	ldr	r3, [r7, #16]
 800e81c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e820:	2b00      	cmp	r3, #0
 800e822:	d002      	beq.n	800e82a <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800e824:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800e828:	e011      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800e82a:	693b      	ldr	r3, [r7, #16]
 800e82c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e830:	2b00      	cmp	r3, #0
 800e832:	d002      	beq.n	800e83a <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800e834:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800e838:	e009      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800e83a:	693b      	ldr	r3, [r7, #16]
 800e83c:	f003 0308 	and.w	r3, r3, #8
 800e840:	2b00      	cmp	r3, #0
 800e842:	d002      	beq.n	800e84a <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800e844:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800e848:	e001      	b.n	800e84e <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800e84a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800e84e:	4618      	mov	r0, r3
 800e850:	371c      	adds	r7, #28
 800e852:	46bd      	mov	sp, r7
 800e854:	bd90      	pop	{r4, r7, pc}
 800e856:	bf00      	nop
 800e858:	20000000 	.word	0x20000000
 800e85c:	10624dd3 	.word	0x10624dd3
 800e860:	fdffe008 	.word	0xfdffe008

0800e864 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800e864:	b490      	push	{r4, r7}
 800e866:	b084      	sub	sp, #16
 800e868:	af00      	add	r7, sp, #0
 800e86a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e86c:	4b1e      	ldr	r3, [pc, #120]	; (800e8e8 <SDMMC_GetCmdResp2+0x84>)
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	4a1e      	ldr	r2, [pc, #120]	; (800e8ec <SDMMC_GetCmdResp2+0x88>)
 800e872:	fba2 2303 	umull	r2, r3, r2, r3
 800e876:	0a5b      	lsrs	r3, r3, #9
 800e878:	f241 3288 	movw	r2, #5000	; 0x1388
 800e87c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e880:	4623      	mov	r3, r4
 800e882:	1e5c      	subs	r4, r3, #1
 800e884:	2b00      	cmp	r3, #0
 800e886:	d102      	bne.n	800e88e <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e888:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e88c:	e026      	b.n	800e8dc <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e892:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d0f0      	beq.n	800e880 <SDMMC_GetCmdResp2+0x1c>
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d1eb      	bne.n	800e880 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8ac:	f003 0304 	and.w	r3, r3, #4
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d004      	beq.n	800e8be <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	2204      	movs	r2, #4
 800e8b8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e8ba:	2304      	movs	r3, #4
 800e8bc:	e00e      	b.n	800e8dc <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8c2:	f003 0301 	and.w	r3, r3, #1
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d004      	beq.n	800e8d4 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	2201      	movs	r2, #1
 800e8ce:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e8d0:	2301      	movs	r3, #1
 800e8d2:	e003      	b.n	800e8dc <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	22c5      	movs	r2, #197	; 0xc5
 800e8d8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800e8da:	2300      	movs	r3, #0
}
 800e8dc:	4618      	mov	r0, r3
 800e8de:	3710      	adds	r7, #16
 800e8e0:	46bd      	mov	sp, r7
 800e8e2:	bc90      	pop	{r4, r7}
 800e8e4:	4770      	bx	lr
 800e8e6:	bf00      	nop
 800e8e8:	20000000 	.word	0x20000000
 800e8ec:	10624dd3 	.word	0x10624dd3

0800e8f0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800e8f0:	b490      	push	{r4, r7}
 800e8f2:	b084      	sub	sp, #16
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e8f8:	4b18      	ldr	r3, [pc, #96]	; (800e95c <SDMMC_GetCmdResp3+0x6c>)
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	4a18      	ldr	r2, [pc, #96]	; (800e960 <SDMMC_GetCmdResp3+0x70>)
 800e8fe:	fba2 2303 	umull	r2, r3, r2, r3
 800e902:	0a5b      	lsrs	r3, r3, #9
 800e904:	f241 3288 	movw	r2, #5000	; 0x1388
 800e908:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e90c:	4623      	mov	r3, r4
 800e90e:	1e5c      	subs	r4, r3, #1
 800e910:	2b00      	cmp	r3, #0
 800e912:	d102      	bne.n	800e91a <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e914:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e918:	e01b      	b.n	800e952 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e91e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e926:	2b00      	cmp	r3, #0
 800e928:	d0f0      	beq.n	800e90c <SDMMC_GetCmdResp3+0x1c>
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e930:	2b00      	cmp	r3, #0
 800e932:	d1eb      	bne.n	800e90c <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e938:	f003 0304 	and.w	r3, r3, #4
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d004      	beq.n	800e94a <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	2204      	movs	r2, #4
 800e944:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e946:	2304      	movs	r3, #4
 800e948:	e003      	b.n	800e952 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	22c5      	movs	r2, #197	; 0xc5
 800e94e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800e950:	2300      	movs	r3, #0
}
 800e952:	4618      	mov	r0, r3
 800e954:	3710      	adds	r7, #16
 800e956:	46bd      	mov	sp, r7
 800e958:	bc90      	pop	{r4, r7}
 800e95a:	4770      	bx	lr
 800e95c:	20000000 	.word	0x20000000
 800e960:	10624dd3 	.word	0x10624dd3

0800e964 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800e964:	b590      	push	{r4, r7, lr}
 800e966:	b087      	sub	sp, #28
 800e968:	af00      	add	r7, sp, #0
 800e96a:	60f8      	str	r0, [r7, #12]
 800e96c:	460b      	mov	r3, r1
 800e96e:	607a      	str	r2, [r7, #4]
 800e970:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800e972:	4b34      	ldr	r3, [pc, #208]	; (800ea44 <SDMMC_GetCmdResp6+0xe0>)
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	4a34      	ldr	r2, [pc, #208]	; (800ea48 <SDMMC_GetCmdResp6+0xe4>)
 800e978:	fba2 2303 	umull	r2, r3, r2, r3
 800e97c:	0a5b      	lsrs	r3, r3, #9
 800e97e:	f241 3288 	movw	r2, #5000	; 0x1388
 800e982:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800e986:	4623      	mov	r3, r4
 800e988:	1e5c      	subs	r4, r3, #1
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d102      	bne.n	800e994 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800e98e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e992:	e052      	b.n	800ea3a <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e998:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e99a:	697b      	ldr	r3, [r7, #20]
 800e99c:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d0f0      	beq.n	800e986 <SDMMC_GetCmdResp6+0x22>
 800e9a4:	697b      	ldr	r3, [r7, #20]
 800e9a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d1eb      	bne.n	800e986 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e9b2:	f003 0304 	and.w	r3, r3, #4
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d004      	beq.n	800e9c4 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	2204      	movs	r2, #4
 800e9be:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800e9c0:	2304      	movs	r3, #4
 800e9c2:	e03a      	b.n	800ea3a <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e9c8:	f003 0301 	and.w	r3, r3, #1
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d004      	beq.n	800e9da <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	2201      	movs	r2, #1
 800e9d4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e9d6:	2301      	movs	r3, #1
 800e9d8:	e02f      	b.n	800ea3a <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800e9da:	68f8      	ldr	r0, [r7, #12]
 800e9dc:	f7ff fbae 	bl	800e13c <SDIO_GetCommandResponse>
 800e9e0:	4603      	mov	r3, r0
 800e9e2:	461a      	mov	r2, r3
 800e9e4:	7afb      	ldrb	r3, [r7, #11]
 800e9e6:	4293      	cmp	r3, r2
 800e9e8:	d001      	beq.n	800e9ee <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800e9ea:	2301      	movs	r3, #1
 800e9ec:	e025      	b.n	800ea3a <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	22c5      	movs	r2, #197	; 0xc5
 800e9f2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800e9f4:	2100      	movs	r1, #0
 800e9f6:	68f8      	ldr	r0, [r7, #12]
 800e9f8:	f7ff fbad 	bl	800e156 <SDIO_GetResponse>
 800e9fc:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800e9fe:	693b      	ldr	r3, [r7, #16]
 800ea00:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d106      	bne.n	800ea16 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800ea08:	693b      	ldr	r3, [r7, #16]
 800ea0a:	0c1b      	lsrs	r3, r3, #16
 800ea0c:	b29a      	uxth	r2, r3
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800ea12:	2300      	movs	r3, #0
 800ea14:	e011      	b.n	800ea3a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800ea16:	693b      	ldr	r3, [r7, #16]
 800ea18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ea1c:	2b00      	cmp	r3, #0
 800ea1e:	d002      	beq.n	800ea26 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ea20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ea24:	e009      	b.n	800ea3a <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800ea26:	693b      	ldr	r3, [r7, #16]
 800ea28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ea2c:	2b00      	cmp	r3, #0
 800ea2e:	d002      	beq.n	800ea36 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ea30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ea34:	e001      	b.n	800ea3a <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800ea36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800ea3a:	4618      	mov	r0, r3
 800ea3c:	371c      	adds	r7, #28
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	bd90      	pop	{r4, r7, pc}
 800ea42:	bf00      	nop
 800ea44:	20000000 	.word	0x20000000
 800ea48:	10624dd3 	.word	0x10624dd3

0800ea4c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800ea4c:	b490      	push	{r4, r7}
 800ea4e:	b084      	sub	sp, #16
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ea54:	4b21      	ldr	r3, [pc, #132]	; (800eadc <SDMMC_GetCmdResp7+0x90>)
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	4a21      	ldr	r2, [pc, #132]	; (800eae0 <SDMMC_GetCmdResp7+0x94>)
 800ea5a:	fba2 2303 	umull	r2, r3, r2, r3
 800ea5e:	0a5b      	lsrs	r3, r3, #9
 800ea60:	f241 3288 	movw	r2, #5000	; 0x1388
 800ea64:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ea68:	4623      	mov	r3, r4
 800ea6a:	1e5c      	subs	r4, r3, #1
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d102      	bne.n	800ea76 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ea70:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ea74:	e02c      	b.n	800ead0 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea7a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d0f0      	beq.n	800ea68 <SDMMC_GetCmdResp7+0x1c>
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d1eb      	bne.n	800ea68 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea94:	f003 0304 	and.w	r3, r3, #4
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d004      	beq.n	800eaa6 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	2204      	movs	r2, #4
 800eaa0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800eaa2:	2304      	movs	r3, #4
 800eaa4:	e014      	b.n	800ead0 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eaaa:	f003 0301 	and.w	r3, r3, #1
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d004      	beq.n	800eabc <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	2201      	movs	r2, #1
 800eab6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800eab8:	2301      	movs	r3, #1
 800eaba:	e009      	b.n	800ead0 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d002      	beq.n	800eace <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	2240      	movs	r2, #64	; 0x40
 800eacc:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800eace:	2300      	movs	r3, #0
  
}
 800ead0:	4618      	mov	r0, r3
 800ead2:	3710      	adds	r7, #16
 800ead4:	46bd      	mov	sp, r7
 800ead6:	bc90      	pop	{r4, r7}
 800ead8:	4770      	bx	lr
 800eada:	bf00      	nop
 800eadc:	20000000 	.word	0x20000000
 800eae0:	10624dd3 	.word	0x10624dd3

0800eae4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800eae4:	b580      	push	{r7, lr}
 800eae6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800eae8:	4904      	ldr	r1, [pc, #16]	; (800eafc <MX_FATFS_Init+0x18>)
 800eaea:	4805      	ldr	r0, [pc, #20]	; (800eb00 <MX_FATFS_Init+0x1c>)
 800eaec:	f003 fb9c 	bl	8012228 <FATFS_LinkDriver>
 800eaf0:	4603      	mov	r3, r0
 800eaf2:	461a      	mov	r2, r3
 800eaf4:	4b03      	ldr	r3, [pc, #12]	; (800eb04 <MX_FATFS_Init+0x20>)
 800eaf6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800eaf8:	bf00      	nop
 800eafa:	bd80      	pop	{r7, pc}
 800eafc:	20035f50 	.word	0x20035f50
 800eb00:	08018730 	.word	0x08018730
 800eb04:	20035f4c 	.word	0x20035f4c

0800eb08 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800eb08:	b580      	push	{r7, lr}
 800eb0a:	b082      	sub	sp, #8
 800eb0c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800eb0e:	2300      	movs	r3, #0
 800eb10:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800eb12:	f000 f896 	bl	800ec42 <BSP_SD_IsDetected>
 800eb16:	4603      	mov	r3, r0
 800eb18:	2b01      	cmp	r3, #1
 800eb1a:	d001      	beq.n	800eb20 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800eb1c:	2301      	movs	r3, #1
 800eb1e:	e012      	b.n	800eb46 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800eb20:	480b      	ldr	r0, [pc, #44]	; (800eb50 <BSP_SD_Init+0x48>)
 800eb22:	f7fb ffa5 	bl	800aa70 <HAL_SD_Init>
 800eb26:	4603      	mov	r3, r0
 800eb28:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800eb2a:	79fb      	ldrb	r3, [r7, #7]
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d109      	bne.n	800eb44 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800eb30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800eb34:	4806      	ldr	r0, [pc, #24]	; (800eb50 <BSP_SD_Init+0x48>)
 800eb36:	f7fc fd4f 	bl	800b5d8 <HAL_SD_ConfigWideBusOperation>
 800eb3a:	4603      	mov	r3, r0
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d001      	beq.n	800eb44 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800eb40:	2301      	movs	r3, #1
 800eb42:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800eb44:	79fb      	ldrb	r3, [r7, #7]
}
 800eb46:	4618      	mov	r0, r3
 800eb48:	3708      	adds	r7, #8
 800eb4a:	46bd      	mov	sp, r7
 800eb4c:	bd80      	pop	{r7, pc}
 800eb4e:	bf00      	nop
 800eb50:	20035d48 	.word	0x20035d48

0800eb54 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b086      	sub	sp, #24
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	60f8      	str	r0, [r7, #12]
 800eb5c:	60b9      	str	r1, [r7, #8]
 800eb5e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800eb60:	2300      	movs	r3, #0
 800eb62:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	68ba      	ldr	r2, [r7, #8]
 800eb68:	68f9      	ldr	r1, [r7, #12]
 800eb6a:	4806      	ldr	r0, [pc, #24]	; (800eb84 <BSP_SD_ReadBlocks_DMA+0x30>)
 800eb6c:	f7fc f810 	bl	800ab90 <HAL_SD_ReadBlocks_DMA>
 800eb70:	4603      	mov	r3, r0
 800eb72:	2b00      	cmp	r3, #0
 800eb74:	d001      	beq.n	800eb7a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800eb76:	2301      	movs	r3, #1
 800eb78:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800eb7a:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb7c:	4618      	mov	r0, r3
 800eb7e:	3718      	adds	r7, #24
 800eb80:	46bd      	mov	sp, r7
 800eb82:	bd80      	pop	{r7, pc}
 800eb84:	20035d48 	.word	0x20035d48

0800eb88 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800eb88:	b580      	push	{r7, lr}
 800eb8a:	b086      	sub	sp, #24
 800eb8c:	af00      	add	r7, sp, #0
 800eb8e:	60f8      	str	r0, [r7, #12]
 800eb90:	60b9      	str	r1, [r7, #8]
 800eb92:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800eb94:	2300      	movs	r3, #0
 800eb96:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	68ba      	ldr	r2, [r7, #8]
 800eb9c:	68f9      	ldr	r1, [r7, #12]
 800eb9e:	4806      	ldr	r0, [pc, #24]	; (800ebb8 <BSP_SD_WriteBlocks_DMA+0x30>)
 800eba0:	f7fc f8de 	bl	800ad60 <HAL_SD_WriteBlocks_DMA>
 800eba4:	4603      	mov	r3, r0
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d001      	beq.n	800ebae <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ebaa:	2301      	movs	r3, #1
 800ebac:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ebae:	7dfb      	ldrb	r3, [r7, #23]
}
 800ebb0:	4618      	mov	r0, r3
 800ebb2:	3718      	adds	r7, #24
 800ebb4:	46bd      	mov	sp, r7
 800ebb6:	bd80      	pop	{r7, pc}
 800ebb8:	20035d48 	.word	0x20035d48

0800ebbc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800ebbc:	b580      	push	{r7, lr}
 800ebbe:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800ebc0:	4805      	ldr	r0, [pc, #20]	; (800ebd8 <BSP_SD_GetCardState+0x1c>)
 800ebc2:	f7fc fd85 	bl	800b6d0 <HAL_SD_GetCardState>
 800ebc6:	4603      	mov	r3, r0
 800ebc8:	2b04      	cmp	r3, #4
 800ebca:	bf14      	ite	ne
 800ebcc:	2301      	movne	r3, #1
 800ebce:	2300      	moveq	r3, #0
 800ebd0:	b2db      	uxtb	r3, r3
}
 800ebd2:	4618      	mov	r0, r3
 800ebd4:	bd80      	pop	{r7, pc}
 800ebd6:	bf00      	nop
 800ebd8:	20035d48 	.word	0x20035d48

0800ebdc <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800ebdc:	b580      	push	{r7, lr}
 800ebde:	b082      	sub	sp, #8
 800ebe0:	af00      	add	r7, sp, #0
 800ebe2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800ebe4:	6879      	ldr	r1, [r7, #4]
 800ebe6:	4803      	ldr	r0, [pc, #12]	; (800ebf4 <BSP_SD_GetCardInfo+0x18>)
 800ebe8:	f7fc fcca 	bl	800b580 <HAL_SD_GetCardInfo>
}
 800ebec:	bf00      	nop
 800ebee:	3708      	adds	r7, #8
 800ebf0:	46bd      	mov	sp, r7
 800ebf2:	bd80      	pop	{r7, pc}
 800ebf4:	20035d48 	.word	0x20035d48

0800ebf8 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800ebf8:	b580      	push	{r7, lr}
 800ebfa:	b082      	sub	sp, #8
 800ebfc:	af00      	add	r7, sp, #0
 800ebfe:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800ec00:	f000 f818 	bl	800ec34 <BSP_SD_AbortCallback>
}
 800ec04:	bf00      	nop
 800ec06:	3708      	adds	r7, #8
 800ec08:	46bd      	mov	sp, r7
 800ec0a:	bd80      	pop	{r7, pc}

0800ec0c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ec0c:	b580      	push	{r7, lr}
 800ec0e:	b082      	sub	sp, #8
 800ec10:	af00      	add	r7, sp, #0
 800ec12:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800ec14:	f000 f9a8 	bl	800ef68 <BSP_SD_WriteCpltCallback>
}
 800ec18:	bf00      	nop
 800ec1a:	3708      	adds	r7, #8
 800ec1c:	46bd      	mov	sp, r7
 800ec1e:	bd80      	pop	{r7, pc}

0800ec20 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ec20:	b580      	push	{r7, lr}
 800ec22:	b082      	sub	sp, #8
 800ec24:	af00      	add	r7, sp, #0
 800ec26:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800ec28:	f000 f9aa 	bl	800ef80 <BSP_SD_ReadCpltCallback>
}
 800ec2c:	bf00      	nop
 800ec2e:	3708      	adds	r7, #8
 800ec30:	46bd      	mov	sp, r7
 800ec32:	bd80      	pop	{r7, pc}

0800ec34 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800ec34:	b480      	push	{r7}
 800ec36:	af00      	add	r7, sp, #0

}
 800ec38:	bf00      	nop
 800ec3a:	46bd      	mov	sp, r7
 800ec3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec40:	4770      	bx	lr

0800ec42 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800ec42:	b580      	push	{r7, lr}
 800ec44:	b082      	sub	sp, #8
 800ec46:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ec48:	2301      	movs	r3, #1
 800ec4a:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800ec4c:	f000 f80c 	bl	800ec68 <BSP_PlatformIsDetected>
 800ec50:	4603      	mov	r3, r0
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d101      	bne.n	800ec5a <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800ec56:	2300      	movs	r3, #0
 800ec58:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800ec5a:	79fb      	ldrb	r3, [r7, #7]
 800ec5c:	b2db      	uxtb	r3, r3
}
 800ec5e:	4618      	mov	r0, r3
 800ec60:	3708      	adds	r7, #8
 800ec62:	46bd      	mov	sp, r7
 800ec64:	bd80      	pop	{r7, pc}
	...

0800ec68 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800ec68:	b580      	push	{r7, lr}
 800ec6a:	b082      	sub	sp, #8
 800ec6c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800ec6e:	2301      	movs	r3, #1
 800ec70:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800ec72:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ec76:	4806      	ldr	r0, [pc, #24]	; (800ec90 <BSP_PlatformIsDetected+0x28>)
 800ec78:	f7fa f866 	bl	8008d48 <HAL_GPIO_ReadPin>
 800ec7c:	4603      	mov	r3, r0
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d001      	beq.n	800ec86 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800ec82:	2300      	movs	r3, #0
 800ec84:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800ec86:	79fb      	ldrb	r3, [r7, #7]
}
 800ec88:	4618      	mov	r0, r3
 800ec8a:	3708      	adds	r7, #8
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	bd80      	pop	{r7, pc}
 800ec90:	40020000 	.word	0x40020000

0800ec94 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b084      	sub	sp, #16
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800ec9c:	f7f8 fdca 	bl	8007834 <HAL_GetTick>
 800eca0:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800eca2:	e006      	b.n	800ecb2 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800eca4:	f7ff ff8a 	bl	800ebbc <BSP_SD_GetCardState>
 800eca8:	4603      	mov	r3, r0
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d101      	bne.n	800ecb2 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800ecae:	2300      	movs	r3, #0
 800ecb0:	e009      	b.n	800ecc6 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800ecb2:	f7f8 fdbf 	bl	8007834 <HAL_GetTick>
 800ecb6:	4602      	mov	r2, r0
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	1ad3      	subs	r3, r2, r3
 800ecbc:	687a      	ldr	r2, [r7, #4]
 800ecbe:	429a      	cmp	r2, r3
 800ecc0:	d8f0      	bhi.n	800eca4 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800ecc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ecc6:	4618      	mov	r0, r3
 800ecc8:	3710      	adds	r7, #16
 800ecca:	46bd      	mov	sp, r7
 800eccc:	bd80      	pop	{r7, pc}
	...

0800ecd0 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800ecd0:	b580      	push	{r7, lr}
 800ecd2:	b082      	sub	sp, #8
 800ecd4:	af00      	add	r7, sp, #0
 800ecd6:	4603      	mov	r3, r0
 800ecd8:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800ecda:	4b0b      	ldr	r3, [pc, #44]	; (800ed08 <SD_CheckStatus+0x38>)
 800ecdc:	2201      	movs	r2, #1
 800ecde:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800ece0:	f7ff ff6c 	bl	800ebbc <BSP_SD_GetCardState>
 800ece4:	4603      	mov	r3, r0
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d107      	bne.n	800ecfa <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800ecea:	4b07      	ldr	r3, [pc, #28]	; (800ed08 <SD_CheckStatus+0x38>)
 800ecec:	781b      	ldrb	r3, [r3, #0]
 800ecee:	b2db      	uxtb	r3, r3
 800ecf0:	f023 0301 	bic.w	r3, r3, #1
 800ecf4:	b2da      	uxtb	r2, r3
 800ecf6:	4b04      	ldr	r3, [pc, #16]	; (800ed08 <SD_CheckStatus+0x38>)
 800ecf8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800ecfa:	4b03      	ldr	r3, [pc, #12]	; (800ed08 <SD_CheckStatus+0x38>)
 800ecfc:	781b      	ldrb	r3, [r3, #0]
 800ecfe:	b2db      	uxtb	r3, r3
}
 800ed00:	4618      	mov	r0, r3
 800ed02:	3708      	adds	r7, #8
 800ed04:	46bd      	mov	sp, r7
 800ed06:	bd80      	pop	{r7, pc}
 800ed08:	20000009 	.word	0x20000009

0800ed0c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800ed0c:	b580      	push	{r7, lr}
 800ed0e:	b082      	sub	sp, #8
 800ed10:	af00      	add	r7, sp, #0
 800ed12:	4603      	mov	r3, r0
 800ed14:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800ed16:	f7ff fef7 	bl	800eb08 <BSP_SD_Init>
 800ed1a:	4603      	mov	r3, r0
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d107      	bne.n	800ed30 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800ed20:	79fb      	ldrb	r3, [r7, #7]
 800ed22:	4618      	mov	r0, r3
 800ed24:	f7ff ffd4 	bl	800ecd0 <SD_CheckStatus>
 800ed28:	4603      	mov	r3, r0
 800ed2a:	461a      	mov	r2, r3
 800ed2c:	4b04      	ldr	r3, [pc, #16]	; (800ed40 <SD_initialize+0x34>)
 800ed2e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800ed30:	4b03      	ldr	r3, [pc, #12]	; (800ed40 <SD_initialize+0x34>)
 800ed32:	781b      	ldrb	r3, [r3, #0]
 800ed34:	b2db      	uxtb	r3, r3
}
 800ed36:	4618      	mov	r0, r3
 800ed38:	3708      	adds	r7, #8
 800ed3a:	46bd      	mov	sp, r7
 800ed3c:	bd80      	pop	{r7, pc}
 800ed3e:	bf00      	nop
 800ed40:	20000009 	.word	0x20000009

0800ed44 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800ed44:	b580      	push	{r7, lr}
 800ed46:	b082      	sub	sp, #8
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800ed4e:	79fb      	ldrb	r3, [r7, #7]
 800ed50:	4618      	mov	r0, r3
 800ed52:	f7ff ffbd 	bl	800ecd0 <SD_CheckStatus>
 800ed56:	4603      	mov	r3, r0
}
 800ed58:	4618      	mov	r0, r3
 800ed5a:	3708      	adds	r7, #8
 800ed5c:	46bd      	mov	sp, r7
 800ed5e:	bd80      	pop	{r7, pc}

0800ed60 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800ed60:	b580      	push	{r7, lr}
 800ed62:	b086      	sub	sp, #24
 800ed64:	af00      	add	r7, sp, #0
 800ed66:	60b9      	str	r1, [r7, #8]
 800ed68:	607a      	str	r2, [r7, #4]
 800ed6a:	603b      	str	r3, [r7, #0]
 800ed6c:	4603      	mov	r3, r0
 800ed6e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ed70:	2301      	movs	r3, #1
 800ed72:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ed74:	f247 5030 	movw	r0, #30000	; 0x7530
 800ed78:	f7ff ff8c 	bl	800ec94 <SD_CheckStatusWithTimeout>
 800ed7c:	4603      	mov	r3, r0
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	da01      	bge.n	800ed86 <SD_read+0x26>
  {
    return res;
 800ed82:	7dfb      	ldrb	r3, [r7, #23]
 800ed84:	e03b      	b.n	800edfe <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800ed86:	683a      	ldr	r2, [r7, #0]
 800ed88:	6879      	ldr	r1, [r7, #4]
 800ed8a:	68b8      	ldr	r0, [r7, #8]
 800ed8c:	f7ff fee2 	bl	800eb54 <BSP_SD_ReadBlocks_DMA>
 800ed90:	4603      	mov	r3, r0
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d132      	bne.n	800edfc <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800ed96:	4b1c      	ldr	r3, [pc, #112]	; (800ee08 <SD_read+0xa8>)
 800ed98:	2200      	movs	r2, #0
 800ed9a:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800ed9c:	f7f8 fd4a 	bl	8007834 <HAL_GetTick>
 800eda0:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800eda2:	bf00      	nop
 800eda4:	4b18      	ldr	r3, [pc, #96]	; (800ee08 <SD_read+0xa8>)
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d108      	bne.n	800edbe <SD_read+0x5e>
 800edac:	f7f8 fd42 	bl	8007834 <HAL_GetTick>
 800edb0:	4602      	mov	r2, r0
 800edb2:	693b      	ldr	r3, [r7, #16]
 800edb4:	1ad3      	subs	r3, r2, r3
 800edb6:	f247 522f 	movw	r2, #29999	; 0x752f
 800edba:	4293      	cmp	r3, r2
 800edbc:	d9f2      	bls.n	800eda4 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800edbe:	4b12      	ldr	r3, [pc, #72]	; (800ee08 <SD_read+0xa8>)
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d102      	bne.n	800edcc <SD_read+0x6c>
      {
        res = RES_ERROR;
 800edc6:	2301      	movs	r3, #1
 800edc8:	75fb      	strb	r3, [r7, #23]
 800edca:	e017      	b.n	800edfc <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800edcc:	4b0e      	ldr	r3, [pc, #56]	; (800ee08 <SD_read+0xa8>)
 800edce:	2200      	movs	r2, #0
 800edd0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800edd2:	f7f8 fd2f 	bl	8007834 <HAL_GetTick>
 800edd6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800edd8:	e007      	b.n	800edea <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800edda:	f7ff feef 	bl	800ebbc <BSP_SD_GetCardState>
 800edde:	4603      	mov	r3, r0
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d102      	bne.n	800edea <SD_read+0x8a>
          {
            res = RES_OK;
 800ede4:	2300      	movs	r3, #0
 800ede6:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800ede8:	e008      	b.n	800edfc <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800edea:	f7f8 fd23 	bl	8007834 <HAL_GetTick>
 800edee:	4602      	mov	r2, r0
 800edf0:	693b      	ldr	r3, [r7, #16]
 800edf2:	1ad3      	subs	r3, r2, r3
 800edf4:	f247 522f 	movw	r2, #29999	; 0x752f
 800edf8:	4293      	cmp	r3, r2
 800edfa:	d9ee      	bls.n	800edda <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800edfc:	7dfb      	ldrb	r3, [r7, #23]
}
 800edfe:	4618      	mov	r0, r3
 800ee00:	3718      	adds	r7, #24
 800ee02:	46bd      	mov	sp, r7
 800ee04:	bd80      	pop	{r7, pc}
 800ee06:	bf00      	nop
 800ee08:	200335e4 	.word	0x200335e4

0800ee0c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800ee0c:	b580      	push	{r7, lr}
 800ee0e:	b086      	sub	sp, #24
 800ee10:	af00      	add	r7, sp, #0
 800ee12:	60b9      	str	r1, [r7, #8]
 800ee14:	607a      	str	r2, [r7, #4]
 800ee16:	603b      	str	r3, [r7, #0]
 800ee18:	4603      	mov	r3, r0
 800ee1a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ee1c:	2301      	movs	r3, #1
 800ee1e:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800ee20:	4b24      	ldr	r3, [pc, #144]	; (800eeb4 <SD_write+0xa8>)
 800ee22:	2200      	movs	r2, #0
 800ee24:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ee26:	f247 5030 	movw	r0, #30000	; 0x7530
 800ee2a:	f7ff ff33 	bl	800ec94 <SD_CheckStatusWithTimeout>
 800ee2e:	4603      	mov	r3, r0
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	da01      	bge.n	800ee38 <SD_write+0x2c>
  {
    return res;
 800ee34:	7dfb      	ldrb	r3, [r7, #23]
 800ee36:	e038      	b.n	800eeaa <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800ee38:	683a      	ldr	r2, [r7, #0]
 800ee3a:	6879      	ldr	r1, [r7, #4]
 800ee3c:	68b8      	ldr	r0, [r7, #8]
 800ee3e:	f7ff fea3 	bl	800eb88 <BSP_SD_WriteBlocks_DMA>
 800ee42:	4603      	mov	r3, r0
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d12f      	bne.n	800eea8 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800ee48:	f7f8 fcf4 	bl	8007834 <HAL_GetTick>
 800ee4c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ee4e:	bf00      	nop
 800ee50:	4b18      	ldr	r3, [pc, #96]	; (800eeb4 <SD_write+0xa8>)
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d108      	bne.n	800ee6a <SD_write+0x5e>
 800ee58:	f7f8 fcec 	bl	8007834 <HAL_GetTick>
 800ee5c:	4602      	mov	r2, r0
 800ee5e:	693b      	ldr	r3, [r7, #16]
 800ee60:	1ad3      	subs	r3, r2, r3
 800ee62:	f247 522f 	movw	r2, #29999	; 0x752f
 800ee66:	4293      	cmp	r3, r2
 800ee68:	d9f2      	bls.n	800ee50 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800ee6a:	4b12      	ldr	r3, [pc, #72]	; (800eeb4 <SD_write+0xa8>)
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d102      	bne.n	800ee78 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800ee72:	2301      	movs	r3, #1
 800ee74:	75fb      	strb	r3, [r7, #23]
 800ee76:	e017      	b.n	800eea8 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800ee78:	4b0e      	ldr	r3, [pc, #56]	; (800eeb4 <SD_write+0xa8>)
 800ee7a:	2200      	movs	r2, #0
 800ee7c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800ee7e:	f7f8 fcd9 	bl	8007834 <HAL_GetTick>
 800ee82:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ee84:	e007      	b.n	800ee96 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ee86:	f7ff fe99 	bl	800ebbc <BSP_SD_GetCardState>
 800ee8a:	4603      	mov	r3, r0
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	d102      	bne.n	800ee96 <SD_write+0x8a>
          {
            res = RES_OK;
 800ee90:	2300      	movs	r3, #0
 800ee92:	75fb      	strb	r3, [r7, #23]
            break;
 800ee94:	e008      	b.n	800eea8 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ee96:	f7f8 fccd 	bl	8007834 <HAL_GetTick>
 800ee9a:	4602      	mov	r2, r0
 800ee9c:	693b      	ldr	r3, [r7, #16]
 800ee9e:	1ad3      	subs	r3, r2, r3
 800eea0:	f247 522f 	movw	r2, #29999	; 0x752f
 800eea4:	4293      	cmp	r3, r2
 800eea6:	d9ee      	bls.n	800ee86 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800eea8:	7dfb      	ldrb	r3, [r7, #23]
}
 800eeaa:	4618      	mov	r0, r3
 800eeac:	3718      	adds	r7, #24
 800eeae:	46bd      	mov	sp, r7
 800eeb0:	bd80      	pop	{r7, pc}
 800eeb2:	bf00      	nop
 800eeb4:	200335e0 	.word	0x200335e0

0800eeb8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800eeb8:	b580      	push	{r7, lr}
 800eeba:	b08c      	sub	sp, #48	; 0x30
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	4603      	mov	r3, r0
 800eec0:	603a      	str	r2, [r7, #0]
 800eec2:	71fb      	strb	r3, [r7, #7]
 800eec4:	460b      	mov	r3, r1
 800eec6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800eec8:	2301      	movs	r3, #1
 800eeca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800eece:	4b25      	ldr	r3, [pc, #148]	; (800ef64 <SD_ioctl+0xac>)
 800eed0:	781b      	ldrb	r3, [r3, #0]
 800eed2:	b2db      	uxtb	r3, r3
 800eed4:	f003 0301 	and.w	r3, r3, #1
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	d001      	beq.n	800eee0 <SD_ioctl+0x28>
 800eedc:	2303      	movs	r3, #3
 800eede:	e03c      	b.n	800ef5a <SD_ioctl+0xa2>

  switch (cmd)
 800eee0:	79bb      	ldrb	r3, [r7, #6]
 800eee2:	2b03      	cmp	r3, #3
 800eee4:	d834      	bhi.n	800ef50 <SD_ioctl+0x98>
 800eee6:	a201      	add	r2, pc, #4	; (adr r2, 800eeec <SD_ioctl+0x34>)
 800eee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eeec:	0800eefd 	.word	0x0800eefd
 800eef0:	0800ef05 	.word	0x0800ef05
 800eef4:	0800ef1d 	.word	0x0800ef1d
 800eef8:	0800ef37 	.word	0x0800ef37
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800eefc:	2300      	movs	r3, #0
 800eefe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ef02:	e028      	b.n	800ef56 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800ef04:	f107 030c 	add.w	r3, r7, #12
 800ef08:	4618      	mov	r0, r3
 800ef0a:	f7ff fe67 	bl	800ebdc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800ef0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ef10:	683b      	ldr	r3, [r7, #0]
 800ef12:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ef14:	2300      	movs	r3, #0
 800ef16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ef1a:	e01c      	b.n	800ef56 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ef1c:	f107 030c 	add.w	r3, r7, #12
 800ef20:	4618      	mov	r0, r3
 800ef22:	f7ff fe5b 	bl	800ebdc <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800ef26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef28:	b29a      	uxth	r2, r3
 800ef2a:	683b      	ldr	r3, [r7, #0]
 800ef2c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800ef2e:	2300      	movs	r3, #0
 800ef30:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ef34:	e00f      	b.n	800ef56 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ef36:	f107 030c 	add.w	r3, r7, #12
 800ef3a:	4618      	mov	r0, r3
 800ef3c:	f7ff fe4e 	bl	800ebdc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800ef40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef42:	0a5a      	lsrs	r2, r3, #9
 800ef44:	683b      	ldr	r3, [r7, #0]
 800ef46:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ef48:	2300      	movs	r3, #0
 800ef4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ef4e:	e002      	b.n	800ef56 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800ef50:	2304      	movs	r3, #4
 800ef52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800ef56:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800ef5a:	4618      	mov	r0, r3
 800ef5c:	3730      	adds	r7, #48	; 0x30
 800ef5e:	46bd      	mov	sp, r7
 800ef60:	bd80      	pop	{r7, pc}
 800ef62:	bf00      	nop
 800ef64:	20000009 	.word	0x20000009

0800ef68 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800ef68:	b480      	push	{r7}
 800ef6a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800ef6c:	4b03      	ldr	r3, [pc, #12]	; (800ef7c <BSP_SD_WriteCpltCallback+0x14>)
 800ef6e:	2201      	movs	r2, #1
 800ef70:	601a      	str	r2, [r3, #0]
}
 800ef72:	bf00      	nop
 800ef74:	46bd      	mov	sp, r7
 800ef76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef7a:	4770      	bx	lr
 800ef7c:	200335e0 	.word	0x200335e0

0800ef80 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800ef80:	b480      	push	{r7}
 800ef82:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800ef84:	4b03      	ldr	r3, [pc, #12]	; (800ef94 <BSP_SD_ReadCpltCallback+0x14>)
 800ef86:	2201      	movs	r2, #1
 800ef88:	601a      	str	r2, [r3, #0]
}
 800ef8a:	bf00      	nop
 800ef8c:	46bd      	mov	sp, r7
 800ef8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef92:	4770      	bx	lr
 800ef94:	200335e4 	.word	0x200335e4

0800ef98 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b084      	sub	sp, #16
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	4603      	mov	r3, r0
 800efa0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800efa2:	79fb      	ldrb	r3, [r7, #7]
 800efa4:	4a08      	ldr	r2, [pc, #32]	; (800efc8 <disk_status+0x30>)
 800efa6:	009b      	lsls	r3, r3, #2
 800efa8:	4413      	add	r3, r2
 800efaa:	685b      	ldr	r3, [r3, #4]
 800efac:	685b      	ldr	r3, [r3, #4]
 800efae:	79fa      	ldrb	r2, [r7, #7]
 800efb0:	4905      	ldr	r1, [pc, #20]	; (800efc8 <disk_status+0x30>)
 800efb2:	440a      	add	r2, r1
 800efb4:	7a12      	ldrb	r2, [r2, #8]
 800efb6:	4610      	mov	r0, r2
 800efb8:	4798      	blx	r3
 800efba:	4603      	mov	r3, r0
 800efbc:	73fb      	strb	r3, [r7, #15]
  return stat;
 800efbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800efc0:	4618      	mov	r0, r3
 800efc2:	3710      	adds	r7, #16
 800efc4:	46bd      	mov	sp, r7
 800efc6:	bd80      	pop	{r7, pc}
 800efc8:	20033610 	.word	0x20033610

0800efcc <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800efcc:	b580      	push	{r7, lr}
 800efce:	b084      	sub	sp, #16
 800efd0:	af00      	add	r7, sp, #0
 800efd2:	4603      	mov	r3, r0
 800efd4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800efd6:	2300      	movs	r3, #0
 800efd8:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800efda:	79fb      	ldrb	r3, [r7, #7]
 800efdc:	4a0d      	ldr	r2, [pc, #52]	; (800f014 <disk_initialize+0x48>)
 800efde:	5cd3      	ldrb	r3, [r2, r3]
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d111      	bne.n	800f008 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800efe4:	79fb      	ldrb	r3, [r7, #7]
 800efe6:	4a0b      	ldr	r2, [pc, #44]	; (800f014 <disk_initialize+0x48>)
 800efe8:	2101      	movs	r1, #1
 800efea:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800efec:	79fb      	ldrb	r3, [r7, #7]
 800efee:	4a09      	ldr	r2, [pc, #36]	; (800f014 <disk_initialize+0x48>)
 800eff0:	009b      	lsls	r3, r3, #2
 800eff2:	4413      	add	r3, r2
 800eff4:	685b      	ldr	r3, [r3, #4]
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	79fa      	ldrb	r2, [r7, #7]
 800effa:	4906      	ldr	r1, [pc, #24]	; (800f014 <disk_initialize+0x48>)
 800effc:	440a      	add	r2, r1
 800effe:	7a12      	ldrb	r2, [r2, #8]
 800f000:	4610      	mov	r0, r2
 800f002:	4798      	blx	r3
 800f004:	4603      	mov	r3, r0
 800f006:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800f008:	7bfb      	ldrb	r3, [r7, #15]
}
 800f00a:	4618      	mov	r0, r3
 800f00c:	3710      	adds	r7, #16
 800f00e:	46bd      	mov	sp, r7
 800f010:	bd80      	pop	{r7, pc}
 800f012:	bf00      	nop
 800f014:	20033610 	.word	0x20033610

0800f018 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800f018:	b590      	push	{r4, r7, lr}
 800f01a:	b087      	sub	sp, #28
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	60b9      	str	r1, [r7, #8]
 800f020:	607a      	str	r2, [r7, #4]
 800f022:	603b      	str	r3, [r7, #0]
 800f024:	4603      	mov	r3, r0
 800f026:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800f028:	7bfb      	ldrb	r3, [r7, #15]
 800f02a:	4a0a      	ldr	r2, [pc, #40]	; (800f054 <disk_read+0x3c>)
 800f02c:	009b      	lsls	r3, r3, #2
 800f02e:	4413      	add	r3, r2
 800f030:	685b      	ldr	r3, [r3, #4]
 800f032:	689c      	ldr	r4, [r3, #8]
 800f034:	7bfb      	ldrb	r3, [r7, #15]
 800f036:	4a07      	ldr	r2, [pc, #28]	; (800f054 <disk_read+0x3c>)
 800f038:	4413      	add	r3, r2
 800f03a:	7a18      	ldrb	r0, [r3, #8]
 800f03c:	683b      	ldr	r3, [r7, #0]
 800f03e:	687a      	ldr	r2, [r7, #4]
 800f040:	68b9      	ldr	r1, [r7, #8]
 800f042:	47a0      	blx	r4
 800f044:	4603      	mov	r3, r0
 800f046:	75fb      	strb	r3, [r7, #23]
  return res;
 800f048:	7dfb      	ldrb	r3, [r7, #23]
}
 800f04a:	4618      	mov	r0, r3
 800f04c:	371c      	adds	r7, #28
 800f04e:	46bd      	mov	sp, r7
 800f050:	bd90      	pop	{r4, r7, pc}
 800f052:	bf00      	nop
 800f054:	20033610 	.word	0x20033610

0800f058 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800f058:	b590      	push	{r4, r7, lr}
 800f05a:	b087      	sub	sp, #28
 800f05c:	af00      	add	r7, sp, #0
 800f05e:	60b9      	str	r1, [r7, #8]
 800f060:	607a      	str	r2, [r7, #4]
 800f062:	603b      	str	r3, [r7, #0]
 800f064:	4603      	mov	r3, r0
 800f066:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800f068:	7bfb      	ldrb	r3, [r7, #15]
 800f06a:	4a0a      	ldr	r2, [pc, #40]	; (800f094 <disk_write+0x3c>)
 800f06c:	009b      	lsls	r3, r3, #2
 800f06e:	4413      	add	r3, r2
 800f070:	685b      	ldr	r3, [r3, #4]
 800f072:	68dc      	ldr	r4, [r3, #12]
 800f074:	7bfb      	ldrb	r3, [r7, #15]
 800f076:	4a07      	ldr	r2, [pc, #28]	; (800f094 <disk_write+0x3c>)
 800f078:	4413      	add	r3, r2
 800f07a:	7a18      	ldrb	r0, [r3, #8]
 800f07c:	683b      	ldr	r3, [r7, #0]
 800f07e:	687a      	ldr	r2, [r7, #4]
 800f080:	68b9      	ldr	r1, [r7, #8]
 800f082:	47a0      	blx	r4
 800f084:	4603      	mov	r3, r0
 800f086:	75fb      	strb	r3, [r7, #23]
  return res;
 800f088:	7dfb      	ldrb	r3, [r7, #23]
}
 800f08a:	4618      	mov	r0, r3
 800f08c:	371c      	adds	r7, #28
 800f08e:	46bd      	mov	sp, r7
 800f090:	bd90      	pop	{r4, r7, pc}
 800f092:	bf00      	nop
 800f094:	20033610 	.word	0x20033610

0800f098 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800f098:	b580      	push	{r7, lr}
 800f09a:	b084      	sub	sp, #16
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	4603      	mov	r3, r0
 800f0a0:	603a      	str	r2, [r7, #0]
 800f0a2:	71fb      	strb	r3, [r7, #7]
 800f0a4:	460b      	mov	r3, r1
 800f0a6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800f0a8:	79fb      	ldrb	r3, [r7, #7]
 800f0aa:	4a09      	ldr	r2, [pc, #36]	; (800f0d0 <disk_ioctl+0x38>)
 800f0ac:	009b      	lsls	r3, r3, #2
 800f0ae:	4413      	add	r3, r2
 800f0b0:	685b      	ldr	r3, [r3, #4]
 800f0b2:	691b      	ldr	r3, [r3, #16]
 800f0b4:	79fa      	ldrb	r2, [r7, #7]
 800f0b6:	4906      	ldr	r1, [pc, #24]	; (800f0d0 <disk_ioctl+0x38>)
 800f0b8:	440a      	add	r2, r1
 800f0ba:	7a10      	ldrb	r0, [r2, #8]
 800f0bc:	79b9      	ldrb	r1, [r7, #6]
 800f0be:	683a      	ldr	r2, [r7, #0]
 800f0c0:	4798      	blx	r3
 800f0c2:	4603      	mov	r3, r0
 800f0c4:	73fb      	strb	r3, [r7, #15]
  return res;
 800f0c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0c8:	4618      	mov	r0, r3
 800f0ca:	3710      	adds	r7, #16
 800f0cc:	46bd      	mov	sp, r7
 800f0ce:	bd80      	pop	{r7, pc}
 800f0d0:	20033610 	.word	0x20033610

0800f0d4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800f0d4:	b480      	push	{r7}
 800f0d6:	b085      	sub	sp, #20
 800f0d8:	af00      	add	r7, sp, #0
 800f0da:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	3301      	adds	r3, #1
 800f0e0:	781b      	ldrb	r3, [r3, #0]
 800f0e2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800f0e4:	89fb      	ldrh	r3, [r7, #14]
 800f0e6:	021b      	lsls	r3, r3, #8
 800f0e8:	b21a      	sxth	r2, r3
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	781b      	ldrb	r3, [r3, #0]
 800f0ee:	b21b      	sxth	r3, r3
 800f0f0:	4313      	orrs	r3, r2
 800f0f2:	b21b      	sxth	r3, r3
 800f0f4:	81fb      	strh	r3, [r7, #14]
	return rv;
 800f0f6:	89fb      	ldrh	r3, [r7, #14]
}
 800f0f8:	4618      	mov	r0, r3
 800f0fa:	3714      	adds	r7, #20
 800f0fc:	46bd      	mov	sp, r7
 800f0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f102:	4770      	bx	lr

0800f104 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800f104:	b480      	push	{r7}
 800f106:	b085      	sub	sp, #20
 800f108:	af00      	add	r7, sp, #0
 800f10a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	3303      	adds	r3, #3
 800f110:	781b      	ldrb	r3, [r3, #0]
 800f112:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	021b      	lsls	r3, r3, #8
 800f118:	687a      	ldr	r2, [r7, #4]
 800f11a:	3202      	adds	r2, #2
 800f11c:	7812      	ldrb	r2, [r2, #0]
 800f11e:	4313      	orrs	r3, r2
 800f120:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	021b      	lsls	r3, r3, #8
 800f126:	687a      	ldr	r2, [r7, #4]
 800f128:	3201      	adds	r2, #1
 800f12a:	7812      	ldrb	r2, [r2, #0]
 800f12c:	4313      	orrs	r3, r2
 800f12e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	021b      	lsls	r3, r3, #8
 800f134:	687a      	ldr	r2, [r7, #4]
 800f136:	7812      	ldrb	r2, [r2, #0]
 800f138:	4313      	orrs	r3, r2
 800f13a:	60fb      	str	r3, [r7, #12]
	return rv;
 800f13c:	68fb      	ldr	r3, [r7, #12]
}
 800f13e:	4618      	mov	r0, r3
 800f140:	3714      	adds	r7, #20
 800f142:	46bd      	mov	sp, r7
 800f144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f148:	4770      	bx	lr

0800f14a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800f14a:	b480      	push	{r7}
 800f14c:	b083      	sub	sp, #12
 800f14e:	af00      	add	r7, sp, #0
 800f150:	6078      	str	r0, [r7, #4]
 800f152:	460b      	mov	r3, r1
 800f154:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	1c5a      	adds	r2, r3, #1
 800f15a:	607a      	str	r2, [r7, #4]
 800f15c:	887a      	ldrh	r2, [r7, #2]
 800f15e:	b2d2      	uxtb	r2, r2
 800f160:	701a      	strb	r2, [r3, #0]
 800f162:	887b      	ldrh	r3, [r7, #2]
 800f164:	0a1b      	lsrs	r3, r3, #8
 800f166:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	1c5a      	adds	r2, r3, #1
 800f16c:	607a      	str	r2, [r7, #4]
 800f16e:	887a      	ldrh	r2, [r7, #2]
 800f170:	b2d2      	uxtb	r2, r2
 800f172:	701a      	strb	r2, [r3, #0]
}
 800f174:	bf00      	nop
 800f176:	370c      	adds	r7, #12
 800f178:	46bd      	mov	sp, r7
 800f17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f17e:	4770      	bx	lr

0800f180 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800f180:	b480      	push	{r7}
 800f182:	b083      	sub	sp, #12
 800f184:	af00      	add	r7, sp, #0
 800f186:	6078      	str	r0, [r7, #4]
 800f188:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	1c5a      	adds	r2, r3, #1
 800f18e:	607a      	str	r2, [r7, #4]
 800f190:	683a      	ldr	r2, [r7, #0]
 800f192:	b2d2      	uxtb	r2, r2
 800f194:	701a      	strb	r2, [r3, #0]
 800f196:	683b      	ldr	r3, [r7, #0]
 800f198:	0a1b      	lsrs	r3, r3, #8
 800f19a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	1c5a      	adds	r2, r3, #1
 800f1a0:	607a      	str	r2, [r7, #4]
 800f1a2:	683a      	ldr	r2, [r7, #0]
 800f1a4:	b2d2      	uxtb	r2, r2
 800f1a6:	701a      	strb	r2, [r3, #0]
 800f1a8:	683b      	ldr	r3, [r7, #0]
 800f1aa:	0a1b      	lsrs	r3, r3, #8
 800f1ac:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	1c5a      	adds	r2, r3, #1
 800f1b2:	607a      	str	r2, [r7, #4]
 800f1b4:	683a      	ldr	r2, [r7, #0]
 800f1b6:	b2d2      	uxtb	r2, r2
 800f1b8:	701a      	strb	r2, [r3, #0]
 800f1ba:	683b      	ldr	r3, [r7, #0]
 800f1bc:	0a1b      	lsrs	r3, r3, #8
 800f1be:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	1c5a      	adds	r2, r3, #1
 800f1c4:	607a      	str	r2, [r7, #4]
 800f1c6:	683a      	ldr	r2, [r7, #0]
 800f1c8:	b2d2      	uxtb	r2, r2
 800f1ca:	701a      	strb	r2, [r3, #0]
}
 800f1cc:	bf00      	nop
 800f1ce:	370c      	adds	r7, #12
 800f1d0:	46bd      	mov	sp, r7
 800f1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1d6:	4770      	bx	lr

0800f1d8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f1d8:	b480      	push	{r7}
 800f1da:	b087      	sub	sp, #28
 800f1dc:	af00      	add	r7, sp, #0
 800f1de:	60f8      	str	r0, [r7, #12]
 800f1e0:	60b9      	str	r1, [r7, #8]
 800f1e2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f1e8:	68bb      	ldr	r3, [r7, #8]
 800f1ea:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d00d      	beq.n	800f20e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800f1f2:	693a      	ldr	r2, [r7, #16]
 800f1f4:	1c53      	adds	r3, r2, #1
 800f1f6:	613b      	str	r3, [r7, #16]
 800f1f8:	697b      	ldr	r3, [r7, #20]
 800f1fa:	1c59      	adds	r1, r3, #1
 800f1fc:	6179      	str	r1, [r7, #20]
 800f1fe:	7812      	ldrb	r2, [r2, #0]
 800f200:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	3b01      	subs	r3, #1
 800f206:	607b      	str	r3, [r7, #4]
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d1f1      	bne.n	800f1f2 <mem_cpy+0x1a>
	}
}
 800f20e:	bf00      	nop
 800f210:	371c      	adds	r7, #28
 800f212:	46bd      	mov	sp, r7
 800f214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f218:	4770      	bx	lr

0800f21a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800f21a:	b480      	push	{r7}
 800f21c:	b087      	sub	sp, #28
 800f21e:	af00      	add	r7, sp, #0
 800f220:	60f8      	str	r0, [r7, #12]
 800f222:	60b9      	str	r1, [r7, #8]
 800f224:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800f22a:	697b      	ldr	r3, [r7, #20]
 800f22c:	1c5a      	adds	r2, r3, #1
 800f22e:	617a      	str	r2, [r7, #20]
 800f230:	68ba      	ldr	r2, [r7, #8]
 800f232:	b2d2      	uxtb	r2, r2
 800f234:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	3b01      	subs	r3, #1
 800f23a:	607b      	str	r3, [r7, #4]
 800f23c:	687b      	ldr	r3, [r7, #4]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d1f3      	bne.n	800f22a <mem_set+0x10>
}
 800f242:	bf00      	nop
 800f244:	371c      	adds	r7, #28
 800f246:	46bd      	mov	sp, r7
 800f248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f24c:	4770      	bx	lr

0800f24e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800f24e:	b480      	push	{r7}
 800f250:	b089      	sub	sp, #36	; 0x24
 800f252:	af00      	add	r7, sp, #0
 800f254:	60f8      	str	r0, [r7, #12]
 800f256:	60b9      	str	r1, [r7, #8]
 800f258:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800f25a:	68fb      	ldr	r3, [r7, #12]
 800f25c:	61fb      	str	r3, [r7, #28]
 800f25e:	68bb      	ldr	r3, [r7, #8]
 800f260:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800f262:	2300      	movs	r3, #0
 800f264:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800f266:	69fb      	ldr	r3, [r7, #28]
 800f268:	1c5a      	adds	r2, r3, #1
 800f26a:	61fa      	str	r2, [r7, #28]
 800f26c:	781b      	ldrb	r3, [r3, #0]
 800f26e:	4619      	mov	r1, r3
 800f270:	69bb      	ldr	r3, [r7, #24]
 800f272:	1c5a      	adds	r2, r3, #1
 800f274:	61ba      	str	r2, [r7, #24]
 800f276:	781b      	ldrb	r3, [r3, #0]
 800f278:	1acb      	subs	r3, r1, r3
 800f27a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	3b01      	subs	r3, #1
 800f280:	607b      	str	r3, [r7, #4]
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	2b00      	cmp	r3, #0
 800f286:	d002      	beq.n	800f28e <mem_cmp+0x40>
 800f288:	697b      	ldr	r3, [r7, #20]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d0eb      	beq.n	800f266 <mem_cmp+0x18>

	return r;
 800f28e:	697b      	ldr	r3, [r7, #20]
}
 800f290:	4618      	mov	r0, r3
 800f292:	3724      	adds	r7, #36	; 0x24
 800f294:	46bd      	mov	sp, r7
 800f296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f29a:	4770      	bx	lr

0800f29c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800f29c:	b480      	push	{r7}
 800f29e:	b083      	sub	sp, #12
 800f2a0:	af00      	add	r7, sp, #0
 800f2a2:	6078      	str	r0, [r7, #4]
 800f2a4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800f2a6:	e002      	b.n	800f2ae <chk_chr+0x12>
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	3301      	adds	r3, #1
 800f2ac:	607b      	str	r3, [r7, #4]
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	781b      	ldrb	r3, [r3, #0]
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d005      	beq.n	800f2c2 <chk_chr+0x26>
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	781b      	ldrb	r3, [r3, #0]
 800f2ba:	461a      	mov	r2, r3
 800f2bc:	683b      	ldr	r3, [r7, #0]
 800f2be:	4293      	cmp	r3, r2
 800f2c0:	d1f2      	bne.n	800f2a8 <chk_chr+0xc>
	return *str;
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	781b      	ldrb	r3, [r3, #0]
}
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	370c      	adds	r7, #12
 800f2ca:	46bd      	mov	sp, r7
 800f2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2d0:	4770      	bx	lr
	...

0800f2d4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f2d4:	b480      	push	{r7}
 800f2d6:	b085      	sub	sp, #20
 800f2d8:	af00      	add	r7, sp, #0
 800f2da:	6078      	str	r0, [r7, #4]
 800f2dc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f2de:	2300      	movs	r3, #0
 800f2e0:	60bb      	str	r3, [r7, #8]
 800f2e2:	68bb      	ldr	r3, [r7, #8]
 800f2e4:	60fb      	str	r3, [r7, #12]
 800f2e6:	e029      	b.n	800f33c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800f2e8:	4a27      	ldr	r2, [pc, #156]	; (800f388 <chk_lock+0xb4>)
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	011b      	lsls	r3, r3, #4
 800f2ee:	4413      	add	r3, r2
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d01d      	beq.n	800f332 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f2f6:	4a24      	ldr	r2, [pc, #144]	; (800f388 <chk_lock+0xb4>)
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	011b      	lsls	r3, r3, #4
 800f2fc:	4413      	add	r3, r2
 800f2fe:	681a      	ldr	r2, [r3, #0]
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	429a      	cmp	r2, r3
 800f306:	d116      	bne.n	800f336 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800f308:	4a1f      	ldr	r2, [pc, #124]	; (800f388 <chk_lock+0xb4>)
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	011b      	lsls	r3, r3, #4
 800f30e:	4413      	add	r3, r2
 800f310:	3304      	adds	r3, #4
 800f312:	681a      	ldr	r2, [r3, #0]
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f318:	429a      	cmp	r2, r3
 800f31a:	d10c      	bne.n	800f336 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f31c:	4a1a      	ldr	r2, [pc, #104]	; (800f388 <chk_lock+0xb4>)
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	011b      	lsls	r3, r3, #4
 800f322:	4413      	add	r3, r2
 800f324:	3308      	adds	r3, #8
 800f326:	681a      	ldr	r2, [r3, #0]
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800f32c:	429a      	cmp	r2, r3
 800f32e:	d102      	bne.n	800f336 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f330:	e007      	b.n	800f342 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800f332:	2301      	movs	r3, #1
 800f334:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f336:	68fb      	ldr	r3, [r7, #12]
 800f338:	3301      	adds	r3, #1
 800f33a:	60fb      	str	r3, [r7, #12]
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	2b01      	cmp	r3, #1
 800f340:	d9d2      	bls.n	800f2e8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	2b02      	cmp	r3, #2
 800f346:	d109      	bne.n	800f35c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f348:	68bb      	ldr	r3, [r7, #8]
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d102      	bne.n	800f354 <chk_lock+0x80>
 800f34e:	683b      	ldr	r3, [r7, #0]
 800f350:	2b02      	cmp	r3, #2
 800f352:	d101      	bne.n	800f358 <chk_lock+0x84>
 800f354:	2300      	movs	r3, #0
 800f356:	e010      	b.n	800f37a <chk_lock+0xa6>
 800f358:	2312      	movs	r3, #18
 800f35a:	e00e      	b.n	800f37a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800f35c:	683b      	ldr	r3, [r7, #0]
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d108      	bne.n	800f374 <chk_lock+0xa0>
 800f362:	4a09      	ldr	r2, [pc, #36]	; (800f388 <chk_lock+0xb4>)
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	011b      	lsls	r3, r3, #4
 800f368:	4413      	add	r3, r2
 800f36a:	330c      	adds	r3, #12
 800f36c:	881b      	ldrh	r3, [r3, #0]
 800f36e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f372:	d101      	bne.n	800f378 <chk_lock+0xa4>
 800f374:	2310      	movs	r3, #16
 800f376:	e000      	b.n	800f37a <chk_lock+0xa6>
 800f378:	2300      	movs	r3, #0
}
 800f37a:	4618      	mov	r0, r3
 800f37c:	3714      	adds	r7, #20
 800f37e:	46bd      	mov	sp, r7
 800f380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f384:	4770      	bx	lr
 800f386:	bf00      	nop
 800f388:	200335f0 	.word	0x200335f0

0800f38c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800f38c:	b480      	push	{r7}
 800f38e:	b083      	sub	sp, #12
 800f390:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f392:	2300      	movs	r3, #0
 800f394:	607b      	str	r3, [r7, #4]
 800f396:	e002      	b.n	800f39e <enq_lock+0x12>
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	3301      	adds	r3, #1
 800f39c:	607b      	str	r3, [r7, #4]
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	2b01      	cmp	r3, #1
 800f3a2:	d806      	bhi.n	800f3b2 <enq_lock+0x26>
 800f3a4:	4a09      	ldr	r2, [pc, #36]	; (800f3cc <enq_lock+0x40>)
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	011b      	lsls	r3, r3, #4
 800f3aa:	4413      	add	r3, r2
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d1f2      	bne.n	800f398 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	2b02      	cmp	r3, #2
 800f3b6:	bf14      	ite	ne
 800f3b8:	2301      	movne	r3, #1
 800f3ba:	2300      	moveq	r3, #0
 800f3bc:	b2db      	uxtb	r3, r3
}
 800f3be:	4618      	mov	r0, r3
 800f3c0:	370c      	adds	r7, #12
 800f3c2:	46bd      	mov	sp, r7
 800f3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c8:	4770      	bx	lr
 800f3ca:	bf00      	nop
 800f3cc:	200335f0 	.word	0x200335f0

0800f3d0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f3d0:	b480      	push	{r7}
 800f3d2:	b085      	sub	sp, #20
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	6078      	str	r0, [r7, #4]
 800f3d8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f3da:	2300      	movs	r3, #0
 800f3dc:	60fb      	str	r3, [r7, #12]
 800f3de:	e01f      	b.n	800f420 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800f3e0:	4a41      	ldr	r2, [pc, #260]	; (800f4e8 <inc_lock+0x118>)
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	011b      	lsls	r3, r3, #4
 800f3e6:	4413      	add	r3, r2
 800f3e8:	681a      	ldr	r2, [r3, #0]
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	681b      	ldr	r3, [r3, #0]
 800f3ee:	429a      	cmp	r2, r3
 800f3f0:	d113      	bne.n	800f41a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800f3f2:	4a3d      	ldr	r2, [pc, #244]	; (800f4e8 <inc_lock+0x118>)
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	011b      	lsls	r3, r3, #4
 800f3f8:	4413      	add	r3, r2
 800f3fa:	3304      	adds	r3, #4
 800f3fc:	681a      	ldr	r2, [r3, #0]
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800f402:	429a      	cmp	r2, r3
 800f404:	d109      	bne.n	800f41a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800f406:	4a38      	ldr	r2, [pc, #224]	; (800f4e8 <inc_lock+0x118>)
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	011b      	lsls	r3, r3, #4
 800f40c:	4413      	add	r3, r2
 800f40e:	3308      	adds	r3, #8
 800f410:	681a      	ldr	r2, [r3, #0]
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800f416:	429a      	cmp	r2, r3
 800f418:	d006      	beq.n	800f428 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	3301      	adds	r3, #1
 800f41e:	60fb      	str	r3, [r7, #12]
 800f420:	68fb      	ldr	r3, [r7, #12]
 800f422:	2b01      	cmp	r3, #1
 800f424:	d9dc      	bls.n	800f3e0 <inc_lock+0x10>
 800f426:	e000      	b.n	800f42a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800f428:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800f42a:	68fb      	ldr	r3, [r7, #12]
 800f42c:	2b02      	cmp	r3, #2
 800f42e:	d132      	bne.n	800f496 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f430:	2300      	movs	r3, #0
 800f432:	60fb      	str	r3, [r7, #12]
 800f434:	e002      	b.n	800f43c <inc_lock+0x6c>
 800f436:	68fb      	ldr	r3, [r7, #12]
 800f438:	3301      	adds	r3, #1
 800f43a:	60fb      	str	r3, [r7, #12]
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	2b01      	cmp	r3, #1
 800f440:	d806      	bhi.n	800f450 <inc_lock+0x80>
 800f442:	4a29      	ldr	r2, [pc, #164]	; (800f4e8 <inc_lock+0x118>)
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	011b      	lsls	r3, r3, #4
 800f448:	4413      	add	r3, r2
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d1f2      	bne.n	800f436 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	2b02      	cmp	r3, #2
 800f454:	d101      	bne.n	800f45a <inc_lock+0x8a>
 800f456:	2300      	movs	r3, #0
 800f458:	e040      	b.n	800f4dc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	681a      	ldr	r2, [r3, #0]
 800f45e:	4922      	ldr	r1, [pc, #136]	; (800f4e8 <inc_lock+0x118>)
 800f460:	68fb      	ldr	r3, [r7, #12]
 800f462:	011b      	lsls	r3, r3, #4
 800f464:	440b      	add	r3, r1
 800f466:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	689a      	ldr	r2, [r3, #8]
 800f46c:	491e      	ldr	r1, [pc, #120]	; (800f4e8 <inc_lock+0x118>)
 800f46e:	68fb      	ldr	r3, [r7, #12]
 800f470:	011b      	lsls	r3, r3, #4
 800f472:	440b      	add	r3, r1
 800f474:	3304      	adds	r3, #4
 800f476:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	695a      	ldr	r2, [r3, #20]
 800f47c:	491a      	ldr	r1, [pc, #104]	; (800f4e8 <inc_lock+0x118>)
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	011b      	lsls	r3, r3, #4
 800f482:	440b      	add	r3, r1
 800f484:	3308      	adds	r3, #8
 800f486:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800f488:	4a17      	ldr	r2, [pc, #92]	; (800f4e8 <inc_lock+0x118>)
 800f48a:	68fb      	ldr	r3, [r7, #12]
 800f48c:	011b      	lsls	r3, r3, #4
 800f48e:	4413      	add	r3, r2
 800f490:	330c      	adds	r3, #12
 800f492:	2200      	movs	r2, #0
 800f494:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800f496:	683b      	ldr	r3, [r7, #0]
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d009      	beq.n	800f4b0 <inc_lock+0xe0>
 800f49c:	4a12      	ldr	r2, [pc, #72]	; (800f4e8 <inc_lock+0x118>)
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	011b      	lsls	r3, r3, #4
 800f4a2:	4413      	add	r3, r2
 800f4a4:	330c      	adds	r3, #12
 800f4a6:	881b      	ldrh	r3, [r3, #0]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d001      	beq.n	800f4b0 <inc_lock+0xe0>
 800f4ac:	2300      	movs	r3, #0
 800f4ae:	e015      	b.n	800f4dc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800f4b0:	683b      	ldr	r3, [r7, #0]
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d108      	bne.n	800f4c8 <inc_lock+0xf8>
 800f4b6:	4a0c      	ldr	r2, [pc, #48]	; (800f4e8 <inc_lock+0x118>)
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	011b      	lsls	r3, r3, #4
 800f4bc:	4413      	add	r3, r2
 800f4be:	330c      	adds	r3, #12
 800f4c0:	881b      	ldrh	r3, [r3, #0]
 800f4c2:	3301      	adds	r3, #1
 800f4c4:	b29a      	uxth	r2, r3
 800f4c6:	e001      	b.n	800f4cc <inc_lock+0xfc>
 800f4c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f4cc:	4906      	ldr	r1, [pc, #24]	; (800f4e8 <inc_lock+0x118>)
 800f4ce:	68fb      	ldr	r3, [r7, #12]
 800f4d0:	011b      	lsls	r3, r3, #4
 800f4d2:	440b      	add	r3, r1
 800f4d4:	330c      	adds	r3, #12
 800f4d6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800f4d8:	68fb      	ldr	r3, [r7, #12]
 800f4da:	3301      	adds	r3, #1
}
 800f4dc:	4618      	mov	r0, r3
 800f4de:	3714      	adds	r7, #20
 800f4e0:	46bd      	mov	sp, r7
 800f4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4e6:	4770      	bx	lr
 800f4e8:	200335f0 	.word	0x200335f0

0800f4ec <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800f4ec:	b480      	push	{r7}
 800f4ee:	b085      	sub	sp, #20
 800f4f0:	af00      	add	r7, sp, #0
 800f4f2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	3b01      	subs	r3, #1
 800f4f8:	607b      	str	r3, [r7, #4]
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	2b01      	cmp	r3, #1
 800f4fe:	d825      	bhi.n	800f54c <dec_lock+0x60>
		n = Files[i].ctr;
 800f500:	4a17      	ldr	r2, [pc, #92]	; (800f560 <dec_lock+0x74>)
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	011b      	lsls	r3, r3, #4
 800f506:	4413      	add	r3, r2
 800f508:	330c      	adds	r3, #12
 800f50a:	881b      	ldrh	r3, [r3, #0]
 800f50c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800f50e:	89fb      	ldrh	r3, [r7, #14]
 800f510:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f514:	d101      	bne.n	800f51a <dec_lock+0x2e>
 800f516:	2300      	movs	r3, #0
 800f518:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800f51a:	89fb      	ldrh	r3, [r7, #14]
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d002      	beq.n	800f526 <dec_lock+0x3a>
 800f520:	89fb      	ldrh	r3, [r7, #14]
 800f522:	3b01      	subs	r3, #1
 800f524:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800f526:	4a0e      	ldr	r2, [pc, #56]	; (800f560 <dec_lock+0x74>)
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	011b      	lsls	r3, r3, #4
 800f52c:	4413      	add	r3, r2
 800f52e:	330c      	adds	r3, #12
 800f530:	89fa      	ldrh	r2, [r7, #14]
 800f532:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f534:	89fb      	ldrh	r3, [r7, #14]
 800f536:	2b00      	cmp	r3, #0
 800f538:	d105      	bne.n	800f546 <dec_lock+0x5a>
 800f53a:	4a09      	ldr	r2, [pc, #36]	; (800f560 <dec_lock+0x74>)
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	011b      	lsls	r3, r3, #4
 800f540:	4413      	add	r3, r2
 800f542:	2200      	movs	r2, #0
 800f544:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800f546:	2300      	movs	r3, #0
 800f548:	737b      	strb	r3, [r7, #13]
 800f54a:	e001      	b.n	800f550 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800f54c:	2302      	movs	r3, #2
 800f54e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800f550:	7b7b      	ldrb	r3, [r7, #13]
}
 800f552:	4618      	mov	r0, r3
 800f554:	3714      	adds	r7, #20
 800f556:	46bd      	mov	sp, r7
 800f558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f55c:	4770      	bx	lr
 800f55e:	bf00      	nop
 800f560:	200335f0 	.word	0x200335f0

0800f564 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800f564:	b480      	push	{r7}
 800f566:	b085      	sub	sp, #20
 800f568:	af00      	add	r7, sp, #0
 800f56a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800f56c:	2300      	movs	r3, #0
 800f56e:	60fb      	str	r3, [r7, #12]
 800f570:	e010      	b.n	800f594 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f572:	4a0d      	ldr	r2, [pc, #52]	; (800f5a8 <clear_lock+0x44>)
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	011b      	lsls	r3, r3, #4
 800f578:	4413      	add	r3, r2
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	687a      	ldr	r2, [r7, #4]
 800f57e:	429a      	cmp	r2, r3
 800f580:	d105      	bne.n	800f58e <clear_lock+0x2a>
 800f582:	4a09      	ldr	r2, [pc, #36]	; (800f5a8 <clear_lock+0x44>)
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	011b      	lsls	r3, r3, #4
 800f588:	4413      	add	r3, r2
 800f58a:	2200      	movs	r2, #0
 800f58c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	3301      	adds	r3, #1
 800f592:	60fb      	str	r3, [r7, #12]
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	2b01      	cmp	r3, #1
 800f598:	d9eb      	bls.n	800f572 <clear_lock+0xe>
	}
}
 800f59a:	bf00      	nop
 800f59c:	3714      	adds	r7, #20
 800f59e:	46bd      	mov	sp, r7
 800f5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a4:	4770      	bx	lr
 800f5a6:	bf00      	nop
 800f5a8:	200335f0 	.word	0x200335f0

0800f5ac <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800f5ac:	b580      	push	{r7, lr}
 800f5ae:	b086      	sub	sp, #24
 800f5b0:	af00      	add	r7, sp, #0
 800f5b2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800f5b4:	2300      	movs	r3, #0
 800f5b6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	78db      	ldrb	r3, [r3, #3]
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d034      	beq.n	800f62a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f5c4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	7858      	ldrb	r0, [r3, #1]
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f5d0:	2301      	movs	r3, #1
 800f5d2:	697a      	ldr	r2, [r7, #20]
 800f5d4:	f7ff fd40 	bl	800f058 <disk_write>
 800f5d8:	4603      	mov	r3, r0
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	d002      	beq.n	800f5e4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800f5de:	2301      	movs	r3, #1
 800f5e0:	73fb      	strb	r3, [r7, #15]
 800f5e2:	e022      	b.n	800f62a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	2200      	movs	r2, #0
 800f5e8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800f5ea:	687b      	ldr	r3, [r7, #4]
 800f5ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f5ee:	697a      	ldr	r2, [r7, #20]
 800f5f0:	1ad2      	subs	r2, r2, r3
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	6a1b      	ldr	r3, [r3, #32]
 800f5f6:	429a      	cmp	r2, r3
 800f5f8:	d217      	bcs.n	800f62a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	789b      	ldrb	r3, [r3, #2]
 800f5fe:	613b      	str	r3, [r7, #16]
 800f600:	e010      	b.n	800f624 <sync_window+0x78>
					wsect += fs->fsize;
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	6a1b      	ldr	r3, [r3, #32]
 800f606:	697a      	ldr	r2, [r7, #20]
 800f608:	4413      	add	r3, r2
 800f60a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	7858      	ldrb	r0, [r3, #1]
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f616:	2301      	movs	r3, #1
 800f618:	697a      	ldr	r2, [r7, #20]
 800f61a:	f7ff fd1d 	bl	800f058 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f61e:	693b      	ldr	r3, [r7, #16]
 800f620:	3b01      	subs	r3, #1
 800f622:	613b      	str	r3, [r7, #16]
 800f624:	693b      	ldr	r3, [r7, #16]
 800f626:	2b01      	cmp	r3, #1
 800f628:	d8eb      	bhi.n	800f602 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800f62a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f62c:	4618      	mov	r0, r3
 800f62e:	3718      	adds	r7, #24
 800f630:	46bd      	mov	sp, r7
 800f632:	bd80      	pop	{r7, pc}

0800f634 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800f634:	b580      	push	{r7, lr}
 800f636:	b084      	sub	sp, #16
 800f638:	af00      	add	r7, sp, #0
 800f63a:	6078      	str	r0, [r7, #4]
 800f63c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800f63e:	2300      	movs	r3, #0
 800f640:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f646:	683a      	ldr	r2, [r7, #0]
 800f648:	429a      	cmp	r2, r3
 800f64a:	d01b      	beq.n	800f684 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800f64c:	6878      	ldr	r0, [r7, #4]
 800f64e:	f7ff ffad 	bl	800f5ac <sync_window>
 800f652:	4603      	mov	r3, r0
 800f654:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800f656:	7bfb      	ldrb	r3, [r7, #15]
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d113      	bne.n	800f684 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	7858      	ldrb	r0, [r3, #1]
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f666:	2301      	movs	r3, #1
 800f668:	683a      	ldr	r2, [r7, #0]
 800f66a:	f7ff fcd5 	bl	800f018 <disk_read>
 800f66e:	4603      	mov	r3, r0
 800f670:	2b00      	cmp	r3, #0
 800f672:	d004      	beq.n	800f67e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800f674:	f04f 33ff 	mov.w	r3, #4294967295
 800f678:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800f67a:	2301      	movs	r3, #1
 800f67c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	683a      	ldr	r2, [r7, #0]
 800f682:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800f684:	7bfb      	ldrb	r3, [r7, #15]
}
 800f686:	4618      	mov	r0, r3
 800f688:	3710      	adds	r7, #16
 800f68a:	46bd      	mov	sp, r7
 800f68c:	bd80      	pop	{r7, pc}
	...

0800f690 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800f690:	b580      	push	{r7, lr}
 800f692:	b084      	sub	sp, #16
 800f694:	af00      	add	r7, sp, #0
 800f696:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800f698:	6878      	ldr	r0, [r7, #4]
 800f69a:	f7ff ff87 	bl	800f5ac <sync_window>
 800f69e:	4603      	mov	r3, r0
 800f6a0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f6a2:	7bfb      	ldrb	r3, [r7, #15]
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d159      	bne.n	800f75c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	781b      	ldrb	r3, [r3, #0]
 800f6ac:	2b03      	cmp	r3, #3
 800f6ae:	d149      	bne.n	800f744 <sync_fs+0xb4>
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	791b      	ldrb	r3, [r3, #4]
 800f6b4:	2b01      	cmp	r3, #1
 800f6b6:	d145      	bne.n	800f744 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	899b      	ldrh	r3, [r3, #12]
 800f6c2:	461a      	mov	r2, r3
 800f6c4:	2100      	movs	r1, #0
 800f6c6:	f7ff fda8 	bl	800f21a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	3338      	adds	r3, #56	; 0x38
 800f6ce:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f6d2:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	f7ff fd37 	bl	800f14a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	3338      	adds	r3, #56	; 0x38
 800f6e0:	4921      	ldr	r1, [pc, #132]	; (800f768 <sync_fs+0xd8>)
 800f6e2:	4618      	mov	r0, r3
 800f6e4:	f7ff fd4c 	bl	800f180 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	3338      	adds	r3, #56	; 0x38
 800f6ec:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800f6f0:	491e      	ldr	r1, [pc, #120]	; (800f76c <sync_fs+0xdc>)
 800f6f2:	4618      	mov	r0, r3
 800f6f4:	f7ff fd44 	bl	800f180 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	3338      	adds	r3, #56	; 0x38
 800f6fc:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800f700:	687b      	ldr	r3, [r7, #4]
 800f702:	695b      	ldr	r3, [r3, #20]
 800f704:	4619      	mov	r1, r3
 800f706:	4610      	mov	r0, r2
 800f708:	f7ff fd3a 	bl	800f180 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	3338      	adds	r3, #56	; 0x38
 800f710:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	691b      	ldr	r3, [r3, #16]
 800f718:	4619      	mov	r1, r3
 800f71a:	4610      	mov	r0, r2
 800f71c:	f7ff fd30 	bl	800f180 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f724:	1c5a      	adds	r2, r3, #1
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800f72a:	687b      	ldr	r3, [r7, #4]
 800f72c:	7858      	ldrb	r0, [r3, #1]
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f738:	2301      	movs	r3, #1
 800f73a:	f7ff fc8d 	bl	800f058 <disk_write>
			fs->fsi_flag = 0;
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	2200      	movs	r2, #0
 800f742:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	785b      	ldrb	r3, [r3, #1]
 800f748:	2200      	movs	r2, #0
 800f74a:	2100      	movs	r1, #0
 800f74c:	4618      	mov	r0, r3
 800f74e:	f7ff fca3 	bl	800f098 <disk_ioctl>
 800f752:	4603      	mov	r3, r0
 800f754:	2b00      	cmp	r3, #0
 800f756:	d001      	beq.n	800f75c <sync_fs+0xcc>
 800f758:	2301      	movs	r3, #1
 800f75a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800f75c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f75e:	4618      	mov	r0, r3
 800f760:	3710      	adds	r7, #16
 800f762:	46bd      	mov	sp, r7
 800f764:	bd80      	pop	{r7, pc}
 800f766:	bf00      	nop
 800f768:	41615252 	.word	0x41615252
 800f76c:	61417272 	.word	0x61417272

0800f770 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800f770:	b480      	push	{r7}
 800f772:	b083      	sub	sp, #12
 800f774:	af00      	add	r7, sp, #0
 800f776:	6078      	str	r0, [r7, #4]
 800f778:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800f77a:	683b      	ldr	r3, [r7, #0]
 800f77c:	3b02      	subs	r3, #2
 800f77e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	69db      	ldr	r3, [r3, #28]
 800f784:	3b02      	subs	r3, #2
 800f786:	683a      	ldr	r2, [r7, #0]
 800f788:	429a      	cmp	r2, r3
 800f78a:	d301      	bcc.n	800f790 <clust2sect+0x20>
 800f78c:	2300      	movs	r3, #0
 800f78e:	e008      	b.n	800f7a2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	895b      	ldrh	r3, [r3, #10]
 800f794:	461a      	mov	r2, r3
 800f796:	683b      	ldr	r3, [r7, #0]
 800f798:	fb03 f202 	mul.w	r2, r3, r2
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f7a0:	4413      	add	r3, r2
}
 800f7a2:	4618      	mov	r0, r3
 800f7a4:	370c      	adds	r7, #12
 800f7a6:	46bd      	mov	sp, r7
 800f7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ac:	4770      	bx	lr

0800f7ae <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800f7ae:	b580      	push	{r7, lr}
 800f7b0:	b086      	sub	sp, #24
 800f7b2:	af00      	add	r7, sp, #0
 800f7b4:	6078      	str	r0, [r7, #4]
 800f7b6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800f7be:	683b      	ldr	r3, [r7, #0]
 800f7c0:	2b01      	cmp	r3, #1
 800f7c2:	d904      	bls.n	800f7ce <get_fat+0x20>
 800f7c4:	693b      	ldr	r3, [r7, #16]
 800f7c6:	69db      	ldr	r3, [r3, #28]
 800f7c8:	683a      	ldr	r2, [r7, #0]
 800f7ca:	429a      	cmp	r2, r3
 800f7cc:	d302      	bcc.n	800f7d4 <get_fat+0x26>
		val = 1;	/* Internal error */
 800f7ce:	2301      	movs	r3, #1
 800f7d0:	617b      	str	r3, [r7, #20]
 800f7d2:	e0b7      	b.n	800f944 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800f7d4:	f04f 33ff 	mov.w	r3, #4294967295
 800f7d8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800f7da:	693b      	ldr	r3, [r7, #16]
 800f7dc:	781b      	ldrb	r3, [r3, #0]
 800f7de:	2b02      	cmp	r3, #2
 800f7e0:	d05a      	beq.n	800f898 <get_fat+0xea>
 800f7e2:	2b03      	cmp	r3, #3
 800f7e4:	d07d      	beq.n	800f8e2 <get_fat+0x134>
 800f7e6:	2b01      	cmp	r3, #1
 800f7e8:	f040 80a2 	bne.w	800f930 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f7ec:	683b      	ldr	r3, [r7, #0]
 800f7ee:	60fb      	str	r3, [r7, #12]
 800f7f0:	68fb      	ldr	r3, [r7, #12]
 800f7f2:	085b      	lsrs	r3, r3, #1
 800f7f4:	68fa      	ldr	r2, [r7, #12]
 800f7f6:	4413      	add	r3, r2
 800f7f8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f7fa:	693b      	ldr	r3, [r7, #16]
 800f7fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f7fe:	693b      	ldr	r3, [r7, #16]
 800f800:	899b      	ldrh	r3, [r3, #12]
 800f802:	4619      	mov	r1, r3
 800f804:	68fb      	ldr	r3, [r7, #12]
 800f806:	fbb3 f3f1 	udiv	r3, r3, r1
 800f80a:	4413      	add	r3, r2
 800f80c:	4619      	mov	r1, r3
 800f80e:	6938      	ldr	r0, [r7, #16]
 800f810:	f7ff ff10 	bl	800f634 <move_window>
 800f814:	4603      	mov	r3, r0
 800f816:	2b00      	cmp	r3, #0
 800f818:	f040 808d 	bne.w	800f936 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	1c5a      	adds	r2, r3, #1
 800f820:	60fa      	str	r2, [r7, #12]
 800f822:	693a      	ldr	r2, [r7, #16]
 800f824:	8992      	ldrh	r2, [r2, #12]
 800f826:	fbb3 f1f2 	udiv	r1, r3, r2
 800f82a:	fb02 f201 	mul.w	r2, r2, r1
 800f82e:	1a9b      	subs	r3, r3, r2
 800f830:	693a      	ldr	r2, [r7, #16]
 800f832:	4413      	add	r3, r2
 800f834:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f838:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f83a:	693b      	ldr	r3, [r7, #16]
 800f83c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f83e:	693b      	ldr	r3, [r7, #16]
 800f840:	899b      	ldrh	r3, [r3, #12]
 800f842:	4619      	mov	r1, r3
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	fbb3 f3f1 	udiv	r3, r3, r1
 800f84a:	4413      	add	r3, r2
 800f84c:	4619      	mov	r1, r3
 800f84e:	6938      	ldr	r0, [r7, #16]
 800f850:	f7ff fef0 	bl	800f634 <move_window>
 800f854:	4603      	mov	r3, r0
 800f856:	2b00      	cmp	r3, #0
 800f858:	d16f      	bne.n	800f93a <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800f85a:	693b      	ldr	r3, [r7, #16]
 800f85c:	899b      	ldrh	r3, [r3, #12]
 800f85e:	461a      	mov	r2, r3
 800f860:	68fb      	ldr	r3, [r7, #12]
 800f862:	fbb3 f1f2 	udiv	r1, r3, r2
 800f866:	fb02 f201 	mul.w	r2, r2, r1
 800f86a:	1a9b      	subs	r3, r3, r2
 800f86c:	693a      	ldr	r2, [r7, #16]
 800f86e:	4413      	add	r3, r2
 800f870:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800f874:	021b      	lsls	r3, r3, #8
 800f876:	461a      	mov	r2, r3
 800f878:	68bb      	ldr	r3, [r7, #8]
 800f87a:	4313      	orrs	r3, r2
 800f87c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800f87e:	683b      	ldr	r3, [r7, #0]
 800f880:	f003 0301 	and.w	r3, r3, #1
 800f884:	2b00      	cmp	r3, #0
 800f886:	d002      	beq.n	800f88e <get_fat+0xe0>
 800f888:	68bb      	ldr	r3, [r7, #8]
 800f88a:	091b      	lsrs	r3, r3, #4
 800f88c:	e002      	b.n	800f894 <get_fat+0xe6>
 800f88e:	68bb      	ldr	r3, [r7, #8]
 800f890:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f894:	617b      	str	r3, [r7, #20]
			break;
 800f896:	e055      	b.n	800f944 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f898:	693b      	ldr	r3, [r7, #16]
 800f89a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f89c:	693b      	ldr	r3, [r7, #16]
 800f89e:	899b      	ldrh	r3, [r3, #12]
 800f8a0:	085b      	lsrs	r3, r3, #1
 800f8a2:	b29b      	uxth	r3, r3
 800f8a4:	4619      	mov	r1, r3
 800f8a6:	683b      	ldr	r3, [r7, #0]
 800f8a8:	fbb3 f3f1 	udiv	r3, r3, r1
 800f8ac:	4413      	add	r3, r2
 800f8ae:	4619      	mov	r1, r3
 800f8b0:	6938      	ldr	r0, [r7, #16]
 800f8b2:	f7ff febf 	bl	800f634 <move_window>
 800f8b6:	4603      	mov	r3, r0
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d140      	bne.n	800f93e <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800f8bc:	693b      	ldr	r3, [r7, #16]
 800f8be:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f8c2:	683b      	ldr	r3, [r7, #0]
 800f8c4:	005b      	lsls	r3, r3, #1
 800f8c6:	693a      	ldr	r2, [r7, #16]
 800f8c8:	8992      	ldrh	r2, [r2, #12]
 800f8ca:	fbb3 f0f2 	udiv	r0, r3, r2
 800f8ce:	fb02 f200 	mul.w	r2, r2, r0
 800f8d2:	1a9b      	subs	r3, r3, r2
 800f8d4:	440b      	add	r3, r1
 800f8d6:	4618      	mov	r0, r3
 800f8d8:	f7ff fbfc 	bl	800f0d4 <ld_word>
 800f8dc:	4603      	mov	r3, r0
 800f8de:	617b      	str	r3, [r7, #20]
			break;
 800f8e0:	e030      	b.n	800f944 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f8e2:	693b      	ldr	r3, [r7, #16]
 800f8e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f8e6:	693b      	ldr	r3, [r7, #16]
 800f8e8:	899b      	ldrh	r3, [r3, #12]
 800f8ea:	089b      	lsrs	r3, r3, #2
 800f8ec:	b29b      	uxth	r3, r3
 800f8ee:	4619      	mov	r1, r3
 800f8f0:	683b      	ldr	r3, [r7, #0]
 800f8f2:	fbb3 f3f1 	udiv	r3, r3, r1
 800f8f6:	4413      	add	r3, r2
 800f8f8:	4619      	mov	r1, r3
 800f8fa:	6938      	ldr	r0, [r7, #16]
 800f8fc:	f7ff fe9a 	bl	800f634 <move_window>
 800f900:	4603      	mov	r3, r0
 800f902:	2b00      	cmp	r3, #0
 800f904:	d11d      	bne.n	800f942 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800f906:	693b      	ldr	r3, [r7, #16]
 800f908:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f90c:	683b      	ldr	r3, [r7, #0]
 800f90e:	009b      	lsls	r3, r3, #2
 800f910:	693a      	ldr	r2, [r7, #16]
 800f912:	8992      	ldrh	r2, [r2, #12]
 800f914:	fbb3 f0f2 	udiv	r0, r3, r2
 800f918:	fb02 f200 	mul.w	r2, r2, r0
 800f91c:	1a9b      	subs	r3, r3, r2
 800f91e:	440b      	add	r3, r1
 800f920:	4618      	mov	r0, r3
 800f922:	f7ff fbef 	bl	800f104 <ld_dword>
 800f926:	4603      	mov	r3, r0
 800f928:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800f92c:	617b      	str	r3, [r7, #20]
			break;
 800f92e:	e009      	b.n	800f944 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800f930:	2301      	movs	r3, #1
 800f932:	617b      	str	r3, [r7, #20]
 800f934:	e006      	b.n	800f944 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f936:	bf00      	nop
 800f938:	e004      	b.n	800f944 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f93a:	bf00      	nop
 800f93c:	e002      	b.n	800f944 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f93e:	bf00      	nop
 800f940:	e000      	b.n	800f944 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f942:	bf00      	nop
		}
	}

	return val;
 800f944:	697b      	ldr	r3, [r7, #20]
}
 800f946:	4618      	mov	r0, r3
 800f948:	3718      	adds	r7, #24
 800f94a:	46bd      	mov	sp, r7
 800f94c:	bd80      	pop	{r7, pc}

0800f94e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800f94e:	b590      	push	{r4, r7, lr}
 800f950:	b089      	sub	sp, #36	; 0x24
 800f952:	af00      	add	r7, sp, #0
 800f954:	60f8      	str	r0, [r7, #12]
 800f956:	60b9      	str	r1, [r7, #8]
 800f958:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800f95a:	2302      	movs	r3, #2
 800f95c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800f95e:	68bb      	ldr	r3, [r7, #8]
 800f960:	2b01      	cmp	r3, #1
 800f962:	f240 8106 	bls.w	800fb72 <put_fat+0x224>
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	69db      	ldr	r3, [r3, #28]
 800f96a:	68ba      	ldr	r2, [r7, #8]
 800f96c:	429a      	cmp	r2, r3
 800f96e:	f080 8100 	bcs.w	800fb72 <put_fat+0x224>
		switch (fs->fs_type) {
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	781b      	ldrb	r3, [r3, #0]
 800f976:	2b02      	cmp	r3, #2
 800f978:	f000 8088 	beq.w	800fa8c <put_fat+0x13e>
 800f97c:	2b03      	cmp	r3, #3
 800f97e:	f000 80b0 	beq.w	800fae2 <put_fat+0x194>
 800f982:	2b01      	cmp	r3, #1
 800f984:	f040 80f5 	bne.w	800fb72 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800f988:	68bb      	ldr	r3, [r7, #8]
 800f98a:	61bb      	str	r3, [r7, #24]
 800f98c:	69bb      	ldr	r3, [r7, #24]
 800f98e:	085b      	lsrs	r3, r3, #1
 800f990:	69ba      	ldr	r2, [r7, #24]
 800f992:	4413      	add	r3, r2
 800f994:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f996:	68fb      	ldr	r3, [r7, #12]
 800f998:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	899b      	ldrh	r3, [r3, #12]
 800f99e:	4619      	mov	r1, r3
 800f9a0:	69bb      	ldr	r3, [r7, #24]
 800f9a2:	fbb3 f3f1 	udiv	r3, r3, r1
 800f9a6:	4413      	add	r3, r2
 800f9a8:	4619      	mov	r1, r3
 800f9aa:	68f8      	ldr	r0, [r7, #12]
 800f9ac:	f7ff fe42 	bl	800f634 <move_window>
 800f9b0:	4603      	mov	r3, r0
 800f9b2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f9b4:	7ffb      	ldrb	r3, [r7, #31]
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	f040 80d4 	bne.w	800fb64 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800f9c2:	69bb      	ldr	r3, [r7, #24]
 800f9c4:	1c5a      	adds	r2, r3, #1
 800f9c6:	61ba      	str	r2, [r7, #24]
 800f9c8:	68fa      	ldr	r2, [r7, #12]
 800f9ca:	8992      	ldrh	r2, [r2, #12]
 800f9cc:	fbb3 f0f2 	udiv	r0, r3, r2
 800f9d0:	fb02 f200 	mul.w	r2, r2, r0
 800f9d4:	1a9b      	subs	r3, r3, r2
 800f9d6:	440b      	add	r3, r1
 800f9d8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f9da:	68bb      	ldr	r3, [r7, #8]
 800f9dc:	f003 0301 	and.w	r3, r3, #1
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d00d      	beq.n	800fa00 <put_fat+0xb2>
 800f9e4:	697b      	ldr	r3, [r7, #20]
 800f9e6:	781b      	ldrb	r3, [r3, #0]
 800f9e8:	b25b      	sxtb	r3, r3
 800f9ea:	f003 030f 	and.w	r3, r3, #15
 800f9ee:	b25a      	sxtb	r2, r3
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	b2db      	uxtb	r3, r3
 800f9f4:	011b      	lsls	r3, r3, #4
 800f9f6:	b25b      	sxtb	r3, r3
 800f9f8:	4313      	orrs	r3, r2
 800f9fa:	b25b      	sxtb	r3, r3
 800f9fc:	b2db      	uxtb	r3, r3
 800f9fe:	e001      	b.n	800fa04 <put_fat+0xb6>
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	b2db      	uxtb	r3, r3
 800fa04:	697a      	ldr	r2, [r7, #20]
 800fa06:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fa08:	68fb      	ldr	r3, [r7, #12]
 800fa0a:	2201      	movs	r2, #1
 800fa0c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	899b      	ldrh	r3, [r3, #12]
 800fa16:	4619      	mov	r1, r3
 800fa18:	69bb      	ldr	r3, [r7, #24]
 800fa1a:	fbb3 f3f1 	udiv	r3, r3, r1
 800fa1e:	4413      	add	r3, r2
 800fa20:	4619      	mov	r1, r3
 800fa22:	68f8      	ldr	r0, [r7, #12]
 800fa24:	f7ff fe06 	bl	800f634 <move_window>
 800fa28:	4603      	mov	r3, r0
 800fa2a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fa2c:	7ffb      	ldrb	r3, [r7, #31]
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	f040 809a 	bne.w	800fb68 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	899b      	ldrh	r3, [r3, #12]
 800fa3e:	461a      	mov	r2, r3
 800fa40:	69bb      	ldr	r3, [r7, #24]
 800fa42:	fbb3 f0f2 	udiv	r0, r3, r2
 800fa46:	fb02 f200 	mul.w	r2, r2, r0
 800fa4a:	1a9b      	subs	r3, r3, r2
 800fa4c:	440b      	add	r3, r1
 800fa4e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800fa50:	68bb      	ldr	r3, [r7, #8]
 800fa52:	f003 0301 	and.w	r3, r3, #1
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d003      	beq.n	800fa62 <put_fat+0x114>
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	091b      	lsrs	r3, r3, #4
 800fa5e:	b2db      	uxtb	r3, r3
 800fa60:	e00e      	b.n	800fa80 <put_fat+0x132>
 800fa62:	697b      	ldr	r3, [r7, #20]
 800fa64:	781b      	ldrb	r3, [r3, #0]
 800fa66:	b25b      	sxtb	r3, r3
 800fa68:	f023 030f 	bic.w	r3, r3, #15
 800fa6c:	b25a      	sxtb	r2, r3
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	0a1b      	lsrs	r3, r3, #8
 800fa72:	b25b      	sxtb	r3, r3
 800fa74:	f003 030f 	and.w	r3, r3, #15
 800fa78:	b25b      	sxtb	r3, r3
 800fa7a:	4313      	orrs	r3, r2
 800fa7c:	b25b      	sxtb	r3, r3
 800fa7e:	b2db      	uxtb	r3, r3
 800fa80:	697a      	ldr	r2, [r7, #20]
 800fa82:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	2201      	movs	r2, #1
 800fa88:	70da      	strb	r2, [r3, #3]
			break;
 800fa8a:	e072      	b.n	800fb72 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	899b      	ldrh	r3, [r3, #12]
 800fa94:	085b      	lsrs	r3, r3, #1
 800fa96:	b29b      	uxth	r3, r3
 800fa98:	4619      	mov	r1, r3
 800fa9a:	68bb      	ldr	r3, [r7, #8]
 800fa9c:	fbb3 f3f1 	udiv	r3, r3, r1
 800faa0:	4413      	add	r3, r2
 800faa2:	4619      	mov	r1, r3
 800faa4:	68f8      	ldr	r0, [r7, #12]
 800faa6:	f7ff fdc5 	bl	800f634 <move_window>
 800faaa:	4603      	mov	r3, r0
 800faac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800faae:	7ffb      	ldrb	r3, [r7, #31]
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d15b      	bne.n	800fb6c <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800faba:	68bb      	ldr	r3, [r7, #8]
 800fabc:	005b      	lsls	r3, r3, #1
 800fabe:	68fa      	ldr	r2, [r7, #12]
 800fac0:	8992      	ldrh	r2, [r2, #12]
 800fac2:	fbb3 f0f2 	udiv	r0, r3, r2
 800fac6:	fb02 f200 	mul.w	r2, r2, r0
 800faca:	1a9b      	subs	r3, r3, r2
 800facc:	440b      	add	r3, r1
 800face:	687a      	ldr	r2, [r7, #4]
 800fad0:	b292      	uxth	r2, r2
 800fad2:	4611      	mov	r1, r2
 800fad4:	4618      	mov	r0, r3
 800fad6:	f7ff fb38 	bl	800f14a <st_word>
			fs->wflag = 1;
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	2201      	movs	r2, #1
 800fade:	70da      	strb	r2, [r3, #3]
			break;
 800fae0:	e047      	b.n	800fb72 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	899b      	ldrh	r3, [r3, #12]
 800faea:	089b      	lsrs	r3, r3, #2
 800faec:	b29b      	uxth	r3, r3
 800faee:	4619      	mov	r1, r3
 800faf0:	68bb      	ldr	r3, [r7, #8]
 800faf2:	fbb3 f3f1 	udiv	r3, r3, r1
 800faf6:	4413      	add	r3, r2
 800faf8:	4619      	mov	r1, r3
 800fafa:	68f8      	ldr	r0, [r7, #12]
 800fafc:	f7ff fd9a 	bl	800f634 <move_window>
 800fb00:	4603      	mov	r3, r0
 800fb02:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fb04:	7ffb      	ldrb	r3, [r7, #31]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d132      	bne.n	800fb70 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fb16:	68bb      	ldr	r3, [r7, #8]
 800fb18:	009b      	lsls	r3, r3, #2
 800fb1a:	68fa      	ldr	r2, [r7, #12]
 800fb1c:	8992      	ldrh	r2, [r2, #12]
 800fb1e:	fbb3 f0f2 	udiv	r0, r3, r2
 800fb22:	fb02 f200 	mul.w	r2, r2, r0
 800fb26:	1a9b      	subs	r3, r3, r2
 800fb28:	440b      	add	r3, r1
 800fb2a:	4618      	mov	r0, r3
 800fb2c:	f7ff faea 	bl	800f104 <ld_dword>
 800fb30:	4603      	mov	r3, r0
 800fb32:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800fb36:	4323      	orrs	r3, r4
 800fb38:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fb40:	68bb      	ldr	r3, [r7, #8]
 800fb42:	009b      	lsls	r3, r3, #2
 800fb44:	68fa      	ldr	r2, [r7, #12]
 800fb46:	8992      	ldrh	r2, [r2, #12]
 800fb48:	fbb3 f0f2 	udiv	r0, r3, r2
 800fb4c:	fb02 f200 	mul.w	r2, r2, r0
 800fb50:	1a9b      	subs	r3, r3, r2
 800fb52:	440b      	add	r3, r1
 800fb54:	6879      	ldr	r1, [r7, #4]
 800fb56:	4618      	mov	r0, r3
 800fb58:	f7ff fb12 	bl	800f180 <st_dword>
			fs->wflag = 1;
 800fb5c:	68fb      	ldr	r3, [r7, #12]
 800fb5e:	2201      	movs	r2, #1
 800fb60:	70da      	strb	r2, [r3, #3]
			break;
 800fb62:	e006      	b.n	800fb72 <put_fat+0x224>
			if (res != FR_OK) break;
 800fb64:	bf00      	nop
 800fb66:	e004      	b.n	800fb72 <put_fat+0x224>
			if (res != FR_OK) break;
 800fb68:	bf00      	nop
 800fb6a:	e002      	b.n	800fb72 <put_fat+0x224>
			if (res != FR_OK) break;
 800fb6c:	bf00      	nop
 800fb6e:	e000      	b.n	800fb72 <put_fat+0x224>
			if (res != FR_OK) break;
 800fb70:	bf00      	nop
		}
	}
	return res;
 800fb72:	7ffb      	ldrb	r3, [r7, #31]
}
 800fb74:	4618      	mov	r0, r3
 800fb76:	3724      	adds	r7, #36	; 0x24
 800fb78:	46bd      	mov	sp, r7
 800fb7a:	bd90      	pop	{r4, r7, pc}

0800fb7c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800fb7c:	b580      	push	{r7, lr}
 800fb7e:	b088      	sub	sp, #32
 800fb80:	af00      	add	r7, sp, #0
 800fb82:	60f8      	str	r0, [r7, #12]
 800fb84:	60b9      	str	r1, [r7, #8]
 800fb86:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800fb88:	2300      	movs	r3, #0
 800fb8a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	681b      	ldr	r3, [r3, #0]
 800fb90:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800fb92:	68bb      	ldr	r3, [r7, #8]
 800fb94:	2b01      	cmp	r3, #1
 800fb96:	d904      	bls.n	800fba2 <remove_chain+0x26>
 800fb98:	69bb      	ldr	r3, [r7, #24]
 800fb9a:	69db      	ldr	r3, [r3, #28]
 800fb9c:	68ba      	ldr	r2, [r7, #8]
 800fb9e:	429a      	cmp	r2, r3
 800fba0:	d301      	bcc.n	800fba6 <remove_chain+0x2a>
 800fba2:	2302      	movs	r3, #2
 800fba4:	e04b      	b.n	800fc3e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d00c      	beq.n	800fbc6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800fbac:	f04f 32ff 	mov.w	r2, #4294967295
 800fbb0:	6879      	ldr	r1, [r7, #4]
 800fbb2:	69b8      	ldr	r0, [r7, #24]
 800fbb4:	f7ff fecb 	bl	800f94e <put_fat>
 800fbb8:	4603      	mov	r3, r0
 800fbba:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800fbbc:	7ffb      	ldrb	r3, [r7, #31]
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d001      	beq.n	800fbc6 <remove_chain+0x4a>
 800fbc2:	7ffb      	ldrb	r3, [r7, #31]
 800fbc4:	e03b      	b.n	800fc3e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800fbc6:	68b9      	ldr	r1, [r7, #8]
 800fbc8:	68f8      	ldr	r0, [r7, #12]
 800fbca:	f7ff fdf0 	bl	800f7ae <get_fat>
 800fbce:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800fbd0:	697b      	ldr	r3, [r7, #20]
 800fbd2:	2b00      	cmp	r3, #0
 800fbd4:	d031      	beq.n	800fc3a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800fbd6:	697b      	ldr	r3, [r7, #20]
 800fbd8:	2b01      	cmp	r3, #1
 800fbda:	d101      	bne.n	800fbe0 <remove_chain+0x64>
 800fbdc:	2302      	movs	r3, #2
 800fbde:	e02e      	b.n	800fc3e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800fbe0:	697b      	ldr	r3, [r7, #20]
 800fbe2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbe6:	d101      	bne.n	800fbec <remove_chain+0x70>
 800fbe8:	2301      	movs	r3, #1
 800fbea:	e028      	b.n	800fc3e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800fbec:	2200      	movs	r2, #0
 800fbee:	68b9      	ldr	r1, [r7, #8]
 800fbf0:	69b8      	ldr	r0, [r7, #24]
 800fbf2:	f7ff feac 	bl	800f94e <put_fat>
 800fbf6:	4603      	mov	r3, r0
 800fbf8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800fbfa:	7ffb      	ldrb	r3, [r7, #31]
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d001      	beq.n	800fc04 <remove_chain+0x88>
 800fc00:	7ffb      	ldrb	r3, [r7, #31]
 800fc02:	e01c      	b.n	800fc3e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800fc04:	69bb      	ldr	r3, [r7, #24]
 800fc06:	695a      	ldr	r2, [r3, #20]
 800fc08:	69bb      	ldr	r3, [r7, #24]
 800fc0a:	69db      	ldr	r3, [r3, #28]
 800fc0c:	3b02      	subs	r3, #2
 800fc0e:	429a      	cmp	r2, r3
 800fc10:	d20b      	bcs.n	800fc2a <remove_chain+0xae>
			fs->free_clst++;
 800fc12:	69bb      	ldr	r3, [r7, #24]
 800fc14:	695b      	ldr	r3, [r3, #20]
 800fc16:	1c5a      	adds	r2, r3, #1
 800fc18:	69bb      	ldr	r3, [r7, #24]
 800fc1a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800fc1c:	69bb      	ldr	r3, [r7, #24]
 800fc1e:	791b      	ldrb	r3, [r3, #4]
 800fc20:	f043 0301 	orr.w	r3, r3, #1
 800fc24:	b2da      	uxtb	r2, r3
 800fc26:	69bb      	ldr	r3, [r7, #24]
 800fc28:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800fc2a:	697b      	ldr	r3, [r7, #20]
 800fc2c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800fc2e:	69bb      	ldr	r3, [r7, #24]
 800fc30:	69db      	ldr	r3, [r3, #28]
 800fc32:	68ba      	ldr	r2, [r7, #8]
 800fc34:	429a      	cmp	r2, r3
 800fc36:	d3c6      	bcc.n	800fbc6 <remove_chain+0x4a>
 800fc38:	e000      	b.n	800fc3c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800fc3a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800fc3c:	2300      	movs	r3, #0
}
 800fc3e:	4618      	mov	r0, r3
 800fc40:	3720      	adds	r7, #32
 800fc42:	46bd      	mov	sp, r7
 800fc44:	bd80      	pop	{r7, pc}

0800fc46 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800fc46:	b580      	push	{r7, lr}
 800fc48:	b088      	sub	sp, #32
 800fc4a:	af00      	add	r7, sp, #0
 800fc4c:	6078      	str	r0, [r7, #4]
 800fc4e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800fc56:	683b      	ldr	r3, [r7, #0]
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d10d      	bne.n	800fc78 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800fc5c:	693b      	ldr	r3, [r7, #16]
 800fc5e:	691b      	ldr	r3, [r3, #16]
 800fc60:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800fc62:	69bb      	ldr	r3, [r7, #24]
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d004      	beq.n	800fc72 <create_chain+0x2c>
 800fc68:	693b      	ldr	r3, [r7, #16]
 800fc6a:	69db      	ldr	r3, [r3, #28]
 800fc6c:	69ba      	ldr	r2, [r7, #24]
 800fc6e:	429a      	cmp	r2, r3
 800fc70:	d31b      	bcc.n	800fcaa <create_chain+0x64>
 800fc72:	2301      	movs	r3, #1
 800fc74:	61bb      	str	r3, [r7, #24]
 800fc76:	e018      	b.n	800fcaa <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800fc78:	6839      	ldr	r1, [r7, #0]
 800fc7a:	6878      	ldr	r0, [r7, #4]
 800fc7c:	f7ff fd97 	bl	800f7ae <get_fat>
 800fc80:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800fc82:	68fb      	ldr	r3, [r7, #12]
 800fc84:	2b01      	cmp	r3, #1
 800fc86:	d801      	bhi.n	800fc8c <create_chain+0x46>
 800fc88:	2301      	movs	r3, #1
 800fc8a:	e070      	b.n	800fd6e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800fc8c:	68fb      	ldr	r3, [r7, #12]
 800fc8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc92:	d101      	bne.n	800fc98 <create_chain+0x52>
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	e06a      	b.n	800fd6e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800fc98:	693b      	ldr	r3, [r7, #16]
 800fc9a:	69db      	ldr	r3, [r3, #28]
 800fc9c:	68fa      	ldr	r2, [r7, #12]
 800fc9e:	429a      	cmp	r2, r3
 800fca0:	d201      	bcs.n	800fca6 <create_chain+0x60>
 800fca2:	68fb      	ldr	r3, [r7, #12]
 800fca4:	e063      	b.n	800fd6e <create_chain+0x128>
		scl = clst;
 800fca6:	683b      	ldr	r3, [r7, #0]
 800fca8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800fcaa:	69bb      	ldr	r3, [r7, #24]
 800fcac:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800fcae:	69fb      	ldr	r3, [r7, #28]
 800fcb0:	3301      	adds	r3, #1
 800fcb2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800fcb4:	693b      	ldr	r3, [r7, #16]
 800fcb6:	69db      	ldr	r3, [r3, #28]
 800fcb8:	69fa      	ldr	r2, [r7, #28]
 800fcba:	429a      	cmp	r2, r3
 800fcbc:	d307      	bcc.n	800fcce <create_chain+0x88>
				ncl = 2;
 800fcbe:	2302      	movs	r3, #2
 800fcc0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800fcc2:	69fa      	ldr	r2, [r7, #28]
 800fcc4:	69bb      	ldr	r3, [r7, #24]
 800fcc6:	429a      	cmp	r2, r3
 800fcc8:	d901      	bls.n	800fcce <create_chain+0x88>
 800fcca:	2300      	movs	r3, #0
 800fccc:	e04f      	b.n	800fd6e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800fcce:	69f9      	ldr	r1, [r7, #28]
 800fcd0:	6878      	ldr	r0, [r7, #4]
 800fcd2:	f7ff fd6c 	bl	800f7ae <get_fat>
 800fcd6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d00e      	beq.n	800fcfc <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	2b01      	cmp	r3, #1
 800fce2:	d003      	beq.n	800fcec <create_chain+0xa6>
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcea:	d101      	bne.n	800fcf0 <create_chain+0xaa>
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	e03e      	b.n	800fd6e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800fcf0:	69fa      	ldr	r2, [r7, #28]
 800fcf2:	69bb      	ldr	r3, [r7, #24]
 800fcf4:	429a      	cmp	r2, r3
 800fcf6:	d1da      	bne.n	800fcae <create_chain+0x68>
 800fcf8:	2300      	movs	r3, #0
 800fcfa:	e038      	b.n	800fd6e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800fcfc:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800fcfe:	f04f 32ff 	mov.w	r2, #4294967295
 800fd02:	69f9      	ldr	r1, [r7, #28]
 800fd04:	6938      	ldr	r0, [r7, #16]
 800fd06:	f7ff fe22 	bl	800f94e <put_fat>
 800fd0a:	4603      	mov	r3, r0
 800fd0c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800fd0e:	7dfb      	ldrb	r3, [r7, #23]
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d109      	bne.n	800fd28 <create_chain+0xe2>
 800fd14:	683b      	ldr	r3, [r7, #0]
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d006      	beq.n	800fd28 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800fd1a:	69fa      	ldr	r2, [r7, #28]
 800fd1c:	6839      	ldr	r1, [r7, #0]
 800fd1e:	6938      	ldr	r0, [r7, #16]
 800fd20:	f7ff fe15 	bl	800f94e <put_fat>
 800fd24:	4603      	mov	r3, r0
 800fd26:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800fd28:	7dfb      	ldrb	r3, [r7, #23]
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d116      	bne.n	800fd5c <create_chain+0x116>
		fs->last_clst = ncl;
 800fd2e:	693b      	ldr	r3, [r7, #16]
 800fd30:	69fa      	ldr	r2, [r7, #28]
 800fd32:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800fd34:	693b      	ldr	r3, [r7, #16]
 800fd36:	695a      	ldr	r2, [r3, #20]
 800fd38:	693b      	ldr	r3, [r7, #16]
 800fd3a:	69db      	ldr	r3, [r3, #28]
 800fd3c:	3b02      	subs	r3, #2
 800fd3e:	429a      	cmp	r2, r3
 800fd40:	d804      	bhi.n	800fd4c <create_chain+0x106>
 800fd42:	693b      	ldr	r3, [r7, #16]
 800fd44:	695b      	ldr	r3, [r3, #20]
 800fd46:	1e5a      	subs	r2, r3, #1
 800fd48:	693b      	ldr	r3, [r7, #16]
 800fd4a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800fd4c:	693b      	ldr	r3, [r7, #16]
 800fd4e:	791b      	ldrb	r3, [r3, #4]
 800fd50:	f043 0301 	orr.w	r3, r3, #1
 800fd54:	b2da      	uxtb	r2, r3
 800fd56:	693b      	ldr	r3, [r7, #16]
 800fd58:	711a      	strb	r2, [r3, #4]
 800fd5a:	e007      	b.n	800fd6c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800fd5c:	7dfb      	ldrb	r3, [r7, #23]
 800fd5e:	2b01      	cmp	r3, #1
 800fd60:	d102      	bne.n	800fd68 <create_chain+0x122>
 800fd62:	f04f 33ff 	mov.w	r3, #4294967295
 800fd66:	e000      	b.n	800fd6a <create_chain+0x124>
 800fd68:	2301      	movs	r3, #1
 800fd6a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800fd6c:	69fb      	ldr	r3, [r7, #28]
}
 800fd6e:	4618      	mov	r0, r3
 800fd70:	3720      	adds	r7, #32
 800fd72:	46bd      	mov	sp, r7
 800fd74:	bd80      	pop	{r7, pc}

0800fd76 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800fd76:	b480      	push	{r7}
 800fd78:	b087      	sub	sp, #28
 800fd7a:	af00      	add	r7, sp, #0
 800fd7c:	6078      	str	r0, [r7, #4]
 800fd7e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	681b      	ldr	r3, [r3, #0]
 800fd84:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800fd86:	687b      	ldr	r3, [r7, #4]
 800fd88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd8a:	3304      	adds	r3, #4
 800fd8c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	899b      	ldrh	r3, [r3, #12]
 800fd92:	461a      	mov	r2, r3
 800fd94:	683b      	ldr	r3, [r7, #0]
 800fd96:	fbb3 f3f2 	udiv	r3, r3, r2
 800fd9a:	68fa      	ldr	r2, [r7, #12]
 800fd9c:	8952      	ldrh	r2, [r2, #10]
 800fd9e:	fbb3 f3f2 	udiv	r3, r3, r2
 800fda2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800fda4:	693b      	ldr	r3, [r7, #16]
 800fda6:	1d1a      	adds	r2, r3, #4
 800fda8:	613a      	str	r2, [r7, #16]
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800fdae:	68bb      	ldr	r3, [r7, #8]
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d101      	bne.n	800fdb8 <clmt_clust+0x42>
 800fdb4:	2300      	movs	r3, #0
 800fdb6:	e010      	b.n	800fdda <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800fdb8:	697a      	ldr	r2, [r7, #20]
 800fdba:	68bb      	ldr	r3, [r7, #8]
 800fdbc:	429a      	cmp	r2, r3
 800fdbe:	d307      	bcc.n	800fdd0 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800fdc0:	697a      	ldr	r2, [r7, #20]
 800fdc2:	68bb      	ldr	r3, [r7, #8]
 800fdc4:	1ad3      	subs	r3, r2, r3
 800fdc6:	617b      	str	r3, [r7, #20]
 800fdc8:	693b      	ldr	r3, [r7, #16]
 800fdca:	3304      	adds	r3, #4
 800fdcc:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800fdce:	e7e9      	b.n	800fda4 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800fdd0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800fdd2:	693b      	ldr	r3, [r7, #16]
 800fdd4:	681a      	ldr	r2, [r3, #0]
 800fdd6:	697b      	ldr	r3, [r7, #20]
 800fdd8:	4413      	add	r3, r2
}
 800fdda:	4618      	mov	r0, r3
 800fddc:	371c      	adds	r7, #28
 800fdde:	46bd      	mov	sp, r7
 800fde0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fde4:	4770      	bx	lr

0800fde6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800fde6:	b580      	push	{r7, lr}
 800fde8:	b086      	sub	sp, #24
 800fdea:	af00      	add	r7, sp, #0
 800fdec:	6078      	str	r0, [r7, #4]
 800fdee:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	681b      	ldr	r3, [r3, #0]
 800fdf4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800fdf6:	683b      	ldr	r3, [r7, #0]
 800fdf8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800fdfc:	d204      	bcs.n	800fe08 <dir_sdi+0x22>
 800fdfe:	683b      	ldr	r3, [r7, #0]
 800fe00:	f003 031f 	and.w	r3, r3, #31
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d001      	beq.n	800fe0c <dir_sdi+0x26>
		return FR_INT_ERR;
 800fe08:	2302      	movs	r3, #2
 800fe0a:	e071      	b.n	800fef0 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	683a      	ldr	r2, [r7, #0]
 800fe10:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	689b      	ldr	r3, [r3, #8]
 800fe16:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800fe18:	697b      	ldr	r3, [r7, #20]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d106      	bne.n	800fe2c <dir_sdi+0x46>
 800fe1e:	693b      	ldr	r3, [r7, #16]
 800fe20:	781b      	ldrb	r3, [r3, #0]
 800fe22:	2b02      	cmp	r3, #2
 800fe24:	d902      	bls.n	800fe2c <dir_sdi+0x46>
		clst = fs->dirbase;
 800fe26:	693b      	ldr	r3, [r7, #16]
 800fe28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe2a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800fe2c:	697b      	ldr	r3, [r7, #20]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d10c      	bne.n	800fe4c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800fe32:	683b      	ldr	r3, [r7, #0]
 800fe34:	095b      	lsrs	r3, r3, #5
 800fe36:	693a      	ldr	r2, [r7, #16]
 800fe38:	8912      	ldrh	r2, [r2, #8]
 800fe3a:	4293      	cmp	r3, r2
 800fe3c:	d301      	bcc.n	800fe42 <dir_sdi+0x5c>
 800fe3e:	2302      	movs	r3, #2
 800fe40:	e056      	b.n	800fef0 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800fe42:	693b      	ldr	r3, [r7, #16]
 800fe44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	61da      	str	r2, [r3, #28]
 800fe4a:	e02d      	b.n	800fea8 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800fe4c:	693b      	ldr	r3, [r7, #16]
 800fe4e:	895b      	ldrh	r3, [r3, #10]
 800fe50:	461a      	mov	r2, r3
 800fe52:	693b      	ldr	r3, [r7, #16]
 800fe54:	899b      	ldrh	r3, [r3, #12]
 800fe56:	fb03 f302 	mul.w	r3, r3, r2
 800fe5a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800fe5c:	e019      	b.n	800fe92 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	6979      	ldr	r1, [r7, #20]
 800fe62:	4618      	mov	r0, r3
 800fe64:	f7ff fca3 	bl	800f7ae <get_fat>
 800fe68:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800fe6a:	697b      	ldr	r3, [r7, #20]
 800fe6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe70:	d101      	bne.n	800fe76 <dir_sdi+0x90>
 800fe72:	2301      	movs	r3, #1
 800fe74:	e03c      	b.n	800fef0 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800fe76:	697b      	ldr	r3, [r7, #20]
 800fe78:	2b01      	cmp	r3, #1
 800fe7a:	d904      	bls.n	800fe86 <dir_sdi+0xa0>
 800fe7c:	693b      	ldr	r3, [r7, #16]
 800fe7e:	69db      	ldr	r3, [r3, #28]
 800fe80:	697a      	ldr	r2, [r7, #20]
 800fe82:	429a      	cmp	r2, r3
 800fe84:	d301      	bcc.n	800fe8a <dir_sdi+0xa4>
 800fe86:	2302      	movs	r3, #2
 800fe88:	e032      	b.n	800fef0 <dir_sdi+0x10a>
			ofs -= csz;
 800fe8a:	683a      	ldr	r2, [r7, #0]
 800fe8c:	68fb      	ldr	r3, [r7, #12]
 800fe8e:	1ad3      	subs	r3, r2, r3
 800fe90:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800fe92:	683a      	ldr	r2, [r7, #0]
 800fe94:	68fb      	ldr	r3, [r7, #12]
 800fe96:	429a      	cmp	r2, r3
 800fe98:	d2e1      	bcs.n	800fe5e <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800fe9a:	6979      	ldr	r1, [r7, #20]
 800fe9c:	6938      	ldr	r0, [r7, #16]
 800fe9e:	f7ff fc67 	bl	800f770 <clust2sect>
 800fea2:	4602      	mov	r2, r0
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	697a      	ldr	r2, [r7, #20]
 800feac:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	69db      	ldr	r3, [r3, #28]
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d101      	bne.n	800feba <dir_sdi+0xd4>
 800feb6:	2302      	movs	r3, #2
 800feb8:	e01a      	b.n	800fef0 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	69da      	ldr	r2, [r3, #28]
 800febe:	693b      	ldr	r3, [r7, #16]
 800fec0:	899b      	ldrh	r3, [r3, #12]
 800fec2:	4619      	mov	r1, r3
 800fec4:	683b      	ldr	r3, [r7, #0]
 800fec6:	fbb3 f3f1 	udiv	r3, r3, r1
 800feca:	441a      	add	r2, r3
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800fed0:	693b      	ldr	r3, [r7, #16]
 800fed2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800fed6:	693b      	ldr	r3, [r7, #16]
 800fed8:	899b      	ldrh	r3, [r3, #12]
 800feda:	461a      	mov	r2, r3
 800fedc:	683b      	ldr	r3, [r7, #0]
 800fede:	fbb3 f0f2 	udiv	r0, r3, r2
 800fee2:	fb02 f200 	mul.w	r2, r2, r0
 800fee6:	1a9b      	subs	r3, r3, r2
 800fee8:	18ca      	adds	r2, r1, r3
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800feee:	2300      	movs	r3, #0
}
 800fef0:	4618      	mov	r0, r3
 800fef2:	3718      	adds	r7, #24
 800fef4:	46bd      	mov	sp, r7
 800fef6:	bd80      	pop	{r7, pc}

0800fef8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800fef8:	b580      	push	{r7, lr}
 800fefa:	b086      	sub	sp, #24
 800fefc:	af00      	add	r7, sp, #0
 800fefe:	6078      	str	r0, [r7, #4]
 800ff00:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	695b      	ldr	r3, [r3, #20]
 800ff0c:	3320      	adds	r3, #32
 800ff0e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	69db      	ldr	r3, [r3, #28]
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d003      	beq.n	800ff20 <dir_next+0x28>
 800ff18:	68bb      	ldr	r3, [r7, #8]
 800ff1a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ff1e:	d301      	bcc.n	800ff24 <dir_next+0x2c>
 800ff20:	2304      	movs	r3, #4
 800ff22:	e0bb      	b.n	801009c <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800ff24:	68fb      	ldr	r3, [r7, #12]
 800ff26:	899b      	ldrh	r3, [r3, #12]
 800ff28:	461a      	mov	r2, r3
 800ff2a:	68bb      	ldr	r3, [r7, #8]
 800ff2c:	fbb3 f1f2 	udiv	r1, r3, r2
 800ff30:	fb02 f201 	mul.w	r2, r2, r1
 800ff34:	1a9b      	subs	r3, r3, r2
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	f040 809d 	bne.w	8010076 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	69db      	ldr	r3, [r3, #28]
 800ff40:	1c5a      	adds	r2, r3, #1
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800ff46:	687b      	ldr	r3, [r7, #4]
 800ff48:	699b      	ldr	r3, [r3, #24]
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d10b      	bne.n	800ff66 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800ff4e:	68bb      	ldr	r3, [r7, #8]
 800ff50:	095b      	lsrs	r3, r3, #5
 800ff52:	68fa      	ldr	r2, [r7, #12]
 800ff54:	8912      	ldrh	r2, [r2, #8]
 800ff56:	4293      	cmp	r3, r2
 800ff58:	f0c0 808d 	bcc.w	8010076 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	2200      	movs	r2, #0
 800ff60:	61da      	str	r2, [r3, #28]
 800ff62:	2304      	movs	r3, #4
 800ff64:	e09a      	b.n	801009c <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	899b      	ldrh	r3, [r3, #12]
 800ff6a:	461a      	mov	r2, r3
 800ff6c:	68bb      	ldr	r3, [r7, #8]
 800ff6e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ff72:	68fa      	ldr	r2, [r7, #12]
 800ff74:	8952      	ldrh	r2, [r2, #10]
 800ff76:	3a01      	subs	r2, #1
 800ff78:	4013      	ands	r3, r2
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d17b      	bne.n	8010076 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800ff7e:	687a      	ldr	r2, [r7, #4]
 800ff80:	687b      	ldr	r3, [r7, #4]
 800ff82:	699b      	ldr	r3, [r3, #24]
 800ff84:	4619      	mov	r1, r3
 800ff86:	4610      	mov	r0, r2
 800ff88:	f7ff fc11 	bl	800f7ae <get_fat>
 800ff8c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800ff8e:	697b      	ldr	r3, [r7, #20]
 800ff90:	2b01      	cmp	r3, #1
 800ff92:	d801      	bhi.n	800ff98 <dir_next+0xa0>
 800ff94:	2302      	movs	r3, #2
 800ff96:	e081      	b.n	801009c <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800ff98:	697b      	ldr	r3, [r7, #20]
 800ff9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff9e:	d101      	bne.n	800ffa4 <dir_next+0xac>
 800ffa0:	2301      	movs	r3, #1
 800ffa2:	e07b      	b.n	801009c <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	69db      	ldr	r3, [r3, #28]
 800ffa8:	697a      	ldr	r2, [r7, #20]
 800ffaa:	429a      	cmp	r2, r3
 800ffac:	d359      	bcc.n	8010062 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800ffae:	683b      	ldr	r3, [r7, #0]
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d104      	bne.n	800ffbe <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	2200      	movs	r2, #0
 800ffb8:	61da      	str	r2, [r3, #28]
 800ffba:	2304      	movs	r3, #4
 800ffbc:	e06e      	b.n	801009c <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ffbe:	687a      	ldr	r2, [r7, #4]
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	699b      	ldr	r3, [r3, #24]
 800ffc4:	4619      	mov	r1, r3
 800ffc6:	4610      	mov	r0, r2
 800ffc8:	f7ff fe3d 	bl	800fc46 <create_chain>
 800ffcc:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ffce:	697b      	ldr	r3, [r7, #20]
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	d101      	bne.n	800ffd8 <dir_next+0xe0>
 800ffd4:	2307      	movs	r3, #7
 800ffd6:	e061      	b.n	801009c <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ffd8:	697b      	ldr	r3, [r7, #20]
 800ffda:	2b01      	cmp	r3, #1
 800ffdc:	d101      	bne.n	800ffe2 <dir_next+0xea>
 800ffde:	2302      	movs	r3, #2
 800ffe0:	e05c      	b.n	801009c <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ffe2:	697b      	ldr	r3, [r7, #20]
 800ffe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffe8:	d101      	bne.n	800ffee <dir_next+0xf6>
 800ffea:	2301      	movs	r3, #1
 800ffec:	e056      	b.n	801009c <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ffee:	68f8      	ldr	r0, [r7, #12]
 800fff0:	f7ff fadc 	bl	800f5ac <sync_window>
 800fff4:	4603      	mov	r3, r0
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d001      	beq.n	800fffe <dir_next+0x106>
 800fffa:	2301      	movs	r3, #1
 800fffc:	e04e      	b.n	801009c <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800fffe:	68fb      	ldr	r3, [r7, #12]
 8010000:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	899b      	ldrh	r3, [r3, #12]
 8010008:	461a      	mov	r2, r3
 801000a:	2100      	movs	r1, #0
 801000c:	f7ff f905 	bl	800f21a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8010010:	2300      	movs	r3, #0
 8010012:	613b      	str	r3, [r7, #16]
 8010014:	6979      	ldr	r1, [r7, #20]
 8010016:	68f8      	ldr	r0, [r7, #12]
 8010018:	f7ff fbaa 	bl	800f770 <clust2sect>
 801001c:	4602      	mov	r2, r0
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	635a      	str	r2, [r3, #52]	; 0x34
 8010022:	e012      	b.n	801004a <dir_next+0x152>
						fs->wflag = 1;
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	2201      	movs	r2, #1
 8010028:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801002a:	68f8      	ldr	r0, [r7, #12]
 801002c:	f7ff fabe 	bl	800f5ac <sync_window>
 8010030:	4603      	mov	r3, r0
 8010032:	2b00      	cmp	r3, #0
 8010034:	d001      	beq.n	801003a <dir_next+0x142>
 8010036:	2301      	movs	r3, #1
 8010038:	e030      	b.n	801009c <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801003a:	693b      	ldr	r3, [r7, #16]
 801003c:	3301      	adds	r3, #1
 801003e:	613b      	str	r3, [r7, #16]
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010044:	1c5a      	adds	r2, r3, #1
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	635a      	str	r2, [r3, #52]	; 0x34
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	895b      	ldrh	r3, [r3, #10]
 801004e:	461a      	mov	r2, r3
 8010050:	693b      	ldr	r3, [r7, #16]
 8010052:	4293      	cmp	r3, r2
 8010054:	d3e6      	bcc.n	8010024 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801005a:	693b      	ldr	r3, [r7, #16]
 801005c:	1ad2      	subs	r2, r2, r3
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	697a      	ldr	r2, [r7, #20]
 8010066:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8010068:	6979      	ldr	r1, [r7, #20]
 801006a:	68f8      	ldr	r0, [r7, #12]
 801006c:	f7ff fb80 	bl	800f770 <clust2sect>
 8010070:	4602      	mov	r2, r0
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	68ba      	ldr	r2, [r7, #8]
 801007a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8010082:	68fb      	ldr	r3, [r7, #12]
 8010084:	899b      	ldrh	r3, [r3, #12]
 8010086:	461a      	mov	r2, r3
 8010088:	68bb      	ldr	r3, [r7, #8]
 801008a:	fbb3 f0f2 	udiv	r0, r3, r2
 801008e:	fb02 f200 	mul.w	r2, r2, r0
 8010092:	1a9b      	subs	r3, r3, r2
 8010094:	18ca      	adds	r2, r1, r3
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801009a:	2300      	movs	r3, #0
}
 801009c:	4618      	mov	r0, r3
 801009e:	3718      	adds	r7, #24
 80100a0:	46bd      	mov	sp, r7
 80100a2:	bd80      	pop	{r7, pc}

080100a4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80100a4:	b580      	push	{r7, lr}
 80100a6:	b086      	sub	sp, #24
 80100a8:	af00      	add	r7, sp, #0
 80100aa:	6078      	str	r0, [r7, #4]
 80100ac:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80100b4:	2100      	movs	r1, #0
 80100b6:	6878      	ldr	r0, [r7, #4]
 80100b8:	f7ff fe95 	bl	800fde6 <dir_sdi>
 80100bc:	4603      	mov	r3, r0
 80100be:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80100c0:	7dfb      	ldrb	r3, [r7, #23]
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d12b      	bne.n	801011e <dir_alloc+0x7a>
		n = 0;
 80100c6:	2300      	movs	r3, #0
 80100c8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	69db      	ldr	r3, [r3, #28]
 80100ce:	4619      	mov	r1, r3
 80100d0:	68f8      	ldr	r0, [r7, #12]
 80100d2:	f7ff faaf 	bl	800f634 <move_window>
 80100d6:	4603      	mov	r3, r0
 80100d8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80100da:	7dfb      	ldrb	r3, [r7, #23]
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d11d      	bne.n	801011c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	6a1b      	ldr	r3, [r3, #32]
 80100e4:	781b      	ldrb	r3, [r3, #0]
 80100e6:	2be5      	cmp	r3, #229	; 0xe5
 80100e8:	d004      	beq.n	80100f4 <dir_alloc+0x50>
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	6a1b      	ldr	r3, [r3, #32]
 80100ee:	781b      	ldrb	r3, [r3, #0]
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d107      	bne.n	8010104 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80100f4:	693b      	ldr	r3, [r7, #16]
 80100f6:	3301      	adds	r3, #1
 80100f8:	613b      	str	r3, [r7, #16]
 80100fa:	693a      	ldr	r2, [r7, #16]
 80100fc:	683b      	ldr	r3, [r7, #0]
 80100fe:	429a      	cmp	r2, r3
 8010100:	d102      	bne.n	8010108 <dir_alloc+0x64>
 8010102:	e00c      	b.n	801011e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8010104:	2300      	movs	r3, #0
 8010106:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8010108:	2101      	movs	r1, #1
 801010a:	6878      	ldr	r0, [r7, #4]
 801010c:	f7ff fef4 	bl	800fef8 <dir_next>
 8010110:	4603      	mov	r3, r0
 8010112:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8010114:	7dfb      	ldrb	r3, [r7, #23]
 8010116:	2b00      	cmp	r3, #0
 8010118:	d0d7      	beq.n	80100ca <dir_alloc+0x26>
 801011a:	e000      	b.n	801011e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 801011c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801011e:	7dfb      	ldrb	r3, [r7, #23]
 8010120:	2b04      	cmp	r3, #4
 8010122:	d101      	bne.n	8010128 <dir_alloc+0x84>
 8010124:	2307      	movs	r3, #7
 8010126:	75fb      	strb	r3, [r7, #23]
	return res;
 8010128:	7dfb      	ldrb	r3, [r7, #23]
}
 801012a:	4618      	mov	r0, r3
 801012c:	3718      	adds	r7, #24
 801012e:	46bd      	mov	sp, r7
 8010130:	bd80      	pop	{r7, pc}

08010132 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8010132:	b580      	push	{r7, lr}
 8010134:	b084      	sub	sp, #16
 8010136:	af00      	add	r7, sp, #0
 8010138:	6078      	str	r0, [r7, #4]
 801013a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801013c:	683b      	ldr	r3, [r7, #0]
 801013e:	331a      	adds	r3, #26
 8010140:	4618      	mov	r0, r3
 8010142:	f7fe ffc7 	bl	800f0d4 <ld_word>
 8010146:	4603      	mov	r3, r0
 8010148:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	781b      	ldrb	r3, [r3, #0]
 801014e:	2b03      	cmp	r3, #3
 8010150:	d109      	bne.n	8010166 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8010152:	683b      	ldr	r3, [r7, #0]
 8010154:	3314      	adds	r3, #20
 8010156:	4618      	mov	r0, r3
 8010158:	f7fe ffbc 	bl	800f0d4 <ld_word>
 801015c:	4603      	mov	r3, r0
 801015e:	041b      	lsls	r3, r3, #16
 8010160:	68fa      	ldr	r2, [r7, #12]
 8010162:	4313      	orrs	r3, r2
 8010164:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8010166:	68fb      	ldr	r3, [r7, #12]
}
 8010168:	4618      	mov	r0, r3
 801016a:	3710      	adds	r7, #16
 801016c:	46bd      	mov	sp, r7
 801016e:	bd80      	pop	{r7, pc}

08010170 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8010170:	b580      	push	{r7, lr}
 8010172:	b084      	sub	sp, #16
 8010174:	af00      	add	r7, sp, #0
 8010176:	60f8      	str	r0, [r7, #12]
 8010178:	60b9      	str	r1, [r7, #8]
 801017a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801017c:	68bb      	ldr	r3, [r7, #8]
 801017e:	331a      	adds	r3, #26
 8010180:	687a      	ldr	r2, [r7, #4]
 8010182:	b292      	uxth	r2, r2
 8010184:	4611      	mov	r1, r2
 8010186:	4618      	mov	r0, r3
 8010188:	f7fe ffdf 	bl	800f14a <st_word>
	if (fs->fs_type == FS_FAT32) {
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	781b      	ldrb	r3, [r3, #0]
 8010190:	2b03      	cmp	r3, #3
 8010192:	d109      	bne.n	80101a8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8010194:	68bb      	ldr	r3, [r7, #8]
 8010196:	f103 0214 	add.w	r2, r3, #20
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	0c1b      	lsrs	r3, r3, #16
 801019e:	b29b      	uxth	r3, r3
 80101a0:	4619      	mov	r1, r3
 80101a2:	4610      	mov	r0, r2
 80101a4:	f7fe ffd1 	bl	800f14a <st_word>
	}
}
 80101a8:	bf00      	nop
 80101aa:	3710      	adds	r7, #16
 80101ac:	46bd      	mov	sp, r7
 80101ae:	bd80      	pop	{r7, pc}

080101b0 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80101b0:	b580      	push	{r7, lr}
 80101b2:	b086      	sub	sp, #24
 80101b4:	af00      	add	r7, sp, #0
 80101b6:	6078      	str	r0, [r7, #4]
 80101b8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 80101ba:	2304      	movs	r3, #4
 80101bc:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 80101c4:	e03c      	b.n	8010240 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	69db      	ldr	r3, [r3, #28]
 80101ca:	4619      	mov	r1, r3
 80101cc:	6938      	ldr	r0, [r7, #16]
 80101ce:	f7ff fa31 	bl	800f634 <move_window>
 80101d2:	4603      	mov	r3, r0
 80101d4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80101d6:	7dfb      	ldrb	r3, [r7, #23]
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d136      	bne.n	801024a <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	6a1b      	ldr	r3, [r3, #32]
 80101e0:	781b      	ldrb	r3, [r3, #0]
 80101e2:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 80101e4:	7bfb      	ldrb	r3, [r7, #15]
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d102      	bne.n	80101f0 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80101ea:	2304      	movs	r3, #4
 80101ec:	75fb      	strb	r3, [r7, #23]
 80101ee:	e031      	b.n	8010254 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	6a1b      	ldr	r3, [r3, #32]
 80101f4:	330b      	adds	r3, #11
 80101f6:	781b      	ldrb	r3, [r3, #0]
 80101f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80101fc:	73bb      	strb	r3, [r7, #14]
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	7bba      	ldrb	r2, [r7, #14]
 8010202:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8010204:	7bfb      	ldrb	r3, [r7, #15]
 8010206:	2be5      	cmp	r3, #229	; 0xe5
 8010208:	d011      	beq.n	801022e <dir_read+0x7e>
 801020a:	7bfb      	ldrb	r3, [r7, #15]
 801020c:	2b2e      	cmp	r3, #46	; 0x2e
 801020e:	d00e      	beq.n	801022e <dir_read+0x7e>
 8010210:	7bbb      	ldrb	r3, [r7, #14]
 8010212:	2b0f      	cmp	r3, #15
 8010214:	d00b      	beq.n	801022e <dir_read+0x7e>
 8010216:	7bbb      	ldrb	r3, [r7, #14]
 8010218:	f023 0320 	bic.w	r3, r3, #32
 801021c:	2b08      	cmp	r3, #8
 801021e:	bf0c      	ite	eq
 8010220:	2301      	moveq	r3, #1
 8010222:	2300      	movne	r3, #0
 8010224:	b2db      	uxtb	r3, r3
 8010226:	461a      	mov	r2, r3
 8010228:	683b      	ldr	r3, [r7, #0]
 801022a:	4293      	cmp	r3, r2
 801022c:	d00f      	beq.n	801024e <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 801022e:	2100      	movs	r1, #0
 8010230:	6878      	ldr	r0, [r7, #4]
 8010232:	f7ff fe61 	bl	800fef8 <dir_next>
 8010236:	4603      	mov	r3, r0
 8010238:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801023a:	7dfb      	ldrb	r3, [r7, #23]
 801023c:	2b00      	cmp	r3, #0
 801023e:	d108      	bne.n	8010252 <dir_read+0xa2>
	while (dp->sect) {
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	69db      	ldr	r3, [r3, #28]
 8010244:	2b00      	cmp	r3, #0
 8010246:	d1be      	bne.n	80101c6 <dir_read+0x16>
 8010248:	e004      	b.n	8010254 <dir_read+0xa4>
		if (res != FR_OK) break;
 801024a:	bf00      	nop
 801024c:	e002      	b.n	8010254 <dir_read+0xa4>
				break;
 801024e:	bf00      	nop
 8010250:	e000      	b.n	8010254 <dir_read+0xa4>
		if (res != FR_OK) break;
 8010252:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8010254:	7dfb      	ldrb	r3, [r7, #23]
 8010256:	2b00      	cmp	r3, #0
 8010258:	d002      	beq.n	8010260 <dir_read+0xb0>
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	2200      	movs	r2, #0
 801025e:	61da      	str	r2, [r3, #28]
	return res;
 8010260:	7dfb      	ldrb	r3, [r7, #23]
}
 8010262:	4618      	mov	r0, r3
 8010264:	3718      	adds	r7, #24
 8010266:	46bd      	mov	sp, r7
 8010268:	bd80      	pop	{r7, pc}

0801026a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801026a:	b580      	push	{r7, lr}
 801026c:	b086      	sub	sp, #24
 801026e:	af00      	add	r7, sp, #0
 8010270:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8010278:	2100      	movs	r1, #0
 801027a:	6878      	ldr	r0, [r7, #4]
 801027c:	f7ff fdb3 	bl	800fde6 <dir_sdi>
 8010280:	4603      	mov	r3, r0
 8010282:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8010284:	7dfb      	ldrb	r3, [r7, #23]
 8010286:	2b00      	cmp	r3, #0
 8010288:	d001      	beq.n	801028e <dir_find+0x24>
 801028a:	7dfb      	ldrb	r3, [r7, #23]
 801028c:	e03e      	b.n	801030c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	69db      	ldr	r3, [r3, #28]
 8010292:	4619      	mov	r1, r3
 8010294:	6938      	ldr	r0, [r7, #16]
 8010296:	f7ff f9cd 	bl	800f634 <move_window>
 801029a:	4603      	mov	r3, r0
 801029c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801029e:	7dfb      	ldrb	r3, [r7, #23]
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	d12f      	bne.n	8010304 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	6a1b      	ldr	r3, [r3, #32]
 80102a8:	781b      	ldrb	r3, [r3, #0]
 80102aa:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80102ac:	7bfb      	ldrb	r3, [r7, #15]
 80102ae:	2b00      	cmp	r3, #0
 80102b0:	d102      	bne.n	80102b8 <dir_find+0x4e>
 80102b2:	2304      	movs	r3, #4
 80102b4:	75fb      	strb	r3, [r7, #23]
 80102b6:	e028      	b.n	801030a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	6a1b      	ldr	r3, [r3, #32]
 80102bc:	330b      	adds	r3, #11
 80102be:	781b      	ldrb	r3, [r3, #0]
 80102c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80102c4:	b2da      	uxtb	r2, r3
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	6a1b      	ldr	r3, [r3, #32]
 80102ce:	330b      	adds	r3, #11
 80102d0:	781b      	ldrb	r3, [r3, #0]
 80102d2:	f003 0308 	and.w	r3, r3, #8
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	d10a      	bne.n	80102f0 <dir_find+0x86>
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	6a18      	ldr	r0, [r3, #32]
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	3324      	adds	r3, #36	; 0x24
 80102e2:	220b      	movs	r2, #11
 80102e4:	4619      	mov	r1, r3
 80102e6:	f7fe ffb2 	bl	800f24e <mem_cmp>
 80102ea:	4603      	mov	r3, r0
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d00b      	beq.n	8010308 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80102f0:	2100      	movs	r1, #0
 80102f2:	6878      	ldr	r0, [r7, #4]
 80102f4:	f7ff fe00 	bl	800fef8 <dir_next>
 80102f8:	4603      	mov	r3, r0
 80102fa:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80102fc:	7dfb      	ldrb	r3, [r7, #23]
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d0c5      	beq.n	801028e <dir_find+0x24>
 8010302:	e002      	b.n	801030a <dir_find+0xa0>
		if (res != FR_OK) break;
 8010304:	bf00      	nop
 8010306:	e000      	b.n	801030a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8010308:	bf00      	nop

	return res;
 801030a:	7dfb      	ldrb	r3, [r7, #23]
}
 801030c:	4618      	mov	r0, r3
 801030e:	3718      	adds	r7, #24
 8010310:	46bd      	mov	sp, r7
 8010312:	bd80      	pop	{r7, pc}

08010314 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8010314:	b580      	push	{r7, lr}
 8010316:	b084      	sub	sp, #16
 8010318:	af00      	add	r7, sp, #0
 801031a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	681b      	ldr	r3, [r3, #0]
 8010320:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8010322:	2101      	movs	r1, #1
 8010324:	6878      	ldr	r0, [r7, #4]
 8010326:	f7ff febd 	bl	80100a4 <dir_alloc>
 801032a:	4603      	mov	r3, r0
 801032c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801032e:	7bfb      	ldrb	r3, [r7, #15]
 8010330:	2b00      	cmp	r3, #0
 8010332:	d11c      	bne.n	801036e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	69db      	ldr	r3, [r3, #28]
 8010338:	4619      	mov	r1, r3
 801033a:	68b8      	ldr	r0, [r7, #8]
 801033c:	f7ff f97a 	bl	800f634 <move_window>
 8010340:	4603      	mov	r3, r0
 8010342:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010344:	7bfb      	ldrb	r3, [r7, #15]
 8010346:	2b00      	cmp	r3, #0
 8010348:	d111      	bne.n	801036e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	6a1b      	ldr	r3, [r3, #32]
 801034e:	2220      	movs	r2, #32
 8010350:	2100      	movs	r1, #0
 8010352:	4618      	mov	r0, r3
 8010354:	f7fe ff61 	bl	800f21a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	6a18      	ldr	r0, [r3, #32]
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	3324      	adds	r3, #36	; 0x24
 8010360:	220b      	movs	r2, #11
 8010362:	4619      	mov	r1, r3
 8010364:	f7fe ff38 	bl	800f1d8 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8010368:	68bb      	ldr	r3, [r7, #8]
 801036a:	2201      	movs	r2, #1
 801036c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801036e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010370:	4618      	mov	r0, r3
 8010372:	3710      	adds	r7, #16
 8010374:	46bd      	mov	sp, r7
 8010376:	bd80      	pop	{r7, pc}

08010378 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8010378:	b580      	push	{r7, lr}
 801037a:	b084      	sub	sp, #16
 801037c:	af00      	add	r7, sp, #0
 801037e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	69db      	ldr	r3, [r3, #28]
 801038a:	4619      	mov	r1, r3
 801038c:	68f8      	ldr	r0, [r7, #12]
 801038e:	f7ff f951 	bl	800f634 <move_window>
 8010392:	4603      	mov	r3, r0
 8010394:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8010396:	7afb      	ldrb	r3, [r7, #11]
 8010398:	2b00      	cmp	r3, #0
 801039a:	d106      	bne.n	80103aa <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	6a1b      	ldr	r3, [r3, #32]
 80103a0:	22e5      	movs	r2, #229	; 0xe5
 80103a2:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 80103a4:	68fb      	ldr	r3, [r7, #12]
 80103a6:	2201      	movs	r2, #1
 80103a8:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 80103aa:	7afb      	ldrb	r3, [r7, #11]
}
 80103ac:	4618      	mov	r0, r3
 80103ae:	3710      	adds	r7, #16
 80103b0:	46bd      	mov	sp, r7
 80103b2:	bd80      	pop	{r7, pc}

080103b4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80103b4:	b580      	push	{r7, lr}
 80103b6:	b088      	sub	sp, #32
 80103b8:	af00      	add	r7, sp, #0
 80103ba:	6078      	str	r0, [r7, #4]
 80103bc:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80103be:	683b      	ldr	r3, [r7, #0]
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	60fb      	str	r3, [r7, #12]
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	3324      	adds	r3, #36	; 0x24
 80103c8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80103ca:	220b      	movs	r2, #11
 80103cc:	2120      	movs	r1, #32
 80103ce:	68b8      	ldr	r0, [r7, #8]
 80103d0:	f7fe ff23 	bl	800f21a <mem_set>
	si = i = 0; ni = 8;
 80103d4:	2300      	movs	r3, #0
 80103d6:	613b      	str	r3, [r7, #16]
 80103d8:	693b      	ldr	r3, [r7, #16]
 80103da:	617b      	str	r3, [r7, #20]
 80103dc:	2308      	movs	r3, #8
 80103de:	61bb      	str	r3, [r7, #24]
#if _FS_RPATH != 0
	if (p[si] == '.') { /* Is this a dot entry? */
 80103e0:	68fa      	ldr	r2, [r7, #12]
 80103e2:	697b      	ldr	r3, [r7, #20]
 80103e4:	4413      	add	r3, r2
 80103e6:	781b      	ldrb	r3, [r3, #0]
 80103e8:	2b2e      	cmp	r3, #46	; 0x2e
 80103ea:	d12f      	bne.n	801044c <create_name+0x98>
		for (;;) {
			c = (BYTE)p[si++];
 80103ec:	697b      	ldr	r3, [r7, #20]
 80103ee:	1c5a      	adds	r2, r3, #1
 80103f0:	617a      	str	r2, [r7, #20]
 80103f2:	68fa      	ldr	r2, [r7, #12]
 80103f4:	4413      	add	r3, r2
 80103f6:	781b      	ldrb	r3, [r3, #0]
 80103f8:	77fb      	strb	r3, [r7, #31]
			if (c != '.' || si >= 3) break;
 80103fa:	7ffb      	ldrb	r3, [r7, #31]
 80103fc:	2b2e      	cmp	r3, #46	; 0x2e
 80103fe:	d10a      	bne.n	8010416 <create_name+0x62>
 8010400:	697b      	ldr	r3, [r7, #20]
 8010402:	2b02      	cmp	r3, #2
 8010404:	d807      	bhi.n	8010416 <create_name+0x62>
			sfn[i++] = c;
 8010406:	693b      	ldr	r3, [r7, #16]
 8010408:	1c5a      	adds	r2, r3, #1
 801040a:	613a      	str	r2, [r7, #16]
 801040c:	68ba      	ldr	r2, [r7, #8]
 801040e:	4413      	add	r3, r2
 8010410:	7ffa      	ldrb	r2, [r7, #31]
 8010412:	701a      	strb	r2, [r3, #0]
			c = (BYTE)p[si++];
 8010414:	e7ea      	b.n	80103ec <create_name+0x38>
		}
		if (c != '/' && c != '\\' && c > ' ') return FR_INVALID_NAME;
 8010416:	7ffb      	ldrb	r3, [r7, #31]
 8010418:	2b2f      	cmp	r3, #47	; 0x2f
 801041a:	d007      	beq.n	801042c <create_name+0x78>
 801041c:	7ffb      	ldrb	r3, [r7, #31]
 801041e:	2b5c      	cmp	r3, #92	; 0x5c
 8010420:	d004      	beq.n	801042c <create_name+0x78>
 8010422:	7ffb      	ldrb	r3, [r7, #31]
 8010424:	2b20      	cmp	r3, #32
 8010426:	d901      	bls.n	801042c <create_name+0x78>
 8010428:	2306      	movs	r3, #6
 801042a:	e084      	b.n	8010536 <create_name+0x182>
		*path = p + si;								/* Return pointer to the next segment */
 801042c:	68fa      	ldr	r2, [r7, #12]
 801042e:	697b      	ldr	r3, [r7, #20]
 8010430:	441a      	add	r2, r3
 8010432:	683b      	ldr	r3, [r7, #0]
 8010434:	601a      	str	r2, [r3, #0]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
 8010436:	7ffb      	ldrb	r3, [r7, #31]
 8010438:	2b20      	cmp	r3, #32
 801043a:	d801      	bhi.n	8010440 <create_name+0x8c>
 801043c:	2224      	movs	r2, #36	; 0x24
 801043e:	e000      	b.n	8010442 <create_name+0x8e>
 8010440:	2220      	movs	r2, #32
 8010442:	68bb      	ldr	r3, [r7, #8]
 8010444:	330b      	adds	r3, #11
 8010446:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 8010448:	2300      	movs	r3, #0
 801044a:	e074      	b.n	8010536 <create_name+0x182>
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 801044c:	697b      	ldr	r3, [r7, #20]
 801044e:	1c5a      	adds	r2, r3, #1
 8010450:	617a      	str	r2, [r7, #20]
 8010452:	68fa      	ldr	r2, [r7, #12]
 8010454:	4413      	add	r3, r2
 8010456:	781b      	ldrb	r3, [r3, #0]
 8010458:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 801045a:	7ffb      	ldrb	r3, [r7, #31]
 801045c:	2b20      	cmp	r3, #32
 801045e:	d94e      	bls.n	80104fe <create_name+0x14a>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8010460:	7ffb      	ldrb	r3, [r7, #31]
 8010462:	2b2f      	cmp	r3, #47	; 0x2f
 8010464:	d006      	beq.n	8010474 <create_name+0xc0>
 8010466:	7ffb      	ldrb	r3, [r7, #31]
 8010468:	2b5c      	cmp	r3, #92	; 0x5c
 801046a:	d110      	bne.n	801048e <create_name+0xda>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801046c:	e002      	b.n	8010474 <create_name+0xc0>
 801046e:	697b      	ldr	r3, [r7, #20]
 8010470:	3301      	adds	r3, #1
 8010472:	617b      	str	r3, [r7, #20]
 8010474:	68fa      	ldr	r2, [r7, #12]
 8010476:	697b      	ldr	r3, [r7, #20]
 8010478:	4413      	add	r3, r2
 801047a:	781b      	ldrb	r3, [r3, #0]
 801047c:	2b2f      	cmp	r3, #47	; 0x2f
 801047e:	d0f6      	beq.n	801046e <create_name+0xba>
 8010480:	68fa      	ldr	r2, [r7, #12]
 8010482:	697b      	ldr	r3, [r7, #20]
 8010484:	4413      	add	r3, r2
 8010486:	781b      	ldrb	r3, [r3, #0]
 8010488:	2b5c      	cmp	r3, #92	; 0x5c
 801048a:	d0f0      	beq.n	801046e <create_name+0xba>
			break;
 801048c:	e038      	b.n	8010500 <create_name+0x14c>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 801048e:	7ffb      	ldrb	r3, [r7, #31]
 8010490:	2b2e      	cmp	r3, #46	; 0x2e
 8010492:	d003      	beq.n	801049c <create_name+0xe8>
 8010494:	693a      	ldr	r2, [r7, #16]
 8010496:	69bb      	ldr	r3, [r7, #24]
 8010498:	429a      	cmp	r2, r3
 801049a:	d30c      	bcc.n	80104b6 <create_name+0x102>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 801049c:	69bb      	ldr	r3, [r7, #24]
 801049e:	2b0b      	cmp	r3, #11
 80104a0:	d002      	beq.n	80104a8 <create_name+0xf4>
 80104a2:	7ffb      	ldrb	r3, [r7, #31]
 80104a4:	2b2e      	cmp	r3, #46	; 0x2e
 80104a6:	d001      	beq.n	80104ac <create_name+0xf8>
 80104a8:	2306      	movs	r3, #6
 80104aa:	e044      	b.n	8010536 <create_name+0x182>
			i = 8; ni = 11;				/* Goto extension */
 80104ac:	2308      	movs	r3, #8
 80104ae:	613b      	str	r3, [r7, #16]
 80104b0:	230b      	movs	r3, #11
 80104b2:	61bb      	str	r3, [r7, #24]
			continue;
 80104b4:	e022      	b.n	80104fc <create_name+0x148>
		}
		if (c >= 0x80) {				/* Extended character? */
 80104b6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	da04      	bge.n	80104c8 <create_name+0x114>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80104be:	7ffb      	ldrb	r3, [r7, #31]
 80104c0:	3b80      	subs	r3, #128	; 0x80
 80104c2:	4a1f      	ldr	r2, [pc, #124]	; (8010540 <create_name+0x18c>)
 80104c4:	5cd3      	ldrb	r3, [r2, r3]
 80104c6:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80104c8:	7ffb      	ldrb	r3, [r7, #31]
 80104ca:	4619      	mov	r1, r3
 80104cc:	481d      	ldr	r0, [pc, #116]	; (8010544 <create_name+0x190>)
 80104ce:	f7fe fee5 	bl	800f29c <chk_chr>
 80104d2:	4603      	mov	r3, r0
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d001      	beq.n	80104dc <create_name+0x128>
 80104d8:	2306      	movs	r3, #6
 80104da:	e02c      	b.n	8010536 <create_name+0x182>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80104dc:	7ffb      	ldrb	r3, [r7, #31]
 80104de:	2b60      	cmp	r3, #96	; 0x60
 80104e0:	d905      	bls.n	80104ee <create_name+0x13a>
 80104e2:	7ffb      	ldrb	r3, [r7, #31]
 80104e4:	2b7a      	cmp	r3, #122	; 0x7a
 80104e6:	d802      	bhi.n	80104ee <create_name+0x13a>
 80104e8:	7ffb      	ldrb	r3, [r7, #31]
 80104ea:	3b20      	subs	r3, #32
 80104ec:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 80104ee:	693b      	ldr	r3, [r7, #16]
 80104f0:	1c5a      	adds	r2, r3, #1
 80104f2:	613a      	str	r2, [r7, #16]
 80104f4:	68ba      	ldr	r2, [r7, #8]
 80104f6:	4413      	add	r3, r2
 80104f8:	7ffa      	ldrb	r2, [r7, #31]
 80104fa:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80104fc:	e7a6      	b.n	801044c <create_name+0x98>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80104fe:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8010500:	68fa      	ldr	r2, [r7, #12]
 8010502:	697b      	ldr	r3, [r7, #20]
 8010504:	441a      	add	r2, r3
 8010506:	683b      	ldr	r3, [r7, #0]
 8010508:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 801050a:	693b      	ldr	r3, [r7, #16]
 801050c:	2b00      	cmp	r3, #0
 801050e:	d101      	bne.n	8010514 <create_name+0x160>
 8010510:	2306      	movs	r3, #6
 8010512:	e010      	b.n	8010536 <create_name+0x182>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8010514:	68bb      	ldr	r3, [r7, #8]
 8010516:	781b      	ldrb	r3, [r3, #0]
 8010518:	2be5      	cmp	r3, #229	; 0xe5
 801051a:	d102      	bne.n	8010522 <create_name+0x16e>
 801051c:	68bb      	ldr	r3, [r7, #8]
 801051e:	2205      	movs	r2, #5
 8010520:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8010522:	7ffb      	ldrb	r3, [r7, #31]
 8010524:	2b20      	cmp	r3, #32
 8010526:	d801      	bhi.n	801052c <create_name+0x178>
 8010528:	2204      	movs	r2, #4
 801052a:	e000      	b.n	801052e <create_name+0x17a>
 801052c:	2200      	movs	r2, #0
 801052e:	68bb      	ldr	r3, [r7, #8]
 8010530:	330b      	adds	r3, #11
 8010532:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8010534:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8010536:	4618      	mov	r0, r3
 8010538:	3720      	adds	r7, #32
 801053a:	46bd      	mov	sp, r7
 801053c:	bd80      	pop	{r7, pc}
 801053e:	bf00      	nop
 8010540:	08018744 	.word	0x08018744
 8010544:	080186f4 	.word	0x080186f4

08010548 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8010548:	b580      	push	{r7, lr}
 801054a:	b086      	sub	sp, #24
 801054c:	af00      	add	r7, sp, #0
 801054e:	6078      	str	r0, [r7, #4]
 8010550:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8010556:	693b      	ldr	r3, [r7, #16]
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	60fb      	str	r3, [r7, #12]


#if _FS_RPATH != 0
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
 801055c:	683b      	ldr	r3, [r7, #0]
 801055e:	781b      	ldrb	r3, [r3, #0]
 8010560:	2b2f      	cmp	r3, #47	; 0x2f
 8010562:	d00b      	beq.n	801057c <follow_path+0x34>
 8010564:	683b      	ldr	r3, [r7, #0]
 8010566:	781b      	ldrb	r3, [r3, #0]
 8010568:	2b5c      	cmp	r3, #92	; 0x5c
 801056a:	d007      	beq.n	801057c <follow_path+0x34>
		obj->sclust = fs->cdir;				/* Start from current directory */
 801056c:	68fb      	ldr	r3, [r7, #12]
 801056e:	699a      	ldr	r2, [r3, #24]
 8010570:	693b      	ldr	r3, [r7, #16]
 8010572:	609a      	str	r2, [r3, #8]
 8010574:	e00d      	b.n	8010592 <follow_path+0x4a>
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8010576:	683b      	ldr	r3, [r7, #0]
 8010578:	3301      	adds	r3, #1
 801057a:	603b      	str	r3, [r7, #0]
 801057c:	683b      	ldr	r3, [r7, #0]
 801057e:	781b      	ldrb	r3, [r3, #0]
 8010580:	2b2f      	cmp	r3, #47	; 0x2f
 8010582:	d0f8      	beq.n	8010576 <follow_path+0x2e>
 8010584:	683b      	ldr	r3, [r7, #0]
 8010586:	781b      	ldrb	r3, [r3, #0]
 8010588:	2b5c      	cmp	r3, #92	; 0x5c
 801058a:	d0f4      	beq.n	8010576 <follow_path+0x2e>
		obj->sclust = 0;					/* Start from root directory */
 801058c:	693b      	ldr	r3, [r7, #16]
 801058e:	2200      	movs	r2, #0
 8010590:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8010592:	683b      	ldr	r3, [r7, #0]
 8010594:	781b      	ldrb	r3, [r3, #0]
 8010596:	2b1f      	cmp	r3, #31
 8010598:	d80a      	bhi.n	80105b0 <follow_path+0x68>
		dp->fn[NSFLAG] = NS_NONAME;
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	2280      	movs	r2, #128	; 0x80
 801059e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80105a2:	2100      	movs	r1, #0
 80105a4:	6878      	ldr	r0, [r7, #4]
 80105a6:	f7ff fc1e 	bl	800fde6 <dir_sdi>
 80105aa:	4603      	mov	r3, r0
 80105ac:	75fb      	strb	r3, [r7, #23]
 80105ae:	e05b      	b.n	8010668 <follow_path+0x120>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80105b0:	463b      	mov	r3, r7
 80105b2:	4619      	mov	r1, r3
 80105b4:	6878      	ldr	r0, [r7, #4]
 80105b6:	f7ff fefd 	bl	80103b4 <create_name>
 80105ba:	4603      	mov	r3, r0
 80105bc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80105be:	7dfb      	ldrb	r3, [r7, #23]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d14c      	bne.n	801065e <follow_path+0x116>
			res = dir_find(dp);				/* Find an object with the segment name */
 80105c4:	6878      	ldr	r0, [r7, #4]
 80105c6:	f7ff fe50 	bl	801026a <dir_find>
 80105ca:	4603      	mov	r3, r0
 80105cc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80105d4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80105d6:	7dfb      	ldrb	r3, [r7, #23]
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d01b      	beq.n	8010614 <follow_path+0xcc>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80105dc:	7dfb      	ldrb	r3, [r7, #23]
 80105de:	2b04      	cmp	r3, #4
 80105e0:	d13f      	bne.n	8010662 <follow_path+0x11a>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
 80105e2:	7afb      	ldrb	r3, [r7, #11]
 80105e4:	f003 0320 	and.w	r3, r3, #32
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d00b      	beq.n	8010604 <follow_path+0xbc>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 80105ec:	7afb      	ldrb	r3, [r7, #11]
 80105ee:	f003 0304 	and.w	r3, r3, #4
 80105f2:	2b00      	cmp	r3, #0
 80105f4:	d031      	beq.n	801065a <follow_path+0x112>
						dp->fn[NSFLAG] = NS_NONAME;
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	2280      	movs	r2, #128	; 0x80
 80105fa:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
						res = FR_OK;
 80105fe:	2300      	movs	r3, #0
 8010600:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 8010602:	e02e      	b.n	8010662 <follow_path+0x11a>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8010604:	7afb      	ldrb	r3, [r7, #11]
 8010606:	f003 0304 	and.w	r3, r3, #4
 801060a:	2b00      	cmp	r3, #0
 801060c:	d129      	bne.n	8010662 <follow_path+0x11a>
 801060e:	2305      	movs	r3, #5
 8010610:	75fb      	strb	r3, [r7, #23]
				break;
 8010612:	e026      	b.n	8010662 <follow_path+0x11a>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010614:	7afb      	ldrb	r3, [r7, #11]
 8010616:	f003 0304 	and.w	r3, r3, #4
 801061a:	2b00      	cmp	r3, #0
 801061c:	d123      	bne.n	8010666 <follow_path+0x11e>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 801061e:	693b      	ldr	r3, [r7, #16]
 8010620:	799b      	ldrb	r3, [r3, #6]
 8010622:	f003 0310 	and.w	r3, r3, #16
 8010626:	2b00      	cmp	r3, #0
 8010628:	d102      	bne.n	8010630 <follow_path+0xe8>
				res = FR_NO_PATH; break;
 801062a:	2305      	movs	r3, #5
 801062c:	75fb      	strb	r3, [r7, #23]
 801062e:	e01b      	b.n	8010668 <follow_path+0x120>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8010630:	68fb      	ldr	r3, [r7, #12]
 8010632:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	695b      	ldr	r3, [r3, #20]
 801063a:	68fa      	ldr	r2, [r7, #12]
 801063c:	8992      	ldrh	r2, [r2, #12]
 801063e:	fbb3 f0f2 	udiv	r0, r3, r2
 8010642:	fb02 f200 	mul.w	r2, r2, r0
 8010646:	1a9b      	subs	r3, r3, r2
 8010648:	440b      	add	r3, r1
 801064a:	4619      	mov	r1, r3
 801064c:	68f8      	ldr	r0, [r7, #12]
 801064e:	f7ff fd70 	bl	8010132 <ld_clust>
 8010652:	4602      	mov	r2, r0
 8010654:	693b      	ldr	r3, [r7, #16]
 8010656:	609a      	str	r2, [r3, #8]
 8010658:	e7aa      	b.n	80105b0 <follow_path+0x68>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 801065a:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 801065c:	e7a8      	b.n	80105b0 <follow_path+0x68>
			if (res != FR_OK) break;
 801065e:	bf00      	nop
 8010660:	e002      	b.n	8010668 <follow_path+0x120>
				break;
 8010662:	bf00      	nop
 8010664:	e000      	b.n	8010668 <follow_path+0x120>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010666:	bf00      	nop
			}
		}
	}

	return res;
 8010668:	7dfb      	ldrb	r3, [r7, #23]
}
 801066a:	4618      	mov	r0, r3
 801066c:	3718      	adds	r7, #24
 801066e:	46bd      	mov	sp, r7
 8010670:	bd80      	pop	{r7, pc}

08010672 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8010672:	b480      	push	{r7}
 8010674:	b087      	sub	sp, #28
 8010676:	af00      	add	r7, sp, #0
 8010678:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801067a:	f04f 33ff 	mov.w	r3, #4294967295
 801067e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	2b00      	cmp	r3, #0
 8010686:	d031      	beq.n	80106ec <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	681b      	ldr	r3, [r3, #0]
 801068c:	617b      	str	r3, [r7, #20]
 801068e:	e002      	b.n	8010696 <get_ldnumber+0x24>
 8010690:	697b      	ldr	r3, [r7, #20]
 8010692:	3301      	adds	r3, #1
 8010694:	617b      	str	r3, [r7, #20]
 8010696:	697b      	ldr	r3, [r7, #20]
 8010698:	781b      	ldrb	r3, [r3, #0]
 801069a:	2b20      	cmp	r3, #32
 801069c:	d903      	bls.n	80106a6 <get_ldnumber+0x34>
 801069e:	697b      	ldr	r3, [r7, #20]
 80106a0:	781b      	ldrb	r3, [r3, #0]
 80106a2:	2b3a      	cmp	r3, #58	; 0x3a
 80106a4:	d1f4      	bne.n	8010690 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80106a6:	697b      	ldr	r3, [r7, #20]
 80106a8:	781b      	ldrb	r3, [r3, #0]
 80106aa:	2b3a      	cmp	r3, #58	; 0x3a
 80106ac:	d11c      	bne.n	80106e8 <get_ldnumber+0x76>
			tp = *path;
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	681b      	ldr	r3, [r3, #0]
 80106b2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80106b4:	68fb      	ldr	r3, [r7, #12]
 80106b6:	1c5a      	adds	r2, r3, #1
 80106b8:	60fa      	str	r2, [r7, #12]
 80106ba:	781b      	ldrb	r3, [r3, #0]
 80106bc:	3b30      	subs	r3, #48	; 0x30
 80106be:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80106c0:	68bb      	ldr	r3, [r7, #8]
 80106c2:	2b09      	cmp	r3, #9
 80106c4:	d80e      	bhi.n	80106e4 <get_ldnumber+0x72>
 80106c6:	68fa      	ldr	r2, [r7, #12]
 80106c8:	697b      	ldr	r3, [r7, #20]
 80106ca:	429a      	cmp	r2, r3
 80106cc:	d10a      	bne.n	80106e4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80106ce:	68bb      	ldr	r3, [r7, #8]
 80106d0:	2b00      	cmp	r3, #0
 80106d2:	d107      	bne.n	80106e4 <get_ldnumber+0x72>
					vol = (int)i;
 80106d4:	68bb      	ldr	r3, [r7, #8]
 80106d6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80106d8:	697b      	ldr	r3, [r7, #20]
 80106da:	3301      	adds	r3, #1
 80106dc:	617b      	str	r3, [r7, #20]
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	697a      	ldr	r2, [r7, #20]
 80106e2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80106e4:	693b      	ldr	r3, [r7, #16]
 80106e6:	e002      	b.n	80106ee <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80106e8:	2300      	movs	r3, #0
 80106ea:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80106ec:	693b      	ldr	r3, [r7, #16]
}
 80106ee:	4618      	mov	r0, r3
 80106f0:	371c      	adds	r7, #28
 80106f2:	46bd      	mov	sp, r7
 80106f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106f8:	4770      	bx	lr
	...

080106fc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80106fc:	b580      	push	{r7, lr}
 80106fe:	b082      	sub	sp, #8
 8010700:	af00      	add	r7, sp, #0
 8010702:	6078      	str	r0, [r7, #4]
 8010704:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	2200      	movs	r2, #0
 801070a:	70da      	strb	r2, [r3, #3]
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	f04f 32ff 	mov.w	r2, #4294967295
 8010712:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8010714:	6839      	ldr	r1, [r7, #0]
 8010716:	6878      	ldr	r0, [r7, #4]
 8010718:	f7fe ff8c 	bl	800f634 <move_window>
 801071c:	4603      	mov	r3, r0
 801071e:	2b00      	cmp	r3, #0
 8010720:	d001      	beq.n	8010726 <check_fs+0x2a>
 8010722:	2304      	movs	r3, #4
 8010724:	e038      	b.n	8010798 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	3338      	adds	r3, #56	; 0x38
 801072a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801072e:	4618      	mov	r0, r3
 8010730:	f7fe fcd0 	bl	800f0d4 <ld_word>
 8010734:	4603      	mov	r3, r0
 8010736:	461a      	mov	r2, r3
 8010738:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801073c:	429a      	cmp	r2, r3
 801073e:	d001      	beq.n	8010744 <check_fs+0x48>
 8010740:	2303      	movs	r3, #3
 8010742:	e029      	b.n	8010798 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801074a:	2be9      	cmp	r3, #233	; 0xe9
 801074c:	d009      	beq.n	8010762 <check_fs+0x66>
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010754:	2beb      	cmp	r3, #235	; 0xeb
 8010756:	d11e      	bne.n	8010796 <check_fs+0x9a>
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 801075e:	2b90      	cmp	r3, #144	; 0x90
 8010760:	d119      	bne.n	8010796 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	3338      	adds	r3, #56	; 0x38
 8010766:	3336      	adds	r3, #54	; 0x36
 8010768:	4618      	mov	r0, r3
 801076a:	f7fe fccb 	bl	800f104 <ld_dword>
 801076e:	4603      	mov	r3, r0
 8010770:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8010774:	4a0a      	ldr	r2, [pc, #40]	; (80107a0 <check_fs+0xa4>)
 8010776:	4293      	cmp	r3, r2
 8010778:	d101      	bne.n	801077e <check_fs+0x82>
 801077a:	2300      	movs	r3, #0
 801077c:	e00c      	b.n	8010798 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	3338      	adds	r3, #56	; 0x38
 8010782:	3352      	adds	r3, #82	; 0x52
 8010784:	4618      	mov	r0, r3
 8010786:	f7fe fcbd 	bl	800f104 <ld_dword>
 801078a:	4602      	mov	r2, r0
 801078c:	4b05      	ldr	r3, [pc, #20]	; (80107a4 <check_fs+0xa8>)
 801078e:	429a      	cmp	r2, r3
 8010790:	d101      	bne.n	8010796 <check_fs+0x9a>
 8010792:	2300      	movs	r3, #0
 8010794:	e000      	b.n	8010798 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8010796:	2302      	movs	r3, #2
}
 8010798:	4618      	mov	r0, r3
 801079a:	3708      	adds	r7, #8
 801079c:	46bd      	mov	sp, r7
 801079e:	bd80      	pop	{r7, pc}
 80107a0:	00544146 	.word	0x00544146
 80107a4:	33544146 	.word	0x33544146

080107a8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80107a8:	b580      	push	{r7, lr}
 80107aa:	b096      	sub	sp, #88	; 0x58
 80107ac:	af00      	add	r7, sp, #0
 80107ae:	60f8      	str	r0, [r7, #12]
 80107b0:	60b9      	str	r1, [r7, #8]
 80107b2:	4613      	mov	r3, r2
 80107b4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80107b6:	68bb      	ldr	r3, [r7, #8]
 80107b8:	2200      	movs	r2, #0
 80107ba:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80107bc:	68f8      	ldr	r0, [r7, #12]
 80107be:	f7ff ff58 	bl	8010672 <get_ldnumber>
 80107c2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80107c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	da01      	bge.n	80107ce <find_volume+0x26>
 80107ca:	230b      	movs	r3, #11
 80107cc:	e268      	b.n	8010ca0 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80107ce:	4ab0      	ldr	r2, [pc, #704]	; (8010a90 <find_volume+0x2e8>)
 80107d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80107d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80107d6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80107d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107da:	2b00      	cmp	r3, #0
 80107dc:	d101      	bne.n	80107e2 <find_volume+0x3a>
 80107de:	230c      	movs	r3, #12
 80107e0:	e25e      	b.n	8010ca0 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80107e2:	68bb      	ldr	r3, [r7, #8]
 80107e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80107e6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80107e8:	79fb      	ldrb	r3, [r7, #7]
 80107ea:	f023 0301 	bic.w	r3, r3, #1
 80107ee:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80107f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107f2:	781b      	ldrb	r3, [r3, #0]
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d01a      	beq.n	801082e <find_volume+0x86>
		stat = disk_status(fs->drv);
 80107f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107fa:	785b      	ldrb	r3, [r3, #1]
 80107fc:	4618      	mov	r0, r3
 80107fe:	f7fe fbcb 	bl	800ef98 <disk_status>
 8010802:	4603      	mov	r3, r0
 8010804:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8010808:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801080c:	f003 0301 	and.w	r3, r3, #1
 8010810:	2b00      	cmp	r3, #0
 8010812:	d10c      	bne.n	801082e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8010814:	79fb      	ldrb	r3, [r7, #7]
 8010816:	2b00      	cmp	r3, #0
 8010818:	d007      	beq.n	801082a <find_volume+0x82>
 801081a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801081e:	f003 0304 	and.w	r3, r3, #4
 8010822:	2b00      	cmp	r3, #0
 8010824:	d001      	beq.n	801082a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8010826:	230a      	movs	r3, #10
 8010828:	e23a      	b.n	8010ca0 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 801082a:	2300      	movs	r3, #0
 801082c:	e238      	b.n	8010ca0 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801082e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010830:	2200      	movs	r2, #0
 8010832:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8010834:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010836:	b2da      	uxtb	r2, r3
 8010838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801083a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801083c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801083e:	785b      	ldrb	r3, [r3, #1]
 8010840:	4618      	mov	r0, r3
 8010842:	f7fe fbc3 	bl	800efcc <disk_initialize>
 8010846:	4603      	mov	r3, r0
 8010848:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 801084c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010850:	f003 0301 	and.w	r3, r3, #1
 8010854:	2b00      	cmp	r3, #0
 8010856:	d001      	beq.n	801085c <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8010858:	2303      	movs	r3, #3
 801085a:	e221      	b.n	8010ca0 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 801085c:	79fb      	ldrb	r3, [r7, #7]
 801085e:	2b00      	cmp	r3, #0
 8010860:	d007      	beq.n	8010872 <find_volume+0xca>
 8010862:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010866:	f003 0304 	and.w	r3, r3, #4
 801086a:	2b00      	cmp	r3, #0
 801086c:	d001      	beq.n	8010872 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 801086e:	230a      	movs	r3, #10
 8010870:	e216      	b.n	8010ca0 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8010872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010874:	7858      	ldrb	r0, [r3, #1]
 8010876:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010878:	330c      	adds	r3, #12
 801087a:	461a      	mov	r2, r3
 801087c:	2102      	movs	r1, #2
 801087e:	f7fe fc0b 	bl	800f098 <disk_ioctl>
 8010882:	4603      	mov	r3, r0
 8010884:	2b00      	cmp	r3, #0
 8010886:	d001      	beq.n	801088c <find_volume+0xe4>
 8010888:	2301      	movs	r3, #1
 801088a:	e209      	b.n	8010ca0 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 801088c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801088e:	899b      	ldrh	r3, [r3, #12]
 8010890:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010894:	d80d      	bhi.n	80108b2 <find_volume+0x10a>
 8010896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010898:	899b      	ldrh	r3, [r3, #12]
 801089a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801089e:	d308      	bcc.n	80108b2 <find_volume+0x10a>
 80108a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108a2:	899b      	ldrh	r3, [r3, #12]
 80108a4:	461a      	mov	r2, r3
 80108a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108a8:	899b      	ldrh	r3, [r3, #12]
 80108aa:	3b01      	subs	r3, #1
 80108ac:	4013      	ands	r3, r2
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d001      	beq.n	80108b6 <find_volume+0x10e>
 80108b2:	2301      	movs	r3, #1
 80108b4:	e1f4      	b.n	8010ca0 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80108b6:	2300      	movs	r3, #0
 80108b8:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80108ba:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80108bc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80108be:	f7ff ff1d 	bl	80106fc <check_fs>
 80108c2:	4603      	mov	r3, r0
 80108c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80108c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80108cc:	2b02      	cmp	r3, #2
 80108ce:	d14b      	bne.n	8010968 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80108d0:	2300      	movs	r3, #0
 80108d2:	643b      	str	r3, [r7, #64]	; 0x40
 80108d4:	e01f      	b.n	8010916 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80108d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108d8:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80108dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80108de:	011b      	lsls	r3, r3, #4
 80108e0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80108e4:	4413      	add	r3, r2
 80108e6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80108e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108ea:	3304      	adds	r3, #4
 80108ec:	781b      	ldrb	r3, [r3, #0]
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d006      	beq.n	8010900 <find_volume+0x158>
 80108f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108f4:	3308      	adds	r3, #8
 80108f6:	4618      	mov	r0, r3
 80108f8:	f7fe fc04 	bl	800f104 <ld_dword>
 80108fc:	4602      	mov	r2, r0
 80108fe:	e000      	b.n	8010902 <find_volume+0x15a>
 8010900:	2200      	movs	r2, #0
 8010902:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010904:	009b      	lsls	r3, r3, #2
 8010906:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801090a:	440b      	add	r3, r1
 801090c:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010910:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010912:	3301      	adds	r3, #1
 8010914:	643b      	str	r3, [r7, #64]	; 0x40
 8010916:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010918:	2b03      	cmp	r3, #3
 801091a:	d9dc      	bls.n	80108d6 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801091c:	2300      	movs	r3, #0
 801091e:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8010920:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010922:	2b00      	cmp	r3, #0
 8010924:	d002      	beq.n	801092c <find_volume+0x184>
 8010926:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010928:	3b01      	subs	r3, #1
 801092a:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801092c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801092e:	009b      	lsls	r3, r3, #2
 8010930:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8010934:	4413      	add	r3, r2
 8010936:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801093a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 801093c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801093e:	2b00      	cmp	r3, #0
 8010940:	d005      	beq.n	801094e <find_volume+0x1a6>
 8010942:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010944:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010946:	f7ff fed9 	bl	80106fc <check_fs>
 801094a:	4603      	mov	r3, r0
 801094c:	e000      	b.n	8010950 <find_volume+0x1a8>
 801094e:	2303      	movs	r3, #3
 8010950:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8010954:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010958:	2b01      	cmp	r3, #1
 801095a:	d905      	bls.n	8010968 <find_volume+0x1c0>
 801095c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801095e:	3301      	adds	r3, #1
 8010960:	643b      	str	r3, [r7, #64]	; 0x40
 8010962:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010964:	2b03      	cmp	r3, #3
 8010966:	d9e1      	bls.n	801092c <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8010968:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801096c:	2b04      	cmp	r3, #4
 801096e:	d101      	bne.n	8010974 <find_volume+0x1cc>
 8010970:	2301      	movs	r3, #1
 8010972:	e195      	b.n	8010ca0 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8010974:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010978:	2b01      	cmp	r3, #1
 801097a:	d901      	bls.n	8010980 <find_volume+0x1d8>
 801097c:	230d      	movs	r3, #13
 801097e:	e18f      	b.n	8010ca0 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8010980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010982:	3338      	adds	r3, #56	; 0x38
 8010984:	330b      	adds	r3, #11
 8010986:	4618      	mov	r0, r3
 8010988:	f7fe fba4 	bl	800f0d4 <ld_word>
 801098c:	4603      	mov	r3, r0
 801098e:	461a      	mov	r2, r3
 8010990:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010992:	899b      	ldrh	r3, [r3, #12]
 8010994:	429a      	cmp	r2, r3
 8010996:	d001      	beq.n	801099c <find_volume+0x1f4>
 8010998:	230d      	movs	r3, #13
 801099a:	e181      	b.n	8010ca0 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801099c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801099e:	3338      	adds	r3, #56	; 0x38
 80109a0:	3316      	adds	r3, #22
 80109a2:	4618      	mov	r0, r3
 80109a4:	f7fe fb96 	bl	800f0d4 <ld_word>
 80109a8:	4603      	mov	r3, r0
 80109aa:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80109ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80109ae:	2b00      	cmp	r3, #0
 80109b0:	d106      	bne.n	80109c0 <find_volume+0x218>
 80109b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109b4:	3338      	adds	r3, #56	; 0x38
 80109b6:	3324      	adds	r3, #36	; 0x24
 80109b8:	4618      	mov	r0, r3
 80109ba:	f7fe fba3 	bl	800f104 <ld_dword>
 80109be:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80109c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80109c4:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80109c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109c8:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80109cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109ce:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80109d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109d2:	789b      	ldrb	r3, [r3, #2]
 80109d4:	2b01      	cmp	r3, #1
 80109d6:	d005      	beq.n	80109e4 <find_volume+0x23c>
 80109d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109da:	789b      	ldrb	r3, [r3, #2]
 80109dc:	2b02      	cmp	r3, #2
 80109de:	d001      	beq.n	80109e4 <find_volume+0x23c>
 80109e0:	230d      	movs	r3, #13
 80109e2:	e15d      	b.n	8010ca0 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80109e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109e6:	789b      	ldrb	r3, [r3, #2]
 80109e8:	461a      	mov	r2, r3
 80109ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80109ec:	fb02 f303 	mul.w	r3, r2, r3
 80109f0:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80109f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80109f8:	b29a      	uxth	r2, r3
 80109fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80109fc:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80109fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a00:	895b      	ldrh	r3, [r3, #10]
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d008      	beq.n	8010a18 <find_volume+0x270>
 8010a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a08:	895b      	ldrh	r3, [r3, #10]
 8010a0a:	461a      	mov	r2, r3
 8010a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a0e:	895b      	ldrh	r3, [r3, #10]
 8010a10:	3b01      	subs	r3, #1
 8010a12:	4013      	ands	r3, r2
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d001      	beq.n	8010a1c <find_volume+0x274>
 8010a18:	230d      	movs	r3, #13
 8010a1a:	e141      	b.n	8010ca0 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8010a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a1e:	3338      	adds	r3, #56	; 0x38
 8010a20:	3311      	adds	r3, #17
 8010a22:	4618      	mov	r0, r3
 8010a24:	f7fe fb56 	bl	800f0d4 <ld_word>
 8010a28:	4603      	mov	r3, r0
 8010a2a:	461a      	mov	r2, r3
 8010a2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a2e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8010a30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a32:	891b      	ldrh	r3, [r3, #8]
 8010a34:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010a36:	8992      	ldrh	r2, [r2, #12]
 8010a38:	0952      	lsrs	r2, r2, #5
 8010a3a:	b292      	uxth	r2, r2
 8010a3c:	fbb3 f1f2 	udiv	r1, r3, r2
 8010a40:	fb02 f201 	mul.w	r2, r2, r1
 8010a44:	1a9b      	subs	r3, r3, r2
 8010a46:	b29b      	uxth	r3, r3
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d001      	beq.n	8010a50 <find_volume+0x2a8>
 8010a4c:	230d      	movs	r3, #13
 8010a4e:	e127      	b.n	8010ca0 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8010a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a52:	3338      	adds	r3, #56	; 0x38
 8010a54:	3313      	adds	r3, #19
 8010a56:	4618      	mov	r0, r3
 8010a58:	f7fe fb3c 	bl	800f0d4 <ld_word>
 8010a5c:	4603      	mov	r3, r0
 8010a5e:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8010a60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d106      	bne.n	8010a74 <find_volume+0x2cc>
 8010a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a68:	3338      	adds	r3, #56	; 0x38
 8010a6a:	3320      	adds	r3, #32
 8010a6c:	4618      	mov	r0, r3
 8010a6e:	f7fe fb49 	bl	800f104 <ld_dword>
 8010a72:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8010a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a76:	3338      	adds	r3, #56	; 0x38
 8010a78:	330e      	adds	r3, #14
 8010a7a:	4618      	mov	r0, r3
 8010a7c:	f7fe fb2a 	bl	800f0d4 <ld_word>
 8010a80:	4603      	mov	r3, r0
 8010a82:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8010a84:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d104      	bne.n	8010a94 <find_volume+0x2ec>
 8010a8a:	230d      	movs	r3, #13
 8010a8c:	e108      	b.n	8010ca0 <find_volume+0x4f8>
 8010a8e:	bf00      	nop
 8010a90:	200335e8 	.word	0x200335e8

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8010a94:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010a96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a98:	4413      	add	r3, r2
 8010a9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010a9c:	8911      	ldrh	r1, [r2, #8]
 8010a9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010aa0:	8992      	ldrh	r2, [r2, #12]
 8010aa2:	0952      	lsrs	r2, r2, #5
 8010aa4:	b292      	uxth	r2, r2
 8010aa6:	fbb1 f2f2 	udiv	r2, r1, r2
 8010aaa:	b292      	uxth	r2, r2
 8010aac:	4413      	add	r3, r2
 8010aae:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8010ab0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ab4:	429a      	cmp	r2, r3
 8010ab6:	d201      	bcs.n	8010abc <find_volume+0x314>
 8010ab8:	230d      	movs	r3, #13
 8010aba:	e0f1      	b.n	8010ca0 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8010abc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ac0:	1ad3      	subs	r3, r2, r3
 8010ac2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010ac4:	8952      	ldrh	r2, [r2, #10]
 8010ac6:	fbb3 f3f2 	udiv	r3, r3, r2
 8010aca:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8010acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d101      	bne.n	8010ad6 <find_volume+0x32e>
 8010ad2:	230d      	movs	r3, #13
 8010ad4:	e0e4      	b.n	8010ca0 <find_volume+0x4f8>
		fmt = FS_FAT32;
 8010ad6:	2303      	movs	r3, #3
 8010ad8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8010adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ade:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8010ae2:	4293      	cmp	r3, r2
 8010ae4:	d802      	bhi.n	8010aec <find_volume+0x344>
 8010ae6:	2302      	movs	r3, #2
 8010ae8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8010aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010aee:	f640 72f5 	movw	r2, #4085	; 0xff5
 8010af2:	4293      	cmp	r3, r2
 8010af4:	d802      	bhi.n	8010afc <find_volume+0x354>
 8010af6:	2301      	movs	r3, #1
 8010af8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8010afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010afe:	1c9a      	adds	r2, r3, #2
 8010b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b02:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8010b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b06:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010b08:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8010b0a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010b0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010b0e:	441a      	add	r2, r3
 8010b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b12:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8010b14:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b18:	441a      	add	r2, r3
 8010b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b1c:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8010b1e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010b22:	2b03      	cmp	r3, #3
 8010b24:	d11e      	bne.n	8010b64 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8010b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b28:	3338      	adds	r3, #56	; 0x38
 8010b2a:	332a      	adds	r3, #42	; 0x2a
 8010b2c:	4618      	mov	r0, r3
 8010b2e:	f7fe fad1 	bl	800f0d4 <ld_word>
 8010b32:	4603      	mov	r3, r0
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d001      	beq.n	8010b3c <find_volume+0x394>
 8010b38:	230d      	movs	r3, #13
 8010b3a:	e0b1      	b.n	8010ca0 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8010b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b3e:	891b      	ldrh	r3, [r3, #8]
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	d001      	beq.n	8010b48 <find_volume+0x3a0>
 8010b44:	230d      	movs	r3, #13
 8010b46:	e0ab      	b.n	8010ca0 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8010b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b4a:	3338      	adds	r3, #56	; 0x38
 8010b4c:	332c      	adds	r3, #44	; 0x2c
 8010b4e:	4618      	mov	r0, r3
 8010b50:	f7fe fad8 	bl	800f104 <ld_dword>
 8010b54:	4602      	mov	r2, r0
 8010b56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b58:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8010b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b5c:	69db      	ldr	r3, [r3, #28]
 8010b5e:	009b      	lsls	r3, r3, #2
 8010b60:	647b      	str	r3, [r7, #68]	; 0x44
 8010b62:	e01f      	b.n	8010ba4 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8010b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b66:	891b      	ldrh	r3, [r3, #8]
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d101      	bne.n	8010b70 <find_volume+0x3c8>
 8010b6c:	230d      	movs	r3, #13
 8010b6e:	e097      	b.n	8010ca0 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8010b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b72:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8010b74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b76:	441a      	add	r2, r3
 8010b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b7a:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8010b7c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010b80:	2b02      	cmp	r3, #2
 8010b82:	d103      	bne.n	8010b8c <find_volume+0x3e4>
 8010b84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b86:	69db      	ldr	r3, [r3, #28]
 8010b88:	005b      	lsls	r3, r3, #1
 8010b8a:	e00a      	b.n	8010ba2 <find_volume+0x3fa>
 8010b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b8e:	69da      	ldr	r2, [r3, #28]
 8010b90:	4613      	mov	r3, r2
 8010b92:	005b      	lsls	r3, r3, #1
 8010b94:	4413      	add	r3, r2
 8010b96:	085a      	lsrs	r2, r3, #1
 8010b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b9a:	69db      	ldr	r3, [r3, #28]
 8010b9c:	f003 0301 	and.w	r3, r3, #1
 8010ba0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8010ba2:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8010ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ba6:	6a1a      	ldr	r2, [r3, #32]
 8010ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010baa:	899b      	ldrh	r3, [r3, #12]
 8010bac:	4619      	mov	r1, r3
 8010bae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010bb0:	440b      	add	r3, r1
 8010bb2:	3b01      	subs	r3, #1
 8010bb4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010bb6:	8989      	ldrh	r1, [r1, #12]
 8010bb8:	fbb3 f3f1 	udiv	r3, r3, r1
 8010bbc:	429a      	cmp	r2, r3
 8010bbe:	d201      	bcs.n	8010bc4 <find_volume+0x41c>
 8010bc0:	230d      	movs	r3, #13
 8010bc2:	e06d      	b.n	8010ca0 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8010bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8010bca:	615a      	str	r2, [r3, #20]
 8010bcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bce:	695a      	ldr	r2, [r3, #20]
 8010bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bd2:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8010bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bd6:	2280      	movs	r2, #128	; 0x80
 8010bd8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8010bda:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010bde:	2b03      	cmp	r3, #3
 8010be0:	d149      	bne.n	8010c76 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8010be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010be4:	3338      	adds	r3, #56	; 0x38
 8010be6:	3330      	adds	r3, #48	; 0x30
 8010be8:	4618      	mov	r0, r3
 8010bea:	f7fe fa73 	bl	800f0d4 <ld_word>
 8010bee:	4603      	mov	r3, r0
 8010bf0:	2b01      	cmp	r3, #1
 8010bf2:	d140      	bne.n	8010c76 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 8010bf4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010bf6:	3301      	adds	r3, #1
 8010bf8:	4619      	mov	r1, r3
 8010bfa:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010bfc:	f7fe fd1a 	bl	800f634 <move_window>
 8010c00:	4603      	mov	r3, r0
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	d137      	bne.n	8010c76 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 8010c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c08:	2200      	movs	r2, #0
 8010c0a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c0e:	3338      	adds	r3, #56	; 0x38
 8010c10:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010c14:	4618      	mov	r0, r3
 8010c16:	f7fe fa5d 	bl	800f0d4 <ld_word>
 8010c1a:	4603      	mov	r3, r0
 8010c1c:	461a      	mov	r2, r3
 8010c1e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010c22:	429a      	cmp	r2, r3
 8010c24:	d127      	bne.n	8010c76 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8010c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c28:	3338      	adds	r3, #56	; 0x38
 8010c2a:	4618      	mov	r0, r3
 8010c2c:	f7fe fa6a 	bl	800f104 <ld_dword>
 8010c30:	4602      	mov	r2, r0
 8010c32:	4b1d      	ldr	r3, [pc, #116]	; (8010ca8 <find_volume+0x500>)
 8010c34:	429a      	cmp	r2, r3
 8010c36:	d11e      	bne.n	8010c76 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8010c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c3a:	3338      	adds	r3, #56	; 0x38
 8010c3c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8010c40:	4618      	mov	r0, r3
 8010c42:	f7fe fa5f 	bl	800f104 <ld_dword>
 8010c46:	4602      	mov	r2, r0
 8010c48:	4b18      	ldr	r3, [pc, #96]	; (8010cac <find_volume+0x504>)
 8010c4a:	429a      	cmp	r2, r3
 8010c4c:	d113      	bne.n	8010c76 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8010c4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c50:	3338      	adds	r3, #56	; 0x38
 8010c52:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8010c56:	4618      	mov	r0, r3
 8010c58:	f7fe fa54 	bl	800f104 <ld_dword>
 8010c5c:	4602      	mov	r2, r0
 8010c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c60:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8010c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c64:	3338      	adds	r3, #56	; 0x38
 8010c66:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8010c6a:	4618      	mov	r0, r3
 8010c6c:	f7fe fa4a 	bl	800f104 <ld_dword>
 8010c70:	4602      	mov	r2, r0
 8010c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c74:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8010c76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c78:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8010c7c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8010c7e:	4b0c      	ldr	r3, [pc, #48]	; (8010cb0 <find_volume+0x508>)
 8010c80:	881b      	ldrh	r3, [r3, #0]
 8010c82:	3301      	adds	r3, #1
 8010c84:	b29a      	uxth	r2, r3
 8010c86:	4b0a      	ldr	r3, [pc, #40]	; (8010cb0 <find_volume+0x508>)
 8010c88:	801a      	strh	r2, [r3, #0]
 8010c8a:	4b09      	ldr	r3, [pc, #36]	; (8010cb0 <find_volume+0x508>)
 8010c8c:	881a      	ldrh	r2, [r3, #0]
 8010c8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c90:	80da      	strh	r2, [r3, #6]
#if _FS_EXFAT
	fs->dirbuf = DirBuf;	/* Static directory block scratchpad buuffer */
#endif
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
 8010c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010c94:	2200      	movs	r2, #0
 8010c96:	619a      	str	r2, [r3, #24]
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8010c98:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010c9a:	f7fe fc63 	bl	800f564 <clear_lock>
#endif
	return FR_OK;
 8010c9e:	2300      	movs	r3, #0
}
 8010ca0:	4618      	mov	r0, r3
 8010ca2:	3758      	adds	r7, #88	; 0x58
 8010ca4:	46bd      	mov	sp, r7
 8010ca6:	bd80      	pop	{r7, pc}
 8010ca8:	41615252 	.word	0x41615252
 8010cac:	61417272 	.word	0x61417272
 8010cb0:	200335ec 	.word	0x200335ec

08010cb4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8010cb4:	b580      	push	{r7, lr}
 8010cb6:	b084      	sub	sp, #16
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	6078      	str	r0, [r7, #4]
 8010cbc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8010cbe:	2309      	movs	r3, #9
 8010cc0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	d01c      	beq.n	8010d02 <validate+0x4e>
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	681b      	ldr	r3, [r3, #0]
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d018      	beq.n	8010d02 <validate+0x4e>
 8010cd0:	687b      	ldr	r3, [r7, #4]
 8010cd2:	681b      	ldr	r3, [r3, #0]
 8010cd4:	781b      	ldrb	r3, [r3, #0]
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d013      	beq.n	8010d02 <validate+0x4e>
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	889a      	ldrh	r2, [r3, #4]
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	681b      	ldr	r3, [r3, #0]
 8010ce2:	88db      	ldrh	r3, [r3, #6]
 8010ce4:	429a      	cmp	r2, r3
 8010ce6:	d10c      	bne.n	8010d02 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	681b      	ldr	r3, [r3, #0]
 8010cec:	785b      	ldrb	r3, [r3, #1]
 8010cee:	4618      	mov	r0, r3
 8010cf0:	f7fe f952 	bl	800ef98 <disk_status>
 8010cf4:	4603      	mov	r3, r0
 8010cf6:	f003 0301 	and.w	r3, r3, #1
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d101      	bne.n	8010d02 <validate+0x4e>
			res = FR_OK;
 8010cfe:	2300      	movs	r3, #0
 8010d00:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8010d02:	7bfb      	ldrb	r3, [r7, #15]
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d102      	bne.n	8010d0e <validate+0x5a>
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	681b      	ldr	r3, [r3, #0]
 8010d0c:	e000      	b.n	8010d10 <validate+0x5c>
 8010d0e:	2300      	movs	r3, #0
 8010d10:	683a      	ldr	r2, [r7, #0]
 8010d12:	6013      	str	r3, [r2, #0]
	return res;
 8010d14:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d16:	4618      	mov	r0, r3
 8010d18:	3710      	adds	r7, #16
 8010d1a:	46bd      	mov	sp, r7
 8010d1c:	bd80      	pop	{r7, pc}
	...

08010d20 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8010d20:	b580      	push	{r7, lr}
 8010d22:	b088      	sub	sp, #32
 8010d24:	af00      	add	r7, sp, #0
 8010d26:	60f8      	str	r0, [r7, #12]
 8010d28:	60b9      	str	r1, [r7, #8]
 8010d2a:	4613      	mov	r3, r2
 8010d2c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8010d2e:	68bb      	ldr	r3, [r7, #8]
 8010d30:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8010d32:	f107 0310 	add.w	r3, r7, #16
 8010d36:	4618      	mov	r0, r3
 8010d38:	f7ff fc9b 	bl	8010672 <get_ldnumber>
 8010d3c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8010d3e:	69fb      	ldr	r3, [r7, #28]
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	da01      	bge.n	8010d48 <f_mount+0x28>
 8010d44:	230b      	movs	r3, #11
 8010d46:	e02b      	b.n	8010da0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8010d48:	4a17      	ldr	r2, [pc, #92]	; (8010da8 <f_mount+0x88>)
 8010d4a:	69fb      	ldr	r3, [r7, #28]
 8010d4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010d50:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8010d52:	69bb      	ldr	r3, [r7, #24]
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d005      	beq.n	8010d64 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8010d58:	69b8      	ldr	r0, [r7, #24]
 8010d5a:	f7fe fc03 	bl	800f564 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8010d5e:	69bb      	ldr	r3, [r7, #24]
 8010d60:	2200      	movs	r2, #0
 8010d62:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8010d64:	68fb      	ldr	r3, [r7, #12]
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d002      	beq.n	8010d70 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8010d6a:	68fb      	ldr	r3, [r7, #12]
 8010d6c:	2200      	movs	r2, #0
 8010d6e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8010d70:	68fa      	ldr	r2, [r7, #12]
 8010d72:	490d      	ldr	r1, [pc, #52]	; (8010da8 <f_mount+0x88>)
 8010d74:	69fb      	ldr	r3, [r7, #28]
 8010d76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	d002      	beq.n	8010d86 <f_mount+0x66>
 8010d80:	79fb      	ldrb	r3, [r7, #7]
 8010d82:	2b01      	cmp	r3, #1
 8010d84:	d001      	beq.n	8010d8a <f_mount+0x6a>
 8010d86:	2300      	movs	r3, #0
 8010d88:	e00a      	b.n	8010da0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8010d8a:	f107 010c 	add.w	r1, r7, #12
 8010d8e:	f107 0308 	add.w	r3, r7, #8
 8010d92:	2200      	movs	r2, #0
 8010d94:	4618      	mov	r0, r3
 8010d96:	f7ff fd07 	bl	80107a8 <find_volume>
 8010d9a:	4603      	mov	r3, r0
 8010d9c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8010d9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010da0:	4618      	mov	r0, r3
 8010da2:	3720      	adds	r7, #32
 8010da4:	46bd      	mov	sp, r7
 8010da6:	bd80      	pop	{r7, pc}
 8010da8:	200335e8 	.word	0x200335e8

08010dac <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8010dac:	b580      	push	{r7, lr}
 8010dae:	b098      	sub	sp, #96	; 0x60
 8010db0:	af00      	add	r7, sp, #0
 8010db2:	60f8      	str	r0, [r7, #12]
 8010db4:	60b9      	str	r1, [r7, #8]
 8010db6:	4613      	mov	r3, r2
 8010db8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8010dba:	68fb      	ldr	r3, [r7, #12]
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d101      	bne.n	8010dc4 <f_open+0x18>
 8010dc0:	2309      	movs	r3, #9
 8010dc2:	e1ba      	b.n	801113a <f_open+0x38e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8010dc4:	79fb      	ldrb	r3, [r7, #7]
 8010dc6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010dca:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8010dcc:	79fa      	ldrb	r2, [r7, #7]
 8010dce:	f107 0110 	add.w	r1, r7, #16
 8010dd2:	f107 0308 	add.w	r3, r7, #8
 8010dd6:	4618      	mov	r0, r3
 8010dd8:	f7ff fce6 	bl	80107a8 <find_volume>
 8010ddc:	4603      	mov	r3, r0
 8010dde:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8010de2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	f040 819e 	bne.w	8011128 <f_open+0x37c>
		dj.obj.fs = fs;
 8010dec:	693b      	ldr	r3, [r7, #16]
 8010dee:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8010df0:	68ba      	ldr	r2, [r7, #8]
 8010df2:	f107 0314 	add.w	r3, r7, #20
 8010df6:	4611      	mov	r1, r2
 8010df8:	4618      	mov	r0, r3
 8010dfa:	f7ff fba5 	bl	8010548 <follow_path>
 8010dfe:	4603      	mov	r3, r0
 8010e00:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8010e04:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d11a      	bne.n	8010e42 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8010e0c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8010e10:	b25b      	sxtb	r3, r3
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	da03      	bge.n	8010e1e <f_open+0x72>
				res = FR_INVALID_NAME;
 8010e16:	2306      	movs	r3, #6
 8010e18:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010e1c:	e011      	b.n	8010e42 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010e1e:	79fb      	ldrb	r3, [r7, #7]
 8010e20:	f023 0301 	bic.w	r3, r3, #1
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	bf14      	ite	ne
 8010e28:	2301      	movne	r3, #1
 8010e2a:	2300      	moveq	r3, #0
 8010e2c:	b2db      	uxtb	r3, r3
 8010e2e:	461a      	mov	r2, r3
 8010e30:	f107 0314 	add.w	r3, r7, #20
 8010e34:	4611      	mov	r1, r2
 8010e36:	4618      	mov	r0, r3
 8010e38:	f7fe fa4c 	bl	800f2d4 <chk_lock>
 8010e3c:	4603      	mov	r3, r0
 8010e3e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8010e42:	79fb      	ldrb	r3, [r7, #7]
 8010e44:	f003 031c 	and.w	r3, r3, #28
 8010e48:	2b00      	cmp	r3, #0
 8010e4a:	d07e      	beq.n	8010f4a <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 8010e4c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d017      	beq.n	8010e84 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8010e54:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010e58:	2b04      	cmp	r3, #4
 8010e5a:	d10e      	bne.n	8010e7a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8010e5c:	f7fe fa96 	bl	800f38c <enq_lock>
 8010e60:	4603      	mov	r3, r0
 8010e62:	2b00      	cmp	r3, #0
 8010e64:	d006      	beq.n	8010e74 <f_open+0xc8>
 8010e66:	f107 0314 	add.w	r3, r7, #20
 8010e6a:	4618      	mov	r0, r3
 8010e6c:	f7ff fa52 	bl	8010314 <dir_register>
 8010e70:	4603      	mov	r3, r0
 8010e72:	e000      	b.n	8010e76 <f_open+0xca>
 8010e74:	2312      	movs	r3, #18
 8010e76:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8010e7a:	79fb      	ldrb	r3, [r7, #7]
 8010e7c:	f043 0308 	orr.w	r3, r3, #8
 8010e80:	71fb      	strb	r3, [r7, #7]
 8010e82:	e010      	b.n	8010ea6 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8010e84:	7ebb      	ldrb	r3, [r7, #26]
 8010e86:	f003 0311 	and.w	r3, r3, #17
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	d003      	beq.n	8010e96 <f_open+0xea>
					res = FR_DENIED;
 8010e8e:	2307      	movs	r3, #7
 8010e90:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010e94:	e007      	b.n	8010ea6 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8010e96:	79fb      	ldrb	r3, [r7, #7]
 8010e98:	f003 0304 	and.w	r3, r3, #4
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d002      	beq.n	8010ea6 <f_open+0xfa>
 8010ea0:	2308      	movs	r3, #8
 8010ea2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8010ea6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d167      	bne.n	8010f7e <f_open+0x1d2>
 8010eae:	79fb      	ldrb	r3, [r7, #7]
 8010eb0:	f003 0308 	and.w	r3, r3, #8
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d062      	beq.n	8010f7e <f_open+0x1d2>
				dw = GET_FATTIME();
 8010eb8:	4ba2      	ldr	r3, [pc, #648]	; (8011144 <f_open+0x398>)
 8010eba:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8010ebc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ebe:	330e      	adds	r3, #14
 8010ec0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010ec2:	4618      	mov	r0, r3
 8010ec4:	f7fe f95c 	bl	800f180 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8010ec8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010eca:	3316      	adds	r3, #22
 8010ecc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010ece:	4618      	mov	r0, r3
 8010ed0:	f7fe f956 	bl	800f180 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8010ed4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ed6:	330b      	adds	r3, #11
 8010ed8:	2220      	movs	r2, #32
 8010eda:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8010edc:	693b      	ldr	r3, [r7, #16]
 8010ede:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010ee0:	4611      	mov	r1, r2
 8010ee2:	4618      	mov	r0, r3
 8010ee4:	f7ff f925 	bl	8010132 <ld_clust>
 8010ee8:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8010eea:	693b      	ldr	r3, [r7, #16]
 8010eec:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8010eee:	2200      	movs	r2, #0
 8010ef0:	4618      	mov	r0, r3
 8010ef2:	f7ff f93d 	bl	8010170 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8010ef6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ef8:	331c      	adds	r3, #28
 8010efa:	2100      	movs	r1, #0
 8010efc:	4618      	mov	r0, r3
 8010efe:	f7fe f93f 	bl	800f180 <st_dword>
					fs->wflag = 1;
 8010f02:	693b      	ldr	r3, [r7, #16]
 8010f04:	2201      	movs	r2, #1
 8010f06:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8010f08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d037      	beq.n	8010f7e <f_open+0x1d2>
						dw = fs->winsect;
 8010f0e:	693b      	ldr	r3, [r7, #16]
 8010f10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f12:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8010f14:	f107 0314 	add.w	r3, r7, #20
 8010f18:	2200      	movs	r2, #0
 8010f1a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8010f1c:	4618      	mov	r0, r3
 8010f1e:	f7fe fe2d 	bl	800fb7c <remove_chain>
 8010f22:	4603      	mov	r3, r0
 8010f24:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8010f28:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d126      	bne.n	8010f7e <f_open+0x1d2>
							res = move_window(fs, dw);
 8010f30:	693b      	ldr	r3, [r7, #16]
 8010f32:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010f34:	4618      	mov	r0, r3
 8010f36:	f7fe fb7d 	bl	800f634 <move_window>
 8010f3a:	4603      	mov	r3, r0
 8010f3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8010f40:	693b      	ldr	r3, [r7, #16]
 8010f42:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010f44:	3a01      	subs	r2, #1
 8010f46:	611a      	str	r2, [r3, #16]
 8010f48:	e019      	b.n	8010f7e <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8010f4a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d115      	bne.n	8010f7e <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8010f52:	7ebb      	ldrb	r3, [r7, #26]
 8010f54:	f003 0310 	and.w	r3, r3, #16
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d003      	beq.n	8010f64 <f_open+0x1b8>
					res = FR_NO_FILE;
 8010f5c:	2304      	movs	r3, #4
 8010f5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010f62:	e00c      	b.n	8010f7e <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8010f64:	79fb      	ldrb	r3, [r7, #7]
 8010f66:	f003 0302 	and.w	r3, r3, #2
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d007      	beq.n	8010f7e <f_open+0x1d2>
 8010f6e:	7ebb      	ldrb	r3, [r7, #26]
 8010f70:	f003 0301 	and.w	r3, r3, #1
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d002      	beq.n	8010f7e <f_open+0x1d2>
						res = FR_DENIED;
 8010f78:	2307      	movs	r3, #7
 8010f7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8010f7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d128      	bne.n	8010fd8 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8010f86:	79fb      	ldrb	r3, [r7, #7]
 8010f88:	f003 0308 	and.w	r3, r3, #8
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d003      	beq.n	8010f98 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 8010f90:	79fb      	ldrb	r3, [r7, #7]
 8010f92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010f96:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8010f98:	693b      	ldr	r3, [r7, #16]
 8010f9a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010f9c:	68fb      	ldr	r3, [r7, #12]
 8010f9e:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8010fa0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010fa6:	79fb      	ldrb	r3, [r7, #7]
 8010fa8:	f023 0301 	bic.w	r3, r3, #1
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	bf14      	ite	ne
 8010fb0:	2301      	movne	r3, #1
 8010fb2:	2300      	moveq	r3, #0
 8010fb4:	b2db      	uxtb	r3, r3
 8010fb6:	461a      	mov	r2, r3
 8010fb8:	f107 0314 	add.w	r3, r7, #20
 8010fbc:	4611      	mov	r1, r2
 8010fbe:	4618      	mov	r0, r3
 8010fc0:	f7fe fa06 	bl	800f3d0 <inc_lock>
 8010fc4:	4602      	mov	r2, r0
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8010fca:	68fb      	ldr	r3, [r7, #12]
 8010fcc:	691b      	ldr	r3, [r3, #16]
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d102      	bne.n	8010fd8 <f_open+0x22c>
 8010fd2:	2302      	movs	r3, #2
 8010fd4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8010fd8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	f040 80a3 	bne.w	8011128 <f_open+0x37c>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8010fe2:	693b      	ldr	r3, [r7, #16]
 8010fe4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010fe6:	4611      	mov	r1, r2
 8010fe8:	4618      	mov	r0, r3
 8010fea:	f7ff f8a2 	bl	8010132 <ld_clust>
 8010fee:	4602      	mov	r2, r0
 8010ff0:	68fb      	ldr	r3, [r7, #12]
 8010ff2:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8010ff4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ff6:	331c      	adds	r3, #28
 8010ff8:	4618      	mov	r0, r3
 8010ffa:	f7fe f883 	bl	800f104 <ld_dword>
 8010ffe:	4602      	mov	r2, r0
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8011004:	68fb      	ldr	r3, [r7, #12]
 8011006:	2200      	movs	r2, #0
 8011008:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801100a:	693a      	ldr	r2, [r7, #16]
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8011010:	693b      	ldr	r3, [r7, #16]
 8011012:	88da      	ldrh	r2, [r3, #6]
 8011014:	68fb      	ldr	r3, [r7, #12]
 8011016:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	79fa      	ldrb	r2, [r7, #7]
 801101c:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 801101e:	68fb      	ldr	r3, [r7, #12]
 8011020:	2200      	movs	r2, #0
 8011022:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8011024:	68fb      	ldr	r3, [r7, #12]
 8011026:	2200      	movs	r2, #0
 8011028:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801102a:	68fb      	ldr	r3, [r7, #12]
 801102c:	2200      	movs	r2, #0
 801102e:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8011030:	68fb      	ldr	r3, [r7, #12]
 8011032:	3330      	adds	r3, #48	; 0x30
 8011034:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8011038:	2100      	movs	r1, #0
 801103a:	4618      	mov	r0, r3
 801103c:	f7fe f8ed 	bl	800f21a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8011040:	79fb      	ldrb	r3, [r7, #7]
 8011042:	f003 0320 	and.w	r3, r3, #32
 8011046:	2b00      	cmp	r3, #0
 8011048:	d06e      	beq.n	8011128 <f_open+0x37c>
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	68db      	ldr	r3, [r3, #12]
 801104e:	2b00      	cmp	r3, #0
 8011050:	d06a      	beq.n	8011128 <f_open+0x37c>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8011052:	68fb      	ldr	r3, [r7, #12]
 8011054:	68da      	ldr	r2, [r3, #12]
 8011056:	68fb      	ldr	r3, [r7, #12]
 8011058:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801105a:	693b      	ldr	r3, [r7, #16]
 801105c:	895b      	ldrh	r3, [r3, #10]
 801105e:	461a      	mov	r2, r3
 8011060:	693b      	ldr	r3, [r7, #16]
 8011062:	899b      	ldrh	r3, [r3, #12]
 8011064:	fb03 f302 	mul.w	r3, r3, r2
 8011068:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801106a:	68fb      	ldr	r3, [r7, #12]
 801106c:	689b      	ldr	r3, [r3, #8]
 801106e:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011070:	68fb      	ldr	r3, [r7, #12]
 8011072:	68db      	ldr	r3, [r3, #12]
 8011074:	657b      	str	r3, [r7, #84]	; 0x54
 8011076:	e016      	b.n	80110a6 <f_open+0x2fa>
					clst = get_fat(&fp->obj, clst);
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801107c:	4618      	mov	r0, r3
 801107e:	f7fe fb96 	bl	800f7ae <get_fat>
 8011082:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8011084:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011086:	2b01      	cmp	r3, #1
 8011088:	d802      	bhi.n	8011090 <f_open+0x2e4>
 801108a:	2302      	movs	r3, #2
 801108c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8011090:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011096:	d102      	bne.n	801109e <f_open+0x2f2>
 8011098:	2301      	movs	r3, #1
 801109a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801109e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80110a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80110a2:	1ad3      	subs	r3, r2, r3
 80110a4:	657b      	str	r3, [r7, #84]	; 0x54
 80110a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d103      	bne.n	80110b6 <f_open+0x30a>
 80110ae:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80110b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80110b2:	429a      	cmp	r2, r3
 80110b4:	d8e0      	bhi.n	8011078 <f_open+0x2cc>
				}
				fp->clust = clst;
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80110ba:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80110bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d131      	bne.n	8011128 <f_open+0x37c>
 80110c4:	693b      	ldr	r3, [r7, #16]
 80110c6:	899b      	ldrh	r3, [r3, #12]
 80110c8:	461a      	mov	r2, r3
 80110ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80110cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80110d0:	fb02 f201 	mul.w	r2, r2, r1
 80110d4:	1a9b      	subs	r3, r3, r2
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d026      	beq.n	8011128 <f_open+0x37c>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80110da:	693b      	ldr	r3, [r7, #16]
 80110dc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80110de:	4618      	mov	r0, r3
 80110e0:	f7fe fb46 	bl	800f770 <clust2sect>
 80110e4:	6478      	str	r0, [r7, #68]	; 0x44
 80110e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d103      	bne.n	80110f4 <f_open+0x348>
						res = FR_INT_ERR;
 80110ec:	2302      	movs	r3, #2
 80110ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80110f2:	e019      	b.n	8011128 <f_open+0x37c>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80110f4:	693b      	ldr	r3, [r7, #16]
 80110f6:	899b      	ldrh	r3, [r3, #12]
 80110f8:	461a      	mov	r2, r3
 80110fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80110fc:	fbb3 f2f2 	udiv	r2, r3, r2
 8011100:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011102:	441a      	add	r2, r3
 8011104:	68fb      	ldr	r3, [r7, #12]
 8011106:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8011108:	693b      	ldr	r3, [r7, #16]
 801110a:	7858      	ldrb	r0, [r3, #1]
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	6a1a      	ldr	r2, [r3, #32]
 8011116:	2301      	movs	r3, #1
 8011118:	f7fd ff7e 	bl	800f018 <disk_read>
 801111c:	4603      	mov	r3, r0
 801111e:	2b00      	cmp	r3, #0
 8011120:	d002      	beq.n	8011128 <f_open+0x37c>
 8011122:	2301      	movs	r3, #1
 8011124:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8011128:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801112c:	2b00      	cmp	r3, #0
 801112e:	d002      	beq.n	8011136 <f_open+0x38a>
 8011130:	68fb      	ldr	r3, [r7, #12]
 8011132:	2200      	movs	r2, #0
 8011134:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8011136:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 801113a:	4618      	mov	r0, r3
 801113c:	3760      	adds	r7, #96	; 0x60
 801113e:	46bd      	mov	sp, r7
 8011140:	bd80      	pop	{r7, pc}
 8011142:	bf00      	nop
 8011144:	274a0000 	.word	0x274a0000

08011148 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8011148:	b580      	push	{r7, lr}
 801114a:	b08e      	sub	sp, #56	; 0x38
 801114c:	af00      	add	r7, sp, #0
 801114e:	60f8      	str	r0, [r7, #12]
 8011150:	60b9      	str	r1, [r7, #8]
 8011152:	607a      	str	r2, [r7, #4]
 8011154:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8011156:	68bb      	ldr	r3, [r7, #8]
 8011158:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 801115a:	683b      	ldr	r3, [r7, #0]
 801115c:	2200      	movs	r2, #0
 801115e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8011160:	68fb      	ldr	r3, [r7, #12]
 8011162:	f107 0214 	add.w	r2, r7, #20
 8011166:	4611      	mov	r1, r2
 8011168:	4618      	mov	r0, r3
 801116a:	f7ff fda3 	bl	8010cb4 <validate>
 801116e:	4603      	mov	r3, r0
 8011170:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8011174:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011178:	2b00      	cmp	r3, #0
 801117a:	d107      	bne.n	801118c <f_read+0x44>
 801117c:	68fb      	ldr	r3, [r7, #12]
 801117e:	7d5b      	ldrb	r3, [r3, #21]
 8011180:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8011184:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011188:	2b00      	cmp	r3, #0
 801118a:	d002      	beq.n	8011192 <f_read+0x4a>
 801118c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011190:	e135      	b.n	80113fe <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8011192:	68fb      	ldr	r3, [r7, #12]
 8011194:	7d1b      	ldrb	r3, [r3, #20]
 8011196:	f003 0301 	and.w	r3, r3, #1
 801119a:	2b00      	cmp	r3, #0
 801119c:	d101      	bne.n	80111a2 <f_read+0x5a>
 801119e:	2307      	movs	r3, #7
 80111a0:	e12d      	b.n	80113fe <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 80111a2:	68fb      	ldr	r3, [r7, #12]
 80111a4:	68da      	ldr	r2, [r3, #12]
 80111a6:	68fb      	ldr	r3, [r7, #12]
 80111a8:	699b      	ldr	r3, [r3, #24]
 80111aa:	1ad3      	subs	r3, r2, r3
 80111ac:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80111ae:	687a      	ldr	r2, [r7, #4]
 80111b0:	6a3b      	ldr	r3, [r7, #32]
 80111b2:	429a      	cmp	r2, r3
 80111b4:	f240 811e 	bls.w	80113f4 <f_read+0x2ac>
 80111b8:	6a3b      	ldr	r3, [r7, #32]
 80111ba:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80111bc:	e11a      	b.n	80113f4 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80111be:	68fb      	ldr	r3, [r7, #12]
 80111c0:	699b      	ldr	r3, [r3, #24]
 80111c2:	697a      	ldr	r2, [r7, #20]
 80111c4:	8992      	ldrh	r2, [r2, #12]
 80111c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80111ca:	fb02 f201 	mul.w	r2, r2, r1
 80111ce:	1a9b      	subs	r3, r3, r2
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	f040 80d5 	bne.w	8011380 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80111d6:	68fb      	ldr	r3, [r7, #12]
 80111d8:	699b      	ldr	r3, [r3, #24]
 80111da:	697a      	ldr	r2, [r7, #20]
 80111dc:	8992      	ldrh	r2, [r2, #12]
 80111de:	fbb3 f3f2 	udiv	r3, r3, r2
 80111e2:	697a      	ldr	r2, [r7, #20]
 80111e4:	8952      	ldrh	r2, [r2, #10]
 80111e6:	3a01      	subs	r2, #1
 80111e8:	4013      	ands	r3, r2
 80111ea:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80111ec:	69fb      	ldr	r3, [r7, #28]
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d12f      	bne.n	8011252 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80111f2:	68fb      	ldr	r3, [r7, #12]
 80111f4:	699b      	ldr	r3, [r3, #24]
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d103      	bne.n	8011202 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80111fa:	68fb      	ldr	r3, [r7, #12]
 80111fc:	689b      	ldr	r3, [r3, #8]
 80111fe:	633b      	str	r3, [r7, #48]	; 0x30
 8011200:	e013      	b.n	801122a <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8011202:	68fb      	ldr	r3, [r7, #12]
 8011204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011206:	2b00      	cmp	r3, #0
 8011208:	d007      	beq.n	801121a <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	699b      	ldr	r3, [r3, #24]
 801120e:	4619      	mov	r1, r3
 8011210:	68f8      	ldr	r0, [r7, #12]
 8011212:	f7fe fdb0 	bl	800fd76 <clmt_clust>
 8011216:	6338      	str	r0, [r7, #48]	; 0x30
 8011218:	e007      	b.n	801122a <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 801121a:	68fa      	ldr	r2, [r7, #12]
 801121c:	68fb      	ldr	r3, [r7, #12]
 801121e:	69db      	ldr	r3, [r3, #28]
 8011220:	4619      	mov	r1, r3
 8011222:	4610      	mov	r0, r2
 8011224:	f7fe fac3 	bl	800f7ae <get_fat>
 8011228:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 801122a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801122c:	2b01      	cmp	r3, #1
 801122e:	d804      	bhi.n	801123a <f_read+0xf2>
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	2202      	movs	r2, #2
 8011234:	755a      	strb	r2, [r3, #21]
 8011236:	2302      	movs	r3, #2
 8011238:	e0e1      	b.n	80113fe <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801123a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801123c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011240:	d104      	bne.n	801124c <f_read+0x104>
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	2201      	movs	r2, #1
 8011246:	755a      	strb	r2, [r3, #21]
 8011248:	2301      	movs	r3, #1
 801124a:	e0d8      	b.n	80113fe <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 801124c:	68fb      	ldr	r3, [r7, #12]
 801124e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011250:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8011252:	697a      	ldr	r2, [r7, #20]
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	69db      	ldr	r3, [r3, #28]
 8011258:	4619      	mov	r1, r3
 801125a:	4610      	mov	r0, r2
 801125c:	f7fe fa88 	bl	800f770 <clust2sect>
 8011260:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8011262:	69bb      	ldr	r3, [r7, #24]
 8011264:	2b00      	cmp	r3, #0
 8011266:	d104      	bne.n	8011272 <f_read+0x12a>
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	2202      	movs	r2, #2
 801126c:	755a      	strb	r2, [r3, #21]
 801126e:	2302      	movs	r3, #2
 8011270:	e0c5      	b.n	80113fe <f_read+0x2b6>
			sect += csect;
 8011272:	69ba      	ldr	r2, [r7, #24]
 8011274:	69fb      	ldr	r3, [r7, #28]
 8011276:	4413      	add	r3, r2
 8011278:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 801127a:	697b      	ldr	r3, [r7, #20]
 801127c:	899b      	ldrh	r3, [r3, #12]
 801127e:	461a      	mov	r2, r3
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	fbb3 f3f2 	udiv	r3, r3, r2
 8011286:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8011288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801128a:	2b00      	cmp	r3, #0
 801128c:	d041      	beq.n	8011312 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801128e:	69fa      	ldr	r2, [r7, #28]
 8011290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011292:	4413      	add	r3, r2
 8011294:	697a      	ldr	r2, [r7, #20]
 8011296:	8952      	ldrh	r2, [r2, #10]
 8011298:	4293      	cmp	r3, r2
 801129a:	d905      	bls.n	80112a8 <f_read+0x160>
					cc = fs->csize - csect;
 801129c:	697b      	ldr	r3, [r7, #20]
 801129e:	895b      	ldrh	r3, [r3, #10]
 80112a0:	461a      	mov	r2, r3
 80112a2:	69fb      	ldr	r3, [r7, #28]
 80112a4:	1ad3      	subs	r3, r2, r3
 80112a6:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80112a8:	697b      	ldr	r3, [r7, #20]
 80112aa:	7858      	ldrb	r0, [r3, #1]
 80112ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112ae:	69ba      	ldr	r2, [r7, #24]
 80112b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80112b2:	f7fd feb1 	bl	800f018 <disk_read>
 80112b6:	4603      	mov	r3, r0
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d004      	beq.n	80112c6 <f_read+0x17e>
 80112bc:	68fb      	ldr	r3, [r7, #12]
 80112be:	2201      	movs	r2, #1
 80112c0:	755a      	strb	r2, [r3, #21]
 80112c2:	2301      	movs	r3, #1
 80112c4:	e09b      	b.n	80113fe <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80112c6:	68fb      	ldr	r3, [r7, #12]
 80112c8:	7d1b      	ldrb	r3, [r3, #20]
 80112ca:	b25b      	sxtb	r3, r3
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	da18      	bge.n	8011302 <f_read+0x1ba>
 80112d0:	68fb      	ldr	r3, [r7, #12]
 80112d2:	6a1a      	ldr	r2, [r3, #32]
 80112d4:	69bb      	ldr	r3, [r7, #24]
 80112d6:	1ad3      	subs	r3, r2, r3
 80112d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80112da:	429a      	cmp	r2, r3
 80112dc:	d911      	bls.n	8011302 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	6a1a      	ldr	r2, [r3, #32]
 80112e2:	69bb      	ldr	r3, [r7, #24]
 80112e4:	1ad3      	subs	r3, r2, r3
 80112e6:	697a      	ldr	r2, [r7, #20]
 80112e8:	8992      	ldrh	r2, [r2, #12]
 80112ea:	fb02 f303 	mul.w	r3, r2, r3
 80112ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80112f0:	18d0      	adds	r0, r2, r3
 80112f2:	68fb      	ldr	r3, [r7, #12]
 80112f4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80112f8:	697b      	ldr	r3, [r7, #20]
 80112fa:	899b      	ldrh	r3, [r3, #12]
 80112fc:	461a      	mov	r2, r3
 80112fe:	f7fd ff6b 	bl	800f1d8 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8011302:	697b      	ldr	r3, [r7, #20]
 8011304:	899b      	ldrh	r3, [r3, #12]
 8011306:	461a      	mov	r2, r3
 8011308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801130a:	fb02 f303 	mul.w	r3, r2, r3
 801130e:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8011310:	e05c      	b.n	80113cc <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	6a1b      	ldr	r3, [r3, #32]
 8011316:	69ba      	ldr	r2, [r7, #24]
 8011318:	429a      	cmp	r2, r3
 801131a:	d02e      	beq.n	801137a <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801131c:	68fb      	ldr	r3, [r7, #12]
 801131e:	7d1b      	ldrb	r3, [r3, #20]
 8011320:	b25b      	sxtb	r3, r3
 8011322:	2b00      	cmp	r3, #0
 8011324:	da18      	bge.n	8011358 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011326:	697b      	ldr	r3, [r7, #20]
 8011328:	7858      	ldrb	r0, [r3, #1]
 801132a:	68fb      	ldr	r3, [r7, #12]
 801132c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011330:	68fb      	ldr	r3, [r7, #12]
 8011332:	6a1a      	ldr	r2, [r3, #32]
 8011334:	2301      	movs	r3, #1
 8011336:	f7fd fe8f 	bl	800f058 <disk_write>
 801133a:	4603      	mov	r3, r0
 801133c:	2b00      	cmp	r3, #0
 801133e:	d004      	beq.n	801134a <f_read+0x202>
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	2201      	movs	r2, #1
 8011344:	755a      	strb	r2, [r3, #21]
 8011346:	2301      	movs	r3, #1
 8011348:	e059      	b.n	80113fe <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	7d1b      	ldrb	r3, [r3, #20]
 801134e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011352:	b2da      	uxtb	r2, r3
 8011354:	68fb      	ldr	r3, [r7, #12]
 8011356:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011358:	697b      	ldr	r3, [r7, #20]
 801135a:	7858      	ldrb	r0, [r3, #1]
 801135c:	68fb      	ldr	r3, [r7, #12]
 801135e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011362:	2301      	movs	r3, #1
 8011364:	69ba      	ldr	r2, [r7, #24]
 8011366:	f7fd fe57 	bl	800f018 <disk_read>
 801136a:	4603      	mov	r3, r0
 801136c:	2b00      	cmp	r3, #0
 801136e:	d004      	beq.n	801137a <f_read+0x232>
 8011370:	68fb      	ldr	r3, [r7, #12]
 8011372:	2201      	movs	r2, #1
 8011374:	755a      	strb	r2, [r3, #21]
 8011376:	2301      	movs	r3, #1
 8011378:	e041      	b.n	80113fe <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	69ba      	ldr	r2, [r7, #24]
 801137e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011380:	697b      	ldr	r3, [r7, #20]
 8011382:	899b      	ldrh	r3, [r3, #12]
 8011384:	4618      	mov	r0, r3
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	699b      	ldr	r3, [r3, #24]
 801138a:	697a      	ldr	r2, [r7, #20]
 801138c:	8992      	ldrh	r2, [r2, #12]
 801138e:	fbb3 f1f2 	udiv	r1, r3, r2
 8011392:	fb02 f201 	mul.w	r2, r2, r1
 8011396:	1a9b      	subs	r3, r3, r2
 8011398:	1ac3      	subs	r3, r0, r3
 801139a:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 801139c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	429a      	cmp	r2, r3
 80113a2:	d901      	bls.n	80113a8 <f_read+0x260>
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	699b      	ldr	r3, [r3, #24]
 80113b2:	697a      	ldr	r2, [r7, #20]
 80113b4:	8992      	ldrh	r2, [r2, #12]
 80113b6:	fbb3 f0f2 	udiv	r0, r3, r2
 80113ba:	fb02 f200 	mul.w	r2, r2, r0
 80113be:	1a9b      	subs	r3, r3, r2
 80113c0:	440b      	add	r3, r1
 80113c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80113c4:	4619      	mov	r1, r3
 80113c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80113c8:	f7fd ff06 	bl	800f1d8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80113cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80113ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113d0:	4413      	add	r3, r2
 80113d2:	627b      	str	r3, [r7, #36]	; 0x24
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	699a      	ldr	r2, [r3, #24]
 80113d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113da:	441a      	add	r2, r3
 80113dc:	68fb      	ldr	r3, [r7, #12]
 80113de:	619a      	str	r2, [r3, #24]
 80113e0:	683b      	ldr	r3, [r7, #0]
 80113e2:	681a      	ldr	r2, [r3, #0]
 80113e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113e6:	441a      	add	r2, r3
 80113e8:	683b      	ldr	r3, [r7, #0]
 80113ea:	601a      	str	r2, [r3, #0]
 80113ec:	687a      	ldr	r2, [r7, #4]
 80113ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80113f0:	1ad3      	subs	r3, r2, r3
 80113f2:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	f47f aee1 	bne.w	80111be <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80113fc:	2300      	movs	r3, #0
}
 80113fe:	4618      	mov	r0, r3
 8011400:	3738      	adds	r7, #56	; 0x38
 8011402:	46bd      	mov	sp, r7
 8011404:	bd80      	pop	{r7, pc}

08011406 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8011406:	b580      	push	{r7, lr}
 8011408:	b08c      	sub	sp, #48	; 0x30
 801140a:	af00      	add	r7, sp, #0
 801140c:	60f8      	str	r0, [r7, #12]
 801140e:	60b9      	str	r1, [r7, #8]
 8011410:	607a      	str	r2, [r7, #4]
 8011412:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8011414:	68bb      	ldr	r3, [r7, #8]
 8011416:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8011418:	683b      	ldr	r3, [r7, #0]
 801141a:	2200      	movs	r2, #0
 801141c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	f107 0210 	add.w	r2, r7, #16
 8011424:	4611      	mov	r1, r2
 8011426:	4618      	mov	r0, r3
 8011428:	f7ff fc44 	bl	8010cb4 <validate>
 801142c:	4603      	mov	r3, r0
 801142e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8011432:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011436:	2b00      	cmp	r3, #0
 8011438:	d107      	bne.n	801144a <f_write+0x44>
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	7d5b      	ldrb	r3, [r3, #21]
 801143e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8011442:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011446:	2b00      	cmp	r3, #0
 8011448:	d002      	beq.n	8011450 <f_write+0x4a>
 801144a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801144e:	e16a      	b.n	8011726 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	7d1b      	ldrb	r3, [r3, #20]
 8011454:	f003 0302 	and.w	r3, r3, #2
 8011458:	2b00      	cmp	r3, #0
 801145a:	d101      	bne.n	8011460 <f_write+0x5a>
 801145c:	2307      	movs	r3, #7
 801145e:	e162      	b.n	8011726 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8011460:	68fb      	ldr	r3, [r7, #12]
 8011462:	699a      	ldr	r2, [r3, #24]
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	441a      	add	r2, r3
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	699b      	ldr	r3, [r3, #24]
 801146c:	429a      	cmp	r2, r3
 801146e:	f080 814c 	bcs.w	801170a <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	699b      	ldr	r3, [r3, #24]
 8011476:	43db      	mvns	r3, r3
 8011478:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801147a:	e146      	b.n	801170a <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801147c:	68fb      	ldr	r3, [r7, #12]
 801147e:	699b      	ldr	r3, [r3, #24]
 8011480:	693a      	ldr	r2, [r7, #16]
 8011482:	8992      	ldrh	r2, [r2, #12]
 8011484:	fbb3 f1f2 	udiv	r1, r3, r2
 8011488:	fb02 f201 	mul.w	r2, r2, r1
 801148c:	1a9b      	subs	r3, r3, r2
 801148e:	2b00      	cmp	r3, #0
 8011490:	f040 80f1 	bne.w	8011676 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8011494:	68fb      	ldr	r3, [r7, #12]
 8011496:	699b      	ldr	r3, [r3, #24]
 8011498:	693a      	ldr	r2, [r7, #16]
 801149a:	8992      	ldrh	r2, [r2, #12]
 801149c:	fbb3 f3f2 	udiv	r3, r3, r2
 80114a0:	693a      	ldr	r2, [r7, #16]
 80114a2:	8952      	ldrh	r2, [r2, #10]
 80114a4:	3a01      	subs	r2, #1
 80114a6:	4013      	ands	r3, r2
 80114a8:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80114aa:	69bb      	ldr	r3, [r7, #24]
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d143      	bne.n	8011538 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80114b0:	68fb      	ldr	r3, [r7, #12]
 80114b2:	699b      	ldr	r3, [r3, #24]
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d10c      	bne.n	80114d2 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80114b8:	68fb      	ldr	r3, [r7, #12]
 80114ba:	689b      	ldr	r3, [r3, #8]
 80114bc:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80114be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d11a      	bne.n	80114fa <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	2100      	movs	r1, #0
 80114c8:	4618      	mov	r0, r3
 80114ca:	f7fe fbbc 	bl	800fc46 <create_chain>
 80114ce:	62b8      	str	r0, [r7, #40]	; 0x28
 80114d0:	e013      	b.n	80114fa <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80114d2:	68fb      	ldr	r3, [r7, #12]
 80114d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d007      	beq.n	80114ea <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80114da:	68fb      	ldr	r3, [r7, #12]
 80114dc:	699b      	ldr	r3, [r3, #24]
 80114de:	4619      	mov	r1, r3
 80114e0:	68f8      	ldr	r0, [r7, #12]
 80114e2:	f7fe fc48 	bl	800fd76 <clmt_clust>
 80114e6:	62b8      	str	r0, [r7, #40]	; 0x28
 80114e8:	e007      	b.n	80114fa <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80114ea:	68fa      	ldr	r2, [r7, #12]
 80114ec:	68fb      	ldr	r3, [r7, #12]
 80114ee:	69db      	ldr	r3, [r3, #28]
 80114f0:	4619      	mov	r1, r3
 80114f2:	4610      	mov	r0, r2
 80114f4:	f7fe fba7 	bl	800fc46 <create_chain>
 80114f8:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80114fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	f000 8109 	beq.w	8011714 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011504:	2b01      	cmp	r3, #1
 8011506:	d104      	bne.n	8011512 <f_write+0x10c>
 8011508:	68fb      	ldr	r3, [r7, #12]
 801150a:	2202      	movs	r2, #2
 801150c:	755a      	strb	r2, [r3, #21]
 801150e:	2302      	movs	r3, #2
 8011510:	e109      	b.n	8011726 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011518:	d104      	bne.n	8011524 <f_write+0x11e>
 801151a:	68fb      	ldr	r3, [r7, #12]
 801151c:	2201      	movs	r2, #1
 801151e:	755a      	strb	r2, [r3, #21]
 8011520:	2301      	movs	r3, #1
 8011522:	e100      	b.n	8011726 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8011524:	68fb      	ldr	r3, [r7, #12]
 8011526:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011528:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801152a:	68fb      	ldr	r3, [r7, #12]
 801152c:	689b      	ldr	r3, [r3, #8]
 801152e:	2b00      	cmp	r3, #0
 8011530:	d102      	bne.n	8011538 <f_write+0x132>
 8011532:	68fb      	ldr	r3, [r7, #12]
 8011534:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011536:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8011538:	68fb      	ldr	r3, [r7, #12]
 801153a:	7d1b      	ldrb	r3, [r3, #20]
 801153c:	b25b      	sxtb	r3, r3
 801153e:	2b00      	cmp	r3, #0
 8011540:	da18      	bge.n	8011574 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011542:	693b      	ldr	r3, [r7, #16]
 8011544:	7858      	ldrb	r0, [r3, #1]
 8011546:	68fb      	ldr	r3, [r7, #12]
 8011548:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801154c:	68fb      	ldr	r3, [r7, #12]
 801154e:	6a1a      	ldr	r2, [r3, #32]
 8011550:	2301      	movs	r3, #1
 8011552:	f7fd fd81 	bl	800f058 <disk_write>
 8011556:	4603      	mov	r3, r0
 8011558:	2b00      	cmp	r3, #0
 801155a:	d004      	beq.n	8011566 <f_write+0x160>
 801155c:	68fb      	ldr	r3, [r7, #12]
 801155e:	2201      	movs	r2, #1
 8011560:	755a      	strb	r2, [r3, #21]
 8011562:	2301      	movs	r3, #1
 8011564:	e0df      	b.n	8011726 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011566:	68fb      	ldr	r3, [r7, #12]
 8011568:	7d1b      	ldrb	r3, [r3, #20]
 801156a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801156e:	b2da      	uxtb	r2, r3
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8011574:	693a      	ldr	r2, [r7, #16]
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	69db      	ldr	r3, [r3, #28]
 801157a:	4619      	mov	r1, r3
 801157c:	4610      	mov	r0, r2
 801157e:	f7fe f8f7 	bl	800f770 <clust2sect>
 8011582:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8011584:	697b      	ldr	r3, [r7, #20]
 8011586:	2b00      	cmp	r3, #0
 8011588:	d104      	bne.n	8011594 <f_write+0x18e>
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	2202      	movs	r2, #2
 801158e:	755a      	strb	r2, [r3, #21]
 8011590:	2302      	movs	r3, #2
 8011592:	e0c8      	b.n	8011726 <f_write+0x320>
			sect += csect;
 8011594:	697a      	ldr	r2, [r7, #20]
 8011596:	69bb      	ldr	r3, [r7, #24]
 8011598:	4413      	add	r3, r2
 801159a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 801159c:	693b      	ldr	r3, [r7, #16]
 801159e:	899b      	ldrh	r3, [r3, #12]
 80115a0:	461a      	mov	r2, r3
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	fbb3 f3f2 	udiv	r3, r3, r2
 80115a8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80115aa:	6a3b      	ldr	r3, [r7, #32]
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d043      	beq.n	8011638 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80115b0:	69ba      	ldr	r2, [r7, #24]
 80115b2:	6a3b      	ldr	r3, [r7, #32]
 80115b4:	4413      	add	r3, r2
 80115b6:	693a      	ldr	r2, [r7, #16]
 80115b8:	8952      	ldrh	r2, [r2, #10]
 80115ba:	4293      	cmp	r3, r2
 80115bc:	d905      	bls.n	80115ca <f_write+0x1c4>
					cc = fs->csize - csect;
 80115be:	693b      	ldr	r3, [r7, #16]
 80115c0:	895b      	ldrh	r3, [r3, #10]
 80115c2:	461a      	mov	r2, r3
 80115c4:	69bb      	ldr	r3, [r7, #24]
 80115c6:	1ad3      	subs	r3, r2, r3
 80115c8:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80115ca:	693b      	ldr	r3, [r7, #16]
 80115cc:	7858      	ldrb	r0, [r3, #1]
 80115ce:	6a3b      	ldr	r3, [r7, #32]
 80115d0:	697a      	ldr	r2, [r7, #20]
 80115d2:	69f9      	ldr	r1, [r7, #28]
 80115d4:	f7fd fd40 	bl	800f058 <disk_write>
 80115d8:	4603      	mov	r3, r0
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d004      	beq.n	80115e8 <f_write+0x1e2>
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	2201      	movs	r2, #1
 80115e2:	755a      	strb	r2, [r3, #21]
 80115e4:	2301      	movs	r3, #1
 80115e6:	e09e      	b.n	8011726 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	6a1a      	ldr	r2, [r3, #32]
 80115ec:	697b      	ldr	r3, [r7, #20]
 80115ee:	1ad3      	subs	r3, r2, r3
 80115f0:	6a3a      	ldr	r2, [r7, #32]
 80115f2:	429a      	cmp	r2, r3
 80115f4:	d918      	bls.n	8011628 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	6a1a      	ldr	r2, [r3, #32]
 8011600:	697b      	ldr	r3, [r7, #20]
 8011602:	1ad3      	subs	r3, r2, r3
 8011604:	693a      	ldr	r2, [r7, #16]
 8011606:	8992      	ldrh	r2, [r2, #12]
 8011608:	fb02 f303 	mul.w	r3, r2, r3
 801160c:	69fa      	ldr	r2, [r7, #28]
 801160e:	18d1      	adds	r1, r2, r3
 8011610:	693b      	ldr	r3, [r7, #16]
 8011612:	899b      	ldrh	r3, [r3, #12]
 8011614:	461a      	mov	r2, r3
 8011616:	f7fd fddf 	bl	800f1d8 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801161a:	68fb      	ldr	r3, [r7, #12]
 801161c:	7d1b      	ldrb	r3, [r3, #20]
 801161e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011622:	b2da      	uxtb	r2, r3
 8011624:	68fb      	ldr	r3, [r7, #12]
 8011626:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8011628:	693b      	ldr	r3, [r7, #16]
 801162a:	899b      	ldrh	r3, [r3, #12]
 801162c:	461a      	mov	r2, r3
 801162e:	6a3b      	ldr	r3, [r7, #32]
 8011630:	fb02 f303 	mul.w	r3, r2, r3
 8011634:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8011636:	e04b      	b.n	80116d0 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8011638:	68fb      	ldr	r3, [r7, #12]
 801163a:	6a1b      	ldr	r3, [r3, #32]
 801163c:	697a      	ldr	r2, [r7, #20]
 801163e:	429a      	cmp	r2, r3
 8011640:	d016      	beq.n	8011670 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8011642:	68fb      	ldr	r3, [r7, #12]
 8011644:	699a      	ldr	r2, [r3, #24]
 8011646:	68fb      	ldr	r3, [r7, #12]
 8011648:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801164a:	429a      	cmp	r2, r3
 801164c:	d210      	bcs.n	8011670 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801164e:	693b      	ldr	r3, [r7, #16]
 8011650:	7858      	ldrb	r0, [r3, #1]
 8011652:	68fb      	ldr	r3, [r7, #12]
 8011654:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011658:	2301      	movs	r3, #1
 801165a:	697a      	ldr	r2, [r7, #20]
 801165c:	f7fd fcdc 	bl	800f018 <disk_read>
 8011660:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8011662:	2b00      	cmp	r3, #0
 8011664:	d004      	beq.n	8011670 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8011666:	68fb      	ldr	r3, [r7, #12]
 8011668:	2201      	movs	r2, #1
 801166a:	755a      	strb	r2, [r3, #21]
 801166c:	2301      	movs	r3, #1
 801166e:	e05a      	b.n	8011726 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8011670:	68fb      	ldr	r3, [r7, #12]
 8011672:	697a      	ldr	r2, [r7, #20]
 8011674:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011676:	693b      	ldr	r3, [r7, #16]
 8011678:	899b      	ldrh	r3, [r3, #12]
 801167a:	4618      	mov	r0, r3
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	699b      	ldr	r3, [r3, #24]
 8011680:	693a      	ldr	r2, [r7, #16]
 8011682:	8992      	ldrh	r2, [r2, #12]
 8011684:	fbb3 f1f2 	udiv	r1, r3, r2
 8011688:	fb02 f201 	mul.w	r2, r2, r1
 801168c:	1a9b      	subs	r3, r3, r2
 801168e:	1ac3      	subs	r3, r0, r3
 8011690:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8011692:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	429a      	cmp	r2, r3
 8011698:	d901      	bls.n	801169e <f_write+0x298>
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80116a4:	68fb      	ldr	r3, [r7, #12]
 80116a6:	699b      	ldr	r3, [r3, #24]
 80116a8:	693a      	ldr	r2, [r7, #16]
 80116aa:	8992      	ldrh	r2, [r2, #12]
 80116ac:	fbb3 f0f2 	udiv	r0, r3, r2
 80116b0:	fb02 f200 	mul.w	r2, r2, r0
 80116b4:	1a9b      	subs	r3, r3, r2
 80116b6:	440b      	add	r3, r1
 80116b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80116ba:	69f9      	ldr	r1, [r7, #28]
 80116bc:	4618      	mov	r0, r3
 80116be:	f7fd fd8b 	bl	800f1d8 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80116c2:	68fb      	ldr	r3, [r7, #12]
 80116c4:	7d1b      	ldrb	r3, [r3, #20]
 80116c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80116ca:	b2da      	uxtb	r2, r3
 80116cc:	68fb      	ldr	r3, [r7, #12]
 80116ce:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80116d0:	69fa      	ldr	r2, [r7, #28]
 80116d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116d4:	4413      	add	r3, r2
 80116d6:	61fb      	str	r3, [r7, #28]
 80116d8:	68fb      	ldr	r3, [r7, #12]
 80116da:	699a      	ldr	r2, [r3, #24]
 80116dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116de:	441a      	add	r2, r3
 80116e0:	68fb      	ldr	r3, [r7, #12]
 80116e2:	619a      	str	r2, [r3, #24]
 80116e4:	68fb      	ldr	r3, [r7, #12]
 80116e6:	68da      	ldr	r2, [r3, #12]
 80116e8:	68fb      	ldr	r3, [r7, #12]
 80116ea:	699b      	ldr	r3, [r3, #24]
 80116ec:	429a      	cmp	r2, r3
 80116ee:	bf38      	it	cc
 80116f0:	461a      	movcc	r2, r3
 80116f2:	68fb      	ldr	r3, [r7, #12]
 80116f4:	60da      	str	r2, [r3, #12]
 80116f6:	683b      	ldr	r3, [r7, #0]
 80116f8:	681a      	ldr	r2, [r3, #0]
 80116fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116fc:	441a      	add	r2, r3
 80116fe:	683b      	ldr	r3, [r7, #0]
 8011700:	601a      	str	r2, [r3, #0]
 8011702:	687a      	ldr	r2, [r7, #4]
 8011704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011706:	1ad3      	subs	r3, r2, r3
 8011708:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	2b00      	cmp	r3, #0
 801170e:	f47f aeb5 	bne.w	801147c <f_write+0x76>
 8011712:	e000      	b.n	8011716 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8011714:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8011716:	68fb      	ldr	r3, [r7, #12]
 8011718:	7d1b      	ldrb	r3, [r3, #20]
 801171a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801171e:	b2da      	uxtb	r2, r3
 8011720:	68fb      	ldr	r3, [r7, #12]
 8011722:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8011724:	2300      	movs	r3, #0
}
 8011726:	4618      	mov	r0, r3
 8011728:	3730      	adds	r7, #48	; 0x30
 801172a:	46bd      	mov	sp, r7
 801172c:	bd80      	pop	{r7, pc}
	...

08011730 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8011730:	b580      	push	{r7, lr}
 8011732:	b086      	sub	sp, #24
 8011734:	af00      	add	r7, sp, #0
 8011736:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	f107 0208 	add.w	r2, r7, #8
 801173e:	4611      	mov	r1, r2
 8011740:	4618      	mov	r0, r3
 8011742:	f7ff fab7 	bl	8010cb4 <validate>
 8011746:	4603      	mov	r3, r0
 8011748:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801174a:	7dfb      	ldrb	r3, [r7, #23]
 801174c:	2b00      	cmp	r3, #0
 801174e:	d167      	bne.n	8011820 <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	7d1b      	ldrb	r3, [r3, #20]
 8011754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011758:	2b00      	cmp	r3, #0
 801175a:	d061      	beq.n	8011820 <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	7d1b      	ldrb	r3, [r3, #20]
 8011760:	b25b      	sxtb	r3, r3
 8011762:	2b00      	cmp	r3, #0
 8011764:	da15      	bge.n	8011792 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8011766:	68bb      	ldr	r3, [r7, #8]
 8011768:	7858      	ldrb	r0, [r3, #1]
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	6a1a      	ldr	r2, [r3, #32]
 8011774:	2301      	movs	r3, #1
 8011776:	f7fd fc6f 	bl	800f058 <disk_write>
 801177a:	4603      	mov	r3, r0
 801177c:	2b00      	cmp	r3, #0
 801177e:	d001      	beq.n	8011784 <f_sync+0x54>
 8011780:	2301      	movs	r3, #1
 8011782:	e04e      	b.n	8011822 <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	7d1b      	ldrb	r3, [r3, #20]
 8011788:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801178c:	b2da      	uxtb	r2, r3
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8011792:	4b26      	ldr	r3, [pc, #152]	; (801182c <f_sync+0xfc>)
 8011794:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8011796:	68ba      	ldr	r2, [r7, #8]
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801179c:	4619      	mov	r1, r3
 801179e:	4610      	mov	r0, r2
 80117a0:	f7fd ff48 	bl	800f634 <move_window>
 80117a4:	4603      	mov	r3, r0
 80117a6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80117a8:	7dfb      	ldrb	r3, [r7, #23]
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d138      	bne.n	8011820 <f_sync+0xf0>
					dir = fp->dir_ptr;
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80117b2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80117b4:	68fb      	ldr	r3, [r7, #12]
 80117b6:	330b      	adds	r3, #11
 80117b8:	781a      	ldrb	r2, [r3, #0]
 80117ba:	68fb      	ldr	r3, [r7, #12]
 80117bc:	330b      	adds	r3, #11
 80117be:	f042 0220 	orr.w	r2, r2, #32
 80117c2:	b2d2      	uxtb	r2, r2
 80117c4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	6818      	ldr	r0, [r3, #0]
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	689b      	ldr	r3, [r3, #8]
 80117ce:	461a      	mov	r2, r3
 80117d0:	68f9      	ldr	r1, [r7, #12]
 80117d2:	f7fe fccd 	bl	8010170 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80117d6:	68fb      	ldr	r3, [r7, #12]
 80117d8:	f103 021c 	add.w	r2, r3, #28
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	68db      	ldr	r3, [r3, #12]
 80117e0:	4619      	mov	r1, r3
 80117e2:	4610      	mov	r0, r2
 80117e4:	f7fd fccc 	bl	800f180 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80117e8:	68fb      	ldr	r3, [r7, #12]
 80117ea:	3316      	adds	r3, #22
 80117ec:	6939      	ldr	r1, [r7, #16]
 80117ee:	4618      	mov	r0, r3
 80117f0:	f7fd fcc6 	bl	800f180 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80117f4:	68fb      	ldr	r3, [r7, #12]
 80117f6:	3312      	adds	r3, #18
 80117f8:	2100      	movs	r1, #0
 80117fa:	4618      	mov	r0, r3
 80117fc:	f7fd fca5 	bl	800f14a <st_word>
					fs->wflag = 1;
 8011800:	68bb      	ldr	r3, [r7, #8]
 8011802:	2201      	movs	r2, #1
 8011804:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8011806:	68bb      	ldr	r3, [r7, #8]
 8011808:	4618      	mov	r0, r3
 801180a:	f7fd ff41 	bl	800f690 <sync_fs>
 801180e:	4603      	mov	r3, r0
 8011810:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	7d1b      	ldrb	r3, [r3, #20]
 8011816:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801181a:	b2da      	uxtb	r2, r3
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8011820:	7dfb      	ldrb	r3, [r7, #23]
}
 8011822:	4618      	mov	r0, r3
 8011824:	3718      	adds	r7, #24
 8011826:	46bd      	mov	sp, r7
 8011828:	bd80      	pop	{r7, pc}
 801182a:	bf00      	nop
 801182c:	274a0000 	.word	0x274a0000

08011830 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8011830:	b580      	push	{r7, lr}
 8011832:	b084      	sub	sp, #16
 8011834:	af00      	add	r7, sp, #0
 8011836:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8011838:	6878      	ldr	r0, [r7, #4]
 801183a:	f7ff ff79 	bl	8011730 <f_sync>
 801183e:	4603      	mov	r3, r0
 8011840:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8011842:	7bfb      	ldrb	r3, [r7, #15]
 8011844:	2b00      	cmp	r3, #0
 8011846:	d118      	bne.n	801187a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	f107 0208 	add.w	r2, r7, #8
 801184e:	4611      	mov	r1, r2
 8011850:	4618      	mov	r0, r3
 8011852:	f7ff fa2f 	bl	8010cb4 <validate>
 8011856:	4603      	mov	r3, r0
 8011858:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801185a:	7bfb      	ldrb	r3, [r7, #15]
 801185c:	2b00      	cmp	r3, #0
 801185e:	d10c      	bne.n	801187a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	691b      	ldr	r3, [r3, #16]
 8011864:	4618      	mov	r0, r3
 8011866:	f7fd fe41 	bl	800f4ec <dec_lock>
 801186a:	4603      	mov	r3, r0
 801186c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 801186e:	7bfb      	ldrb	r3, [r7, #15]
 8011870:	2b00      	cmp	r3, #0
 8011872:	d102      	bne.n	801187a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	2200      	movs	r2, #0
 8011878:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801187a:	7bfb      	ldrb	r3, [r7, #15]
}
 801187c:	4618      	mov	r0, r3
 801187e:	3710      	adds	r7, #16
 8011880:	46bd      	mov	sp, r7
 8011882:	bd80      	pop	{r7, pc}

08011884 <f_chdir>:


FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8011884:	b590      	push	{r4, r7, lr}
 8011886:	b091      	sub	sp, #68	; 0x44
 8011888:	af00      	add	r7, sp, #0
 801188a:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMBUF

	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 801188c:	f107 0108 	add.w	r1, r7, #8
 8011890:	1d3b      	adds	r3, r7, #4
 8011892:	2200      	movs	r2, #0
 8011894:	4618      	mov	r0, r3
 8011896:	f7fe ff87 	bl	80107a8 <find_volume>
 801189a:	4603      	mov	r3, r0
 801189c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) {
 80118a0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d131      	bne.n	801190c <f_chdir+0x88>
		dj.obj.fs = fs;
 80118a8:	68bb      	ldr	r3, [r7, #8]
 80118aa:	60fb      	str	r3, [r7, #12]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 80118ac:	687a      	ldr	r2, [r7, #4]
 80118ae:	f107 030c 	add.w	r3, r7, #12
 80118b2:	4611      	mov	r1, r2
 80118b4:	4618      	mov	r0, r3
 80118b6:	f7fe fe47 	bl	8010548 <follow_path>
 80118ba:	4603      	mov	r3, r0
 80118bc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		if (res == FR_OK) {					/* Follow completed */
 80118c0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d11a      	bne.n	80118fe <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 80118c8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80118cc:	b25b      	sxtb	r3, r3
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	da03      	bge.n	80118da <f_chdir+0x56>
				fs->cdir = dj.obj.sclust;	/* It is the start directory itself */
 80118d2:	68bb      	ldr	r3, [r7, #8]
 80118d4:	697a      	ldr	r2, [r7, #20]
 80118d6:	619a      	str	r2, [r3, #24]
 80118d8:	e011      	b.n	80118fe <f_chdir+0x7a>
					fs->cdc_size = dj.obj.c_size;
					fs->cdc_ofs = dj.obj.c_ofs;
				}
#endif
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 80118da:	7cbb      	ldrb	r3, [r7, #18]
 80118dc:	f003 0310 	and.w	r3, r3, #16
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d009      	beq.n	80118f8 <f_chdir+0x74>
						fs->cdc_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
						fs->cdc_ofs = dj.blk_ofs;
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);					/* Sub-directory cluster */
 80118e4:	68bb      	ldr	r3, [r7, #8]
 80118e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80118e8:	68bc      	ldr	r4, [r7, #8]
 80118ea:	4611      	mov	r1, r2
 80118ec:	4618      	mov	r0, r3
 80118ee:	f7fe fc20 	bl	8010132 <ld_clust>
 80118f2:	4603      	mov	r3, r0
 80118f4:	61a3      	str	r3, [r4, #24]
 80118f6:	e002      	b.n	80118fe <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 80118f8:	2305      	movs	r3, #5
 80118fa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				}
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80118fe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011902:	2b04      	cmp	r3, #4
 8011904:	d102      	bne.n	801190c <f_chdir+0x88>
 8011906:	2305      	movs	r3, #5
 8011908:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	LEAVE_FF(fs, res);
 801190c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8011910:	4618      	mov	r0, r3
 8011912:	3744      	adds	r7, #68	; 0x44
 8011914:	46bd      	mov	sp, r7
 8011916:	bd90      	pop	{r4, r7, pc}

08011918 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8011918:	b580      	push	{r7, lr}
 801191a:	b090      	sub	sp, #64	; 0x40
 801191c:	af00      	add	r7, sp, #0
 801191e:	6078      	str	r0, [r7, #4]
 8011920:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	f107 0208 	add.w	r2, r7, #8
 8011928:	4611      	mov	r1, r2
 801192a:	4618      	mov	r0, r3
 801192c:	f7ff f9c2 	bl	8010cb4 <validate>
 8011930:	4603      	mov	r3, r0
 8011932:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8011936:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801193a:	2b00      	cmp	r3, #0
 801193c:	d103      	bne.n	8011946 <f_lseek+0x2e>
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	7d5b      	ldrb	r3, [r3, #21]
 8011942:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8011946:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801194a:	2b00      	cmp	r3, #0
 801194c:	d002      	beq.n	8011954 <f_lseek+0x3c>
 801194e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011952:	e201      	b.n	8011d58 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011958:	2b00      	cmp	r3, #0
 801195a:	f000 80d9 	beq.w	8011b10 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 801195e:	683b      	ldr	r3, [r7, #0]
 8011960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011964:	d15a      	bne.n	8011a1c <f_lseek+0x104>
			tbl = fp->cltbl;
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801196a:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 801196c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801196e:	1d1a      	adds	r2, r3, #4
 8011970:	627a      	str	r2, [r7, #36]	; 0x24
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	617b      	str	r3, [r7, #20]
 8011976:	2302      	movs	r3, #2
 8011978:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	689b      	ldr	r3, [r3, #8]
 801197e:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8011980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011982:	2b00      	cmp	r3, #0
 8011984:	d03a      	beq.n	80119fc <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8011986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011988:	613b      	str	r3, [r7, #16]
 801198a:	2300      	movs	r3, #0
 801198c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801198e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011990:	3302      	adds	r3, #2
 8011992:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8011994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011996:	60fb      	str	r3, [r7, #12]
 8011998:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801199a:	3301      	adds	r3, #1
 801199c:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80119a2:	4618      	mov	r0, r3
 80119a4:	f7fd ff03 	bl	800f7ae <get_fat>
 80119a8:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80119aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119ac:	2b01      	cmp	r3, #1
 80119ae:	d804      	bhi.n	80119ba <f_lseek+0xa2>
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	2202      	movs	r2, #2
 80119b4:	755a      	strb	r2, [r3, #21]
 80119b6:	2302      	movs	r3, #2
 80119b8:	e1ce      	b.n	8011d58 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80119ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119c0:	d104      	bne.n	80119cc <f_lseek+0xb4>
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	2201      	movs	r2, #1
 80119c6:	755a      	strb	r2, [r3, #21]
 80119c8:	2301      	movs	r3, #1
 80119ca:	e1c5      	b.n	8011d58 <f_lseek+0x440>
					} while (cl == pcl + 1);
 80119cc:	68fb      	ldr	r3, [r7, #12]
 80119ce:	3301      	adds	r3, #1
 80119d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80119d2:	429a      	cmp	r2, r3
 80119d4:	d0de      	beq.n	8011994 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80119d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80119d8:	697b      	ldr	r3, [r7, #20]
 80119da:	429a      	cmp	r2, r3
 80119dc:	d809      	bhi.n	80119f2 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 80119de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119e0:	1d1a      	adds	r2, r3, #4
 80119e2:	627a      	str	r2, [r7, #36]	; 0x24
 80119e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80119e6:	601a      	str	r2, [r3, #0]
 80119e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119ea:	1d1a      	adds	r2, r3, #4
 80119ec:	627a      	str	r2, [r7, #36]	; 0x24
 80119ee:	693a      	ldr	r2, [r7, #16]
 80119f0:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80119f2:	68bb      	ldr	r3, [r7, #8]
 80119f4:	69db      	ldr	r3, [r3, #28]
 80119f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80119f8:	429a      	cmp	r2, r3
 80119fa:	d3c4      	bcc.n	8011986 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011a02:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8011a04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011a06:	697b      	ldr	r3, [r7, #20]
 8011a08:	429a      	cmp	r2, r3
 8011a0a:	d803      	bhi.n	8011a14 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8011a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011a0e:	2200      	movs	r2, #0
 8011a10:	601a      	str	r2, [r3, #0]
 8011a12:	e19f      	b.n	8011d54 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8011a14:	2311      	movs	r3, #17
 8011a16:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8011a1a:	e19b      	b.n	8011d54 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	68db      	ldr	r3, [r3, #12]
 8011a20:	683a      	ldr	r2, [r7, #0]
 8011a22:	429a      	cmp	r2, r3
 8011a24:	d902      	bls.n	8011a2c <f_lseek+0x114>
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	68db      	ldr	r3, [r3, #12]
 8011a2a:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	683a      	ldr	r2, [r7, #0]
 8011a30:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8011a32:	683b      	ldr	r3, [r7, #0]
 8011a34:	2b00      	cmp	r3, #0
 8011a36:	f000 818d 	beq.w	8011d54 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8011a3a:	683b      	ldr	r3, [r7, #0]
 8011a3c:	3b01      	subs	r3, #1
 8011a3e:	4619      	mov	r1, r3
 8011a40:	6878      	ldr	r0, [r7, #4]
 8011a42:	f7fe f998 	bl	800fd76 <clmt_clust>
 8011a46:	4602      	mov	r2, r0
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8011a4c:	68ba      	ldr	r2, [r7, #8]
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	69db      	ldr	r3, [r3, #28]
 8011a52:	4619      	mov	r1, r3
 8011a54:	4610      	mov	r0, r2
 8011a56:	f7fd fe8b 	bl	800f770 <clust2sect>
 8011a5a:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8011a5c:	69bb      	ldr	r3, [r7, #24]
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d104      	bne.n	8011a6c <f_lseek+0x154>
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	2202      	movs	r2, #2
 8011a66:	755a      	strb	r2, [r3, #21]
 8011a68:	2302      	movs	r3, #2
 8011a6a:	e175      	b.n	8011d58 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8011a6c:	683b      	ldr	r3, [r7, #0]
 8011a6e:	3b01      	subs	r3, #1
 8011a70:	68ba      	ldr	r2, [r7, #8]
 8011a72:	8992      	ldrh	r2, [r2, #12]
 8011a74:	fbb3 f3f2 	udiv	r3, r3, r2
 8011a78:	68ba      	ldr	r2, [r7, #8]
 8011a7a:	8952      	ldrh	r2, [r2, #10]
 8011a7c:	3a01      	subs	r2, #1
 8011a7e:	4013      	ands	r3, r2
 8011a80:	69ba      	ldr	r2, [r7, #24]
 8011a82:	4413      	add	r3, r2
 8011a84:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	699b      	ldr	r3, [r3, #24]
 8011a8a:	68ba      	ldr	r2, [r7, #8]
 8011a8c:	8992      	ldrh	r2, [r2, #12]
 8011a8e:	fbb3 f1f2 	udiv	r1, r3, r2
 8011a92:	fb02 f201 	mul.w	r2, r2, r1
 8011a96:	1a9b      	subs	r3, r3, r2
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	f000 815b 	beq.w	8011d54 <f_lseek+0x43c>
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	6a1b      	ldr	r3, [r3, #32]
 8011aa2:	69ba      	ldr	r2, [r7, #24]
 8011aa4:	429a      	cmp	r2, r3
 8011aa6:	f000 8155 	beq.w	8011d54 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	7d1b      	ldrb	r3, [r3, #20]
 8011aae:	b25b      	sxtb	r3, r3
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	da18      	bge.n	8011ae6 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011ab4:	68bb      	ldr	r3, [r7, #8]
 8011ab6:	7858      	ldrb	r0, [r3, #1]
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	6a1a      	ldr	r2, [r3, #32]
 8011ac2:	2301      	movs	r3, #1
 8011ac4:	f7fd fac8 	bl	800f058 <disk_write>
 8011ac8:	4603      	mov	r3, r0
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d004      	beq.n	8011ad8 <f_lseek+0x1c0>
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	2201      	movs	r2, #1
 8011ad2:	755a      	strb	r2, [r3, #21]
 8011ad4:	2301      	movs	r3, #1
 8011ad6:	e13f      	b.n	8011d58 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	7d1b      	ldrb	r3, [r3, #20]
 8011adc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011ae0:	b2da      	uxtb	r2, r3
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8011ae6:	68bb      	ldr	r3, [r7, #8]
 8011ae8:	7858      	ldrb	r0, [r3, #1]
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011af0:	2301      	movs	r3, #1
 8011af2:	69ba      	ldr	r2, [r7, #24]
 8011af4:	f7fd fa90 	bl	800f018 <disk_read>
 8011af8:	4603      	mov	r3, r0
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	d004      	beq.n	8011b08 <f_lseek+0x1f0>
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	2201      	movs	r2, #1
 8011b02:	755a      	strb	r2, [r3, #21]
 8011b04:	2301      	movs	r3, #1
 8011b06:	e127      	b.n	8011d58 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	69ba      	ldr	r2, [r7, #24]
 8011b0c:	621a      	str	r2, [r3, #32]
 8011b0e:	e121      	b.n	8011d54 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	68db      	ldr	r3, [r3, #12]
 8011b14:	683a      	ldr	r2, [r7, #0]
 8011b16:	429a      	cmp	r2, r3
 8011b18:	d908      	bls.n	8011b2c <f_lseek+0x214>
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	7d1b      	ldrb	r3, [r3, #20]
 8011b1e:	f003 0302 	and.w	r3, r3, #2
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d102      	bne.n	8011b2c <f_lseek+0x214>
			ofs = fp->obj.objsize;
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	68db      	ldr	r3, [r3, #12]
 8011b2a:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	699b      	ldr	r3, [r3, #24]
 8011b30:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8011b32:	2300      	movs	r3, #0
 8011b34:	637b      	str	r3, [r7, #52]	; 0x34
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011b3a:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8011b3c:	683b      	ldr	r3, [r7, #0]
 8011b3e:	2b00      	cmp	r3, #0
 8011b40:	f000 80b5 	beq.w	8011cae <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8011b44:	68bb      	ldr	r3, [r7, #8]
 8011b46:	895b      	ldrh	r3, [r3, #10]
 8011b48:	461a      	mov	r2, r3
 8011b4a:	68bb      	ldr	r3, [r7, #8]
 8011b4c:	899b      	ldrh	r3, [r3, #12]
 8011b4e:	fb03 f302 	mul.w	r3, r3, r2
 8011b52:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8011b54:	6a3b      	ldr	r3, [r7, #32]
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d01b      	beq.n	8011b92 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8011b5a:	683b      	ldr	r3, [r7, #0]
 8011b5c:	1e5a      	subs	r2, r3, #1
 8011b5e:	69fb      	ldr	r3, [r7, #28]
 8011b60:	fbb2 f2f3 	udiv	r2, r2, r3
 8011b64:	6a3b      	ldr	r3, [r7, #32]
 8011b66:	1e59      	subs	r1, r3, #1
 8011b68:	69fb      	ldr	r3, [r7, #28]
 8011b6a:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8011b6e:	429a      	cmp	r2, r3
 8011b70:	d30f      	bcc.n	8011b92 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8011b72:	6a3b      	ldr	r3, [r7, #32]
 8011b74:	1e5a      	subs	r2, r3, #1
 8011b76:	69fb      	ldr	r3, [r7, #28]
 8011b78:	425b      	negs	r3, r3
 8011b7a:	401a      	ands	r2, r3
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	699b      	ldr	r3, [r3, #24]
 8011b84:	683a      	ldr	r2, [r7, #0]
 8011b86:	1ad3      	subs	r3, r2, r3
 8011b88:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8011b8a:	687b      	ldr	r3, [r7, #4]
 8011b8c:	69db      	ldr	r3, [r3, #28]
 8011b8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8011b90:	e022      	b.n	8011bd8 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8011b92:	687b      	ldr	r3, [r7, #4]
 8011b94:	689b      	ldr	r3, [r3, #8]
 8011b96:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8011b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d119      	bne.n	8011bd2 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	2100      	movs	r1, #0
 8011ba2:	4618      	mov	r0, r3
 8011ba4:	f7fe f84f 	bl	800fc46 <create_chain>
 8011ba8:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011bac:	2b01      	cmp	r3, #1
 8011bae:	d104      	bne.n	8011bba <f_lseek+0x2a2>
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	2202      	movs	r2, #2
 8011bb4:	755a      	strb	r2, [r3, #21]
 8011bb6:	2302      	movs	r3, #2
 8011bb8:	e0ce      	b.n	8011d58 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bc0:	d104      	bne.n	8011bcc <f_lseek+0x2b4>
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	2201      	movs	r2, #1
 8011bc6:	755a      	strb	r2, [r3, #21]
 8011bc8:	2301      	movs	r3, #1
 8011bca:	e0c5      	b.n	8011d58 <f_lseek+0x440>
					fp->obj.sclust = clst;
 8011bcc:	687b      	ldr	r3, [r7, #4]
 8011bce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011bd0:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011bd6:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8011bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d067      	beq.n	8011cae <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8011bde:	e03a      	b.n	8011c56 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8011be0:	683a      	ldr	r2, [r7, #0]
 8011be2:	69fb      	ldr	r3, [r7, #28]
 8011be4:	1ad3      	subs	r3, r2, r3
 8011be6:	603b      	str	r3, [r7, #0]
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	699a      	ldr	r2, [r3, #24]
 8011bec:	69fb      	ldr	r3, [r7, #28]
 8011bee:	441a      	add	r2, r3
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	7d1b      	ldrb	r3, [r3, #20]
 8011bf8:	f003 0302 	and.w	r3, r3, #2
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d00b      	beq.n	8011c18 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011c04:	4618      	mov	r0, r3
 8011c06:	f7fe f81e 	bl	800fc46 <create_chain>
 8011c0a:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8011c0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d108      	bne.n	8011c24 <f_lseek+0x30c>
							ofs = 0; break;
 8011c12:	2300      	movs	r3, #0
 8011c14:	603b      	str	r3, [r7, #0]
 8011c16:	e022      	b.n	8011c5e <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011c1c:	4618      	mov	r0, r3
 8011c1e:	f7fd fdc6 	bl	800f7ae <get_fat>
 8011c22:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c2a:	d104      	bne.n	8011c36 <f_lseek+0x31e>
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	2201      	movs	r2, #1
 8011c30:	755a      	strb	r2, [r3, #21]
 8011c32:	2301      	movs	r3, #1
 8011c34:	e090      	b.n	8011d58 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8011c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c38:	2b01      	cmp	r3, #1
 8011c3a:	d904      	bls.n	8011c46 <f_lseek+0x32e>
 8011c3c:	68bb      	ldr	r3, [r7, #8]
 8011c3e:	69db      	ldr	r3, [r3, #28]
 8011c40:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011c42:	429a      	cmp	r2, r3
 8011c44:	d304      	bcc.n	8011c50 <f_lseek+0x338>
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	2202      	movs	r2, #2
 8011c4a:	755a      	strb	r2, [r3, #21]
 8011c4c:	2302      	movs	r3, #2
 8011c4e:	e083      	b.n	8011d58 <f_lseek+0x440>
					fp->clust = clst;
 8011c50:	687b      	ldr	r3, [r7, #4]
 8011c52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011c54:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8011c56:	683a      	ldr	r2, [r7, #0]
 8011c58:	69fb      	ldr	r3, [r7, #28]
 8011c5a:	429a      	cmp	r2, r3
 8011c5c:	d8c0      	bhi.n	8011be0 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 8011c5e:	687b      	ldr	r3, [r7, #4]
 8011c60:	699a      	ldr	r2, [r3, #24]
 8011c62:	683b      	ldr	r3, [r7, #0]
 8011c64:	441a      	add	r2, r3
 8011c66:	687b      	ldr	r3, [r7, #4]
 8011c68:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8011c6a:	68bb      	ldr	r3, [r7, #8]
 8011c6c:	899b      	ldrh	r3, [r3, #12]
 8011c6e:	461a      	mov	r2, r3
 8011c70:	683b      	ldr	r3, [r7, #0]
 8011c72:	fbb3 f1f2 	udiv	r1, r3, r2
 8011c76:	fb02 f201 	mul.w	r2, r2, r1
 8011c7a:	1a9b      	subs	r3, r3, r2
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d016      	beq.n	8011cae <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8011c80:	68bb      	ldr	r3, [r7, #8]
 8011c82:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011c84:	4618      	mov	r0, r3
 8011c86:	f7fd fd73 	bl	800f770 <clust2sect>
 8011c8a:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8011c8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d104      	bne.n	8011c9c <f_lseek+0x384>
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	2202      	movs	r2, #2
 8011c96:	755a      	strb	r2, [r3, #21]
 8011c98:	2302      	movs	r3, #2
 8011c9a:	e05d      	b.n	8011d58 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 8011c9c:	68bb      	ldr	r3, [r7, #8]
 8011c9e:	899b      	ldrh	r3, [r3, #12]
 8011ca0:	461a      	mov	r2, r3
 8011ca2:	683b      	ldr	r3, [r7, #0]
 8011ca4:	fbb3 f3f2 	udiv	r3, r3, r2
 8011ca8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011caa:	4413      	add	r3, r2
 8011cac:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	699a      	ldr	r2, [r3, #24]
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	68db      	ldr	r3, [r3, #12]
 8011cb6:	429a      	cmp	r2, r3
 8011cb8:	d90a      	bls.n	8011cd0 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	699a      	ldr	r2, [r3, #24]
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	7d1b      	ldrb	r3, [r3, #20]
 8011cc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011cca:	b2da      	uxtb	r2, r3
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	699b      	ldr	r3, [r3, #24]
 8011cd4:	68ba      	ldr	r2, [r7, #8]
 8011cd6:	8992      	ldrh	r2, [r2, #12]
 8011cd8:	fbb3 f1f2 	udiv	r1, r3, r2
 8011cdc:	fb02 f201 	mul.w	r2, r2, r1
 8011ce0:	1a9b      	subs	r3, r3, r2
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	d036      	beq.n	8011d54 <f_lseek+0x43c>
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	6a1b      	ldr	r3, [r3, #32]
 8011cea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011cec:	429a      	cmp	r2, r3
 8011cee:	d031      	beq.n	8011d54 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	7d1b      	ldrb	r3, [r3, #20]
 8011cf4:	b25b      	sxtb	r3, r3
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	da18      	bge.n	8011d2c <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011cfa:	68bb      	ldr	r3, [r7, #8]
 8011cfc:	7858      	ldrb	r0, [r3, #1]
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011d04:	687b      	ldr	r3, [r7, #4]
 8011d06:	6a1a      	ldr	r2, [r3, #32]
 8011d08:	2301      	movs	r3, #1
 8011d0a:	f7fd f9a5 	bl	800f058 <disk_write>
 8011d0e:	4603      	mov	r3, r0
 8011d10:	2b00      	cmp	r3, #0
 8011d12:	d004      	beq.n	8011d1e <f_lseek+0x406>
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	2201      	movs	r2, #1
 8011d18:	755a      	strb	r2, [r3, #21]
 8011d1a:	2301      	movs	r3, #1
 8011d1c:	e01c      	b.n	8011d58 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	7d1b      	ldrb	r3, [r3, #20]
 8011d22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011d26:	b2da      	uxtb	r2, r3
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011d2c:	68bb      	ldr	r3, [r7, #8]
 8011d2e:	7858      	ldrb	r0, [r3, #1]
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011d36:	2301      	movs	r3, #1
 8011d38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011d3a:	f7fd f96d 	bl	800f018 <disk_read>
 8011d3e:	4603      	mov	r3, r0
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d004      	beq.n	8011d4e <f_lseek+0x436>
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	2201      	movs	r2, #1
 8011d48:	755a      	strb	r2, [r3, #21]
 8011d4a:	2301      	movs	r3, #1
 8011d4c:	e004      	b.n	8011d58 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011d52:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8011d54:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8011d58:	4618      	mov	r0, r3
 8011d5a:	3740      	adds	r7, #64	; 0x40
 8011d5c:	46bd      	mov	sp, r7
 8011d5e:	bd80      	pop	{r7, pc}

08011d60 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8011d60:	b580      	push	{r7, lr}
 8011d62:	b09e      	sub	sp, #120	; 0x78
 8011d64:	af00      	add	r7, sp, #0
 8011d66:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8011d68:	2300      	movs	r3, #0
 8011d6a:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8011d6c:	f107 010c 	add.w	r1, r7, #12
 8011d70:	1d3b      	adds	r3, r7, #4
 8011d72:	2202      	movs	r2, #2
 8011d74:	4618      	mov	r0, r3
 8011d76:	f7fe fd17 	bl	80107a8 <find_volume>
 8011d7a:	4603      	mov	r3, r0
 8011d7c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 8011d80:	68fb      	ldr	r3, [r7, #12]
 8011d82:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8011d84:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	f040 80a4 	bne.w	8011ed6 <f_unlink+0x176>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 8011d8e:	687a      	ldr	r2, [r7, #4]
 8011d90:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011d94:	4611      	mov	r1, r2
 8011d96:	4618      	mov	r0, r3
 8011d98:	f7fe fbd6 	bl	8010548 <follow_path>
 8011d9c:	4603      	mov	r3, r0
 8011d9e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
 8011da2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d108      	bne.n	8011dbc <f_unlink+0x5c>
 8011daa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8011dae:	f003 0320 	and.w	r3, r3, #32
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d002      	beq.n	8011dbc <f_unlink+0x5c>
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
 8011db6:	2306      	movs	r3, #6
 8011db8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8011dbc:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d108      	bne.n	8011dd6 <f_unlink+0x76>
 8011dc4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011dc8:	2102      	movs	r1, #2
 8011dca:	4618      	mov	r0, r3
 8011dcc:	f7fd fa82 	bl	800f2d4 <chk_lock>
 8011dd0:	4603      	mov	r3, r0
 8011dd2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8011dd6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011dda:	2b00      	cmp	r3, #0
 8011ddc:	d17b      	bne.n	8011ed6 <f_unlink+0x176>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8011dde:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8011de2:	b25b      	sxtb	r3, r3
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	da03      	bge.n	8011df0 <f_unlink+0x90>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8011de8:	2306      	movs	r3, #6
 8011dea:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8011dee:	e008      	b.n	8011e02 <f_unlink+0xa2>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8011df0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8011df4:	f003 0301 	and.w	r3, r3, #1
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d002      	beq.n	8011e02 <f_unlink+0xa2>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8011dfc:	2307      	movs	r3, #7
 8011dfe:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 8011e02:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011e06:	2b00      	cmp	r3, #0
 8011e08:	d13d      	bne.n	8011e86 <f_unlink+0x126>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8011e0a:	68fb      	ldr	r3, [r7, #12]
 8011e0c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8011e0e:	4611      	mov	r1, r2
 8011e10:	4618      	mov	r0, r3
 8011e12:	f7fe f98e 	bl	8010132 <ld_clust>
 8011e16:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8011e18:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8011e1c:	f003 0310 	and.w	r3, r3, #16
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	d030      	beq.n	8011e86 <f_unlink+0x126>
#if _FS_RPATH != 0
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
 8011e24:	68fb      	ldr	r3, [r7, #12]
 8011e26:	699b      	ldr	r3, [r3, #24]
 8011e28:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8011e2a:	429a      	cmp	r2, r3
 8011e2c:	d103      	bne.n	8011e36 <f_unlink+0xd6>
						res = FR_DENIED;
 8011e2e:	2307      	movs	r3, #7
 8011e30:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8011e34:	e027      	b.n	8011e86 <f_unlink+0x126>
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8011e36:	68fb      	ldr	r3, [r7, #12]
 8011e38:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 8011e3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011e3c:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 8011e3e:	f107 0310 	add.w	r3, r7, #16
 8011e42:	2100      	movs	r1, #0
 8011e44:	4618      	mov	r0, r3
 8011e46:	f7fd ffce 	bl	800fde6 <dir_sdi>
 8011e4a:	4603      	mov	r3, r0
 8011e4c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 8011e50:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d116      	bne.n	8011e86 <f_unlink+0x126>
							res = dir_read(&sdj, 0);			/* Read an item */
 8011e58:	f107 0310 	add.w	r3, r7, #16
 8011e5c:	2100      	movs	r1, #0
 8011e5e:	4618      	mov	r0, r3
 8011e60:	f7fe f9a6 	bl	80101b0 <dir_read>
 8011e64:	4603      	mov	r3, r0
 8011e66:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8011e6a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	d102      	bne.n	8011e78 <f_unlink+0x118>
 8011e72:	2307      	movs	r3, #7
 8011e74:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8011e78:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011e7c:	2b04      	cmp	r3, #4
 8011e7e:	d102      	bne.n	8011e86 <f_unlink+0x126>
 8011e80:	2300      	movs	r3, #0
 8011e82:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8011e86:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d123      	bne.n	8011ed6 <f_unlink+0x176>
				res = dir_remove(&dj);			/* Remove the directory entry */
 8011e8e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011e92:	4618      	mov	r0, r3
 8011e94:	f7fe fa70 	bl	8010378 <dir_remove>
 8011e98:	4603      	mov	r3, r0
 8011e9a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 8011e9e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	d10c      	bne.n	8011ec0 <f_unlink+0x160>
 8011ea6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d009      	beq.n	8011ec0 <f_unlink+0x160>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8011eac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011eb0:	2200      	movs	r2, #0
 8011eb2:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8011eb4:	4618      	mov	r0, r3
 8011eb6:	f7fd fe61 	bl	800fb7c <remove_chain>
 8011eba:	4603      	mov	r3, r0
 8011ebc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8011ec0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	d106      	bne.n	8011ed6 <f_unlink+0x176>
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	4618      	mov	r0, r3
 8011ecc:	f7fd fbe0 	bl	800f690 <sync_fs>
 8011ed0:	4603      	mov	r3, r0
 8011ed2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8011ed6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8011eda:	4618      	mov	r0, r3
 8011edc:	3778      	adds	r7, #120	; 0x78
 8011ede:	46bd      	mov	sp, r7
 8011ee0:	bd80      	pop	{r7, pc}
	...

08011ee4 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8011ee4:	b580      	push	{r7, lr}
 8011ee6:	b096      	sub	sp, #88	; 0x58
 8011ee8:	af00      	add	r7, sp, #0
 8011eea:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8011eec:	f107 0108 	add.w	r1, r7, #8
 8011ef0:	1d3b      	adds	r3, r7, #4
 8011ef2:	2202      	movs	r2, #2
 8011ef4:	4618      	mov	r0, r3
 8011ef6:	f7fe fc57 	bl	80107a8 <find_volume>
 8011efa:	4603      	mov	r3, r0
 8011efc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 8011f00:	68bb      	ldr	r3, [r7, #8]
 8011f02:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8011f04:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	f040 80fe 	bne.w	801210a <f_mkdir+0x226>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 8011f0e:	687a      	ldr	r2, [r7, #4]
 8011f10:	f107 030c 	add.w	r3, r7, #12
 8011f14:	4611      	mov	r1, r2
 8011f16:	4618      	mov	r0, r3
 8011f18:	f7fe fb16 	bl	8010548 <follow_path>
 8011f1c:	4603      	mov	r3, r0
 8011f1e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8011f22:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d102      	bne.n	8011f30 <f_mkdir+0x4c>
 8011f2a:	2308      	movs	r3, #8
 8011f2c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
 8011f30:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011f34:	2b04      	cmp	r3, #4
 8011f36:	d108      	bne.n	8011f4a <f_mkdir+0x66>
 8011f38:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8011f3c:	f003 0320 	and.w	r3, r3, #32
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d002      	beq.n	8011f4a <f_mkdir+0x66>
			res = FR_INVALID_NAME;
 8011f44:	2306      	movs	r3, #6
 8011f46:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8011f4a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011f4e:	2b04      	cmp	r3, #4
 8011f50:	f040 80db 	bne.w	801210a <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8011f54:	f107 030c 	add.w	r3, r7, #12
 8011f58:	2100      	movs	r1, #0
 8011f5a:	4618      	mov	r0, r3
 8011f5c:	f7fd fe73 	bl	800fc46 <create_chain>
 8011f60:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8011f62:	68bb      	ldr	r3, [r7, #8]
 8011f64:	895b      	ldrh	r3, [r3, #10]
 8011f66:	461a      	mov	r2, r3
 8011f68:	68bb      	ldr	r3, [r7, #8]
 8011f6a:	899b      	ldrh	r3, [r3, #12]
 8011f6c:	fb03 f302 	mul.w	r3, r3, r2
 8011f70:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 8011f72:	2300      	movs	r3, #0
 8011f74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8011f78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d102      	bne.n	8011f84 <f_mkdir+0xa0>
 8011f7e:	2307      	movs	r3, #7
 8011f80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8011f84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011f86:	2b01      	cmp	r3, #1
 8011f88:	d102      	bne.n	8011f90 <f_mkdir+0xac>
 8011f8a:	2302      	movs	r3, #2
 8011f8c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8011f90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f96:	d102      	bne.n	8011f9e <f_mkdir+0xba>
 8011f98:	2301      	movs	r3, #1
 8011f9a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8011f9e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011fa2:	2b00      	cmp	r3, #0
 8011fa4:	d106      	bne.n	8011fb4 <f_mkdir+0xd0>
 8011fa6:	68bb      	ldr	r3, [r7, #8]
 8011fa8:	4618      	mov	r0, r3
 8011faa:	f7fd faff 	bl	800f5ac <sync_window>
 8011fae:	4603      	mov	r3, r0
 8011fb0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8011fb4:	4b58      	ldr	r3, [pc, #352]	; (8012118 <f_mkdir+0x234>)
 8011fb6:	643b      	str	r3, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8011fb8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d16c      	bne.n	801209a <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 8011fc0:	68bb      	ldr	r3, [r7, #8]
 8011fc2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011fc4:	4618      	mov	r0, r3
 8011fc6:	f7fd fbd3 	bl	800f770 <clust2sect>
 8011fca:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 8011fcc:	68bb      	ldr	r3, [r7, #8]
 8011fce:	3338      	adds	r3, #56	; 0x38
 8011fd0:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 8011fd2:	68bb      	ldr	r3, [r7, #8]
 8011fd4:	899b      	ldrh	r3, [r3, #12]
 8011fd6:	461a      	mov	r2, r3
 8011fd8:	2100      	movs	r1, #0
 8011fda:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8011fdc:	f7fd f91d 	bl	800f21a <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8011fe0:	220b      	movs	r2, #11
 8011fe2:	2120      	movs	r1, #32
 8011fe4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8011fe6:	f7fd f918 	bl	800f21a <mem_set>
					dir[DIR_Name] = '.';
 8011fea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011fec:	222e      	movs	r2, #46	; 0x2e
 8011fee:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8011ff0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011ff2:	330b      	adds	r3, #11
 8011ff4:	2210      	movs	r2, #16
 8011ff6:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8011ff8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011ffa:	3316      	adds	r3, #22
 8011ffc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011ffe:	4618      	mov	r0, r3
 8012000:	f7fd f8be 	bl	800f180 <st_dword>
					st_clust(fs, dir, dcl);
 8012004:	68bb      	ldr	r3, [r7, #8]
 8012006:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8012008:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 801200a:	4618      	mov	r0, r3
 801200c:	f7fe f8b0 	bl	8010170 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8012010:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012012:	3320      	adds	r3, #32
 8012014:	2220      	movs	r2, #32
 8012016:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8012018:	4618      	mov	r0, r3
 801201a:	f7fd f8dd 	bl	800f1d8 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 801201e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012020:	3321      	adds	r3, #33	; 0x21
 8012022:	222e      	movs	r2, #46	; 0x2e
 8012024:	701a      	strb	r2, [r3, #0]
 8012026:	697b      	ldr	r3, [r7, #20]
 8012028:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 801202a:	68bb      	ldr	r3, [r7, #8]
 801202c:	781b      	ldrb	r3, [r3, #0]
 801202e:	2b03      	cmp	r3, #3
 8012030:	d106      	bne.n	8012040 <f_mkdir+0x15c>
 8012032:	68bb      	ldr	r3, [r7, #8]
 8012034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012036:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012038:	429a      	cmp	r2, r3
 801203a:	d101      	bne.n	8012040 <f_mkdir+0x15c>
 801203c:	2300      	movs	r3, #0
 801203e:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 8012040:	68b8      	ldr	r0, [r7, #8]
 8012042:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012044:	3320      	adds	r3, #32
 8012046:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8012048:	4619      	mov	r1, r3
 801204a:	f7fe f891 	bl	8010170 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801204e:	68bb      	ldr	r3, [r7, #8]
 8012050:	895b      	ldrh	r3, [r3, #10]
 8012052:	653b      	str	r3, [r7, #80]	; 0x50
 8012054:	e01c      	b.n	8012090 <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 8012056:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012058:	1c5a      	adds	r2, r3, #1
 801205a:	64fa      	str	r2, [r7, #76]	; 0x4c
 801205c:	68ba      	ldr	r2, [r7, #8]
 801205e:	6353      	str	r3, [r2, #52]	; 0x34
					fs->wflag = 1;
 8012060:	68bb      	ldr	r3, [r7, #8]
 8012062:	2201      	movs	r2, #1
 8012064:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8012066:	68bb      	ldr	r3, [r7, #8]
 8012068:	4618      	mov	r0, r3
 801206a:	f7fd fa9f 	bl	800f5ac <sync_window>
 801206e:	4603      	mov	r3, r0
 8012070:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 8012074:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012078:	2b00      	cmp	r3, #0
 801207a:	d10d      	bne.n	8012098 <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 801207c:	68bb      	ldr	r3, [r7, #8]
 801207e:	899b      	ldrh	r3, [r3, #12]
 8012080:	461a      	mov	r2, r3
 8012082:	2100      	movs	r1, #0
 8012084:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8012086:	f7fd f8c8 	bl	800f21a <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 801208a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801208c:	3b01      	subs	r3, #1
 801208e:	653b      	str	r3, [r7, #80]	; 0x50
 8012090:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012092:	2b00      	cmp	r3, #0
 8012094:	d1df      	bne.n	8012056 <f_mkdir+0x172>
 8012096:	e000      	b.n	801209a <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 8012098:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 801209a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d107      	bne.n	80120b2 <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 80120a2:	f107 030c 	add.w	r3, r7, #12
 80120a6:	4618      	mov	r0, r3
 80120a8:	f7fe f934 	bl	8010314 <dir_register>
 80120ac:	4603      	mov	r3, r0
 80120ae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 80120b2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80120b6:	2b00      	cmp	r3, #0
 80120b8:	d120      	bne.n	80120fc <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 80120ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120bc:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 80120be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120c0:	3316      	adds	r3, #22
 80120c2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80120c4:	4618      	mov	r0, r3
 80120c6:	f7fd f85b 	bl	800f180 <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 80120ca:	68bb      	ldr	r3, [r7, #8]
 80120cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80120ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80120d0:	4618      	mov	r0, r3
 80120d2:	f7fe f84d 	bl	8010170 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 80120d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80120d8:	330b      	adds	r3, #11
 80120da:	2210      	movs	r2, #16
 80120dc:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 80120de:	68bb      	ldr	r3, [r7, #8]
 80120e0:	2201      	movs	r2, #1
 80120e2:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 80120e4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80120e8:	2b00      	cmp	r3, #0
 80120ea:	d10e      	bne.n	801210a <f_mkdir+0x226>
					res = sync_fs(fs);
 80120ec:	68bb      	ldr	r3, [r7, #8]
 80120ee:	4618      	mov	r0, r3
 80120f0:	f7fd face 	bl	800f690 <sync_fs>
 80120f4:	4603      	mov	r3, r0
 80120f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80120fa:	e006      	b.n	801210a <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 80120fc:	f107 030c 	add.w	r3, r7, #12
 8012100:	2200      	movs	r2, #0
 8012102:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8012104:	4618      	mov	r0, r3
 8012106:	f7fd fd39 	bl	800fb7c <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 801210a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801210e:	4618      	mov	r0, r3
 8012110:	3758      	adds	r7, #88	; 0x58
 8012112:	46bd      	mov	sp, r7
 8012114:	bd80      	pop	{r7, pc}
 8012116:	bf00      	nop
 8012118:	274a0000 	.word	0x274a0000

0801211c <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 801211c:	b580      	push	{r7, lr}
 801211e:	b088      	sub	sp, #32
 8012120:	af00      	add	r7, sp, #0
 8012122:	60f8      	str	r0, [r7, #12]
 8012124:	60b9      	str	r1, [r7, #8]
 8012126:	607a      	str	r2, [r7, #4]
	int n = 0;
 8012128:	2300      	movs	r3, #0
 801212a:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 801212c:	68fb      	ldr	r3, [r7, #12]
 801212e:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8012130:	e017      	b.n	8012162 <f_gets+0x46>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8012132:	f107 0310 	add.w	r3, r7, #16
 8012136:	f107 0114 	add.w	r1, r7, #20
 801213a:	2201      	movs	r2, #1
 801213c:	6878      	ldr	r0, [r7, #4]
 801213e:	f7ff f803 	bl	8011148 <f_read>
		if (rc != 1) break;
 8012142:	693b      	ldr	r3, [r7, #16]
 8012144:	2b01      	cmp	r3, #1
 8012146:	d112      	bne.n	801216e <f_gets+0x52>
		c = s[0];
 8012148:	7d3b      	ldrb	r3, [r7, #20]
 801214a:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
		*p++ = c;
 801214c:	69bb      	ldr	r3, [r7, #24]
 801214e:	1c5a      	adds	r2, r3, #1
 8012150:	61ba      	str	r2, [r7, #24]
 8012152:	7dfa      	ldrb	r2, [r7, #23]
 8012154:	701a      	strb	r2, [r3, #0]
		n++;
 8012156:	69fb      	ldr	r3, [r7, #28]
 8012158:	3301      	adds	r3, #1
 801215a:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 801215c:	7dfb      	ldrb	r3, [r7, #23]
 801215e:	2b0a      	cmp	r3, #10
 8012160:	d007      	beq.n	8012172 <f_gets+0x56>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8012162:	68bb      	ldr	r3, [r7, #8]
 8012164:	3b01      	subs	r3, #1
 8012166:	69fa      	ldr	r2, [r7, #28]
 8012168:	429a      	cmp	r2, r3
 801216a:	dbe2      	blt.n	8012132 <f_gets+0x16>
 801216c:	e002      	b.n	8012174 <f_gets+0x58>
		if (rc != 1) break;
 801216e:	bf00      	nop
 8012170:	e000      	b.n	8012174 <f_gets+0x58>
		if (c == '\n') break;		/* Break on EOL */
 8012172:	bf00      	nop
	}
	*p = 0;
 8012174:	69bb      	ldr	r3, [r7, #24]
 8012176:	2200      	movs	r2, #0
 8012178:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 801217a:	69fb      	ldr	r3, [r7, #28]
 801217c:	2b00      	cmp	r3, #0
 801217e:	d001      	beq.n	8012184 <f_gets+0x68>
 8012180:	68fb      	ldr	r3, [r7, #12]
 8012182:	e000      	b.n	8012186 <f_gets+0x6a>
 8012184:	2300      	movs	r3, #0
}
 8012186:	4618      	mov	r0, r3
 8012188:	3720      	adds	r7, #32
 801218a:	46bd      	mov	sp, r7
 801218c:	bd80      	pop	{r7, pc}
	...

08012190 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8012190:	b480      	push	{r7}
 8012192:	b087      	sub	sp, #28
 8012194:	af00      	add	r7, sp, #0
 8012196:	60f8      	str	r0, [r7, #12]
 8012198:	60b9      	str	r1, [r7, #8]
 801219a:	4613      	mov	r3, r2
 801219c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801219e:	2301      	movs	r3, #1
 80121a0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80121a2:	2300      	movs	r3, #0
 80121a4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80121a6:	4b1f      	ldr	r3, [pc, #124]	; (8012224 <FATFS_LinkDriverEx+0x94>)
 80121a8:	7a5b      	ldrb	r3, [r3, #9]
 80121aa:	b2db      	uxtb	r3, r3
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	d131      	bne.n	8012214 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80121b0:	4b1c      	ldr	r3, [pc, #112]	; (8012224 <FATFS_LinkDriverEx+0x94>)
 80121b2:	7a5b      	ldrb	r3, [r3, #9]
 80121b4:	b2db      	uxtb	r3, r3
 80121b6:	461a      	mov	r2, r3
 80121b8:	4b1a      	ldr	r3, [pc, #104]	; (8012224 <FATFS_LinkDriverEx+0x94>)
 80121ba:	2100      	movs	r1, #0
 80121bc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80121be:	4b19      	ldr	r3, [pc, #100]	; (8012224 <FATFS_LinkDriverEx+0x94>)
 80121c0:	7a5b      	ldrb	r3, [r3, #9]
 80121c2:	b2db      	uxtb	r3, r3
 80121c4:	4a17      	ldr	r2, [pc, #92]	; (8012224 <FATFS_LinkDriverEx+0x94>)
 80121c6:	009b      	lsls	r3, r3, #2
 80121c8:	4413      	add	r3, r2
 80121ca:	68fa      	ldr	r2, [r7, #12]
 80121cc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80121ce:	4b15      	ldr	r3, [pc, #84]	; (8012224 <FATFS_LinkDriverEx+0x94>)
 80121d0:	7a5b      	ldrb	r3, [r3, #9]
 80121d2:	b2db      	uxtb	r3, r3
 80121d4:	461a      	mov	r2, r3
 80121d6:	4b13      	ldr	r3, [pc, #76]	; (8012224 <FATFS_LinkDriverEx+0x94>)
 80121d8:	4413      	add	r3, r2
 80121da:	79fa      	ldrb	r2, [r7, #7]
 80121dc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80121de:	4b11      	ldr	r3, [pc, #68]	; (8012224 <FATFS_LinkDriverEx+0x94>)
 80121e0:	7a5b      	ldrb	r3, [r3, #9]
 80121e2:	b2db      	uxtb	r3, r3
 80121e4:	1c5a      	adds	r2, r3, #1
 80121e6:	b2d1      	uxtb	r1, r2
 80121e8:	4a0e      	ldr	r2, [pc, #56]	; (8012224 <FATFS_LinkDriverEx+0x94>)
 80121ea:	7251      	strb	r1, [r2, #9]
 80121ec:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80121ee:	7dbb      	ldrb	r3, [r7, #22]
 80121f0:	3330      	adds	r3, #48	; 0x30
 80121f2:	b2da      	uxtb	r2, r3
 80121f4:	68bb      	ldr	r3, [r7, #8]
 80121f6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80121f8:	68bb      	ldr	r3, [r7, #8]
 80121fa:	3301      	adds	r3, #1
 80121fc:	223a      	movs	r2, #58	; 0x3a
 80121fe:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8012200:	68bb      	ldr	r3, [r7, #8]
 8012202:	3302      	adds	r3, #2
 8012204:	222f      	movs	r2, #47	; 0x2f
 8012206:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8012208:	68bb      	ldr	r3, [r7, #8]
 801220a:	3303      	adds	r3, #3
 801220c:	2200      	movs	r2, #0
 801220e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8012210:	2300      	movs	r3, #0
 8012212:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8012214:	7dfb      	ldrb	r3, [r7, #23]
}
 8012216:	4618      	mov	r0, r3
 8012218:	371c      	adds	r7, #28
 801221a:	46bd      	mov	sp, r7
 801221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012220:	4770      	bx	lr
 8012222:	bf00      	nop
 8012224:	20033610 	.word	0x20033610

08012228 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8012228:	b580      	push	{r7, lr}
 801222a:	b082      	sub	sp, #8
 801222c:	af00      	add	r7, sp, #0
 801222e:	6078      	str	r0, [r7, #4]
 8012230:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8012232:	2200      	movs	r2, #0
 8012234:	6839      	ldr	r1, [r7, #0]
 8012236:	6878      	ldr	r0, [r7, #4]
 8012238:	f7ff ffaa 	bl	8012190 <FATFS_LinkDriverEx>
 801223c:	4603      	mov	r3, r0
}
 801223e:	4618      	mov	r0, r3
 8012240:	3708      	adds	r7, #8
 8012242:	46bd      	mov	sp, r7
 8012244:	bd80      	pop	{r7, pc}

08012246 <__cxa_guard_acquire>:
 8012246:	6803      	ldr	r3, [r0, #0]
 8012248:	07db      	lsls	r3, r3, #31
 801224a:	d406      	bmi.n	801225a <__cxa_guard_acquire+0x14>
 801224c:	7843      	ldrb	r3, [r0, #1]
 801224e:	b103      	cbz	r3, 8012252 <__cxa_guard_acquire+0xc>
 8012250:	deff      	udf	#255	; 0xff
 8012252:	2301      	movs	r3, #1
 8012254:	7043      	strb	r3, [r0, #1]
 8012256:	4618      	mov	r0, r3
 8012258:	4770      	bx	lr
 801225a:	2000      	movs	r0, #0
 801225c:	4770      	bx	lr

0801225e <__cxa_guard_release>:
 801225e:	2301      	movs	r3, #1
 8012260:	6003      	str	r3, [r0, #0]
 8012262:	4770      	bx	lr
 8012264:	0000      	movs	r0, r0
	...

08012268 <cos>:
 8012268:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801226a:	ec51 0b10 	vmov	r0, r1, d0
 801226e:	4a1e      	ldr	r2, [pc, #120]	; (80122e8 <cos+0x80>)
 8012270:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012274:	4293      	cmp	r3, r2
 8012276:	dc06      	bgt.n	8012286 <cos+0x1e>
 8012278:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80122e0 <cos+0x78>
 801227c:	f000 fa74 	bl	8012768 <__kernel_cos>
 8012280:	ec51 0b10 	vmov	r0, r1, d0
 8012284:	e007      	b.n	8012296 <cos+0x2e>
 8012286:	4a19      	ldr	r2, [pc, #100]	; (80122ec <cos+0x84>)
 8012288:	4293      	cmp	r3, r2
 801228a:	dd09      	ble.n	80122a0 <cos+0x38>
 801228c:	ee10 2a10 	vmov	r2, s0
 8012290:	460b      	mov	r3, r1
 8012292:	f7ee f811 	bl	80002b8 <__aeabi_dsub>
 8012296:	ec41 0b10 	vmov	d0, r0, r1
 801229a:	b005      	add	sp, #20
 801229c:	f85d fb04 	ldr.w	pc, [sp], #4
 80122a0:	4668      	mov	r0, sp
 80122a2:	f000 f86d 	bl	8012380 <__ieee754_rem_pio2>
 80122a6:	f000 0003 	and.w	r0, r0, #3
 80122aa:	2801      	cmp	r0, #1
 80122ac:	ed9d 1b02 	vldr	d1, [sp, #8]
 80122b0:	ed9d 0b00 	vldr	d0, [sp]
 80122b4:	d007      	beq.n	80122c6 <cos+0x5e>
 80122b6:	2802      	cmp	r0, #2
 80122b8:	d00e      	beq.n	80122d8 <cos+0x70>
 80122ba:	2800      	cmp	r0, #0
 80122bc:	d0de      	beq.n	801227c <cos+0x14>
 80122be:	2001      	movs	r0, #1
 80122c0:	f000 fe5a 	bl	8012f78 <__kernel_sin>
 80122c4:	e7dc      	b.n	8012280 <cos+0x18>
 80122c6:	f000 fe57 	bl	8012f78 <__kernel_sin>
 80122ca:	ec53 2b10 	vmov	r2, r3, d0
 80122ce:	ee10 0a10 	vmov	r0, s0
 80122d2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80122d6:	e7de      	b.n	8012296 <cos+0x2e>
 80122d8:	f000 fa46 	bl	8012768 <__kernel_cos>
 80122dc:	e7f5      	b.n	80122ca <cos+0x62>
 80122de:	bf00      	nop
	...
 80122e8:	3fe921fb 	.word	0x3fe921fb
 80122ec:	7fefffff 	.word	0x7fefffff

080122f0 <sin>:
 80122f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80122f2:	ec51 0b10 	vmov	r0, r1, d0
 80122f6:	4a20      	ldr	r2, [pc, #128]	; (8012378 <sin+0x88>)
 80122f8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80122fc:	4293      	cmp	r3, r2
 80122fe:	dc07      	bgt.n	8012310 <sin+0x20>
 8012300:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8012370 <sin+0x80>
 8012304:	2000      	movs	r0, #0
 8012306:	f000 fe37 	bl	8012f78 <__kernel_sin>
 801230a:	ec51 0b10 	vmov	r0, r1, d0
 801230e:	e007      	b.n	8012320 <sin+0x30>
 8012310:	4a1a      	ldr	r2, [pc, #104]	; (801237c <sin+0x8c>)
 8012312:	4293      	cmp	r3, r2
 8012314:	dd09      	ble.n	801232a <sin+0x3a>
 8012316:	ee10 2a10 	vmov	r2, s0
 801231a:	460b      	mov	r3, r1
 801231c:	f7ed ffcc 	bl	80002b8 <__aeabi_dsub>
 8012320:	ec41 0b10 	vmov	d0, r0, r1
 8012324:	b005      	add	sp, #20
 8012326:	f85d fb04 	ldr.w	pc, [sp], #4
 801232a:	4668      	mov	r0, sp
 801232c:	f000 f828 	bl	8012380 <__ieee754_rem_pio2>
 8012330:	f000 0003 	and.w	r0, r0, #3
 8012334:	2801      	cmp	r0, #1
 8012336:	ed9d 1b02 	vldr	d1, [sp, #8]
 801233a:	ed9d 0b00 	vldr	d0, [sp]
 801233e:	d004      	beq.n	801234a <sin+0x5a>
 8012340:	2802      	cmp	r0, #2
 8012342:	d005      	beq.n	8012350 <sin+0x60>
 8012344:	b970      	cbnz	r0, 8012364 <sin+0x74>
 8012346:	2001      	movs	r0, #1
 8012348:	e7dd      	b.n	8012306 <sin+0x16>
 801234a:	f000 fa0d 	bl	8012768 <__kernel_cos>
 801234e:	e7dc      	b.n	801230a <sin+0x1a>
 8012350:	2001      	movs	r0, #1
 8012352:	f000 fe11 	bl	8012f78 <__kernel_sin>
 8012356:	ec53 2b10 	vmov	r2, r3, d0
 801235a:	ee10 0a10 	vmov	r0, s0
 801235e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012362:	e7dd      	b.n	8012320 <sin+0x30>
 8012364:	f000 fa00 	bl	8012768 <__kernel_cos>
 8012368:	e7f5      	b.n	8012356 <sin+0x66>
 801236a:	bf00      	nop
 801236c:	f3af 8000 	nop.w
	...
 8012378:	3fe921fb 	.word	0x3fe921fb
 801237c:	7fefffff 	.word	0x7fefffff

08012380 <__ieee754_rem_pio2>:
 8012380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012384:	ec57 6b10 	vmov	r6, r7, d0
 8012388:	4bc3      	ldr	r3, [pc, #780]	; (8012698 <__ieee754_rem_pio2+0x318>)
 801238a:	b08d      	sub	sp, #52	; 0x34
 801238c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8012390:	4598      	cmp	r8, r3
 8012392:	4604      	mov	r4, r0
 8012394:	9704      	str	r7, [sp, #16]
 8012396:	dc07      	bgt.n	80123a8 <__ieee754_rem_pio2+0x28>
 8012398:	2200      	movs	r2, #0
 801239a:	2300      	movs	r3, #0
 801239c:	ed84 0b00 	vstr	d0, [r4]
 80123a0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80123a4:	2500      	movs	r5, #0
 80123a6:	e027      	b.n	80123f8 <__ieee754_rem_pio2+0x78>
 80123a8:	4bbc      	ldr	r3, [pc, #752]	; (801269c <__ieee754_rem_pio2+0x31c>)
 80123aa:	4598      	cmp	r8, r3
 80123ac:	dc75      	bgt.n	801249a <__ieee754_rem_pio2+0x11a>
 80123ae:	9b04      	ldr	r3, [sp, #16]
 80123b0:	4dbb      	ldr	r5, [pc, #748]	; (80126a0 <__ieee754_rem_pio2+0x320>)
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	ee10 0a10 	vmov	r0, s0
 80123b8:	a3a9      	add	r3, pc, #676	; (adr r3, 8012660 <__ieee754_rem_pio2+0x2e0>)
 80123ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123be:	4639      	mov	r1, r7
 80123c0:	dd36      	ble.n	8012430 <__ieee754_rem_pio2+0xb0>
 80123c2:	f7ed ff79 	bl	80002b8 <__aeabi_dsub>
 80123c6:	45a8      	cmp	r8, r5
 80123c8:	4606      	mov	r6, r0
 80123ca:	460f      	mov	r7, r1
 80123cc:	d018      	beq.n	8012400 <__ieee754_rem_pio2+0x80>
 80123ce:	a3a6      	add	r3, pc, #664	; (adr r3, 8012668 <__ieee754_rem_pio2+0x2e8>)
 80123d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123d4:	f7ed ff70 	bl	80002b8 <__aeabi_dsub>
 80123d8:	4602      	mov	r2, r0
 80123da:	460b      	mov	r3, r1
 80123dc:	e9c4 2300 	strd	r2, r3, [r4]
 80123e0:	4630      	mov	r0, r6
 80123e2:	4639      	mov	r1, r7
 80123e4:	f7ed ff68 	bl	80002b8 <__aeabi_dsub>
 80123e8:	a39f      	add	r3, pc, #636	; (adr r3, 8012668 <__ieee754_rem_pio2+0x2e8>)
 80123ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123ee:	f7ed ff63 	bl	80002b8 <__aeabi_dsub>
 80123f2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80123f6:	2501      	movs	r5, #1
 80123f8:	4628      	mov	r0, r5
 80123fa:	b00d      	add	sp, #52	; 0x34
 80123fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012400:	a39b      	add	r3, pc, #620	; (adr r3, 8012670 <__ieee754_rem_pio2+0x2f0>)
 8012402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012406:	f7ed ff57 	bl	80002b8 <__aeabi_dsub>
 801240a:	a39b      	add	r3, pc, #620	; (adr r3, 8012678 <__ieee754_rem_pio2+0x2f8>)
 801240c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012410:	4606      	mov	r6, r0
 8012412:	460f      	mov	r7, r1
 8012414:	f7ed ff50 	bl	80002b8 <__aeabi_dsub>
 8012418:	4602      	mov	r2, r0
 801241a:	460b      	mov	r3, r1
 801241c:	e9c4 2300 	strd	r2, r3, [r4]
 8012420:	4630      	mov	r0, r6
 8012422:	4639      	mov	r1, r7
 8012424:	f7ed ff48 	bl	80002b8 <__aeabi_dsub>
 8012428:	a393      	add	r3, pc, #588	; (adr r3, 8012678 <__ieee754_rem_pio2+0x2f8>)
 801242a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801242e:	e7de      	b.n	80123ee <__ieee754_rem_pio2+0x6e>
 8012430:	f7ed ff44 	bl	80002bc <__adddf3>
 8012434:	45a8      	cmp	r8, r5
 8012436:	4606      	mov	r6, r0
 8012438:	460f      	mov	r7, r1
 801243a:	d016      	beq.n	801246a <__ieee754_rem_pio2+0xea>
 801243c:	a38a      	add	r3, pc, #552	; (adr r3, 8012668 <__ieee754_rem_pio2+0x2e8>)
 801243e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012442:	f7ed ff3b 	bl	80002bc <__adddf3>
 8012446:	4602      	mov	r2, r0
 8012448:	460b      	mov	r3, r1
 801244a:	e9c4 2300 	strd	r2, r3, [r4]
 801244e:	4630      	mov	r0, r6
 8012450:	4639      	mov	r1, r7
 8012452:	f7ed ff31 	bl	80002b8 <__aeabi_dsub>
 8012456:	a384      	add	r3, pc, #528	; (adr r3, 8012668 <__ieee754_rem_pio2+0x2e8>)
 8012458:	e9d3 2300 	ldrd	r2, r3, [r3]
 801245c:	f7ed ff2e 	bl	80002bc <__adddf3>
 8012460:	f04f 35ff 	mov.w	r5, #4294967295
 8012464:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8012468:	e7c6      	b.n	80123f8 <__ieee754_rem_pio2+0x78>
 801246a:	a381      	add	r3, pc, #516	; (adr r3, 8012670 <__ieee754_rem_pio2+0x2f0>)
 801246c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012470:	f7ed ff24 	bl	80002bc <__adddf3>
 8012474:	a380      	add	r3, pc, #512	; (adr r3, 8012678 <__ieee754_rem_pio2+0x2f8>)
 8012476:	e9d3 2300 	ldrd	r2, r3, [r3]
 801247a:	4606      	mov	r6, r0
 801247c:	460f      	mov	r7, r1
 801247e:	f7ed ff1d 	bl	80002bc <__adddf3>
 8012482:	4602      	mov	r2, r0
 8012484:	460b      	mov	r3, r1
 8012486:	e9c4 2300 	strd	r2, r3, [r4]
 801248a:	4630      	mov	r0, r6
 801248c:	4639      	mov	r1, r7
 801248e:	f7ed ff13 	bl	80002b8 <__aeabi_dsub>
 8012492:	a379      	add	r3, pc, #484	; (adr r3, 8012678 <__ieee754_rem_pio2+0x2f8>)
 8012494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012498:	e7e0      	b.n	801245c <__ieee754_rem_pio2+0xdc>
 801249a:	4b82      	ldr	r3, [pc, #520]	; (80126a4 <__ieee754_rem_pio2+0x324>)
 801249c:	4598      	cmp	r8, r3
 801249e:	f300 80d0 	bgt.w	8012642 <__ieee754_rem_pio2+0x2c2>
 80124a2:	f000 fe23 	bl	80130ec <fabs>
 80124a6:	ec57 6b10 	vmov	r6, r7, d0
 80124aa:	ee10 0a10 	vmov	r0, s0
 80124ae:	a374      	add	r3, pc, #464	; (adr r3, 8012680 <__ieee754_rem_pio2+0x300>)
 80124b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124b4:	4639      	mov	r1, r7
 80124b6:	f7ee f8b7 	bl	8000628 <__aeabi_dmul>
 80124ba:	2200      	movs	r2, #0
 80124bc:	4b7a      	ldr	r3, [pc, #488]	; (80126a8 <__ieee754_rem_pio2+0x328>)
 80124be:	f7ed fefd 	bl	80002bc <__adddf3>
 80124c2:	f7ee fb61 	bl	8000b88 <__aeabi_d2iz>
 80124c6:	4605      	mov	r5, r0
 80124c8:	f7ee f844 	bl	8000554 <__aeabi_i2d>
 80124cc:	a364      	add	r3, pc, #400	; (adr r3, 8012660 <__ieee754_rem_pio2+0x2e0>)
 80124ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80124d6:	f7ee f8a7 	bl	8000628 <__aeabi_dmul>
 80124da:	4602      	mov	r2, r0
 80124dc:	460b      	mov	r3, r1
 80124de:	4630      	mov	r0, r6
 80124e0:	4639      	mov	r1, r7
 80124e2:	f7ed fee9 	bl	80002b8 <__aeabi_dsub>
 80124e6:	a360      	add	r3, pc, #384	; (adr r3, 8012668 <__ieee754_rem_pio2+0x2e8>)
 80124e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124ec:	4682      	mov	sl, r0
 80124ee:	468b      	mov	fp, r1
 80124f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80124f4:	f7ee f898 	bl	8000628 <__aeabi_dmul>
 80124f8:	2d1f      	cmp	r5, #31
 80124fa:	4606      	mov	r6, r0
 80124fc:	460f      	mov	r7, r1
 80124fe:	dc0c      	bgt.n	801251a <__ieee754_rem_pio2+0x19a>
 8012500:	1e6a      	subs	r2, r5, #1
 8012502:	4b6a      	ldr	r3, [pc, #424]	; (80126ac <__ieee754_rem_pio2+0x32c>)
 8012504:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012508:	4543      	cmp	r3, r8
 801250a:	d006      	beq.n	801251a <__ieee754_rem_pio2+0x19a>
 801250c:	4632      	mov	r2, r6
 801250e:	463b      	mov	r3, r7
 8012510:	4650      	mov	r0, sl
 8012512:	4659      	mov	r1, fp
 8012514:	f7ed fed0 	bl	80002b8 <__aeabi_dsub>
 8012518:	e00e      	b.n	8012538 <__ieee754_rem_pio2+0x1b8>
 801251a:	4632      	mov	r2, r6
 801251c:	463b      	mov	r3, r7
 801251e:	4650      	mov	r0, sl
 8012520:	4659      	mov	r1, fp
 8012522:	f7ed fec9 	bl	80002b8 <__aeabi_dsub>
 8012526:	ea4f 5328 	mov.w	r3, r8, asr #20
 801252a:	9305      	str	r3, [sp, #20]
 801252c:	9a05      	ldr	r2, [sp, #20]
 801252e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8012532:	1ad3      	subs	r3, r2, r3
 8012534:	2b10      	cmp	r3, #16
 8012536:	dc02      	bgt.n	801253e <__ieee754_rem_pio2+0x1be>
 8012538:	e9c4 0100 	strd	r0, r1, [r4]
 801253c:	e039      	b.n	80125b2 <__ieee754_rem_pio2+0x232>
 801253e:	a34c      	add	r3, pc, #304	; (adr r3, 8012670 <__ieee754_rem_pio2+0x2f0>)
 8012540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012544:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012548:	f7ee f86e 	bl	8000628 <__aeabi_dmul>
 801254c:	4606      	mov	r6, r0
 801254e:	460f      	mov	r7, r1
 8012550:	4602      	mov	r2, r0
 8012552:	460b      	mov	r3, r1
 8012554:	4650      	mov	r0, sl
 8012556:	4659      	mov	r1, fp
 8012558:	f7ed feae 	bl	80002b8 <__aeabi_dsub>
 801255c:	4602      	mov	r2, r0
 801255e:	460b      	mov	r3, r1
 8012560:	4680      	mov	r8, r0
 8012562:	4689      	mov	r9, r1
 8012564:	4650      	mov	r0, sl
 8012566:	4659      	mov	r1, fp
 8012568:	f7ed fea6 	bl	80002b8 <__aeabi_dsub>
 801256c:	4632      	mov	r2, r6
 801256e:	463b      	mov	r3, r7
 8012570:	f7ed fea2 	bl	80002b8 <__aeabi_dsub>
 8012574:	a340      	add	r3, pc, #256	; (adr r3, 8012678 <__ieee754_rem_pio2+0x2f8>)
 8012576:	e9d3 2300 	ldrd	r2, r3, [r3]
 801257a:	4606      	mov	r6, r0
 801257c:	460f      	mov	r7, r1
 801257e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012582:	f7ee f851 	bl	8000628 <__aeabi_dmul>
 8012586:	4632      	mov	r2, r6
 8012588:	463b      	mov	r3, r7
 801258a:	f7ed fe95 	bl	80002b8 <__aeabi_dsub>
 801258e:	4602      	mov	r2, r0
 8012590:	460b      	mov	r3, r1
 8012592:	4606      	mov	r6, r0
 8012594:	460f      	mov	r7, r1
 8012596:	4640      	mov	r0, r8
 8012598:	4649      	mov	r1, r9
 801259a:	f7ed fe8d 	bl	80002b8 <__aeabi_dsub>
 801259e:	9a05      	ldr	r2, [sp, #20]
 80125a0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80125a4:	1ad3      	subs	r3, r2, r3
 80125a6:	2b31      	cmp	r3, #49	; 0x31
 80125a8:	dc20      	bgt.n	80125ec <__ieee754_rem_pio2+0x26c>
 80125aa:	e9c4 0100 	strd	r0, r1, [r4]
 80125ae:	46c2      	mov	sl, r8
 80125b0:	46cb      	mov	fp, r9
 80125b2:	e9d4 8900 	ldrd	r8, r9, [r4]
 80125b6:	4650      	mov	r0, sl
 80125b8:	4642      	mov	r2, r8
 80125ba:	464b      	mov	r3, r9
 80125bc:	4659      	mov	r1, fp
 80125be:	f7ed fe7b 	bl	80002b8 <__aeabi_dsub>
 80125c2:	463b      	mov	r3, r7
 80125c4:	4632      	mov	r2, r6
 80125c6:	f7ed fe77 	bl	80002b8 <__aeabi_dsub>
 80125ca:	9b04      	ldr	r3, [sp, #16]
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80125d2:	f6bf af11 	bge.w	80123f8 <__ieee754_rem_pio2+0x78>
 80125d6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80125da:	6063      	str	r3, [r4, #4]
 80125dc:	f8c4 8000 	str.w	r8, [r4]
 80125e0:	60a0      	str	r0, [r4, #8]
 80125e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80125e6:	60e3      	str	r3, [r4, #12]
 80125e8:	426d      	negs	r5, r5
 80125ea:	e705      	b.n	80123f8 <__ieee754_rem_pio2+0x78>
 80125ec:	a326      	add	r3, pc, #152	; (adr r3, 8012688 <__ieee754_rem_pio2+0x308>)
 80125ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80125f6:	f7ee f817 	bl	8000628 <__aeabi_dmul>
 80125fa:	4606      	mov	r6, r0
 80125fc:	460f      	mov	r7, r1
 80125fe:	4602      	mov	r2, r0
 8012600:	460b      	mov	r3, r1
 8012602:	4640      	mov	r0, r8
 8012604:	4649      	mov	r1, r9
 8012606:	f7ed fe57 	bl	80002b8 <__aeabi_dsub>
 801260a:	4602      	mov	r2, r0
 801260c:	460b      	mov	r3, r1
 801260e:	4682      	mov	sl, r0
 8012610:	468b      	mov	fp, r1
 8012612:	4640      	mov	r0, r8
 8012614:	4649      	mov	r1, r9
 8012616:	f7ed fe4f 	bl	80002b8 <__aeabi_dsub>
 801261a:	4632      	mov	r2, r6
 801261c:	463b      	mov	r3, r7
 801261e:	f7ed fe4b 	bl	80002b8 <__aeabi_dsub>
 8012622:	a31b      	add	r3, pc, #108	; (adr r3, 8012690 <__ieee754_rem_pio2+0x310>)
 8012624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012628:	4606      	mov	r6, r0
 801262a:	460f      	mov	r7, r1
 801262c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012630:	f7ed fffa 	bl	8000628 <__aeabi_dmul>
 8012634:	4632      	mov	r2, r6
 8012636:	463b      	mov	r3, r7
 8012638:	f7ed fe3e 	bl	80002b8 <__aeabi_dsub>
 801263c:	4606      	mov	r6, r0
 801263e:	460f      	mov	r7, r1
 8012640:	e764      	b.n	801250c <__ieee754_rem_pio2+0x18c>
 8012642:	4b1b      	ldr	r3, [pc, #108]	; (80126b0 <__ieee754_rem_pio2+0x330>)
 8012644:	4598      	cmp	r8, r3
 8012646:	dd35      	ble.n	80126b4 <__ieee754_rem_pio2+0x334>
 8012648:	ee10 2a10 	vmov	r2, s0
 801264c:	463b      	mov	r3, r7
 801264e:	4630      	mov	r0, r6
 8012650:	4639      	mov	r1, r7
 8012652:	f7ed fe31 	bl	80002b8 <__aeabi_dsub>
 8012656:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801265a:	e9c4 0100 	strd	r0, r1, [r4]
 801265e:	e6a1      	b.n	80123a4 <__ieee754_rem_pio2+0x24>
 8012660:	54400000 	.word	0x54400000
 8012664:	3ff921fb 	.word	0x3ff921fb
 8012668:	1a626331 	.word	0x1a626331
 801266c:	3dd0b461 	.word	0x3dd0b461
 8012670:	1a600000 	.word	0x1a600000
 8012674:	3dd0b461 	.word	0x3dd0b461
 8012678:	2e037073 	.word	0x2e037073
 801267c:	3ba3198a 	.word	0x3ba3198a
 8012680:	6dc9c883 	.word	0x6dc9c883
 8012684:	3fe45f30 	.word	0x3fe45f30
 8012688:	2e000000 	.word	0x2e000000
 801268c:	3ba3198a 	.word	0x3ba3198a
 8012690:	252049c1 	.word	0x252049c1
 8012694:	397b839a 	.word	0x397b839a
 8012698:	3fe921fb 	.word	0x3fe921fb
 801269c:	4002d97b 	.word	0x4002d97b
 80126a0:	3ff921fb 	.word	0x3ff921fb
 80126a4:	413921fb 	.word	0x413921fb
 80126a8:	3fe00000 	.word	0x3fe00000
 80126ac:	080187c4 	.word	0x080187c4
 80126b0:	7fefffff 	.word	0x7fefffff
 80126b4:	ea4f 5528 	mov.w	r5, r8, asr #20
 80126b8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80126bc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80126c0:	4630      	mov	r0, r6
 80126c2:	460f      	mov	r7, r1
 80126c4:	f7ee fa60 	bl	8000b88 <__aeabi_d2iz>
 80126c8:	f7ed ff44 	bl	8000554 <__aeabi_i2d>
 80126cc:	4602      	mov	r2, r0
 80126ce:	460b      	mov	r3, r1
 80126d0:	4630      	mov	r0, r6
 80126d2:	4639      	mov	r1, r7
 80126d4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80126d8:	f7ed fdee 	bl	80002b8 <__aeabi_dsub>
 80126dc:	2200      	movs	r2, #0
 80126de:	4b1f      	ldr	r3, [pc, #124]	; (801275c <__ieee754_rem_pio2+0x3dc>)
 80126e0:	f7ed ffa2 	bl	8000628 <__aeabi_dmul>
 80126e4:	460f      	mov	r7, r1
 80126e6:	4606      	mov	r6, r0
 80126e8:	f7ee fa4e 	bl	8000b88 <__aeabi_d2iz>
 80126ec:	f7ed ff32 	bl	8000554 <__aeabi_i2d>
 80126f0:	4602      	mov	r2, r0
 80126f2:	460b      	mov	r3, r1
 80126f4:	4630      	mov	r0, r6
 80126f6:	4639      	mov	r1, r7
 80126f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80126fc:	f7ed fddc 	bl	80002b8 <__aeabi_dsub>
 8012700:	2200      	movs	r2, #0
 8012702:	4b16      	ldr	r3, [pc, #88]	; (801275c <__ieee754_rem_pio2+0x3dc>)
 8012704:	f7ed ff90 	bl	8000628 <__aeabi_dmul>
 8012708:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801270c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8012710:	f04f 0803 	mov.w	r8, #3
 8012714:	2600      	movs	r6, #0
 8012716:	2700      	movs	r7, #0
 8012718:	4632      	mov	r2, r6
 801271a:	463b      	mov	r3, r7
 801271c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8012720:	f108 3aff 	add.w	sl, r8, #4294967295
 8012724:	f7ee f9e8 	bl	8000af8 <__aeabi_dcmpeq>
 8012728:	b9b0      	cbnz	r0, 8012758 <__ieee754_rem_pio2+0x3d8>
 801272a:	4b0d      	ldr	r3, [pc, #52]	; (8012760 <__ieee754_rem_pio2+0x3e0>)
 801272c:	9301      	str	r3, [sp, #4]
 801272e:	2302      	movs	r3, #2
 8012730:	9300      	str	r3, [sp, #0]
 8012732:	462a      	mov	r2, r5
 8012734:	4643      	mov	r3, r8
 8012736:	4621      	mov	r1, r4
 8012738:	a806      	add	r0, sp, #24
 801273a:	f000 f8dd 	bl	80128f8 <__kernel_rem_pio2>
 801273e:	9b04      	ldr	r3, [sp, #16]
 8012740:	2b00      	cmp	r3, #0
 8012742:	4605      	mov	r5, r0
 8012744:	f6bf ae58 	bge.w	80123f8 <__ieee754_rem_pio2+0x78>
 8012748:	6863      	ldr	r3, [r4, #4]
 801274a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801274e:	6063      	str	r3, [r4, #4]
 8012750:	68e3      	ldr	r3, [r4, #12]
 8012752:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012756:	e746      	b.n	80125e6 <__ieee754_rem_pio2+0x266>
 8012758:	46d0      	mov	r8, sl
 801275a:	e7dd      	b.n	8012718 <__ieee754_rem_pio2+0x398>
 801275c:	41700000 	.word	0x41700000
 8012760:	08018844 	.word	0x08018844
 8012764:	00000000 	.word	0x00000000

08012768 <__kernel_cos>:
 8012768:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801276c:	ec59 8b10 	vmov	r8, r9, d0
 8012770:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8012774:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8012778:	ed2d 8b02 	vpush	{d8}
 801277c:	eeb0 8a41 	vmov.f32	s16, s2
 8012780:	eef0 8a61 	vmov.f32	s17, s3
 8012784:	da07      	bge.n	8012796 <__kernel_cos+0x2e>
 8012786:	ee10 0a10 	vmov	r0, s0
 801278a:	4649      	mov	r1, r9
 801278c:	f7ee f9fc 	bl	8000b88 <__aeabi_d2iz>
 8012790:	2800      	cmp	r0, #0
 8012792:	f000 8089 	beq.w	80128a8 <__kernel_cos+0x140>
 8012796:	4642      	mov	r2, r8
 8012798:	464b      	mov	r3, r9
 801279a:	4640      	mov	r0, r8
 801279c:	4649      	mov	r1, r9
 801279e:	f7ed ff43 	bl	8000628 <__aeabi_dmul>
 80127a2:	2200      	movs	r2, #0
 80127a4:	4b4e      	ldr	r3, [pc, #312]	; (80128e0 <__kernel_cos+0x178>)
 80127a6:	4604      	mov	r4, r0
 80127a8:	460d      	mov	r5, r1
 80127aa:	f7ed ff3d 	bl	8000628 <__aeabi_dmul>
 80127ae:	a340      	add	r3, pc, #256	; (adr r3, 80128b0 <__kernel_cos+0x148>)
 80127b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127b4:	4682      	mov	sl, r0
 80127b6:	468b      	mov	fp, r1
 80127b8:	4620      	mov	r0, r4
 80127ba:	4629      	mov	r1, r5
 80127bc:	f7ed ff34 	bl	8000628 <__aeabi_dmul>
 80127c0:	a33d      	add	r3, pc, #244	; (adr r3, 80128b8 <__kernel_cos+0x150>)
 80127c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127c6:	f7ed fd79 	bl	80002bc <__adddf3>
 80127ca:	4622      	mov	r2, r4
 80127cc:	462b      	mov	r3, r5
 80127ce:	f7ed ff2b 	bl	8000628 <__aeabi_dmul>
 80127d2:	a33b      	add	r3, pc, #236	; (adr r3, 80128c0 <__kernel_cos+0x158>)
 80127d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127d8:	f7ed fd6e 	bl	80002b8 <__aeabi_dsub>
 80127dc:	4622      	mov	r2, r4
 80127de:	462b      	mov	r3, r5
 80127e0:	f7ed ff22 	bl	8000628 <__aeabi_dmul>
 80127e4:	a338      	add	r3, pc, #224	; (adr r3, 80128c8 <__kernel_cos+0x160>)
 80127e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127ea:	f7ed fd67 	bl	80002bc <__adddf3>
 80127ee:	4622      	mov	r2, r4
 80127f0:	462b      	mov	r3, r5
 80127f2:	f7ed ff19 	bl	8000628 <__aeabi_dmul>
 80127f6:	a336      	add	r3, pc, #216	; (adr r3, 80128d0 <__kernel_cos+0x168>)
 80127f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127fc:	f7ed fd5c 	bl	80002b8 <__aeabi_dsub>
 8012800:	4622      	mov	r2, r4
 8012802:	462b      	mov	r3, r5
 8012804:	f7ed ff10 	bl	8000628 <__aeabi_dmul>
 8012808:	a333      	add	r3, pc, #204	; (adr r3, 80128d8 <__kernel_cos+0x170>)
 801280a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801280e:	f7ed fd55 	bl	80002bc <__adddf3>
 8012812:	4622      	mov	r2, r4
 8012814:	462b      	mov	r3, r5
 8012816:	f7ed ff07 	bl	8000628 <__aeabi_dmul>
 801281a:	4622      	mov	r2, r4
 801281c:	462b      	mov	r3, r5
 801281e:	f7ed ff03 	bl	8000628 <__aeabi_dmul>
 8012822:	ec53 2b18 	vmov	r2, r3, d8
 8012826:	4604      	mov	r4, r0
 8012828:	460d      	mov	r5, r1
 801282a:	4640      	mov	r0, r8
 801282c:	4649      	mov	r1, r9
 801282e:	f7ed fefb 	bl	8000628 <__aeabi_dmul>
 8012832:	460b      	mov	r3, r1
 8012834:	4602      	mov	r2, r0
 8012836:	4629      	mov	r1, r5
 8012838:	4620      	mov	r0, r4
 801283a:	f7ed fd3d 	bl	80002b8 <__aeabi_dsub>
 801283e:	4b29      	ldr	r3, [pc, #164]	; (80128e4 <__kernel_cos+0x17c>)
 8012840:	429e      	cmp	r6, r3
 8012842:	4680      	mov	r8, r0
 8012844:	4689      	mov	r9, r1
 8012846:	dc11      	bgt.n	801286c <__kernel_cos+0x104>
 8012848:	4602      	mov	r2, r0
 801284a:	460b      	mov	r3, r1
 801284c:	4650      	mov	r0, sl
 801284e:	4659      	mov	r1, fp
 8012850:	f7ed fd32 	bl	80002b8 <__aeabi_dsub>
 8012854:	460b      	mov	r3, r1
 8012856:	4924      	ldr	r1, [pc, #144]	; (80128e8 <__kernel_cos+0x180>)
 8012858:	4602      	mov	r2, r0
 801285a:	2000      	movs	r0, #0
 801285c:	f7ed fd2c 	bl	80002b8 <__aeabi_dsub>
 8012860:	ecbd 8b02 	vpop	{d8}
 8012864:	ec41 0b10 	vmov	d0, r0, r1
 8012868:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801286c:	4b1f      	ldr	r3, [pc, #124]	; (80128ec <__kernel_cos+0x184>)
 801286e:	491e      	ldr	r1, [pc, #120]	; (80128e8 <__kernel_cos+0x180>)
 8012870:	429e      	cmp	r6, r3
 8012872:	bfcc      	ite	gt
 8012874:	4d1e      	ldrgt	r5, [pc, #120]	; (80128f0 <__kernel_cos+0x188>)
 8012876:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 801287a:	2400      	movs	r4, #0
 801287c:	4622      	mov	r2, r4
 801287e:	462b      	mov	r3, r5
 8012880:	2000      	movs	r0, #0
 8012882:	f7ed fd19 	bl	80002b8 <__aeabi_dsub>
 8012886:	4622      	mov	r2, r4
 8012888:	4606      	mov	r6, r0
 801288a:	460f      	mov	r7, r1
 801288c:	462b      	mov	r3, r5
 801288e:	4650      	mov	r0, sl
 8012890:	4659      	mov	r1, fp
 8012892:	f7ed fd11 	bl	80002b8 <__aeabi_dsub>
 8012896:	4642      	mov	r2, r8
 8012898:	464b      	mov	r3, r9
 801289a:	f7ed fd0d 	bl	80002b8 <__aeabi_dsub>
 801289e:	4602      	mov	r2, r0
 80128a0:	460b      	mov	r3, r1
 80128a2:	4630      	mov	r0, r6
 80128a4:	4639      	mov	r1, r7
 80128a6:	e7d9      	b.n	801285c <__kernel_cos+0xf4>
 80128a8:	2000      	movs	r0, #0
 80128aa:	490f      	ldr	r1, [pc, #60]	; (80128e8 <__kernel_cos+0x180>)
 80128ac:	e7d8      	b.n	8012860 <__kernel_cos+0xf8>
 80128ae:	bf00      	nop
 80128b0:	be8838d4 	.word	0xbe8838d4
 80128b4:	bda8fae9 	.word	0xbda8fae9
 80128b8:	bdb4b1c4 	.word	0xbdb4b1c4
 80128bc:	3e21ee9e 	.word	0x3e21ee9e
 80128c0:	809c52ad 	.word	0x809c52ad
 80128c4:	3e927e4f 	.word	0x3e927e4f
 80128c8:	19cb1590 	.word	0x19cb1590
 80128cc:	3efa01a0 	.word	0x3efa01a0
 80128d0:	16c15177 	.word	0x16c15177
 80128d4:	3f56c16c 	.word	0x3f56c16c
 80128d8:	5555554c 	.word	0x5555554c
 80128dc:	3fa55555 	.word	0x3fa55555
 80128e0:	3fe00000 	.word	0x3fe00000
 80128e4:	3fd33332 	.word	0x3fd33332
 80128e8:	3ff00000 	.word	0x3ff00000
 80128ec:	3fe90000 	.word	0x3fe90000
 80128f0:	3fd20000 	.word	0x3fd20000
 80128f4:	00000000 	.word	0x00000000

080128f8 <__kernel_rem_pio2>:
 80128f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128fc:	ed2d 8b02 	vpush	{d8}
 8012900:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8012904:	1ed4      	subs	r4, r2, #3
 8012906:	9308      	str	r3, [sp, #32]
 8012908:	9101      	str	r1, [sp, #4]
 801290a:	4bc5      	ldr	r3, [pc, #788]	; (8012c20 <__kernel_rem_pio2+0x328>)
 801290c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 801290e:	9009      	str	r0, [sp, #36]	; 0x24
 8012910:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012914:	9304      	str	r3, [sp, #16]
 8012916:	9b08      	ldr	r3, [sp, #32]
 8012918:	3b01      	subs	r3, #1
 801291a:	9307      	str	r3, [sp, #28]
 801291c:	2318      	movs	r3, #24
 801291e:	fb94 f4f3 	sdiv	r4, r4, r3
 8012922:	f06f 0317 	mvn.w	r3, #23
 8012926:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 801292a:	fb04 3303 	mla	r3, r4, r3, r3
 801292e:	eb03 0a02 	add.w	sl, r3, r2
 8012932:	9b04      	ldr	r3, [sp, #16]
 8012934:	9a07      	ldr	r2, [sp, #28]
 8012936:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8012c10 <__kernel_rem_pio2+0x318>
 801293a:	eb03 0802 	add.w	r8, r3, r2
 801293e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8012940:	1aa7      	subs	r7, r4, r2
 8012942:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8012946:	ae22      	add	r6, sp, #136	; 0x88
 8012948:	2500      	movs	r5, #0
 801294a:	4545      	cmp	r5, r8
 801294c:	dd13      	ble.n	8012976 <__kernel_rem_pio2+0x7e>
 801294e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8012c10 <__kernel_rem_pio2+0x318>
 8012952:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8012956:	2600      	movs	r6, #0
 8012958:	9b04      	ldr	r3, [sp, #16]
 801295a:	429e      	cmp	r6, r3
 801295c:	dc32      	bgt.n	80129c4 <__kernel_rem_pio2+0xcc>
 801295e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012960:	9302      	str	r3, [sp, #8]
 8012962:	9b08      	ldr	r3, [sp, #32]
 8012964:	199d      	adds	r5, r3, r6
 8012966:	ab22      	add	r3, sp, #136	; 0x88
 8012968:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801296c:	9306      	str	r3, [sp, #24]
 801296e:	ec59 8b18 	vmov	r8, r9, d8
 8012972:	2700      	movs	r7, #0
 8012974:	e01f      	b.n	80129b6 <__kernel_rem_pio2+0xbe>
 8012976:	42ef      	cmn	r7, r5
 8012978:	d407      	bmi.n	801298a <__kernel_rem_pio2+0x92>
 801297a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801297e:	f7ed fde9 	bl	8000554 <__aeabi_i2d>
 8012982:	e8e6 0102 	strd	r0, r1, [r6], #8
 8012986:	3501      	adds	r5, #1
 8012988:	e7df      	b.n	801294a <__kernel_rem_pio2+0x52>
 801298a:	ec51 0b18 	vmov	r0, r1, d8
 801298e:	e7f8      	b.n	8012982 <__kernel_rem_pio2+0x8a>
 8012990:	9906      	ldr	r1, [sp, #24]
 8012992:	9d02      	ldr	r5, [sp, #8]
 8012994:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8012998:	9106      	str	r1, [sp, #24]
 801299a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 801299e:	9502      	str	r5, [sp, #8]
 80129a0:	f7ed fe42 	bl	8000628 <__aeabi_dmul>
 80129a4:	4602      	mov	r2, r0
 80129a6:	460b      	mov	r3, r1
 80129a8:	4640      	mov	r0, r8
 80129aa:	4649      	mov	r1, r9
 80129ac:	f7ed fc86 	bl	80002bc <__adddf3>
 80129b0:	3701      	adds	r7, #1
 80129b2:	4680      	mov	r8, r0
 80129b4:	4689      	mov	r9, r1
 80129b6:	9b07      	ldr	r3, [sp, #28]
 80129b8:	429f      	cmp	r7, r3
 80129ba:	dde9      	ble.n	8012990 <__kernel_rem_pio2+0x98>
 80129bc:	e8eb 8902 	strd	r8, r9, [fp], #8
 80129c0:	3601      	adds	r6, #1
 80129c2:	e7c9      	b.n	8012958 <__kernel_rem_pio2+0x60>
 80129c4:	9b04      	ldr	r3, [sp, #16]
 80129c6:	aa0e      	add	r2, sp, #56	; 0x38
 80129c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80129cc:	930c      	str	r3, [sp, #48]	; 0x30
 80129ce:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80129d0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80129d4:	9c04      	ldr	r4, [sp, #16]
 80129d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80129d8:	ab9a      	add	r3, sp, #616	; 0x268
 80129da:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 80129de:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80129e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80129e6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80129ea:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80129ee:	ab9a      	add	r3, sp, #616	; 0x268
 80129f0:	445b      	add	r3, fp
 80129f2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 80129f6:	2500      	movs	r5, #0
 80129f8:	1b63      	subs	r3, r4, r5
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	dc78      	bgt.n	8012af0 <__kernel_rem_pio2+0x1f8>
 80129fe:	4650      	mov	r0, sl
 8012a00:	ec49 8b10 	vmov	d0, r8, r9
 8012a04:	f000 fc00 	bl	8013208 <scalbn>
 8012a08:	ec57 6b10 	vmov	r6, r7, d0
 8012a0c:	2200      	movs	r2, #0
 8012a0e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8012a12:	ee10 0a10 	vmov	r0, s0
 8012a16:	4639      	mov	r1, r7
 8012a18:	f7ed fe06 	bl	8000628 <__aeabi_dmul>
 8012a1c:	ec41 0b10 	vmov	d0, r0, r1
 8012a20:	f000 fb6e 	bl	8013100 <floor>
 8012a24:	2200      	movs	r2, #0
 8012a26:	ec51 0b10 	vmov	r0, r1, d0
 8012a2a:	4b7e      	ldr	r3, [pc, #504]	; (8012c24 <__kernel_rem_pio2+0x32c>)
 8012a2c:	f7ed fdfc 	bl	8000628 <__aeabi_dmul>
 8012a30:	4602      	mov	r2, r0
 8012a32:	460b      	mov	r3, r1
 8012a34:	4630      	mov	r0, r6
 8012a36:	4639      	mov	r1, r7
 8012a38:	f7ed fc3e 	bl	80002b8 <__aeabi_dsub>
 8012a3c:	460f      	mov	r7, r1
 8012a3e:	4606      	mov	r6, r0
 8012a40:	f7ee f8a2 	bl	8000b88 <__aeabi_d2iz>
 8012a44:	9006      	str	r0, [sp, #24]
 8012a46:	f7ed fd85 	bl	8000554 <__aeabi_i2d>
 8012a4a:	4602      	mov	r2, r0
 8012a4c:	460b      	mov	r3, r1
 8012a4e:	4630      	mov	r0, r6
 8012a50:	4639      	mov	r1, r7
 8012a52:	f7ed fc31 	bl	80002b8 <__aeabi_dsub>
 8012a56:	f1ba 0f00 	cmp.w	sl, #0
 8012a5a:	4606      	mov	r6, r0
 8012a5c:	460f      	mov	r7, r1
 8012a5e:	dd6c      	ble.n	8012b3a <__kernel_rem_pio2+0x242>
 8012a60:	1e62      	subs	r2, r4, #1
 8012a62:	ab0e      	add	r3, sp, #56	; 0x38
 8012a64:	f1ca 0118 	rsb	r1, sl, #24
 8012a68:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8012a6c:	9d06      	ldr	r5, [sp, #24]
 8012a6e:	fa40 f301 	asr.w	r3, r0, r1
 8012a72:	441d      	add	r5, r3
 8012a74:	408b      	lsls	r3, r1
 8012a76:	1ac0      	subs	r0, r0, r3
 8012a78:	ab0e      	add	r3, sp, #56	; 0x38
 8012a7a:	9506      	str	r5, [sp, #24]
 8012a7c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8012a80:	f1ca 0317 	rsb	r3, sl, #23
 8012a84:	fa40 f303 	asr.w	r3, r0, r3
 8012a88:	9302      	str	r3, [sp, #8]
 8012a8a:	9b02      	ldr	r3, [sp, #8]
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	dd62      	ble.n	8012b56 <__kernel_rem_pio2+0x25e>
 8012a90:	9b06      	ldr	r3, [sp, #24]
 8012a92:	2200      	movs	r2, #0
 8012a94:	3301      	adds	r3, #1
 8012a96:	9306      	str	r3, [sp, #24]
 8012a98:	4615      	mov	r5, r2
 8012a9a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8012a9e:	4294      	cmp	r4, r2
 8012aa0:	f300 8095 	bgt.w	8012bce <__kernel_rem_pio2+0x2d6>
 8012aa4:	f1ba 0f00 	cmp.w	sl, #0
 8012aa8:	dd07      	ble.n	8012aba <__kernel_rem_pio2+0x1c2>
 8012aaa:	f1ba 0f01 	cmp.w	sl, #1
 8012aae:	f000 80a2 	beq.w	8012bf6 <__kernel_rem_pio2+0x2fe>
 8012ab2:	f1ba 0f02 	cmp.w	sl, #2
 8012ab6:	f000 80c1 	beq.w	8012c3c <__kernel_rem_pio2+0x344>
 8012aba:	9b02      	ldr	r3, [sp, #8]
 8012abc:	2b02      	cmp	r3, #2
 8012abe:	d14a      	bne.n	8012b56 <__kernel_rem_pio2+0x25e>
 8012ac0:	4632      	mov	r2, r6
 8012ac2:	463b      	mov	r3, r7
 8012ac4:	2000      	movs	r0, #0
 8012ac6:	4958      	ldr	r1, [pc, #352]	; (8012c28 <__kernel_rem_pio2+0x330>)
 8012ac8:	f7ed fbf6 	bl	80002b8 <__aeabi_dsub>
 8012acc:	4606      	mov	r6, r0
 8012ace:	460f      	mov	r7, r1
 8012ad0:	2d00      	cmp	r5, #0
 8012ad2:	d040      	beq.n	8012b56 <__kernel_rem_pio2+0x25e>
 8012ad4:	4650      	mov	r0, sl
 8012ad6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8012c18 <__kernel_rem_pio2+0x320>
 8012ada:	f000 fb95 	bl	8013208 <scalbn>
 8012ade:	4630      	mov	r0, r6
 8012ae0:	4639      	mov	r1, r7
 8012ae2:	ec53 2b10 	vmov	r2, r3, d0
 8012ae6:	f7ed fbe7 	bl	80002b8 <__aeabi_dsub>
 8012aea:	4606      	mov	r6, r0
 8012aec:	460f      	mov	r7, r1
 8012aee:	e032      	b.n	8012b56 <__kernel_rem_pio2+0x25e>
 8012af0:	2200      	movs	r2, #0
 8012af2:	4b4e      	ldr	r3, [pc, #312]	; (8012c2c <__kernel_rem_pio2+0x334>)
 8012af4:	4640      	mov	r0, r8
 8012af6:	4649      	mov	r1, r9
 8012af8:	f7ed fd96 	bl	8000628 <__aeabi_dmul>
 8012afc:	f7ee f844 	bl	8000b88 <__aeabi_d2iz>
 8012b00:	f7ed fd28 	bl	8000554 <__aeabi_i2d>
 8012b04:	2200      	movs	r2, #0
 8012b06:	4b4a      	ldr	r3, [pc, #296]	; (8012c30 <__kernel_rem_pio2+0x338>)
 8012b08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012b0c:	f7ed fd8c 	bl	8000628 <__aeabi_dmul>
 8012b10:	4602      	mov	r2, r0
 8012b12:	460b      	mov	r3, r1
 8012b14:	4640      	mov	r0, r8
 8012b16:	4649      	mov	r1, r9
 8012b18:	f7ed fbce 	bl	80002b8 <__aeabi_dsub>
 8012b1c:	f7ee f834 	bl	8000b88 <__aeabi_d2iz>
 8012b20:	ab0e      	add	r3, sp, #56	; 0x38
 8012b22:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8012b26:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8012b2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012b2e:	f7ed fbc5 	bl	80002bc <__adddf3>
 8012b32:	3501      	adds	r5, #1
 8012b34:	4680      	mov	r8, r0
 8012b36:	4689      	mov	r9, r1
 8012b38:	e75e      	b.n	80129f8 <__kernel_rem_pio2+0x100>
 8012b3a:	d105      	bne.n	8012b48 <__kernel_rem_pio2+0x250>
 8012b3c:	1e63      	subs	r3, r4, #1
 8012b3e:	aa0e      	add	r2, sp, #56	; 0x38
 8012b40:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8012b44:	15c3      	asrs	r3, r0, #23
 8012b46:	e79f      	b.n	8012a88 <__kernel_rem_pio2+0x190>
 8012b48:	2200      	movs	r2, #0
 8012b4a:	4b3a      	ldr	r3, [pc, #232]	; (8012c34 <__kernel_rem_pio2+0x33c>)
 8012b4c:	f7ed fff2 	bl	8000b34 <__aeabi_dcmpge>
 8012b50:	2800      	cmp	r0, #0
 8012b52:	d139      	bne.n	8012bc8 <__kernel_rem_pio2+0x2d0>
 8012b54:	9002      	str	r0, [sp, #8]
 8012b56:	2200      	movs	r2, #0
 8012b58:	2300      	movs	r3, #0
 8012b5a:	4630      	mov	r0, r6
 8012b5c:	4639      	mov	r1, r7
 8012b5e:	f7ed ffcb 	bl	8000af8 <__aeabi_dcmpeq>
 8012b62:	2800      	cmp	r0, #0
 8012b64:	f000 80c7 	beq.w	8012cf6 <__kernel_rem_pio2+0x3fe>
 8012b68:	1e65      	subs	r5, r4, #1
 8012b6a:	462b      	mov	r3, r5
 8012b6c:	2200      	movs	r2, #0
 8012b6e:	9904      	ldr	r1, [sp, #16]
 8012b70:	428b      	cmp	r3, r1
 8012b72:	da6a      	bge.n	8012c4a <__kernel_rem_pio2+0x352>
 8012b74:	2a00      	cmp	r2, #0
 8012b76:	f000 8088 	beq.w	8012c8a <__kernel_rem_pio2+0x392>
 8012b7a:	ab0e      	add	r3, sp, #56	; 0x38
 8012b7c:	f1aa 0a18 	sub.w	sl, sl, #24
 8012b80:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	f000 80b4 	beq.w	8012cf2 <__kernel_rem_pio2+0x3fa>
 8012b8a:	4650      	mov	r0, sl
 8012b8c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8012c18 <__kernel_rem_pio2+0x320>
 8012b90:	f000 fb3a 	bl	8013208 <scalbn>
 8012b94:	00ec      	lsls	r4, r5, #3
 8012b96:	ab72      	add	r3, sp, #456	; 0x1c8
 8012b98:	191e      	adds	r6, r3, r4
 8012b9a:	ec59 8b10 	vmov	r8, r9, d0
 8012b9e:	f106 0a08 	add.w	sl, r6, #8
 8012ba2:	462f      	mov	r7, r5
 8012ba4:	2f00      	cmp	r7, #0
 8012ba6:	f280 80df 	bge.w	8012d68 <__kernel_rem_pio2+0x470>
 8012baa:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8012c10 <__kernel_rem_pio2+0x318>
 8012bae:	f04f 0a00 	mov.w	sl, #0
 8012bb2:	eba5 030a 	sub.w	r3, r5, sl
 8012bb6:	2b00      	cmp	r3, #0
 8012bb8:	f2c0 810a 	blt.w	8012dd0 <__kernel_rem_pio2+0x4d8>
 8012bbc:	f8df b078 	ldr.w	fp, [pc, #120]	; 8012c38 <__kernel_rem_pio2+0x340>
 8012bc0:	ec59 8b18 	vmov	r8, r9, d8
 8012bc4:	2700      	movs	r7, #0
 8012bc6:	e0f5      	b.n	8012db4 <__kernel_rem_pio2+0x4bc>
 8012bc8:	2302      	movs	r3, #2
 8012bca:	9302      	str	r3, [sp, #8]
 8012bcc:	e760      	b.n	8012a90 <__kernel_rem_pio2+0x198>
 8012bce:	ab0e      	add	r3, sp, #56	; 0x38
 8012bd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012bd4:	b94d      	cbnz	r5, 8012bea <__kernel_rem_pio2+0x2f2>
 8012bd6:	b12b      	cbz	r3, 8012be4 <__kernel_rem_pio2+0x2ec>
 8012bd8:	a80e      	add	r0, sp, #56	; 0x38
 8012bda:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8012bde:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012be2:	2301      	movs	r3, #1
 8012be4:	3201      	adds	r2, #1
 8012be6:	461d      	mov	r5, r3
 8012be8:	e759      	b.n	8012a9e <__kernel_rem_pio2+0x1a6>
 8012bea:	a80e      	add	r0, sp, #56	; 0x38
 8012bec:	1acb      	subs	r3, r1, r3
 8012bee:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8012bf2:	462b      	mov	r3, r5
 8012bf4:	e7f6      	b.n	8012be4 <__kernel_rem_pio2+0x2ec>
 8012bf6:	1e62      	subs	r2, r4, #1
 8012bf8:	ab0e      	add	r3, sp, #56	; 0x38
 8012bfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012bfe:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8012c02:	a90e      	add	r1, sp, #56	; 0x38
 8012c04:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8012c08:	e757      	b.n	8012aba <__kernel_rem_pio2+0x1c2>
 8012c0a:	bf00      	nop
 8012c0c:	f3af 8000 	nop.w
	...
 8012c1c:	3ff00000 	.word	0x3ff00000
 8012c20:	08018990 	.word	0x08018990
 8012c24:	40200000 	.word	0x40200000
 8012c28:	3ff00000 	.word	0x3ff00000
 8012c2c:	3e700000 	.word	0x3e700000
 8012c30:	41700000 	.word	0x41700000
 8012c34:	3fe00000 	.word	0x3fe00000
 8012c38:	08018950 	.word	0x08018950
 8012c3c:	1e62      	subs	r2, r4, #1
 8012c3e:	ab0e      	add	r3, sp, #56	; 0x38
 8012c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c44:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012c48:	e7db      	b.n	8012c02 <__kernel_rem_pio2+0x30a>
 8012c4a:	a90e      	add	r1, sp, #56	; 0x38
 8012c4c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8012c50:	3b01      	subs	r3, #1
 8012c52:	430a      	orrs	r2, r1
 8012c54:	e78b      	b.n	8012b6e <__kernel_rem_pio2+0x276>
 8012c56:	3301      	adds	r3, #1
 8012c58:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8012c5c:	2900      	cmp	r1, #0
 8012c5e:	d0fa      	beq.n	8012c56 <__kernel_rem_pio2+0x35e>
 8012c60:	9a08      	ldr	r2, [sp, #32]
 8012c62:	4422      	add	r2, r4
 8012c64:	00d2      	lsls	r2, r2, #3
 8012c66:	a922      	add	r1, sp, #136	; 0x88
 8012c68:	18e3      	adds	r3, r4, r3
 8012c6a:	9206      	str	r2, [sp, #24]
 8012c6c:	440a      	add	r2, r1
 8012c6e:	9302      	str	r3, [sp, #8]
 8012c70:	f10b 0108 	add.w	r1, fp, #8
 8012c74:	f102 0308 	add.w	r3, r2, #8
 8012c78:	1c66      	adds	r6, r4, #1
 8012c7a:	910a      	str	r1, [sp, #40]	; 0x28
 8012c7c:	2500      	movs	r5, #0
 8012c7e:	930d      	str	r3, [sp, #52]	; 0x34
 8012c80:	9b02      	ldr	r3, [sp, #8]
 8012c82:	42b3      	cmp	r3, r6
 8012c84:	da04      	bge.n	8012c90 <__kernel_rem_pio2+0x398>
 8012c86:	461c      	mov	r4, r3
 8012c88:	e6a6      	b.n	80129d8 <__kernel_rem_pio2+0xe0>
 8012c8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012c8c:	2301      	movs	r3, #1
 8012c8e:	e7e3      	b.n	8012c58 <__kernel_rem_pio2+0x360>
 8012c90:	9b06      	ldr	r3, [sp, #24]
 8012c92:	18ef      	adds	r7, r5, r3
 8012c94:	ab22      	add	r3, sp, #136	; 0x88
 8012c96:	441f      	add	r7, r3
 8012c98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012c9a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8012c9e:	f7ed fc59 	bl	8000554 <__aeabi_i2d>
 8012ca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ca4:	461c      	mov	r4, r3
 8012ca6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012ca8:	e9c7 0100 	strd	r0, r1, [r7]
 8012cac:	eb03 0b05 	add.w	fp, r3, r5
 8012cb0:	2700      	movs	r7, #0
 8012cb2:	f04f 0800 	mov.w	r8, #0
 8012cb6:	f04f 0900 	mov.w	r9, #0
 8012cba:	9b07      	ldr	r3, [sp, #28]
 8012cbc:	429f      	cmp	r7, r3
 8012cbe:	dd08      	ble.n	8012cd2 <__kernel_rem_pio2+0x3da>
 8012cc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012cc2:	aa72      	add	r2, sp, #456	; 0x1c8
 8012cc4:	18eb      	adds	r3, r5, r3
 8012cc6:	4413      	add	r3, r2
 8012cc8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8012ccc:	3601      	adds	r6, #1
 8012cce:	3508      	adds	r5, #8
 8012cd0:	e7d6      	b.n	8012c80 <__kernel_rem_pio2+0x388>
 8012cd2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8012cd6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8012cda:	f7ed fca5 	bl	8000628 <__aeabi_dmul>
 8012cde:	4602      	mov	r2, r0
 8012ce0:	460b      	mov	r3, r1
 8012ce2:	4640      	mov	r0, r8
 8012ce4:	4649      	mov	r1, r9
 8012ce6:	f7ed fae9 	bl	80002bc <__adddf3>
 8012cea:	3701      	adds	r7, #1
 8012cec:	4680      	mov	r8, r0
 8012cee:	4689      	mov	r9, r1
 8012cf0:	e7e3      	b.n	8012cba <__kernel_rem_pio2+0x3c2>
 8012cf2:	3d01      	subs	r5, #1
 8012cf4:	e741      	b.n	8012b7a <__kernel_rem_pio2+0x282>
 8012cf6:	f1ca 0000 	rsb	r0, sl, #0
 8012cfa:	ec47 6b10 	vmov	d0, r6, r7
 8012cfe:	f000 fa83 	bl	8013208 <scalbn>
 8012d02:	ec57 6b10 	vmov	r6, r7, d0
 8012d06:	2200      	movs	r2, #0
 8012d08:	4b99      	ldr	r3, [pc, #612]	; (8012f70 <__kernel_rem_pio2+0x678>)
 8012d0a:	ee10 0a10 	vmov	r0, s0
 8012d0e:	4639      	mov	r1, r7
 8012d10:	f7ed ff10 	bl	8000b34 <__aeabi_dcmpge>
 8012d14:	b1f8      	cbz	r0, 8012d56 <__kernel_rem_pio2+0x45e>
 8012d16:	2200      	movs	r2, #0
 8012d18:	4b96      	ldr	r3, [pc, #600]	; (8012f74 <__kernel_rem_pio2+0x67c>)
 8012d1a:	4630      	mov	r0, r6
 8012d1c:	4639      	mov	r1, r7
 8012d1e:	f7ed fc83 	bl	8000628 <__aeabi_dmul>
 8012d22:	f7ed ff31 	bl	8000b88 <__aeabi_d2iz>
 8012d26:	4680      	mov	r8, r0
 8012d28:	f7ed fc14 	bl	8000554 <__aeabi_i2d>
 8012d2c:	2200      	movs	r2, #0
 8012d2e:	4b90      	ldr	r3, [pc, #576]	; (8012f70 <__kernel_rem_pio2+0x678>)
 8012d30:	f7ed fc7a 	bl	8000628 <__aeabi_dmul>
 8012d34:	460b      	mov	r3, r1
 8012d36:	4602      	mov	r2, r0
 8012d38:	4639      	mov	r1, r7
 8012d3a:	4630      	mov	r0, r6
 8012d3c:	f7ed fabc 	bl	80002b8 <__aeabi_dsub>
 8012d40:	f7ed ff22 	bl	8000b88 <__aeabi_d2iz>
 8012d44:	1c65      	adds	r5, r4, #1
 8012d46:	ab0e      	add	r3, sp, #56	; 0x38
 8012d48:	f10a 0a18 	add.w	sl, sl, #24
 8012d4c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012d50:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8012d54:	e719      	b.n	8012b8a <__kernel_rem_pio2+0x292>
 8012d56:	4630      	mov	r0, r6
 8012d58:	4639      	mov	r1, r7
 8012d5a:	f7ed ff15 	bl	8000b88 <__aeabi_d2iz>
 8012d5e:	ab0e      	add	r3, sp, #56	; 0x38
 8012d60:	4625      	mov	r5, r4
 8012d62:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8012d66:	e710      	b.n	8012b8a <__kernel_rem_pio2+0x292>
 8012d68:	ab0e      	add	r3, sp, #56	; 0x38
 8012d6a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8012d6e:	f7ed fbf1 	bl	8000554 <__aeabi_i2d>
 8012d72:	4642      	mov	r2, r8
 8012d74:	464b      	mov	r3, r9
 8012d76:	f7ed fc57 	bl	8000628 <__aeabi_dmul>
 8012d7a:	2200      	movs	r2, #0
 8012d7c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8012d80:	4b7c      	ldr	r3, [pc, #496]	; (8012f74 <__kernel_rem_pio2+0x67c>)
 8012d82:	4640      	mov	r0, r8
 8012d84:	4649      	mov	r1, r9
 8012d86:	f7ed fc4f 	bl	8000628 <__aeabi_dmul>
 8012d8a:	3f01      	subs	r7, #1
 8012d8c:	4680      	mov	r8, r0
 8012d8e:	4689      	mov	r9, r1
 8012d90:	e708      	b.n	8012ba4 <__kernel_rem_pio2+0x2ac>
 8012d92:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8012d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d9a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8012d9e:	f7ed fc43 	bl	8000628 <__aeabi_dmul>
 8012da2:	4602      	mov	r2, r0
 8012da4:	460b      	mov	r3, r1
 8012da6:	4640      	mov	r0, r8
 8012da8:	4649      	mov	r1, r9
 8012daa:	f7ed fa87 	bl	80002bc <__adddf3>
 8012dae:	3701      	adds	r7, #1
 8012db0:	4680      	mov	r8, r0
 8012db2:	4689      	mov	r9, r1
 8012db4:	9b04      	ldr	r3, [sp, #16]
 8012db6:	429f      	cmp	r7, r3
 8012db8:	dc01      	bgt.n	8012dbe <__kernel_rem_pio2+0x4c6>
 8012dba:	45ba      	cmp	sl, r7
 8012dbc:	dae9      	bge.n	8012d92 <__kernel_rem_pio2+0x49a>
 8012dbe:	ab4a      	add	r3, sp, #296	; 0x128
 8012dc0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012dc4:	e9c3 8900 	strd	r8, r9, [r3]
 8012dc8:	f10a 0a01 	add.w	sl, sl, #1
 8012dcc:	3e08      	subs	r6, #8
 8012dce:	e6f0      	b.n	8012bb2 <__kernel_rem_pio2+0x2ba>
 8012dd0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8012dd2:	2b03      	cmp	r3, #3
 8012dd4:	d85b      	bhi.n	8012e8e <__kernel_rem_pio2+0x596>
 8012dd6:	e8df f003 	tbb	[pc, r3]
 8012dda:	264a      	.short	0x264a
 8012ddc:	0226      	.short	0x0226
 8012dde:	ab9a      	add	r3, sp, #616	; 0x268
 8012de0:	441c      	add	r4, r3
 8012de2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012de6:	46a2      	mov	sl, r4
 8012de8:	46ab      	mov	fp, r5
 8012dea:	f1bb 0f00 	cmp.w	fp, #0
 8012dee:	dc6c      	bgt.n	8012eca <__kernel_rem_pio2+0x5d2>
 8012df0:	46a2      	mov	sl, r4
 8012df2:	46ab      	mov	fp, r5
 8012df4:	f1bb 0f01 	cmp.w	fp, #1
 8012df8:	f300 8086 	bgt.w	8012f08 <__kernel_rem_pio2+0x610>
 8012dfc:	2000      	movs	r0, #0
 8012dfe:	2100      	movs	r1, #0
 8012e00:	2d01      	cmp	r5, #1
 8012e02:	f300 80a0 	bgt.w	8012f46 <__kernel_rem_pio2+0x64e>
 8012e06:	9b02      	ldr	r3, [sp, #8]
 8012e08:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8012e0c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	f040 809e 	bne.w	8012f52 <__kernel_rem_pio2+0x65a>
 8012e16:	9b01      	ldr	r3, [sp, #4]
 8012e18:	e9c3 7800 	strd	r7, r8, [r3]
 8012e1c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8012e20:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8012e24:	e033      	b.n	8012e8e <__kernel_rem_pio2+0x596>
 8012e26:	3408      	adds	r4, #8
 8012e28:	ab4a      	add	r3, sp, #296	; 0x128
 8012e2a:	441c      	add	r4, r3
 8012e2c:	462e      	mov	r6, r5
 8012e2e:	2000      	movs	r0, #0
 8012e30:	2100      	movs	r1, #0
 8012e32:	2e00      	cmp	r6, #0
 8012e34:	da3a      	bge.n	8012eac <__kernel_rem_pio2+0x5b4>
 8012e36:	9b02      	ldr	r3, [sp, #8]
 8012e38:	2b00      	cmp	r3, #0
 8012e3a:	d03d      	beq.n	8012eb8 <__kernel_rem_pio2+0x5c0>
 8012e3c:	4602      	mov	r2, r0
 8012e3e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012e42:	9c01      	ldr	r4, [sp, #4]
 8012e44:	e9c4 2300 	strd	r2, r3, [r4]
 8012e48:	4602      	mov	r2, r0
 8012e4a:	460b      	mov	r3, r1
 8012e4c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8012e50:	f7ed fa32 	bl	80002b8 <__aeabi_dsub>
 8012e54:	ae4c      	add	r6, sp, #304	; 0x130
 8012e56:	2401      	movs	r4, #1
 8012e58:	42a5      	cmp	r5, r4
 8012e5a:	da30      	bge.n	8012ebe <__kernel_rem_pio2+0x5c6>
 8012e5c:	9b02      	ldr	r3, [sp, #8]
 8012e5e:	b113      	cbz	r3, 8012e66 <__kernel_rem_pio2+0x56e>
 8012e60:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012e64:	4619      	mov	r1, r3
 8012e66:	9b01      	ldr	r3, [sp, #4]
 8012e68:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8012e6c:	e00f      	b.n	8012e8e <__kernel_rem_pio2+0x596>
 8012e6e:	ab9a      	add	r3, sp, #616	; 0x268
 8012e70:	441c      	add	r4, r3
 8012e72:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012e76:	2000      	movs	r0, #0
 8012e78:	2100      	movs	r1, #0
 8012e7a:	2d00      	cmp	r5, #0
 8012e7c:	da10      	bge.n	8012ea0 <__kernel_rem_pio2+0x5a8>
 8012e7e:	9b02      	ldr	r3, [sp, #8]
 8012e80:	b113      	cbz	r3, 8012e88 <__kernel_rem_pio2+0x590>
 8012e82:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012e86:	4619      	mov	r1, r3
 8012e88:	9b01      	ldr	r3, [sp, #4]
 8012e8a:	e9c3 0100 	strd	r0, r1, [r3]
 8012e8e:	9b06      	ldr	r3, [sp, #24]
 8012e90:	f003 0007 	and.w	r0, r3, #7
 8012e94:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012e98:	ecbd 8b02 	vpop	{d8}
 8012e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ea0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012ea4:	f7ed fa0a 	bl	80002bc <__adddf3>
 8012ea8:	3d01      	subs	r5, #1
 8012eaa:	e7e6      	b.n	8012e7a <__kernel_rem_pio2+0x582>
 8012eac:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012eb0:	f7ed fa04 	bl	80002bc <__adddf3>
 8012eb4:	3e01      	subs	r6, #1
 8012eb6:	e7bc      	b.n	8012e32 <__kernel_rem_pio2+0x53a>
 8012eb8:	4602      	mov	r2, r0
 8012eba:	460b      	mov	r3, r1
 8012ebc:	e7c1      	b.n	8012e42 <__kernel_rem_pio2+0x54a>
 8012ebe:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8012ec2:	f7ed f9fb 	bl	80002bc <__adddf3>
 8012ec6:	3401      	adds	r4, #1
 8012ec8:	e7c6      	b.n	8012e58 <__kernel_rem_pio2+0x560>
 8012eca:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8012ece:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012ed2:	4640      	mov	r0, r8
 8012ed4:	ec53 2b17 	vmov	r2, r3, d7
 8012ed8:	4649      	mov	r1, r9
 8012eda:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012ede:	f7ed f9ed 	bl	80002bc <__adddf3>
 8012ee2:	4602      	mov	r2, r0
 8012ee4:	460b      	mov	r3, r1
 8012ee6:	4606      	mov	r6, r0
 8012ee8:	460f      	mov	r7, r1
 8012eea:	4640      	mov	r0, r8
 8012eec:	4649      	mov	r1, r9
 8012eee:	f7ed f9e3 	bl	80002b8 <__aeabi_dsub>
 8012ef2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012ef6:	f7ed f9e1 	bl	80002bc <__adddf3>
 8012efa:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012efe:	e9ca 0100 	strd	r0, r1, [sl]
 8012f02:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8012f06:	e770      	b.n	8012dea <__kernel_rem_pio2+0x4f2>
 8012f08:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8012f0c:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012f10:	4630      	mov	r0, r6
 8012f12:	ec53 2b17 	vmov	r2, r3, d7
 8012f16:	4639      	mov	r1, r7
 8012f18:	ed8d 7b04 	vstr	d7, [sp, #16]
 8012f1c:	f7ed f9ce 	bl	80002bc <__adddf3>
 8012f20:	4602      	mov	r2, r0
 8012f22:	460b      	mov	r3, r1
 8012f24:	4680      	mov	r8, r0
 8012f26:	4689      	mov	r9, r1
 8012f28:	4630      	mov	r0, r6
 8012f2a:	4639      	mov	r1, r7
 8012f2c:	f7ed f9c4 	bl	80002b8 <__aeabi_dsub>
 8012f30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012f34:	f7ed f9c2 	bl	80002bc <__adddf3>
 8012f38:	f10b 3bff 	add.w	fp, fp, #4294967295
 8012f3c:	e9ca 0100 	strd	r0, r1, [sl]
 8012f40:	e94a 8902 	strd	r8, r9, [sl, #-8]
 8012f44:	e756      	b.n	8012df4 <__kernel_rem_pio2+0x4fc>
 8012f46:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012f4a:	f7ed f9b7 	bl	80002bc <__adddf3>
 8012f4e:	3d01      	subs	r5, #1
 8012f50:	e756      	b.n	8012e00 <__kernel_rem_pio2+0x508>
 8012f52:	9b01      	ldr	r3, [sp, #4]
 8012f54:	9a01      	ldr	r2, [sp, #4]
 8012f56:	601f      	str	r7, [r3, #0]
 8012f58:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8012f5c:	605c      	str	r4, [r3, #4]
 8012f5e:	609d      	str	r5, [r3, #8]
 8012f60:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8012f64:	60d3      	str	r3, [r2, #12]
 8012f66:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012f6a:	6110      	str	r0, [r2, #16]
 8012f6c:	6153      	str	r3, [r2, #20]
 8012f6e:	e78e      	b.n	8012e8e <__kernel_rem_pio2+0x596>
 8012f70:	41700000 	.word	0x41700000
 8012f74:	3e700000 	.word	0x3e700000

08012f78 <__kernel_sin>:
 8012f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f7c:	ec55 4b10 	vmov	r4, r5, d0
 8012f80:	b085      	sub	sp, #20
 8012f82:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012f86:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8012f8a:	ed8d 1b00 	vstr	d1, [sp]
 8012f8e:	9002      	str	r0, [sp, #8]
 8012f90:	da06      	bge.n	8012fa0 <__kernel_sin+0x28>
 8012f92:	ee10 0a10 	vmov	r0, s0
 8012f96:	4629      	mov	r1, r5
 8012f98:	f7ed fdf6 	bl	8000b88 <__aeabi_d2iz>
 8012f9c:	2800      	cmp	r0, #0
 8012f9e:	d051      	beq.n	8013044 <__kernel_sin+0xcc>
 8012fa0:	4622      	mov	r2, r4
 8012fa2:	462b      	mov	r3, r5
 8012fa4:	4620      	mov	r0, r4
 8012fa6:	4629      	mov	r1, r5
 8012fa8:	f7ed fb3e 	bl	8000628 <__aeabi_dmul>
 8012fac:	4682      	mov	sl, r0
 8012fae:	468b      	mov	fp, r1
 8012fb0:	4602      	mov	r2, r0
 8012fb2:	460b      	mov	r3, r1
 8012fb4:	4620      	mov	r0, r4
 8012fb6:	4629      	mov	r1, r5
 8012fb8:	f7ed fb36 	bl	8000628 <__aeabi_dmul>
 8012fbc:	a341      	add	r3, pc, #260	; (adr r3, 80130c4 <__kernel_sin+0x14c>)
 8012fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fc2:	4680      	mov	r8, r0
 8012fc4:	4689      	mov	r9, r1
 8012fc6:	4650      	mov	r0, sl
 8012fc8:	4659      	mov	r1, fp
 8012fca:	f7ed fb2d 	bl	8000628 <__aeabi_dmul>
 8012fce:	a33f      	add	r3, pc, #252	; (adr r3, 80130cc <__kernel_sin+0x154>)
 8012fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fd4:	f7ed f970 	bl	80002b8 <__aeabi_dsub>
 8012fd8:	4652      	mov	r2, sl
 8012fda:	465b      	mov	r3, fp
 8012fdc:	f7ed fb24 	bl	8000628 <__aeabi_dmul>
 8012fe0:	a33c      	add	r3, pc, #240	; (adr r3, 80130d4 <__kernel_sin+0x15c>)
 8012fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fe6:	f7ed f969 	bl	80002bc <__adddf3>
 8012fea:	4652      	mov	r2, sl
 8012fec:	465b      	mov	r3, fp
 8012fee:	f7ed fb1b 	bl	8000628 <__aeabi_dmul>
 8012ff2:	a33a      	add	r3, pc, #232	; (adr r3, 80130dc <__kernel_sin+0x164>)
 8012ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ff8:	f7ed f95e 	bl	80002b8 <__aeabi_dsub>
 8012ffc:	4652      	mov	r2, sl
 8012ffe:	465b      	mov	r3, fp
 8013000:	f7ed fb12 	bl	8000628 <__aeabi_dmul>
 8013004:	a337      	add	r3, pc, #220	; (adr r3, 80130e4 <__kernel_sin+0x16c>)
 8013006:	e9d3 2300 	ldrd	r2, r3, [r3]
 801300a:	f7ed f957 	bl	80002bc <__adddf3>
 801300e:	9b02      	ldr	r3, [sp, #8]
 8013010:	4606      	mov	r6, r0
 8013012:	460f      	mov	r7, r1
 8013014:	b9db      	cbnz	r3, 801304e <__kernel_sin+0xd6>
 8013016:	4602      	mov	r2, r0
 8013018:	460b      	mov	r3, r1
 801301a:	4650      	mov	r0, sl
 801301c:	4659      	mov	r1, fp
 801301e:	f7ed fb03 	bl	8000628 <__aeabi_dmul>
 8013022:	a325      	add	r3, pc, #148	; (adr r3, 80130b8 <__kernel_sin+0x140>)
 8013024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013028:	f7ed f946 	bl	80002b8 <__aeabi_dsub>
 801302c:	4642      	mov	r2, r8
 801302e:	464b      	mov	r3, r9
 8013030:	f7ed fafa 	bl	8000628 <__aeabi_dmul>
 8013034:	4602      	mov	r2, r0
 8013036:	460b      	mov	r3, r1
 8013038:	4620      	mov	r0, r4
 801303a:	4629      	mov	r1, r5
 801303c:	f7ed f93e 	bl	80002bc <__adddf3>
 8013040:	4604      	mov	r4, r0
 8013042:	460d      	mov	r5, r1
 8013044:	ec45 4b10 	vmov	d0, r4, r5
 8013048:	b005      	add	sp, #20
 801304a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801304e:	2200      	movs	r2, #0
 8013050:	4b1b      	ldr	r3, [pc, #108]	; (80130c0 <__kernel_sin+0x148>)
 8013052:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013056:	f7ed fae7 	bl	8000628 <__aeabi_dmul>
 801305a:	4632      	mov	r2, r6
 801305c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013060:	463b      	mov	r3, r7
 8013062:	4640      	mov	r0, r8
 8013064:	4649      	mov	r1, r9
 8013066:	f7ed fadf 	bl	8000628 <__aeabi_dmul>
 801306a:	4602      	mov	r2, r0
 801306c:	460b      	mov	r3, r1
 801306e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013072:	f7ed f921 	bl	80002b8 <__aeabi_dsub>
 8013076:	4652      	mov	r2, sl
 8013078:	465b      	mov	r3, fp
 801307a:	f7ed fad5 	bl	8000628 <__aeabi_dmul>
 801307e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013082:	f7ed f919 	bl	80002b8 <__aeabi_dsub>
 8013086:	a30c      	add	r3, pc, #48	; (adr r3, 80130b8 <__kernel_sin+0x140>)
 8013088:	e9d3 2300 	ldrd	r2, r3, [r3]
 801308c:	4606      	mov	r6, r0
 801308e:	460f      	mov	r7, r1
 8013090:	4640      	mov	r0, r8
 8013092:	4649      	mov	r1, r9
 8013094:	f7ed fac8 	bl	8000628 <__aeabi_dmul>
 8013098:	4602      	mov	r2, r0
 801309a:	460b      	mov	r3, r1
 801309c:	4630      	mov	r0, r6
 801309e:	4639      	mov	r1, r7
 80130a0:	f7ed f90c 	bl	80002bc <__adddf3>
 80130a4:	4602      	mov	r2, r0
 80130a6:	460b      	mov	r3, r1
 80130a8:	4620      	mov	r0, r4
 80130aa:	4629      	mov	r1, r5
 80130ac:	f7ed f904 	bl	80002b8 <__aeabi_dsub>
 80130b0:	e7c6      	b.n	8013040 <__kernel_sin+0xc8>
 80130b2:	bf00      	nop
 80130b4:	f3af 8000 	nop.w
 80130b8:	55555549 	.word	0x55555549
 80130bc:	3fc55555 	.word	0x3fc55555
 80130c0:	3fe00000 	.word	0x3fe00000
 80130c4:	5acfd57c 	.word	0x5acfd57c
 80130c8:	3de5d93a 	.word	0x3de5d93a
 80130cc:	8a2b9ceb 	.word	0x8a2b9ceb
 80130d0:	3e5ae5e6 	.word	0x3e5ae5e6
 80130d4:	57b1fe7d 	.word	0x57b1fe7d
 80130d8:	3ec71de3 	.word	0x3ec71de3
 80130dc:	19c161d5 	.word	0x19c161d5
 80130e0:	3f2a01a0 	.word	0x3f2a01a0
 80130e4:	1110f8a6 	.word	0x1110f8a6
 80130e8:	3f811111 	.word	0x3f811111

080130ec <fabs>:
 80130ec:	ec51 0b10 	vmov	r0, r1, d0
 80130f0:	ee10 2a10 	vmov	r2, s0
 80130f4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80130f8:	ec43 2b10 	vmov	d0, r2, r3
 80130fc:	4770      	bx	lr
	...

08013100 <floor>:
 8013100:	ec51 0b10 	vmov	r0, r1, d0
 8013104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013108:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801310c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8013110:	2e13      	cmp	r6, #19
 8013112:	460c      	mov	r4, r1
 8013114:	ee10 5a10 	vmov	r5, s0
 8013118:	4680      	mov	r8, r0
 801311a:	dc34      	bgt.n	8013186 <floor+0x86>
 801311c:	2e00      	cmp	r6, #0
 801311e:	da16      	bge.n	801314e <floor+0x4e>
 8013120:	a335      	add	r3, pc, #212	; (adr r3, 80131f8 <floor+0xf8>)
 8013122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013126:	f7ed f8c9 	bl	80002bc <__adddf3>
 801312a:	2200      	movs	r2, #0
 801312c:	2300      	movs	r3, #0
 801312e:	f7ed fd0b 	bl	8000b48 <__aeabi_dcmpgt>
 8013132:	b148      	cbz	r0, 8013148 <floor+0x48>
 8013134:	2c00      	cmp	r4, #0
 8013136:	da59      	bge.n	80131ec <floor+0xec>
 8013138:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801313c:	4a30      	ldr	r2, [pc, #192]	; (8013200 <floor+0x100>)
 801313e:	432b      	orrs	r3, r5
 8013140:	2500      	movs	r5, #0
 8013142:	42ab      	cmp	r3, r5
 8013144:	bf18      	it	ne
 8013146:	4614      	movne	r4, r2
 8013148:	4621      	mov	r1, r4
 801314a:	4628      	mov	r0, r5
 801314c:	e025      	b.n	801319a <floor+0x9a>
 801314e:	4f2d      	ldr	r7, [pc, #180]	; (8013204 <floor+0x104>)
 8013150:	4137      	asrs	r7, r6
 8013152:	ea01 0307 	and.w	r3, r1, r7
 8013156:	4303      	orrs	r3, r0
 8013158:	d01f      	beq.n	801319a <floor+0x9a>
 801315a:	a327      	add	r3, pc, #156	; (adr r3, 80131f8 <floor+0xf8>)
 801315c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013160:	f7ed f8ac 	bl	80002bc <__adddf3>
 8013164:	2200      	movs	r2, #0
 8013166:	2300      	movs	r3, #0
 8013168:	f7ed fcee 	bl	8000b48 <__aeabi_dcmpgt>
 801316c:	2800      	cmp	r0, #0
 801316e:	d0eb      	beq.n	8013148 <floor+0x48>
 8013170:	2c00      	cmp	r4, #0
 8013172:	bfbe      	ittt	lt
 8013174:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8013178:	fa43 f606 	asrlt.w	r6, r3, r6
 801317c:	19a4      	addlt	r4, r4, r6
 801317e:	ea24 0407 	bic.w	r4, r4, r7
 8013182:	2500      	movs	r5, #0
 8013184:	e7e0      	b.n	8013148 <floor+0x48>
 8013186:	2e33      	cmp	r6, #51	; 0x33
 8013188:	dd0b      	ble.n	80131a2 <floor+0xa2>
 801318a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801318e:	d104      	bne.n	801319a <floor+0x9a>
 8013190:	ee10 2a10 	vmov	r2, s0
 8013194:	460b      	mov	r3, r1
 8013196:	f7ed f891 	bl	80002bc <__adddf3>
 801319a:	ec41 0b10 	vmov	d0, r0, r1
 801319e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80131a2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80131a6:	f04f 33ff 	mov.w	r3, #4294967295
 80131aa:	fa23 f707 	lsr.w	r7, r3, r7
 80131ae:	4207      	tst	r7, r0
 80131b0:	d0f3      	beq.n	801319a <floor+0x9a>
 80131b2:	a311      	add	r3, pc, #68	; (adr r3, 80131f8 <floor+0xf8>)
 80131b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131b8:	f7ed f880 	bl	80002bc <__adddf3>
 80131bc:	2200      	movs	r2, #0
 80131be:	2300      	movs	r3, #0
 80131c0:	f7ed fcc2 	bl	8000b48 <__aeabi_dcmpgt>
 80131c4:	2800      	cmp	r0, #0
 80131c6:	d0bf      	beq.n	8013148 <floor+0x48>
 80131c8:	2c00      	cmp	r4, #0
 80131ca:	da02      	bge.n	80131d2 <floor+0xd2>
 80131cc:	2e14      	cmp	r6, #20
 80131ce:	d103      	bne.n	80131d8 <floor+0xd8>
 80131d0:	3401      	adds	r4, #1
 80131d2:	ea25 0507 	bic.w	r5, r5, r7
 80131d6:	e7b7      	b.n	8013148 <floor+0x48>
 80131d8:	2301      	movs	r3, #1
 80131da:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80131de:	fa03 f606 	lsl.w	r6, r3, r6
 80131e2:	4435      	add	r5, r6
 80131e4:	4545      	cmp	r5, r8
 80131e6:	bf38      	it	cc
 80131e8:	18e4      	addcc	r4, r4, r3
 80131ea:	e7f2      	b.n	80131d2 <floor+0xd2>
 80131ec:	2500      	movs	r5, #0
 80131ee:	462c      	mov	r4, r5
 80131f0:	e7aa      	b.n	8013148 <floor+0x48>
 80131f2:	bf00      	nop
 80131f4:	f3af 8000 	nop.w
 80131f8:	8800759c 	.word	0x8800759c
 80131fc:	7e37e43c 	.word	0x7e37e43c
 8013200:	bff00000 	.word	0xbff00000
 8013204:	000fffff 	.word	0x000fffff

08013208 <scalbn>:
 8013208:	b570      	push	{r4, r5, r6, lr}
 801320a:	ec55 4b10 	vmov	r4, r5, d0
 801320e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8013212:	4606      	mov	r6, r0
 8013214:	462b      	mov	r3, r5
 8013216:	b9aa      	cbnz	r2, 8013244 <scalbn+0x3c>
 8013218:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801321c:	4323      	orrs	r3, r4
 801321e:	d03b      	beq.n	8013298 <scalbn+0x90>
 8013220:	4b31      	ldr	r3, [pc, #196]	; (80132e8 <scalbn+0xe0>)
 8013222:	4629      	mov	r1, r5
 8013224:	2200      	movs	r2, #0
 8013226:	ee10 0a10 	vmov	r0, s0
 801322a:	f7ed f9fd 	bl	8000628 <__aeabi_dmul>
 801322e:	4b2f      	ldr	r3, [pc, #188]	; (80132ec <scalbn+0xe4>)
 8013230:	429e      	cmp	r6, r3
 8013232:	4604      	mov	r4, r0
 8013234:	460d      	mov	r5, r1
 8013236:	da12      	bge.n	801325e <scalbn+0x56>
 8013238:	a327      	add	r3, pc, #156	; (adr r3, 80132d8 <scalbn+0xd0>)
 801323a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801323e:	f7ed f9f3 	bl	8000628 <__aeabi_dmul>
 8013242:	e009      	b.n	8013258 <scalbn+0x50>
 8013244:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8013248:	428a      	cmp	r2, r1
 801324a:	d10c      	bne.n	8013266 <scalbn+0x5e>
 801324c:	ee10 2a10 	vmov	r2, s0
 8013250:	4620      	mov	r0, r4
 8013252:	4629      	mov	r1, r5
 8013254:	f7ed f832 	bl	80002bc <__adddf3>
 8013258:	4604      	mov	r4, r0
 801325a:	460d      	mov	r5, r1
 801325c:	e01c      	b.n	8013298 <scalbn+0x90>
 801325e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013262:	460b      	mov	r3, r1
 8013264:	3a36      	subs	r2, #54	; 0x36
 8013266:	4432      	add	r2, r6
 8013268:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801326c:	428a      	cmp	r2, r1
 801326e:	dd0b      	ble.n	8013288 <scalbn+0x80>
 8013270:	ec45 4b11 	vmov	d1, r4, r5
 8013274:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80132e0 <scalbn+0xd8>
 8013278:	f000 f83c 	bl	80132f4 <copysign>
 801327c:	a318      	add	r3, pc, #96	; (adr r3, 80132e0 <scalbn+0xd8>)
 801327e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013282:	ec51 0b10 	vmov	r0, r1, d0
 8013286:	e7da      	b.n	801323e <scalbn+0x36>
 8013288:	2a00      	cmp	r2, #0
 801328a:	dd08      	ble.n	801329e <scalbn+0x96>
 801328c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013290:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013294:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013298:	ec45 4b10 	vmov	d0, r4, r5
 801329c:	bd70      	pop	{r4, r5, r6, pc}
 801329e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80132a2:	da0d      	bge.n	80132c0 <scalbn+0xb8>
 80132a4:	f24c 3350 	movw	r3, #50000	; 0xc350
 80132a8:	429e      	cmp	r6, r3
 80132aa:	ec45 4b11 	vmov	d1, r4, r5
 80132ae:	dce1      	bgt.n	8013274 <scalbn+0x6c>
 80132b0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80132d8 <scalbn+0xd0>
 80132b4:	f000 f81e 	bl	80132f4 <copysign>
 80132b8:	a307      	add	r3, pc, #28	; (adr r3, 80132d8 <scalbn+0xd0>)
 80132ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132be:	e7e0      	b.n	8013282 <scalbn+0x7a>
 80132c0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80132c4:	3236      	adds	r2, #54	; 0x36
 80132c6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80132ca:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80132ce:	4620      	mov	r0, r4
 80132d0:	4629      	mov	r1, r5
 80132d2:	2200      	movs	r2, #0
 80132d4:	4b06      	ldr	r3, [pc, #24]	; (80132f0 <scalbn+0xe8>)
 80132d6:	e7b2      	b.n	801323e <scalbn+0x36>
 80132d8:	c2f8f359 	.word	0xc2f8f359
 80132dc:	01a56e1f 	.word	0x01a56e1f
 80132e0:	8800759c 	.word	0x8800759c
 80132e4:	7e37e43c 	.word	0x7e37e43c
 80132e8:	43500000 	.word	0x43500000
 80132ec:	ffff3cb0 	.word	0xffff3cb0
 80132f0:	3c900000 	.word	0x3c900000

080132f4 <copysign>:
 80132f4:	ec51 0b10 	vmov	r0, r1, d0
 80132f8:	ee11 0a90 	vmov	r0, s3
 80132fc:	ee10 2a10 	vmov	r2, s0
 8013300:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8013304:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8013308:	ea41 0300 	orr.w	r3, r1, r0
 801330c:	ec43 2b10 	vmov	d0, r2, r3
 8013310:	4770      	bx	lr
	...

08013314 <__errno>:
 8013314:	4b01      	ldr	r3, [pc, #4]	; (801331c <__errno+0x8>)
 8013316:	6818      	ldr	r0, [r3, #0]
 8013318:	4770      	bx	lr
 801331a:	bf00      	nop
 801331c:	2000000c 	.word	0x2000000c

08013320 <__libc_init_array>:
 8013320:	b570      	push	{r4, r5, r6, lr}
 8013322:	4e0d      	ldr	r6, [pc, #52]	; (8013358 <__libc_init_array+0x38>)
 8013324:	4c0d      	ldr	r4, [pc, #52]	; (801335c <__libc_init_array+0x3c>)
 8013326:	1ba4      	subs	r4, r4, r6
 8013328:	10a4      	asrs	r4, r4, #2
 801332a:	2500      	movs	r5, #0
 801332c:	42a5      	cmp	r5, r4
 801332e:	d109      	bne.n	8013344 <__libc_init_array+0x24>
 8013330:	4e0b      	ldr	r6, [pc, #44]	; (8013360 <__libc_init_array+0x40>)
 8013332:	4c0c      	ldr	r4, [pc, #48]	; (8013364 <__libc_init_array+0x44>)
 8013334:	f004 ff38 	bl	80181a8 <_init>
 8013338:	1ba4      	subs	r4, r4, r6
 801333a:	10a4      	asrs	r4, r4, #2
 801333c:	2500      	movs	r5, #0
 801333e:	42a5      	cmp	r5, r4
 8013340:	d105      	bne.n	801334e <__libc_init_array+0x2e>
 8013342:	bd70      	pop	{r4, r5, r6, pc}
 8013344:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013348:	4798      	blx	r3
 801334a:	3501      	adds	r5, #1
 801334c:	e7ee      	b.n	801332c <__libc_init_array+0xc>
 801334e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013352:	4798      	blx	r3
 8013354:	3501      	adds	r5, #1
 8013356:	e7f2      	b.n	801333e <__libc_init_array+0x1e>
 8013358:	08018ce4 	.word	0x08018ce4
 801335c:	08018ce4 	.word	0x08018ce4
 8013360:	08018ce4 	.word	0x08018ce4
 8013364:	08018cec 	.word	0x08018cec

08013368 <memcpy>:
 8013368:	b510      	push	{r4, lr}
 801336a:	1e43      	subs	r3, r0, #1
 801336c:	440a      	add	r2, r1
 801336e:	4291      	cmp	r1, r2
 8013370:	d100      	bne.n	8013374 <memcpy+0xc>
 8013372:	bd10      	pop	{r4, pc}
 8013374:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013378:	f803 4f01 	strb.w	r4, [r3, #1]!
 801337c:	e7f7      	b.n	801336e <memcpy+0x6>

0801337e <memset>:
 801337e:	4402      	add	r2, r0
 8013380:	4603      	mov	r3, r0
 8013382:	4293      	cmp	r3, r2
 8013384:	d100      	bne.n	8013388 <memset+0xa>
 8013386:	4770      	bx	lr
 8013388:	f803 1b01 	strb.w	r1, [r3], #1
 801338c:	e7f9      	b.n	8013382 <memset+0x4>

0801338e <__cvt>:
 801338e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013392:	ec55 4b10 	vmov	r4, r5, d0
 8013396:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8013398:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801339c:	2d00      	cmp	r5, #0
 801339e:	460e      	mov	r6, r1
 80133a0:	4691      	mov	r9, r2
 80133a2:	4619      	mov	r1, r3
 80133a4:	bfb8      	it	lt
 80133a6:	4622      	movlt	r2, r4
 80133a8:	462b      	mov	r3, r5
 80133aa:	f027 0720 	bic.w	r7, r7, #32
 80133ae:	bfbb      	ittet	lt
 80133b0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80133b4:	461d      	movlt	r5, r3
 80133b6:	2300      	movge	r3, #0
 80133b8:	232d      	movlt	r3, #45	; 0x2d
 80133ba:	bfb8      	it	lt
 80133bc:	4614      	movlt	r4, r2
 80133be:	2f46      	cmp	r7, #70	; 0x46
 80133c0:	700b      	strb	r3, [r1, #0]
 80133c2:	d004      	beq.n	80133ce <__cvt+0x40>
 80133c4:	2f45      	cmp	r7, #69	; 0x45
 80133c6:	d100      	bne.n	80133ca <__cvt+0x3c>
 80133c8:	3601      	adds	r6, #1
 80133ca:	2102      	movs	r1, #2
 80133cc:	e000      	b.n	80133d0 <__cvt+0x42>
 80133ce:	2103      	movs	r1, #3
 80133d0:	ab03      	add	r3, sp, #12
 80133d2:	9301      	str	r3, [sp, #4]
 80133d4:	ab02      	add	r3, sp, #8
 80133d6:	9300      	str	r3, [sp, #0]
 80133d8:	4632      	mov	r2, r6
 80133da:	4653      	mov	r3, sl
 80133dc:	ec45 4b10 	vmov	d0, r4, r5
 80133e0:	f001 ffb2 	bl	8015348 <_dtoa_r>
 80133e4:	2f47      	cmp	r7, #71	; 0x47
 80133e6:	4680      	mov	r8, r0
 80133e8:	d102      	bne.n	80133f0 <__cvt+0x62>
 80133ea:	f019 0f01 	tst.w	r9, #1
 80133ee:	d026      	beq.n	801343e <__cvt+0xb0>
 80133f0:	2f46      	cmp	r7, #70	; 0x46
 80133f2:	eb08 0906 	add.w	r9, r8, r6
 80133f6:	d111      	bne.n	801341c <__cvt+0x8e>
 80133f8:	f898 3000 	ldrb.w	r3, [r8]
 80133fc:	2b30      	cmp	r3, #48	; 0x30
 80133fe:	d10a      	bne.n	8013416 <__cvt+0x88>
 8013400:	2200      	movs	r2, #0
 8013402:	2300      	movs	r3, #0
 8013404:	4620      	mov	r0, r4
 8013406:	4629      	mov	r1, r5
 8013408:	f7ed fb76 	bl	8000af8 <__aeabi_dcmpeq>
 801340c:	b918      	cbnz	r0, 8013416 <__cvt+0x88>
 801340e:	f1c6 0601 	rsb	r6, r6, #1
 8013412:	f8ca 6000 	str.w	r6, [sl]
 8013416:	f8da 3000 	ldr.w	r3, [sl]
 801341a:	4499      	add	r9, r3
 801341c:	2200      	movs	r2, #0
 801341e:	2300      	movs	r3, #0
 8013420:	4620      	mov	r0, r4
 8013422:	4629      	mov	r1, r5
 8013424:	f7ed fb68 	bl	8000af8 <__aeabi_dcmpeq>
 8013428:	b938      	cbnz	r0, 801343a <__cvt+0xac>
 801342a:	2230      	movs	r2, #48	; 0x30
 801342c:	9b03      	ldr	r3, [sp, #12]
 801342e:	454b      	cmp	r3, r9
 8013430:	d205      	bcs.n	801343e <__cvt+0xb0>
 8013432:	1c59      	adds	r1, r3, #1
 8013434:	9103      	str	r1, [sp, #12]
 8013436:	701a      	strb	r2, [r3, #0]
 8013438:	e7f8      	b.n	801342c <__cvt+0x9e>
 801343a:	f8cd 900c 	str.w	r9, [sp, #12]
 801343e:	9b03      	ldr	r3, [sp, #12]
 8013440:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013442:	eba3 0308 	sub.w	r3, r3, r8
 8013446:	4640      	mov	r0, r8
 8013448:	6013      	str	r3, [r2, #0]
 801344a:	b004      	add	sp, #16
 801344c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08013450 <__exponent>:
 8013450:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013452:	2900      	cmp	r1, #0
 8013454:	4604      	mov	r4, r0
 8013456:	bfba      	itte	lt
 8013458:	4249      	neglt	r1, r1
 801345a:	232d      	movlt	r3, #45	; 0x2d
 801345c:	232b      	movge	r3, #43	; 0x2b
 801345e:	2909      	cmp	r1, #9
 8013460:	f804 2b02 	strb.w	r2, [r4], #2
 8013464:	7043      	strb	r3, [r0, #1]
 8013466:	dd20      	ble.n	80134aa <__exponent+0x5a>
 8013468:	f10d 0307 	add.w	r3, sp, #7
 801346c:	461f      	mov	r7, r3
 801346e:	260a      	movs	r6, #10
 8013470:	fb91 f5f6 	sdiv	r5, r1, r6
 8013474:	fb06 1115 	mls	r1, r6, r5, r1
 8013478:	3130      	adds	r1, #48	; 0x30
 801347a:	2d09      	cmp	r5, #9
 801347c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013480:	f103 32ff 	add.w	r2, r3, #4294967295
 8013484:	4629      	mov	r1, r5
 8013486:	dc09      	bgt.n	801349c <__exponent+0x4c>
 8013488:	3130      	adds	r1, #48	; 0x30
 801348a:	3b02      	subs	r3, #2
 801348c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8013490:	42bb      	cmp	r3, r7
 8013492:	4622      	mov	r2, r4
 8013494:	d304      	bcc.n	80134a0 <__exponent+0x50>
 8013496:	1a10      	subs	r0, r2, r0
 8013498:	b003      	add	sp, #12
 801349a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801349c:	4613      	mov	r3, r2
 801349e:	e7e7      	b.n	8013470 <__exponent+0x20>
 80134a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80134a4:	f804 2b01 	strb.w	r2, [r4], #1
 80134a8:	e7f2      	b.n	8013490 <__exponent+0x40>
 80134aa:	2330      	movs	r3, #48	; 0x30
 80134ac:	4419      	add	r1, r3
 80134ae:	7083      	strb	r3, [r0, #2]
 80134b0:	1d02      	adds	r2, r0, #4
 80134b2:	70c1      	strb	r1, [r0, #3]
 80134b4:	e7ef      	b.n	8013496 <__exponent+0x46>
	...

080134b8 <_printf_float>:
 80134b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134bc:	b08d      	sub	sp, #52	; 0x34
 80134be:	460c      	mov	r4, r1
 80134c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80134c4:	4616      	mov	r6, r2
 80134c6:	461f      	mov	r7, r3
 80134c8:	4605      	mov	r5, r0
 80134ca:	f003 f9a9 	bl	8016820 <_localeconv_r>
 80134ce:	6803      	ldr	r3, [r0, #0]
 80134d0:	9304      	str	r3, [sp, #16]
 80134d2:	4618      	mov	r0, r3
 80134d4:	f7ec fe94 	bl	8000200 <strlen>
 80134d8:	2300      	movs	r3, #0
 80134da:	930a      	str	r3, [sp, #40]	; 0x28
 80134dc:	f8d8 3000 	ldr.w	r3, [r8]
 80134e0:	9005      	str	r0, [sp, #20]
 80134e2:	3307      	adds	r3, #7
 80134e4:	f023 0307 	bic.w	r3, r3, #7
 80134e8:	f103 0208 	add.w	r2, r3, #8
 80134ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80134f0:	f8d4 b000 	ldr.w	fp, [r4]
 80134f4:	f8c8 2000 	str.w	r2, [r8]
 80134f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134fc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013500:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8013504:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013508:	9307      	str	r3, [sp, #28]
 801350a:	f8cd 8018 	str.w	r8, [sp, #24]
 801350e:	f04f 32ff 	mov.w	r2, #4294967295
 8013512:	4ba7      	ldr	r3, [pc, #668]	; (80137b0 <_printf_float+0x2f8>)
 8013514:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013518:	f7ed fb20 	bl	8000b5c <__aeabi_dcmpun>
 801351c:	bb70      	cbnz	r0, 801357c <_printf_float+0xc4>
 801351e:	f04f 32ff 	mov.w	r2, #4294967295
 8013522:	4ba3      	ldr	r3, [pc, #652]	; (80137b0 <_printf_float+0x2f8>)
 8013524:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013528:	f7ed fafa 	bl	8000b20 <__aeabi_dcmple>
 801352c:	bb30      	cbnz	r0, 801357c <_printf_float+0xc4>
 801352e:	2200      	movs	r2, #0
 8013530:	2300      	movs	r3, #0
 8013532:	4640      	mov	r0, r8
 8013534:	4649      	mov	r1, r9
 8013536:	f7ed fae9 	bl	8000b0c <__aeabi_dcmplt>
 801353a:	b110      	cbz	r0, 8013542 <_printf_float+0x8a>
 801353c:	232d      	movs	r3, #45	; 0x2d
 801353e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013542:	4a9c      	ldr	r2, [pc, #624]	; (80137b4 <_printf_float+0x2fc>)
 8013544:	4b9c      	ldr	r3, [pc, #624]	; (80137b8 <_printf_float+0x300>)
 8013546:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801354a:	bf8c      	ite	hi
 801354c:	4690      	movhi	r8, r2
 801354e:	4698      	movls	r8, r3
 8013550:	2303      	movs	r3, #3
 8013552:	f02b 0204 	bic.w	r2, fp, #4
 8013556:	6123      	str	r3, [r4, #16]
 8013558:	6022      	str	r2, [r4, #0]
 801355a:	f04f 0900 	mov.w	r9, #0
 801355e:	9700      	str	r7, [sp, #0]
 8013560:	4633      	mov	r3, r6
 8013562:	aa0b      	add	r2, sp, #44	; 0x2c
 8013564:	4621      	mov	r1, r4
 8013566:	4628      	mov	r0, r5
 8013568:	f000 f9e6 	bl	8013938 <_printf_common>
 801356c:	3001      	adds	r0, #1
 801356e:	f040 808d 	bne.w	801368c <_printf_float+0x1d4>
 8013572:	f04f 30ff 	mov.w	r0, #4294967295
 8013576:	b00d      	add	sp, #52	; 0x34
 8013578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801357c:	4642      	mov	r2, r8
 801357e:	464b      	mov	r3, r9
 8013580:	4640      	mov	r0, r8
 8013582:	4649      	mov	r1, r9
 8013584:	f7ed faea 	bl	8000b5c <__aeabi_dcmpun>
 8013588:	b110      	cbz	r0, 8013590 <_printf_float+0xd8>
 801358a:	4a8c      	ldr	r2, [pc, #560]	; (80137bc <_printf_float+0x304>)
 801358c:	4b8c      	ldr	r3, [pc, #560]	; (80137c0 <_printf_float+0x308>)
 801358e:	e7da      	b.n	8013546 <_printf_float+0x8e>
 8013590:	6861      	ldr	r1, [r4, #4]
 8013592:	1c4b      	adds	r3, r1, #1
 8013594:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8013598:	a80a      	add	r0, sp, #40	; 0x28
 801359a:	d13e      	bne.n	801361a <_printf_float+0x162>
 801359c:	2306      	movs	r3, #6
 801359e:	6063      	str	r3, [r4, #4]
 80135a0:	2300      	movs	r3, #0
 80135a2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80135a6:	ab09      	add	r3, sp, #36	; 0x24
 80135a8:	9300      	str	r3, [sp, #0]
 80135aa:	ec49 8b10 	vmov	d0, r8, r9
 80135ae:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80135b2:	6022      	str	r2, [r4, #0]
 80135b4:	f8cd a004 	str.w	sl, [sp, #4]
 80135b8:	6861      	ldr	r1, [r4, #4]
 80135ba:	4628      	mov	r0, r5
 80135bc:	f7ff fee7 	bl	801338e <__cvt>
 80135c0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80135c4:	2b47      	cmp	r3, #71	; 0x47
 80135c6:	4680      	mov	r8, r0
 80135c8:	d109      	bne.n	80135de <_printf_float+0x126>
 80135ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80135cc:	1cd8      	adds	r0, r3, #3
 80135ce:	db02      	blt.n	80135d6 <_printf_float+0x11e>
 80135d0:	6862      	ldr	r2, [r4, #4]
 80135d2:	4293      	cmp	r3, r2
 80135d4:	dd47      	ble.n	8013666 <_printf_float+0x1ae>
 80135d6:	f1aa 0a02 	sub.w	sl, sl, #2
 80135da:	fa5f fa8a 	uxtb.w	sl, sl
 80135de:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80135e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80135e4:	d824      	bhi.n	8013630 <_printf_float+0x178>
 80135e6:	3901      	subs	r1, #1
 80135e8:	4652      	mov	r2, sl
 80135ea:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80135ee:	9109      	str	r1, [sp, #36]	; 0x24
 80135f0:	f7ff ff2e 	bl	8013450 <__exponent>
 80135f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80135f6:	1813      	adds	r3, r2, r0
 80135f8:	2a01      	cmp	r2, #1
 80135fa:	4681      	mov	r9, r0
 80135fc:	6123      	str	r3, [r4, #16]
 80135fe:	dc02      	bgt.n	8013606 <_printf_float+0x14e>
 8013600:	6822      	ldr	r2, [r4, #0]
 8013602:	07d1      	lsls	r1, r2, #31
 8013604:	d501      	bpl.n	801360a <_printf_float+0x152>
 8013606:	3301      	adds	r3, #1
 8013608:	6123      	str	r3, [r4, #16]
 801360a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801360e:	2b00      	cmp	r3, #0
 8013610:	d0a5      	beq.n	801355e <_printf_float+0xa6>
 8013612:	232d      	movs	r3, #45	; 0x2d
 8013614:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013618:	e7a1      	b.n	801355e <_printf_float+0xa6>
 801361a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 801361e:	f000 8177 	beq.w	8013910 <_printf_float+0x458>
 8013622:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8013626:	d1bb      	bne.n	80135a0 <_printf_float+0xe8>
 8013628:	2900      	cmp	r1, #0
 801362a:	d1b9      	bne.n	80135a0 <_printf_float+0xe8>
 801362c:	2301      	movs	r3, #1
 801362e:	e7b6      	b.n	801359e <_printf_float+0xe6>
 8013630:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8013634:	d119      	bne.n	801366a <_printf_float+0x1b2>
 8013636:	2900      	cmp	r1, #0
 8013638:	6863      	ldr	r3, [r4, #4]
 801363a:	dd0c      	ble.n	8013656 <_printf_float+0x19e>
 801363c:	6121      	str	r1, [r4, #16]
 801363e:	b913      	cbnz	r3, 8013646 <_printf_float+0x18e>
 8013640:	6822      	ldr	r2, [r4, #0]
 8013642:	07d2      	lsls	r2, r2, #31
 8013644:	d502      	bpl.n	801364c <_printf_float+0x194>
 8013646:	3301      	adds	r3, #1
 8013648:	440b      	add	r3, r1
 801364a:	6123      	str	r3, [r4, #16]
 801364c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801364e:	65a3      	str	r3, [r4, #88]	; 0x58
 8013650:	f04f 0900 	mov.w	r9, #0
 8013654:	e7d9      	b.n	801360a <_printf_float+0x152>
 8013656:	b913      	cbnz	r3, 801365e <_printf_float+0x1a6>
 8013658:	6822      	ldr	r2, [r4, #0]
 801365a:	07d0      	lsls	r0, r2, #31
 801365c:	d501      	bpl.n	8013662 <_printf_float+0x1aa>
 801365e:	3302      	adds	r3, #2
 8013660:	e7f3      	b.n	801364a <_printf_float+0x192>
 8013662:	2301      	movs	r3, #1
 8013664:	e7f1      	b.n	801364a <_printf_float+0x192>
 8013666:	f04f 0a67 	mov.w	sl, #103	; 0x67
 801366a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801366e:	4293      	cmp	r3, r2
 8013670:	db05      	blt.n	801367e <_printf_float+0x1c6>
 8013672:	6822      	ldr	r2, [r4, #0]
 8013674:	6123      	str	r3, [r4, #16]
 8013676:	07d1      	lsls	r1, r2, #31
 8013678:	d5e8      	bpl.n	801364c <_printf_float+0x194>
 801367a:	3301      	adds	r3, #1
 801367c:	e7e5      	b.n	801364a <_printf_float+0x192>
 801367e:	2b00      	cmp	r3, #0
 8013680:	bfd4      	ite	le
 8013682:	f1c3 0302 	rsble	r3, r3, #2
 8013686:	2301      	movgt	r3, #1
 8013688:	4413      	add	r3, r2
 801368a:	e7de      	b.n	801364a <_printf_float+0x192>
 801368c:	6823      	ldr	r3, [r4, #0]
 801368e:	055a      	lsls	r2, r3, #21
 8013690:	d407      	bmi.n	80136a2 <_printf_float+0x1ea>
 8013692:	6923      	ldr	r3, [r4, #16]
 8013694:	4642      	mov	r2, r8
 8013696:	4631      	mov	r1, r6
 8013698:	4628      	mov	r0, r5
 801369a:	47b8      	blx	r7
 801369c:	3001      	adds	r0, #1
 801369e:	d12b      	bne.n	80136f8 <_printf_float+0x240>
 80136a0:	e767      	b.n	8013572 <_printf_float+0xba>
 80136a2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80136a6:	f240 80dc 	bls.w	8013862 <_printf_float+0x3aa>
 80136aa:	2200      	movs	r2, #0
 80136ac:	2300      	movs	r3, #0
 80136ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80136b2:	f7ed fa21 	bl	8000af8 <__aeabi_dcmpeq>
 80136b6:	2800      	cmp	r0, #0
 80136b8:	d033      	beq.n	8013722 <_printf_float+0x26a>
 80136ba:	2301      	movs	r3, #1
 80136bc:	4a41      	ldr	r2, [pc, #260]	; (80137c4 <_printf_float+0x30c>)
 80136be:	4631      	mov	r1, r6
 80136c0:	4628      	mov	r0, r5
 80136c2:	47b8      	blx	r7
 80136c4:	3001      	adds	r0, #1
 80136c6:	f43f af54 	beq.w	8013572 <_printf_float+0xba>
 80136ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80136ce:	429a      	cmp	r2, r3
 80136d0:	db02      	blt.n	80136d8 <_printf_float+0x220>
 80136d2:	6823      	ldr	r3, [r4, #0]
 80136d4:	07d8      	lsls	r0, r3, #31
 80136d6:	d50f      	bpl.n	80136f8 <_printf_float+0x240>
 80136d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80136dc:	4631      	mov	r1, r6
 80136de:	4628      	mov	r0, r5
 80136e0:	47b8      	blx	r7
 80136e2:	3001      	adds	r0, #1
 80136e4:	f43f af45 	beq.w	8013572 <_printf_float+0xba>
 80136e8:	f04f 0800 	mov.w	r8, #0
 80136ec:	f104 091a 	add.w	r9, r4, #26
 80136f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80136f2:	3b01      	subs	r3, #1
 80136f4:	4543      	cmp	r3, r8
 80136f6:	dc09      	bgt.n	801370c <_printf_float+0x254>
 80136f8:	6823      	ldr	r3, [r4, #0]
 80136fa:	079b      	lsls	r3, r3, #30
 80136fc:	f100 8103 	bmi.w	8013906 <_printf_float+0x44e>
 8013700:	68e0      	ldr	r0, [r4, #12]
 8013702:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013704:	4298      	cmp	r0, r3
 8013706:	bfb8      	it	lt
 8013708:	4618      	movlt	r0, r3
 801370a:	e734      	b.n	8013576 <_printf_float+0xbe>
 801370c:	2301      	movs	r3, #1
 801370e:	464a      	mov	r2, r9
 8013710:	4631      	mov	r1, r6
 8013712:	4628      	mov	r0, r5
 8013714:	47b8      	blx	r7
 8013716:	3001      	adds	r0, #1
 8013718:	f43f af2b 	beq.w	8013572 <_printf_float+0xba>
 801371c:	f108 0801 	add.w	r8, r8, #1
 8013720:	e7e6      	b.n	80136f0 <_printf_float+0x238>
 8013722:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013724:	2b00      	cmp	r3, #0
 8013726:	dc2b      	bgt.n	8013780 <_printf_float+0x2c8>
 8013728:	2301      	movs	r3, #1
 801372a:	4a26      	ldr	r2, [pc, #152]	; (80137c4 <_printf_float+0x30c>)
 801372c:	4631      	mov	r1, r6
 801372e:	4628      	mov	r0, r5
 8013730:	47b8      	blx	r7
 8013732:	3001      	adds	r0, #1
 8013734:	f43f af1d 	beq.w	8013572 <_printf_float+0xba>
 8013738:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801373a:	b923      	cbnz	r3, 8013746 <_printf_float+0x28e>
 801373c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801373e:	b913      	cbnz	r3, 8013746 <_printf_float+0x28e>
 8013740:	6823      	ldr	r3, [r4, #0]
 8013742:	07d9      	lsls	r1, r3, #31
 8013744:	d5d8      	bpl.n	80136f8 <_printf_float+0x240>
 8013746:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801374a:	4631      	mov	r1, r6
 801374c:	4628      	mov	r0, r5
 801374e:	47b8      	blx	r7
 8013750:	3001      	adds	r0, #1
 8013752:	f43f af0e 	beq.w	8013572 <_printf_float+0xba>
 8013756:	f04f 0900 	mov.w	r9, #0
 801375a:	f104 0a1a 	add.w	sl, r4, #26
 801375e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013760:	425b      	negs	r3, r3
 8013762:	454b      	cmp	r3, r9
 8013764:	dc01      	bgt.n	801376a <_printf_float+0x2b2>
 8013766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013768:	e794      	b.n	8013694 <_printf_float+0x1dc>
 801376a:	2301      	movs	r3, #1
 801376c:	4652      	mov	r2, sl
 801376e:	4631      	mov	r1, r6
 8013770:	4628      	mov	r0, r5
 8013772:	47b8      	blx	r7
 8013774:	3001      	adds	r0, #1
 8013776:	f43f aefc 	beq.w	8013572 <_printf_float+0xba>
 801377a:	f109 0901 	add.w	r9, r9, #1
 801377e:	e7ee      	b.n	801375e <_printf_float+0x2a6>
 8013780:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013782:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013784:	429a      	cmp	r2, r3
 8013786:	bfa8      	it	ge
 8013788:	461a      	movge	r2, r3
 801378a:	2a00      	cmp	r2, #0
 801378c:	4691      	mov	r9, r2
 801378e:	dd07      	ble.n	80137a0 <_printf_float+0x2e8>
 8013790:	4613      	mov	r3, r2
 8013792:	4631      	mov	r1, r6
 8013794:	4642      	mov	r2, r8
 8013796:	4628      	mov	r0, r5
 8013798:	47b8      	blx	r7
 801379a:	3001      	adds	r0, #1
 801379c:	f43f aee9 	beq.w	8013572 <_printf_float+0xba>
 80137a0:	f104 031a 	add.w	r3, r4, #26
 80137a4:	f04f 0b00 	mov.w	fp, #0
 80137a8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80137ac:	9306      	str	r3, [sp, #24]
 80137ae:	e015      	b.n	80137dc <_printf_float+0x324>
 80137b0:	7fefffff 	.word	0x7fefffff
 80137b4:	080189a8 	.word	0x080189a8
 80137b8:	080189a4 	.word	0x080189a4
 80137bc:	080189b0 	.word	0x080189b0
 80137c0:	080189ac 	.word	0x080189ac
 80137c4:	08018bd3 	.word	0x08018bd3
 80137c8:	2301      	movs	r3, #1
 80137ca:	9a06      	ldr	r2, [sp, #24]
 80137cc:	4631      	mov	r1, r6
 80137ce:	4628      	mov	r0, r5
 80137d0:	47b8      	blx	r7
 80137d2:	3001      	adds	r0, #1
 80137d4:	f43f aecd 	beq.w	8013572 <_printf_float+0xba>
 80137d8:	f10b 0b01 	add.w	fp, fp, #1
 80137dc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80137e0:	ebaa 0309 	sub.w	r3, sl, r9
 80137e4:	455b      	cmp	r3, fp
 80137e6:	dcef      	bgt.n	80137c8 <_printf_float+0x310>
 80137e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80137ec:	429a      	cmp	r2, r3
 80137ee:	44d0      	add	r8, sl
 80137f0:	db15      	blt.n	801381e <_printf_float+0x366>
 80137f2:	6823      	ldr	r3, [r4, #0]
 80137f4:	07da      	lsls	r2, r3, #31
 80137f6:	d412      	bmi.n	801381e <_printf_float+0x366>
 80137f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80137fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80137fc:	eba3 020a 	sub.w	r2, r3, sl
 8013800:	eba3 0a01 	sub.w	sl, r3, r1
 8013804:	4592      	cmp	sl, r2
 8013806:	bfa8      	it	ge
 8013808:	4692      	movge	sl, r2
 801380a:	f1ba 0f00 	cmp.w	sl, #0
 801380e:	dc0e      	bgt.n	801382e <_printf_float+0x376>
 8013810:	f04f 0800 	mov.w	r8, #0
 8013814:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013818:	f104 091a 	add.w	r9, r4, #26
 801381c:	e019      	b.n	8013852 <_printf_float+0x39a>
 801381e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013822:	4631      	mov	r1, r6
 8013824:	4628      	mov	r0, r5
 8013826:	47b8      	blx	r7
 8013828:	3001      	adds	r0, #1
 801382a:	d1e5      	bne.n	80137f8 <_printf_float+0x340>
 801382c:	e6a1      	b.n	8013572 <_printf_float+0xba>
 801382e:	4653      	mov	r3, sl
 8013830:	4642      	mov	r2, r8
 8013832:	4631      	mov	r1, r6
 8013834:	4628      	mov	r0, r5
 8013836:	47b8      	blx	r7
 8013838:	3001      	adds	r0, #1
 801383a:	d1e9      	bne.n	8013810 <_printf_float+0x358>
 801383c:	e699      	b.n	8013572 <_printf_float+0xba>
 801383e:	2301      	movs	r3, #1
 8013840:	464a      	mov	r2, r9
 8013842:	4631      	mov	r1, r6
 8013844:	4628      	mov	r0, r5
 8013846:	47b8      	blx	r7
 8013848:	3001      	adds	r0, #1
 801384a:	f43f ae92 	beq.w	8013572 <_printf_float+0xba>
 801384e:	f108 0801 	add.w	r8, r8, #1
 8013852:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013856:	1a9b      	subs	r3, r3, r2
 8013858:	eba3 030a 	sub.w	r3, r3, sl
 801385c:	4543      	cmp	r3, r8
 801385e:	dcee      	bgt.n	801383e <_printf_float+0x386>
 8013860:	e74a      	b.n	80136f8 <_printf_float+0x240>
 8013862:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013864:	2a01      	cmp	r2, #1
 8013866:	dc01      	bgt.n	801386c <_printf_float+0x3b4>
 8013868:	07db      	lsls	r3, r3, #31
 801386a:	d53a      	bpl.n	80138e2 <_printf_float+0x42a>
 801386c:	2301      	movs	r3, #1
 801386e:	4642      	mov	r2, r8
 8013870:	4631      	mov	r1, r6
 8013872:	4628      	mov	r0, r5
 8013874:	47b8      	blx	r7
 8013876:	3001      	adds	r0, #1
 8013878:	f43f ae7b 	beq.w	8013572 <_printf_float+0xba>
 801387c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013880:	4631      	mov	r1, r6
 8013882:	4628      	mov	r0, r5
 8013884:	47b8      	blx	r7
 8013886:	3001      	adds	r0, #1
 8013888:	f108 0801 	add.w	r8, r8, #1
 801388c:	f43f ae71 	beq.w	8013572 <_printf_float+0xba>
 8013890:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013892:	2200      	movs	r2, #0
 8013894:	f103 3aff 	add.w	sl, r3, #4294967295
 8013898:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801389c:	2300      	movs	r3, #0
 801389e:	f7ed f92b 	bl	8000af8 <__aeabi_dcmpeq>
 80138a2:	b9c8      	cbnz	r0, 80138d8 <_printf_float+0x420>
 80138a4:	4653      	mov	r3, sl
 80138a6:	4642      	mov	r2, r8
 80138a8:	4631      	mov	r1, r6
 80138aa:	4628      	mov	r0, r5
 80138ac:	47b8      	blx	r7
 80138ae:	3001      	adds	r0, #1
 80138b0:	d10e      	bne.n	80138d0 <_printf_float+0x418>
 80138b2:	e65e      	b.n	8013572 <_printf_float+0xba>
 80138b4:	2301      	movs	r3, #1
 80138b6:	4652      	mov	r2, sl
 80138b8:	4631      	mov	r1, r6
 80138ba:	4628      	mov	r0, r5
 80138bc:	47b8      	blx	r7
 80138be:	3001      	adds	r0, #1
 80138c0:	f43f ae57 	beq.w	8013572 <_printf_float+0xba>
 80138c4:	f108 0801 	add.w	r8, r8, #1
 80138c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80138ca:	3b01      	subs	r3, #1
 80138cc:	4543      	cmp	r3, r8
 80138ce:	dcf1      	bgt.n	80138b4 <_printf_float+0x3fc>
 80138d0:	464b      	mov	r3, r9
 80138d2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80138d6:	e6de      	b.n	8013696 <_printf_float+0x1de>
 80138d8:	f04f 0800 	mov.w	r8, #0
 80138dc:	f104 0a1a 	add.w	sl, r4, #26
 80138e0:	e7f2      	b.n	80138c8 <_printf_float+0x410>
 80138e2:	2301      	movs	r3, #1
 80138e4:	e7df      	b.n	80138a6 <_printf_float+0x3ee>
 80138e6:	2301      	movs	r3, #1
 80138e8:	464a      	mov	r2, r9
 80138ea:	4631      	mov	r1, r6
 80138ec:	4628      	mov	r0, r5
 80138ee:	47b8      	blx	r7
 80138f0:	3001      	adds	r0, #1
 80138f2:	f43f ae3e 	beq.w	8013572 <_printf_float+0xba>
 80138f6:	f108 0801 	add.w	r8, r8, #1
 80138fa:	68e3      	ldr	r3, [r4, #12]
 80138fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80138fe:	1a9b      	subs	r3, r3, r2
 8013900:	4543      	cmp	r3, r8
 8013902:	dcf0      	bgt.n	80138e6 <_printf_float+0x42e>
 8013904:	e6fc      	b.n	8013700 <_printf_float+0x248>
 8013906:	f04f 0800 	mov.w	r8, #0
 801390a:	f104 0919 	add.w	r9, r4, #25
 801390e:	e7f4      	b.n	80138fa <_printf_float+0x442>
 8013910:	2900      	cmp	r1, #0
 8013912:	f43f ae8b 	beq.w	801362c <_printf_float+0x174>
 8013916:	2300      	movs	r3, #0
 8013918:	e9cd 0302 	strd	r0, r3, [sp, #8]
 801391c:	ab09      	add	r3, sp, #36	; 0x24
 801391e:	9300      	str	r3, [sp, #0]
 8013920:	ec49 8b10 	vmov	d0, r8, r9
 8013924:	6022      	str	r2, [r4, #0]
 8013926:	f8cd a004 	str.w	sl, [sp, #4]
 801392a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801392e:	4628      	mov	r0, r5
 8013930:	f7ff fd2d 	bl	801338e <__cvt>
 8013934:	4680      	mov	r8, r0
 8013936:	e648      	b.n	80135ca <_printf_float+0x112>

08013938 <_printf_common>:
 8013938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801393c:	4691      	mov	r9, r2
 801393e:	461f      	mov	r7, r3
 8013940:	688a      	ldr	r2, [r1, #8]
 8013942:	690b      	ldr	r3, [r1, #16]
 8013944:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013948:	4293      	cmp	r3, r2
 801394a:	bfb8      	it	lt
 801394c:	4613      	movlt	r3, r2
 801394e:	f8c9 3000 	str.w	r3, [r9]
 8013952:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013956:	4606      	mov	r6, r0
 8013958:	460c      	mov	r4, r1
 801395a:	b112      	cbz	r2, 8013962 <_printf_common+0x2a>
 801395c:	3301      	adds	r3, #1
 801395e:	f8c9 3000 	str.w	r3, [r9]
 8013962:	6823      	ldr	r3, [r4, #0]
 8013964:	0699      	lsls	r1, r3, #26
 8013966:	bf42      	ittt	mi
 8013968:	f8d9 3000 	ldrmi.w	r3, [r9]
 801396c:	3302      	addmi	r3, #2
 801396e:	f8c9 3000 	strmi.w	r3, [r9]
 8013972:	6825      	ldr	r5, [r4, #0]
 8013974:	f015 0506 	ands.w	r5, r5, #6
 8013978:	d107      	bne.n	801398a <_printf_common+0x52>
 801397a:	f104 0a19 	add.w	sl, r4, #25
 801397e:	68e3      	ldr	r3, [r4, #12]
 8013980:	f8d9 2000 	ldr.w	r2, [r9]
 8013984:	1a9b      	subs	r3, r3, r2
 8013986:	42ab      	cmp	r3, r5
 8013988:	dc28      	bgt.n	80139dc <_printf_common+0xa4>
 801398a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801398e:	6822      	ldr	r2, [r4, #0]
 8013990:	3300      	adds	r3, #0
 8013992:	bf18      	it	ne
 8013994:	2301      	movne	r3, #1
 8013996:	0692      	lsls	r2, r2, #26
 8013998:	d42d      	bmi.n	80139f6 <_printf_common+0xbe>
 801399a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801399e:	4639      	mov	r1, r7
 80139a0:	4630      	mov	r0, r6
 80139a2:	47c0      	blx	r8
 80139a4:	3001      	adds	r0, #1
 80139a6:	d020      	beq.n	80139ea <_printf_common+0xb2>
 80139a8:	6823      	ldr	r3, [r4, #0]
 80139aa:	68e5      	ldr	r5, [r4, #12]
 80139ac:	f8d9 2000 	ldr.w	r2, [r9]
 80139b0:	f003 0306 	and.w	r3, r3, #6
 80139b4:	2b04      	cmp	r3, #4
 80139b6:	bf08      	it	eq
 80139b8:	1aad      	subeq	r5, r5, r2
 80139ba:	68a3      	ldr	r3, [r4, #8]
 80139bc:	6922      	ldr	r2, [r4, #16]
 80139be:	bf0c      	ite	eq
 80139c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80139c4:	2500      	movne	r5, #0
 80139c6:	4293      	cmp	r3, r2
 80139c8:	bfc4      	itt	gt
 80139ca:	1a9b      	subgt	r3, r3, r2
 80139cc:	18ed      	addgt	r5, r5, r3
 80139ce:	f04f 0900 	mov.w	r9, #0
 80139d2:	341a      	adds	r4, #26
 80139d4:	454d      	cmp	r5, r9
 80139d6:	d11a      	bne.n	8013a0e <_printf_common+0xd6>
 80139d8:	2000      	movs	r0, #0
 80139da:	e008      	b.n	80139ee <_printf_common+0xb6>
 80139dc:	2301      	movs	r3, #1
 80139de:	4652      	mov	r2, sl
 80139e0:	4639      	mov	r1, r7
 80139e2:	4630      	mov	r0, r6
 80139e4:	47c0      	blx	r8
 80139e6:	3001      	adds	r0, #1
 80139e8:	d103      	bne.n	80139f2 <_printf_common+0xba>
 80139ea:	f04f 30ff 	mov.w	r0, #4294967295
 80139ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80139f2:	3501      	adds	r5, #1
 80139f4:	e7c3      	b.n	801397e <_printf_common+0x46>
 80139f6:	18e1      	adds	r1, r4, r3
 80139f8:	1c5a      	adds	r2, r3, #1
 80139fa:	2030      	movs	r0, #48	; 0x30
 80139fc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013a00:	4422      	add	r2, r4
 8013a02:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013a06:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013a0a:	3302      	adds	r3, #2
 8013a0c:	e7c5      	b.n	801399a <_printf_common+0x62>
 8013a0e:	2301      	movs	r3, #1
 8013a10:	4622      	mov	r2, r4
 8013a12:	4639      	mov	r1, r7
 8013a14:	4630      	mov	r0, r6
 8013a16:	47c0      	blx	r8
 8013a18:	3001      	adds	r0, #1
 8013a1a:	d0e6      	beq.n	80139ea <_printf_common+0xb2>
 8013a1c:	f109 0901 	add.w	r9, r9, #1
 8013a20:	e7d8      	b.n	80139d4 <_printf_common+0x9c>
	...

08013a24 <_printf_i>:
 8013a24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013a28:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8013a2c:	460c      	mov	r4, r1
 8013a2e:	7e09      	ldrb	r1, [r1, #24]
 8013a30:	b085      	sub	sp, #20
 8013a32:	296e      	cmp	r1, #110	; 0x6e
 8013a34:	4617      	mov	r7, r2
 8013a36:	4606      	mov	r6, r0
 8013a38:	4698      	mov	r8, r3
 8013a3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013a3c:	f000 80b3 	beq.w	8013ba6 <_printf_i+0x182>
 8013a40:	d822      	bhi.n	8013a88 <_printf_i+0x64>
 8013a42:	2963      	cmp	r1, #99	; 0x63
 8013a44:	d036      	beq.n	8013ab4 <_printf_i+0x90>
 8013a46:	d80a      	bhi.n	8013a5e <_printf_i+0x3a>
 8013a48:	2900      	cmp	r1, #0
 8013a4a:	f000 80b9 	beq.w	8013bc0 <_printf_i+0x19c>
 8013a4e:	2958      	cmp	r1, #88	; 0x58
 8013a50:	f000 8083 	beq.w	8013b5a <_printf_i+0x136>
 8013a54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013a58:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8013a5c:	e032      	b.n	8013ac4 <_printf_i+0xa0>
 8013a5e:	2964      	cmp	r1, #100	; 0x64
 8013a60:	d001      	beq.n	8013a66 <_printf_i+0x42>
 8013a62:	2969      	cmp	r1, #105	; 0x69
 8013a64:	d1f6      	bne.n	8013a54 <_printf_i+0x30>
 8013a66:	6820      	ldr	r0, [r4, #0]
 8013a68:	6813      	ldr	r3, [r2, #0]
 8013a6a:	0605      	lsls	r5, r0, #24
 8013a6c:	f103 0104 	add.w	r1, r3, #4
 8013a70:	d52a      	bpl.n	8013ac8 <_printf_i+0xa4>
 8013a72:	681b      	ldr	r3, [r3, #0]
 8013a74:	6011      	str	r1, [r2, #0]
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	da03      	bge.n	8013a82 <_printf_i+0x5e>
 8013a7a:	222d      	movs	r2, #45	; 0x2d
 8013a7c:	425b      	negs	r3, r3
 8013a7e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8013a82:	486f      	ldr	r0, [pc, #444]	; (8013c40 <_printf_i+0x21c>)
 8013a84:	220a      	movs	r2, #10
 8013a86:	e039      	b.n	8013afc <_printf_i+0xd8>
 8013a88:	2973      	cmp	r1, #115	; 0x73
 8013a8a:	f000 809d 	beq.w	8013bc8 <_printf_i+0x1a4>
 8013a8e:	d808      	bhi.n	8013aa2 <_printf_i+0x7e>
 8013a90:	296f      	cmp	r1, #111	; 0x6f
 8013a92:	d020      	beq.n	8013ad6 <_printf_i+0xb2>
 8013a94:	2970      	cmp	r1, #112	; 0x70
 8013a96:	d1dd      	bne.n	8013a54 <_printf_i+0x30>
 8013a98:	6823      	ldr	r3, [r4, #0]
 8013a9a:	f043 0320 	orr.w	r3, r3, #32
 8013a9e:	6023      	str	r3, [r4, #0]
 8013aa0:	e003      	b.n	8013aaa <_printf_i+0x86>
 8013aa2:	2975      	cmp	r1, #117	; 0x75
 8013aa4:	d017      	beq.n	8013ad6 <_printf_i+0xb2>
 8013aa6:	2978      	cmp	r1, #120	; 0x78
 8013aa8:	d1d4      	bne.n	8013a54 <_printf_i+0x30>
 8013aaa:	2378      	movs	r3, #120	; 0x78
 8013aac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013ab0:	4864      	ldr	r0, [pc, #400]	; (8013c44 <_printf_i+0x220>)
 8013ab2:	e055      	b.n	8013b60 <_printf_i+0x13c>
 8013ab4:	6813      	ldr	r3, [r2, #0]
 8013ab6:	1d19      	adds	r1, r3, #4
 8013ab8:	681b      	ldr	r3, [r3, #0]
 8013aba:	6011      	str	r1, [r2, #0]
 8013abc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013ac0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013ac4:	2301      	movs	r3, #1
 8013ac6:	e08c      	b.n	8013be2 <_printf_i+0x1be>
 8013ac8:	681b      	ldr	r3, [r3, #0]
 8013aca:	6011      	str	r1, [r2, #0]
 8013acc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013ad0:	bf18      	it	ne
 8013ad2:	b21b      	sxthne	r3, r3
 8013ad4:	e7cf      	b.n	8013a76 <_printf_i+0x52>
 8013ad6:	6813      	ldr	r3, [r2, #0]
 8013ad8:	6825      	ldr	r5, [r4, #0]
 8013ada:	1d18      	adds	r0, r3, #4
 8013adc:	6010      	str	r0, [r2, #0]
 8013ade:	0628      	lsls	r0, r5, #24
 8013ae0:	d501      	bpl.n	8013ae6 <_printf_i+0xc2>
 8013ae2:	681b      	ldr	r3, [r3, #0]
 8013ae4:	e002      	b.n	8013aec <_printf_i+0xc8>
 8013ae6:	0668      	lsls	r0, r5, #25
 8013ae8:	d5fb      	bpl.n	8013ae2 <_printf_i+0xbe>
 8013aea:	881b      	ldrh	r3, [r3, #0]
 8013aec:	4854      	ldr	r0, [pc, #336]	; (8013c40 <_printf_i+0x21c>)
 8013aee:	296f      	cmp	r1, #111	; 0x6f
 8013af0:	bf14      	ite	ne
 8013af2:	220a      	movne	r2, #10
 8013af4:	2208      	moveq	r2, #8
 8013af6:	2100      	movs	r1, #0
 8013af8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013afc:	6865      	ldr	r5, [r4, #4]
 8013afe:	60a5      	str	r5, [r4, #8]
 8013b00:	2d00      	cmp	r5, #0
 8013b02:	f2c0 8095 	blt.w	8013c30 <_printf_i+0x20c>
 8013b06:	6821      	ldr	r1, [r4, #0]
 8013b08:	f021 0104 	bic.w	r1, r1, #4
 8013b0c:	6021      	str	r1, [r4, #0]
 8013b0e:	2b00      	cmp	r3, #0
 8013b10:	d13d      	bne.n	8013b8e <_printf_i+0x16a>
 8013b12:	2d00      	cmp	r5, #0
 8013b14:	f040 808e 	bne.w	8013c34 <_printf_i+0x210>
 8013b18:	4665      	mov	r5, ip
 8013b1a:	2a08      	cmp	r2, #8
 8013b1c:	d10b      	bne.n	8013b36 <_printf_i+0x112>
 8013b1e:	6823      	ldr	r3, [r4, #0]
 8013b20:	07db      	lsls	r3, r3, #31
 8013b22:	d508      	bpl.n	8013b36 <_printf_i+0x112>
 8013b24:	6923      	ldr	r3, [r4, #16]
 8013b26:	6862      	ldr	r2, [r4, #4]
 8013b28:	429a      	cmp	r2, r3
 8013b2a:	bfde      	ittt	le
 8013b2c:	2330      	movle	r3, #48	; 0x30
 8013b2e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013b32:	f105 35ff 	addle.w	r5, r5, #4294967295
 8013b36:	ebac 0305 	sub.w	r3, ip, r5
 8013b3a:	6123      	str	r3, [r4, #16]
 8013b3c:	f8cd 8000 	str.w	r8, [sp]
 8013b40:	463b      	mov	r3, r7
 8013b42:	aa03      	add	r2, sp, #12
 8013b44:	4621      	mov	r1, r4
 8013b46:	4630      	mov	r0, r6
 8013b48:	f7ff fef6 	bl	8013938 <_printf_common>
 8013b4c:	3001      	adds	r0, #1
 8013b4e:	d14d      	bne.n	8013bec <_printf_i+0x1c8>
 8013b50:	f04f 30ff 	mov.w	r0, #4294967295
 8013b54:	b005      	add	sp, #20
 8013b56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013b5a:	4839      	ldr	r0, [pc, #228]	; (8013c40 <_printf_i+0x21c>)
 8013b5c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8013b60:	6813      	ldr	r3, [r2, #0]
 8013b62:	6821      	ldr	r1, [r4, #0]
 8013b64:	1d1d      	adds	r5, r3, #4
 8013b66:	681b      	ldr	r3, [r3, #0]
 8013b68:	6015      	str	r5, [r2, #0]
 8013b6a:	060a      	lsls	r2, r1, #24
 8013b6c:	d50b      	bpl.n	8013b86 <_printf_i+0x162>
 8013b6e:	07ca      	lsls	r2, r1, #31
 8013b70:	bf44      	itt	mi
 8013b72:	f041 0120 	orrmi.w	r1, r1, #32
 8013b76:	6021      	strmi	r1, [r4, #0]
 8013b78:	b91b      	cbnz	r3, 8013b82 <_printf_i+0x15e>
 8013b7a:	6822      	ldr	r2, [r4, #0]
 8013b7c:	f022 0220 	bic.w	r2, r2, #32
 8013b80:	6022      	str	r2, [r4, #0]
 8013b82:	2210      	movs	r2, #16
 8013b84:	e7b7      	b.n	8013af6 <_printf_i+0xd2>
 8013b86:	064d      	lsls	r5, r1, #25
 8013b88:	bf48      	it	mi
 8013b8a:	b29b      	uxthmi	r3, r3
 8013b8c:	e7ef      	b.n	8013b6e <_printf_i+0x14a>
 8013b8e:	4665      	mov	r5, ip
 8013b90:	fbb3 f1f2 	udiv	r1, r3, r2
 8013b94:	fb02 3311 	mls	r3, r2, r1, r3
 8013b98:	5cc3      	ldrb	r3, [r0, r3]
 8013b9a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8013b9e:	460b      	mov	r3, r1
 8013ba0:	2900      	cmp	r1, #0
 8013ba2:	d1f5      	bne.n	8013b90 <_printf_i+0x16c>
 8013ba4:	e7b9      	b.n	8013b1a <_printf_i+0xf6>
 8013ba6:	6813      	ldr	r3, [r2, #0]
 8013ba8:	6825      	ldr	r5, [r4, #0]
 8013baa:	6961      	ldr	r1, [r4, #20]
 8013bac:	1d18      	adds	r0, r3, #4
 8013bae:	6010      	str	r0, [r2, #0]
 8013bb0:	0628      	lsls	r0, r5, #24
 8013bb2:	681b      	ldr	r3, [r3, #0]
 8013bb4:	d501      	bpl.n	8013bba <_printf_i+0x196>
 8013bb6:	6019      	str	r1, [r3, #0]
 8013bb8:	e002      	b.n	8013bc0 <_printf_i+0x19c>
 8013bba:	066a      	lsls	r2, r5, #25
 8013bbc:	d5fb      	bpl.n	8013bb6 <_printf_i+0x192>
 8013bbe:	8019      	strh	r1, [r3, #0]
 8013bc0:	2300      	movs	r3, #0
 8013bc2:	6123      	str	r3, [r4, #16]
 8013bc4:	4665      	mov	r5, ip
 8013bc6:	e7b9      	b.n	8013b3c <_printf_i+0x118>
 8013bc8:	6813      	ldr	r3, [r2, #0]
 8013bca:	1d19      	adds	r1, r3, #4
 8013bcc:	6011      	str	r1, [r2, #0]
 8013bce:	681d      	ldr	r5, [r3, #0]
 8013bd0:	6862      	ldr	r2, [r4, #4]
 8013bd2:	2100      	movs	r1, #0
 8013bd4:	4628      	mov	r0, r5
 8013bd6:	f7ec fb1b 	bl	8000210 <memchr>
 8013bda:	b108      	cbz	r0, 8013be0 <_printf_i+0x1bc>
 8013bdc:	1b40      	subs	r0, r0, r5
 8013bde:	6060      	str	r0, [r4, #4]
 8013be0:	6863      	ldr	r3, [r4, #4]
 8013be2:	6123      	str	r3, [r4, #16]
 8013be4:	2300      	movs	r3, #0
 8013be6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013bea:	e7a7      	b.n	8013b3c <_printf_i+0x118>
 8013bec:	6923      	ldr	r3, [r4, #16]
 8013bee:	462a      	mov	r2, r5
 8013bf0:	4639      	mov	r1, r7
 8013bf2:	4630      	mov	r0, r6
 8013bf4:	47c0      	blx	r8
 8013bf6:	3001      	adds	r0, #1
 8013bf8:	d0aa      	beq.n	8013b50 <_printf_i+0x12c>
 8013bfa:	6823      	ldr	r3, [r4, #0]
 8013bfc:	079b      	lsls	r3, r3, #30
 8013bfe:	d413      	bmi.n	8013c28 <_printf_i+0x204>
 8013c00:	68e0      	ldr	r0, [r4, #12]
 8013c02:	9b03      	ldr	r3, [sp, #12]
 8013c04:	4298      	cmp	r0, r3
 8013c06:	bfb8      	it	lt
 8013c08:	4618      	movlt	r0, r3
 8013c0a:	e7a3      	b.n	8013b54 <_printf_i+0x130>
 8013c0c:	2301      	movs	r3, #1
 8013c0e:	464a      	mov	r2, r9
 8013c10:	4639      	mov	r1, r7
 8013c12:	4630      	mov	r0, r6
 8013c14:	47c0      	blx	r8
 8013c16:	3001      	adds	r0, #1
 8013c18:	d09a      	beq.n	8013b50 <_printf_i+0x12c>
 8013c1a:	3501      	adds	r5, #1
 8013c1c:	68e3      	ldr	r3, [r4, #12]
 8013c1e:	9a03      	ldr	r2, [sp, #12]
 8013c20:	1a9b      	subs	r3, r3, r2
 8013c22:	42ab      	cmp	r3, r5
 8013c24:	dcf2      	bgt.n	8013c0c <_printf_i+0x1e8>
 8013c26:	e7eb      	b.n	8013c00 <_printf_i+0x1dc>
 8013c28:	2500      	movs	r5, #0
 8013c2a:	f104 0919 	add.w	r9, r4, #25
 8013c2e:	e7f5      	b.n	8013c1c <_printf_i+0x1f8>
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d1ac      	bne.n	8013b8e <_printf_i+0x16a>
 8013c34:	7803      	ldrb	r3, [r0, #0]
 8013c36:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013c3a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013c3e:	e76c      	b.n	8013b1a <_printf_i+0xf6>
 8013c40:	080189b4 	.word	0x080189b4
 8013c44:	080189c5 	.word	0x080189c5

08013c48 <_scanf_float>:
 8013c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c4c:	469a      	mov	sl, r3
 8013c4e:	688b      	ldr	r3, [r1, #8]
 8013c50:	4616      	mov	r6, r2
 8013c52:	1e5a      	subs	r2, r3, #1
 8013c54:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8013c58:	b087      	sub	sp, #28
 8013c5a:	bf83      	ittte	hi
 8013c5c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8013c60:	189b      	addhi	r3, r3, r2
 8013c62:	9301      	strhi	r3, [sp, #4]
 8013c64:	2300      	movls	r3, #0
 8013c66:	bf86      	itte	hi
 8013c68:	f240 135d 	movwhi	r3, #349	; 0x15d
 8013c6c:	608b      	strhi	r3, [r1, #8]
 8013c6e:	9301      	strls	r3, [sp, #4]
 8013c70:	680b      	ldr	r3, [r1, #0]
 8013c72:	4688      	mov	r8, r1
 8013c74:	f04f 0b00 	mov.w	fp, #0
 8013c78:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8013c7c:	f848 3b1c 	str.w	r3, [r8], #28
 8013c80:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8013c84:	4607      	mov	r7, r0
 8013c86:	460c      	mov	r4, r1
 8013c88:	4645      	mov	r5, r8
 8013c8a:	465a      	mov	r2, fp
 8013c8c:	46d9      	mov	r9, fp
 8013c8e:	f8cd b008 	str.w	fp, [sp, #8]
 8013c92:	68a1      	ldr	r1, [r4, #8]
 8013c94:	b181      	cbz	r1, 8013cb8 <_scanf_float+0x70>
 8013c96:	6833      	ldr	r3, [r6, #0]
 8013c98:	781b      	ldrb	r3, [r3, #0]
 8013c9a:	2b49      	cmp	r3, #73	; 0x49
 8013c9c:	d071      	beq.n	8013d82 <_scanf_float+0x13a>
 8013c9e:	d84d      	bhi.n	8013d3c <_scanf_float+0xf4>
 8013ca0:	2b39      	cmp	r3, #57	; 0x39
 8013ca2:	d840      	bhi.n	8013d26 <_scanf_float+0xde>
 8013ca4:	2b31      	cmp	r3, #49	; 0x31
 8013ca6:	f080 8088 	bcs.w	8013dba <_scanf_float+0x172>
 8013caa:	2b2d      	cmp	r3, #45	; 0x2d
 8013cac:	f000 8090 	beq.w	8013dd0 <_scanf_float+0x188>
 8013cb0:	d815      	bhi.n	8013cde <_scanf_float+0x96>
 8013cb2:	2b2b      	cmp	r3, #43	; 0x2b
 8013cb4:	f000 808c 	beq.w	8013dd0 <_scanf_float+0x188>
 8013cb8:	f1b9 0f00 	cmp.w	r9, #0
 8013cbc:	d003      	beq.n	8013cc6 <_scanf_float+0x7e>
 8013cbe:	6823      	ldr	r3, [r4, #0]
 8013cc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013cc4:	6023      	str	r3, [r4, #0]
 8013cc6:	3a01      	subs	r2, #1
 8013cc8:	2a01      	cmp	r2, #1
 8013cca:	f200 80ea 	bhi.w	8013ea2 <_scanf_float+0x25a>
 8013cce:	4545      	cmp	r5, r8
 8013cd0:	f200 80dc 	bhi.w	8013e8c <_scanf_float+0x244>
 8013cd4:	2601      	movs	r6, #1
 8013cd6:	4630      	mov	r0, r6
 8013cd8:	b007      	add	sp, #28
 8013cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013cde:	2b2e      	cmp	r3, #46	; 0x2e
 8013ce0:	f000 809f 	beq.w	8013e22 <_scanf_float+0x1da>
 8013ce4:	2b30      	cmp	r3, #48	; 0x30
 8013ce6:	d1e7      	bne.n	8013cb8 <_scanf_float+0x70>
 8013ce8:	6820      	ldr	r0, [r4, #0]
 8013cea:	f410 7f80 	tst.w	r0, #256	; 0x100
 8013cee:	d064      	beq.n	8013dba <_scanf_float+0x172>
 8013cf0:	9b01      	ldr	r3, [sp, #4]
 8013cf2:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8013cf6:	6020      	str	r0, [r4, #0]
 8013cf8:	f109 0901 	add.w	r9, r9, #1
 8013cfc:	b11b      	cbz	r3, 8013d06 <_scanf_float+0xbe>
 8013cfe:	3b01      	subs	r3, #1
 8013d00:	3101      	adds	r1, #1
 8013d02:	9301      	str	r3, [sp, #4]
 8013d04:	60a1      	str	r1, [r4, #8]
 8013d06:	68a3      	ldr	r3, [r4, #8]
 8013d08:	3b01      	subs	r3, #1
 8013d0a:	60a3      	str	r3, [r4, #8]
 8013d0c:	6923      	ldr	r3, [r4, #16]
 8013d0e:	3301      	adds	r3, #1
 8013d10:	6123      	str	r3, [r4, #16]
 8013d12:	6873      	ldr	r3, [r6, #4]
 8013d14:	3b01      	subs	r3, #1
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	6073      	str	r3, [r6, #4]
 8013d1a:	f340 80ac 	ble.w	8013e76 <_scanf_float+0x22e>
 8013d1e:	6833      	ldr	r3, [r6, #0]
 8013d20:	3301      	adds	r3, #1
 8013d22:	6033      	str	r3, [r6, #0]
 8013d24:	e7b5      	b.n	8013c92 <_scanf_float+0x4a>
 8013d26:	2b45      	cmp	r3, #69	; 0x45
 8013d28:	f000 8085 	beq.w	8013e36 <_scanf_float+0x1ee>
 8013d2c:	2b46      	cmp	r3, #70	; 0x46
 8013d2e:	d06a      	beq.n	8013e06 <_scanf_float+0x1be>
 8013d30:	2b41      	cmp	r3, #65	; 0x41
 8013d32:	d1c1      	bne.n	8013cb8 <_scanf_float+0x70>
 8013d34:	2a01      	cmp	r2, #1
 8013d36:	d1bf      	bne.n	8013cb8 <_scanf_float+0x70>
 8013d38:	2202      	movs	r2, #2
 8013d3a:	e046      	b.n	8013dca <_scanf_float+0x182>
 8013d3c:	2b65      	cmp	r3, #101	; 0x65
 8013d3e:	d07a      	beq.n	8013e36 <_scanf_float+0x1ee>
 8013d40:	d818      	bhi.n	8013d74 <_scanf_float+0x12c>
 8013d42:	2b54      	cmp	r3, #84	; 0x54
 8013d44:	d066      	beq.n	8013e14 <_scanf_float+0x1cc>
 8013d46:	d811      	bhi.n	8013d6c <_scanf_float+0x124>
 8013d48:	2b4e      	cmp	r3, #78	; 0x4e
 8013d4a:	d1b5      	bne.n	8013cb8 <_scanf_float+0x70>
 8013d4c:	2a00      	cmp	r2, #0
 8013d4e:	d146      	bne.n	8013dde <_scanf_float+0x196>
 8013d50:	f1b9 0f00 	cmp.w	r9, #0
 8013d54:	d145      	bne.n	8013de2 <_scanf_float+0x19a>
 8013d56:	6821      	ldr	r1, [r4, #0]
 8013d58:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8013d5c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8013d60:	d13f      	bne.n	8013de2 <_scanf_float+0x19a>
 8013d62:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013d66:	6021      	str	r1, [r4, #0]
 8013d68:	2201      	movs	r2, #1
 8013d6a:	e02e      	b.n	8013dca <_scanf_float+0x182>
 8013d6c:	2b59      	cmp	r3, #89	; 0x59
 8013d6e:	d01e      	beq.n	8013dae <_scanf_float+0x166>
 8013d70:	2b61      	cmp	r3, #97	; 0x61
 8013d72:	e7de      	b.n	8013d32 <_scanf_float+0xea>
 8013d74:	2b6e      	cmp	r3, #110	; 0x6e
 8013d76:	d0e9      	beq.n	8013d4c <_scanf_float+0x104>
 8013d78:	d815      	bhi.n	8013da6 <_scanf_float+0x15e>
 8013d7a:	2b66      	cmp	r3, #102	; 0x66
 8013d7c:	d043      	beq.n	8013e06 <_scanf_float+0x1be>
 8013d7e:	2b69      	cmp	r3, #105	; 0x69
 8013d80:	d19a      	bne.n	8013cb8 <_scanf_float+0x70>
 8013d82:	f1bb 0f00 	cmp.w	fp, #0
 8013d86:	d138      	bne.n	8013dfa <_scanf_float+0x1b2>
 8013d88:	f1b9 0f00 	cmp.w	r9, #0
 8013d8c:	d197      	bne.n	8013cbe <_scanf_float+0x76>
 8013d8e:	6821      	ldr	r1, [r4, #0]
 8013d90:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8013d94:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8013d98:	d195      	bne.n	8013cc6 <_scanf_float+0x7e>
 8013d9a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013d9e:	6021      	str	r1, [r4, #0]
 8013da0:	f04f 0b01 	mov.w	fp, #1
 8013da4:	e011      	b.n	8013dca <_scanf_float+0x182>
 8013da6:	2b74      	cmp	r3, #116	; 0x74
 8013da8:	d034      	beq.n	8013e14 <_scanf_float+0x1cc>
 8013daa:	2b79      	cmp	r3, #121	; 0x79
 8013dac:	d184      	bne.n	8013cb8 <_scanf_float+0x70>
 8013dae:	f1bb 0f07 	cmp.w	fp, #7
 8013db2:	d181      	bne.n	8013cb8 <_scanf_float+0x70>
 8013db4:	f04f 0b08 	mov.w	fp, #8
 8013db8:	e007      	b.n	8013dca <_scanf_float+0x182>
 8013dba:	eb12 0f0b 	cmn.w	r2, fp
 8013dbe:	f47f af7b 	bne.w	8013cb8 <_scanf_float+0x70>
 8013dc2:	6821      	ldr	r1, [r4, #0]
 8013dc4:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8013dc8:	6021      	str	r1, [r4, #0]
 8013dca:	702b      	strb	r3, [r5, #0]
 8013dcc:	3501      	adds	r5, #1
 8013dce:	e79a      	b.n	8013d06 <_scanf_float+0xbe>
 8013dd0:	6821      	ldr	r1, [r4, #0]
 8013dd2:	0608      	lsls	r0, r1, #24
 8013dd4:	f57f af70 	bpl.w	8013cb8 <_scanf_float+0x70>
 8013dd8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8013ddc:	e7f4      	b.n	8013dc8 <_scanf_float+0x180>
 8013dde:	2a02      	cmp	r2, #2
 8013de0:	d047      	beq.n	8013e72 <_scanf_float+0x22a>
 8013de2:	f1bb 0f01 	cmp.w	fp, #1
 8013de6:	d003      	beq.n	8013df0 <_scanf_float+0x1a8>
 8013de8:	f1bb 0f04 	cmp.w	fp, #4
 8013dec:	f47f af64 	bne.w	8013cb8 <_scanf_float+0x70>
 8013df0:	f10b 0b01 	add.w	fp, fp, #1
 8013df4:	fa5f fb8b 	uxtb.w	fp, fp
 8013df8:	e7e7      	b.n	8013dca <_scanf_float+0x182>
 8013dfa:	f1bb 0f03 	cmp.w	fp, #3
 8013dfe:	d0f7      	beq.n	8013df0 <_scanf_float+0x1a8>
 8013e00:	f1bb 0f05 	cmp.w	fp, #5
 8013e04:	e7f2      	b.n	8013dec <_scanf_float+0x1a4>
 8013e06:	f1bb 0f02 	cmp.w	fp, #2
 8013e0a:	f47f af55 	bne.w	8013cb8 <_scanf_float+0x70>
 8013e0e:	f04f 0b03 	mov.w	fp, #3
 8013e12:	e7da      	b.n	8013dca <_scanf_float+0x182>
 8013e14:	f1bb 0f06 	cmp.w	fp, #6
 8013e18:	f47f af4e 	bne.w	8013cb8 <_scanf_float+0x70>
 8013e1c:	f04f 0b07 	mov.w	fp, #7
 8013e20:	e7d3      	b.n	8013dca <_scanf_float+0x182>
 8013e22:	6821      	ldr	r1, [r4, #0]
 8013e24:	0588      	lsls	r0, r1, #22
 8013e26:	f57f af47 	bpl.w	8013cb8 <_scanf_float+0x70>
 8013e2a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8013e2e:	6021      	str	r1, [r4, #0]
 8013e30:	f8cd 9008 	str.w	r9, [sp, #8]
 8013e34:	e7c9      	b.n	8013dca <_scanf_float+0x182>
 8013e36:	6821      	ldr	r1, [r4, #0]
 8013e38:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8013e3c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8013e40:	d006      	beq.n	8013e50 <_scanf_float+0x208>
 8013e42:	0548      	lsls	r0, r1, #21
 8013e44:	f57f af38 	bpl.w	8013cb8 <_scanf_float+0x70>
 8013e48:	f1b9 0f00 	cmp.w	r9, #0
 8013e4c:	f43f af3b 	beq.w	8013cc6 <_scanf_float+0x7e>
 8013e50:	0588      	lsls	r0, r1, #22
 8013e52:	bf58      	it	pl
 8013e54:	9802      	ldrpl	r0, [sp, #8]
 8013e56:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8013e5a:	bf58      	it	pl
 8013e5c:	eba9 0000 	subpl.w	r0, r9, r0
 8013e60:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8013e64:	bf58      	it	pl
 8013e66:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8013e6a:	6021      	str	r1, [r4, #0]
 8013e6c:	f04f 0900 	mov.w	r9, #0
 8013e70:	e7ab      	b.n	8013dca <_scanf_float+0x182>
 8013e72:	2203      	movs	r2, #3
 8013e74:	e7a9      	b.n	8013dca <_scanf_float+0x182>
 8013e76:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013e7a:	9205      	str	r2, [sp, #20]
 8013e7c:	4631      	mov	r1, r6
 8013e7e:	4638      	mov	r0, r7
 8013e80:	4798      	blx	r3
 8013e82:	9a05      	ldr	r2, [sp, #20]
 8013e84:	2800      	cmp	r0, #0
 8013e86:	f43f af04 	beq.w	8013c92 <_scanf_float+0x4a>
 8013e8a:	e715      	b.n	8013cb8 <_scanf_float+0x70>
 8013e8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013e90:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013e94:	4632      	mov	r2, r6
 8013e96:	4638      	mov	r0, r7
 8013e98:	4798      	blx	r3
 8013e9a:	6923      	ldr	r3, [r4, #16]
 8013e9c:	3b01      	subs	r3, #1
 8013e9e:	6123      	str	r3, [r4, #16]
 8013ea0:	e715      	b.n	8013cce <_scanf_float+0x86>
 8013ea2:	f10b 33ff 	add.w	r3, fp, #4294967295
 8013ea6:	2b06      	cmp	r3, #6
 8013ea8:	d80a      	bhi.n	8013ec0 <_scanf_float+0x278>
 8013eaa:	f1bb 0f02 	cmp.w	fp, #2
 8013eae:	d968      	bls.n	8013f82 <_scanf_float+0x33a>
 8013eb0:	f1ab 0b03 	sub.w	fp, fp, #3
 8013eb4:	fa5f fb8b 	uxtb.w	fp, fp
 8013eb8:	eba5 0b0b 	sub.w	fp, r5, fp
 8013ebc:	455d      	cmp	r5, fp
 8013ebe:	d14b      	bne.n	8013f58 <_scanf_float+0x310>
 8013ec0:	6823      	ldr	r3, [r4, #0]
 8013ec2:	05da      	lsls	r2, r3, #23
 8013ec4:	d51f      	bpl.n	8013f06 <_scanf_float+0x2be>
 8013ec6:	055b      	lsls	r3, r3, #21
 8013ec8:	d468      	bmi.n	8013f9c <_scanf_float+0x354>
 8013eca:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8013ece:	6923      	ldr	r3, [r4, #16]
 8013ed0:	2965      	cmp	r1, #101	; 0x65
 8013ed2:	f103 33ff 	add.w	r3, r3, #4294967295
 8013ed6:	f105 3bff 	add.w	fp, r5, #4294967295
 8013eda:	6123      	str	r3, [r4, #16]
 8013edc:	d00d      	beq.n	8013efa <_scanf_float+0x2b2>
 8013ede:	2945      	cmp	r1, #69	; 0x45
 8013ee0:	d00b      	beq.n	8013efa <_scanf_float+0x2b2>
 8013ee2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013ee6:	4632      	mov	r2, r6
 8013ee8:	4638      	mov	r0, r7
 8013eea:	4798      	blx	r3
 8013eec:	6923      	ldr	r3, [r4, #16]
 8013eee:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8013ef2:	3b01      	subs	r3, #1
 8013ef4:	f1a5 0b02 	sub.w	fp, r5, #2
 8013ef8:	6123      	str	r3, [r4, #16]
 8013efa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013efe:	4632      	mov	r2, r6
 8013f00:	4638      	mov	r0, r7
 8013f02:	4798      	blx	r3
 8013f04:	465d      	mov	r5, fp
 8013f06:	6826      	ldr	r6, [r4, #0]
 8013f08:	f016 0610 	ands.w	r6, r6, #16
 8013f0c:	d17a      	bne.n	8014004 <_scanf_float+0x3bc>
 8013f0e:	702e      	strb	r6, [r5, #0]
 8013f10:	6823      	ldr	r3, [r4, #0]
 8013f12:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8013f16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013f1a:	d142      	bne.n	8013fa2 <_scanf_float+0x35a>
 8013f1c:	9b02      	ldr	r3, [sp, #8]
 8013f1e:	eba9 0303 	sub.w	r3, r9, r3
 8013f22:	425a      	negs	r2, r3
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	d149      	bne.n	8013fbc <_scanf_float+0x374>
 8013f28:	2200      	movs	r2, #0
 8013f2a:	4641      	mov	r1, r8
 8013f2c:	4638      	mov	r0, r7
 8013f2e:	f000 ffdf 	bl	8014ef0 <_strtod_r>
 8013f32:	6825      	ldr	r5, [r4, #0]
 8013f34:	f8da 3000 	ldr.w	r3, [sl]
 8013f38:	f015 0f02 	tst.w	r5, #2
 8013f3c:	f103 0204 	add.w	r2, r3, #4
 8013f40:	ec59 8b10 	vmov	r8, r9, d0
 8013f44:	f8ca 2000 	str.w	r2, [sl]
 8013f48:	d043      	beq.n	8013fd2 <_scanf_float+0x38a>
 8013f4a:	681b      	ldr	r3, [r3, #0]
 8013f4c:	e9c3 8900 	strd	r8, r9, [r3]
 8013f50:	68e3      	ldr	r3, [r4, #12]
 8013f52:	3301      	adds	r3, #1
 8013f54:	60e3      	str	r3, [r4, #12]
 8013f56:	e6be      	b.n	8013cd6 <_scanf_float+0x8e>
 8013f58:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013f5c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013f60:	4632      	mov	r2, r6
 8013f62:	4638      	mov	r0, r7
 8013f64:	4798      	blx	r3
 8013f66:	6923      	ldr	r3, [r4, #16]
 8013f68:	3b01      	subs	r3, #1
 8013f6a:	6123      	str	r3, [r4, #16]
 8013f6c:	e7a6      	b.n	8013ebc <_scanf_float+0x274>
 8013f6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013f72:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013f76:	4632      	mov	r2, r6
 8013f78:	4638      	mov	r0, r7
 8013f7a:	4798      	blx	r3
 8013f7c:	6923      	ldr	r3, [r4, #16]
 8013f7e:	3b01      	subs	r3, #1
 8013f80:	6123      	str	r3, [r4, #16]
 8013f82:	4545      	cmp	r5, r8
 8013f84:	d8f3      	bhi.n	8013f6e <_scanf_float+0x326>
 8013f86:	e6a5      	b.n	8013cd4 <_scanf_float+0x8c>
 8013f88:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013f8c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8013f90:	4632      	mov	r2, r6
 8013f92:	4638      	mov	r0, r7
 8013f94:	4798      	blx	r3
 8013f96:	6923      	ldr	r3, [r4, #16]
 8013f98:	3b01      	subs	r3, #1
 8013f9a:	6123      	str	r3, [r4, #16]
 8013f9c:	4545      	cmp	r5, r8
 8013f9e:	d8f3      	bhi.n	8013f88 <_scanf_float+0x340>
 8013fa0:	e698      	b.n	8013cd4 <_scanf_float+0x8c>
 8013fa2:	9b03      	ldr	r3, [sp, #12]
 8013fa4:	2b00      	cmp	r3, #0
 8013fa6:	d0bf      	beq.n	8013f28 <_scanf_float+0x2e0>
 8013fa8:	9904      	ldr	r1, [sp, #16]
 8013faa:	230a      	movs	r3, #10
 8013fac:	4632      	mov	r2, r6
 8013fae:	3101      	adds	r1, #1
 8013fb0:	4638      	mov	r0, r7
 8013fb2:	f001 f829 	bl	8015008 <_strtol_r>
 8013fb6:	9b03      	ldr	r3, [sp, #12]
 8013fb8:	9d04      	ldr	r5, [sp, #16]
 8013fba:	1ac2      	subs	r2, r0, r3
 8013fbc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8013fc0:	429d      	cmp	r5, r3
 8013fc2:	bf28      	it	cs
 8013fc4:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8013fc8:	490f      	ldr	r1, [pc, #60]	; (8014008 <_scanf_float+0x3c0>)
 8013fca:	4628      	mov	r0, r5
 8013fcc:	f000 f8e8 	bl	80141a0 <siprintf>
 8013fd0:	e7aa      	b.n	8013f28 <_scanf_float+0x2e0>
 8013fd2:	f015 0504 	ands.w	r5, r5, #4
 8013fd6:	d1b8      	bne.n	8013f4a <_scanf_float+0x302>
 8013fd8:	681f      	ldr	r7, [r3, #0]
 8013fda:	ee10 2a10 	vmov	r2, s0
 8013fde:	464b      	mov	r3, r9
 8013fe0:	ee10 0a10 	vmov	r0, s0
 8013fe4:	4649      	mov	r1, r9
 8013fe6:	f7ec fdb9 	bl	8000b5c <__aeabi_dcmpun>
 8013fea:	b128      	cbz	r0, 8013ff8 <_scanf_float+0x3b0>
 8013fec:	4628      	mov	r0, r5
 8013fee:	f000 f89d 	bl	801412c <nanf>
 8013ff2:	ed87 0a00 	vstr	s0, [r7]
 8013ff6:	e7ab      	b.n	8013f50 <_scanf_float+0x308>
 8013ff8:	4640      	mov	r0, r8
 8013ffa:	4649      	mov	r1, r9
 8013ffc:	f7ec fe0c 	bl	8000c18 <__aeabi_d2f>
 8014000:	6038      	str	r0, [r7, #0]
 8014002:	e7a5      	b.n	8013f50 <_scanf_float+0x308>
 8014004:	2600      	movs	r6, #0
 8014006:	e666      	b.n	8013cd6 <_scanf_float+0x8e>
 8014008:	080189d6 	.word	0x080189d6

0801400c <iprintf>:
 801400c:	b40f      	push	{r0, r1, r2, r3}
 801400e:	4b0a      	ldr	r3, [pc, #40]	; (8014038 <iprintf+0x2c>)
 8014010:	b513      	push	{r0, r1, r4, lr}
 8014012:	681c      	ldr	r4, [r3, #0]
 8014014:	b124      	cbz	r4, 8014020 <iprintf+0x14>
 8014016:	69a3      	ldr	r3, [r4, #24]
 8014018:	b913      	cbnz	r3, 8014020 <iprintf+0x14>
 801401a:	4620      	mov	r0, r4
 801401c:	f002 f83c 	bl	8016098 <__sinit>
 8014020:	ab05      	add	r3, sp, #20
 8014022:	9a04      	ldr	r2, [sp, #16]
 8014024:	68a1      	ldr	r1, [r4, #8]
 8014026:	9301      	str	r3, [sp, #4]
 8014028:	4620      	mov	r0, r4
 801402a:	f003 fc73 	bl	8017914 <_vfiprintf_r>
 801402e:	b002      	add	sp, #8
 8014030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014034:	b004      	add	sp, #16
 8014036:	4770      	bx	lr
 8014038:	2000000c 	.word	0x2000000c

0801403c <putchar>:
 801403c:	b538      	push	{r3, r4, r5, lr}
 801403e:	4b08      	ldr	r3, [pc, #32]	; (8014060 <putchar+0x24>)
 8014040:	681c      	ldr	r4, [r3, #0]
 8014042:	4605      	mov	r5, r0
 8014044:	b124      	cbz	r4, 8014050 <putchar+0x14>
 8014046:	69a3      	ldr	r3, [r4, #24]
 8014048:	b913      	cbnz	r3, 8014050 <putchar+0x14>
 801404a:	4620      	mov	r0, r4
 801404c:	f002 f824 	bl	8016098 <__sinit>
 8014050:	68a2      	ldr	r2, [r4, #8]
 8014052:	4629      	mov	r1, r5
 8014054:	4620      	mov	r0, r4
 8014056:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801405a:	f003 bec9 	b.w	8017df0 <_putc_r>
 801405e:	bf00      	nop
 8014060:	2000000c 	.word	0x2000000c

08014064 <_puts_r>:
 8014064:	b570      	push	{r4, r5, r6, lr}
 8014066:	460e      	mov	r6, r1
 8014068:	4605      	mov	r5, r0
 801406a:	b118      	cbz	r0, 8014074 <_puts_r+0x10>
 801406c:	6983      	ldr	r3, [r0, #24]
 801406e:	b90b      	cbnz	r3, 8014074 <_puts_r+0x10>
 8014070:	f002 f812 	bl	8016098 <__sinit>
 8014074:	69ab      	ldr	r3, [r5, #24]
 8014076:	68ac      	ldr	r4, [r5, #8]
 8014078:	b913      	cbnz	r3, 8014080 <_puts_r+0x1c>
 801407a:	4628      	mov	r0, r5
 801407c:	f002 f80c 	bl	8016098 <__sinit>
 8014080:	4b23      	ldr	r3, [pc, #140]	; (8014110 <_puts_r+0xac>)
 8014082:	429c      	cmp	r4, r3
 8014084:	d117      	bne.n	80140b6 <_puts_r+0x52>
 8014086:	686c      	ldr	r4, [r5, #4]
 8014088:	89a3      	ldrh	r3, [r4, #12]
 801408a:	071b      	lsls	r3, r3, #28
 801408c:	d51d      	bpl.n	80140ca <_puts_r+0x66>
 801408e:	6923      	ldr	r3, [r4, #16]
 8014090:	b1db      	cbz	r3, 80140ca <_puts_r+0x66>
 8014092:	3e01      	subs	r6, #1
 8014094:	68a3      	ldr	r3, [r4, #8]
 8014096:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801409a:	3b01      	subs	r3, #1
 801409c:	60a3      	str	r3, [r4, #8]
 801409e:	b9e9      	cbnz	r1, 80140dc <_puts_r+0x78>
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	da2e      	bge.n	8014102 <_puts_r+0x9e>
 80140a4:	4622      	mov	r2, r4
 80140a6:	210a      	movs	r1, #10
 80140a8:	4628      	mov	r0, r5
 80140aa:	f000 ffdf 	bl	801506c <__swbuf_r>
 80140ae:	3001      	adds	r0, #1
 80140b0:	d011      	beq.n	80140d6 <_puts_r+0x72>
 80140b2:	200a      	movs	r0, #10
 80140b4:	e011      	b.n	80140da <_puts_r+0x76>
 80140b6:	4b17      	ldr	r3, [pc, #92]	; (8014114 <_puts_r+0xb0>)
 80140b8:	429c      	cmp	r4, r3
 80140ba:	d101      	bne.n	80140c0 <_puts_r+0x5c>
 80140bc:	68ac      	ldr	r4, [r5, #8]
 80140be:	e7e3      	b.n	8014088 <_puts_r+0x24>
 80140c0:	4b15      	ldr	r3, [pc, #84]	; (8014118 <_puts_r+0xb4>)
 80140c2:	429c      	cmp	r4, r3
 80140c4:	bf08      	it	eq
 80140c6:	68ec      	ldreq	r4, [r5, #12]
 80140c8:	e7de      	b.n	8014088 <_puts_r+0x24>
 80140ca:	4621      	mov	r1, r4
 80140cc:	4628      	mov	r0, r5
 80140ce:	f001 f831 	bl	8015134 <__swsetup_r>
 80140d2:	2800      	cmp	r0, #0
 80140d4:	d0dd      	beq.n	8014092 <_puts_r+0x2e>
 80140d6:	f04f 30ff 	mov.w	r0, #4294967295
 80140da:	bd70      	pop	{r4, r5, r6, pc}
 80140dc:	2b00      	cmp	r3, #0
 80140de:	da04      	bge.n	80140ea <_puts_r+0x86>
 80140e0:	69a2      	ldr	r2, [r4, #24]
 80140e2:	429a      	cmp	r2, r3
 80140e4:	dc06      	bgt.n	80140f4 <_puts_r+0x90>
 80140e6:	290a      	cmp	r1, #10
 80140e8:	d004      	beq.n	80140f4 <_puts_r+0x90>
 80140ea:	6823      	ldr	r3, [r4, #0]
 80140ec:	1c5a      	adds	r2, r3, #1
 80140ee:	6022      	str	r2, [r4, #0]
 80140f0:	7019      	strb	r1, [r3, #0]
 80140f2:	e7cf      	b.n	8014094 <_puts_r+0x30>
 80140f4:	4622      	mov	r2, r4
 80140f6:	4628      	mov	r0, r5
 80140f8:	f000 ffb8 	bl	801506c <__swbuf_r>
 80140fc:	3001      	adds	r0, #1
 80140fe:	d1c9      	bne.n	8014094 <_puts_r+0x30>
 8014100:	e7e9      	b.n	80140d6 <_puts_r+0x72>
 8014102:	6823      	ldr	r3, [r4, #0]
 8014104:	200a      	movs	r0, #10
 8014106:	1c5a      	adds	r2, r3, #1
 8014108:	6022      	str	r2, [r4, #0]
 801410a:	7018      	strb	r0, [r3, #0]
 801410c:	e7e5      	b.n	80140da <_puts_r+0x76>
 801410e:	bf00      	nop
 8014110:	08018a60 	.word	0x08018a60
 8014114:	08018a80 	.word	0x08018a80
 8014118:	08018a40 	.word	0x08018a40

0801411c <puts>:
 801411c:	4b02      	ldr	r3, [pc, #8]	; (8014128 <puts+0xc>)
 801411e:	4601      	mov	r1, r0
 8014120:	6818      	ldr	r0, [r3, #0]
 8014122:	f7ff bf9f 	b.w	8014064 <_puts_r>
 8014126:	bf00      	nop
 8014128:	2000000c 	.word	0x2000000c

0801412c <nanf>:
 801412c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014134 <nanf+0x8>
 8014130:	4770      	bx	lr
 8014132:	bf00      	nop
 8014134:	7fc00000 	.word	0x7fc00000

08014138 <sniprintf>:
 8014138:	b40c      	push	{r2, r3}
 801413a:	b530      	push	{r4, r5, lr}
 801413c:	4b17      	ldr	r3, [pc, #92]	; (801419c <sniprintf+0x64>)
 801413e:	1e0c      	subs	r4, r1, #0
 8014140:	b09d      	sub	sp, #116	; 0x74
 8014142:	681d      	ldr	r5, [r3, #0]
 8014144:	da08      	bge.n	8014158 <sniprintf+0x20>
 8014146:	238b      	movs	r3, #139	; 0x8b
 8014148:	602b      	str	r3, [r5, #0]
 801414a:	f04f 30ff 	mov.w	r0, #4294967295
 801414e:	b01d      	add	sp, #116	; 0x74
 8014150:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014154:	b002      	add	sp, #8
 8014156:	4770      	bx	lr
 8014158:	f44f 7302 	mov.w	r3, #520	; 0x208
 801415c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014160:	bf14      	ite	ne
 8014162:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014166:	4623      	moveq	r3, r4
 8014168:	9304      	str	r3, [sp, #16]
 801416a:	9307      	str	r3, [sp, #28]
 801416c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014170:	9002      	str	r0, [sp, #8]
 8014172:	9006      	str	r0, [sp, #24]
 8014174:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014178:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801417a:	ab21      	add	r3, sp, #132	; 0x84
 801417c:	a902      	add	r1, sp, #8
 801417e:	4628      	mov	r0, r5
 8014180:	9301      	str	r3, [sp, #4]
 8014182:	f003 f8fb 	bl	801737c <_svfiprintf_r>
 8014186:	1c43      	adds	r3, r0, #1
 8014188:	bfbc      	itt	lt
 801418a:	238b      	movlt	r3, #139	; 0x8b
 801418c:	602b      	strlt	r3, [r5, #0]
 801418e:	2c00      	cmp	r4, #0
 8014190:	d0dd      	beq.n	801414e <sniprintf+0x16>
 8014192:	9b02      	ldr	r3, [sp, #8]
 8014194:	2200      	movs	r2, #0
 8014196:	701a      	strb	r2, [r3, #0]
 8014198:	e7d9      	b.n	801414e <sniprintf+0x16>
 801419a:	bf00      	nop
 801419c:	2000000c 	.word	0x2000000c

080141a0 <siprintf>:
 80141a0:	b40e      	push	{r1, r2, r3}
 80141a2:	b500      	push	{lr}
 80141a4:	b09c      	sub	sp, #112	; 0x70
 80141a6:	ab1d      	add	r3, sp, #116	; 0x74
 80141a8:	9002      	str	r0, [sp, #8]
 80141aa:	9006      	str	r0, [sp, #24]
 80141ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80141b0:	4809      	ldr	r0, [pc, #36]	; (80141d8 <siprintf+0x38>)
 80141b2:	9107      	str	r1, [sp, #28]
 80141b4:	9104      	str	r1, [sp, #16]
 80141b6:	4909      	ldr	r1, [pc, #36]	; (80141dc <siprintf+0x3c>)
 80141b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80141bc:	9105      	str	r1, [sp, #20]
 80141be:	6800      	ldr	r0, [r0, #0]
 80141c0:	9301      	str	r3, [sp, #4]
 80141c2:	a902      	add	r1, sp, #8
 80141c4:	f003 f8da 	bl	801737c <_svfiprintf_r>
 80141c8:	9b02      	ldr	r3, [sp, #8]
 80141ca:	2200      	movs	r2, #0
 80141cc:	701a      	strb	r2, [r3, #0]
 80141ce:	b01c      	add	sp, #112	; 0x70
 80141d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80141d4:	b003      	add	sp, #12
 80141d6:	4770      	bx	lr
 80141d8:	2000000c 	.word	0x2000000c
 80141dc:	ffff0208 	.word	0xffff0208

080141e0 <siscanf>:
 80141e0:	b40e      	push	{r1, r2, r3}
 80141e2:	b530      	push	{r4, r5, lr}
 80141e4:	b09c      	sub	sp, #112	; 0x70
 80141e6:	ac1f      	add	r4, sp, #124	; 0x7c
 80141e8:	f44f 7201 	mov.w	r2, #516	; 0x204
 80141ec:	f854 5b04 	ldr.w	r5, [r4], #4
 80141f0:	f8ad 2014 	strh.w	r2, [sp, #20]
 80141f4:	9002      	str	r0, [sp, #8]
 80141f6:	9006      	str	r0, [sp, #24]
 80141f8:	f7ec f802 	bl	8000200 <strlen>
 80141fc:	4b0b      	ldr	r3, [pc, #44]	; (801422c <siscanf+0x4c>)
 80141fe:	9003      	str	r0, [sp, #12]
 8014200:	9007      	str	r0, [sp, #28]
 8014202:	930b      	str	r3, [sp, #44]	; 0x2c
 8014204:	480a      	ldr	r0, [pc, #40]	; (8014230 <siscanf+0x50>)
 8014206:	9401      	str	r4, [sp, #4]
 8014208:	2300      	movs	r3, #0
 801420a:	930f      	str	r3, [sp, #60]	; 0x3c
 801420c:	9314      	str	r3, [sp, #80]	; 0x50
 801420e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014212:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014216:	462a      	mov	r2, r5
 8014218:	4623      	mov	r3, r4
 801421a:	a902      	add	r1, sp, #8
 801421c:	6800      	ldr	r0, [r0, #0]
 801421e:	f003 f9ff 	bl	8017620 <__ssvfiscanf_r>
 8014222:	b01c      	add	sp, #112	; 0x70
 8014224:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014228:	b003      	add	sp, #12
 801422a:	4770      	bx	lr
 801422c:	08014257 	.word	0x08014257
 8014230:	2000000c 	.word	0x2000000c

08014234 <__sread>:
 8014234:	b510      	push	{r4, lr}
 8014236:	460c      	mov	r4, r1
 8014238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801423c:	f003 fe0e 	bl	8017e5c <_read_r>
 8014240:	2800      	cmp	r0, #0
 8014242:	bfab      	itete	ge
 8014244:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014246:	89a3      	ldrhlt	r3, [r4, #12]
 8014248:	181b      	addge	r3, r3, r0
 801424a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801424e:	bfac      	ite	ge
 8014250:	6563      	strge	r3, [r4, #84]	; 0x54
 8014252:	81a3      	strhlt	r3, [r4, #12]
 8014254:	bd10      	pop	{r4, pc}

08014256 <__seofread>:
 8014256:	2000      	movs	r0, #0
 8014258:	4770      	bx	lr

0801425a <__swrite>:
 801425a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801425e:	461f      	mov	r7, r3
 8014260:	898b      	ldrh	r3, [r1, #12]
 8014262:	05db      	lsls	r3, r3, #23
 8014264:	4605      	mov	r5, r0
 8014266:	460c      	mov	r4, r1
 8014268:	4616      	mov	r6, r2
 801426a:	d505      	bpl.n	8014278 <__swrite+0x1e>
 801426c:	2302      	movs	r3, #2
 801426e:	2200      	movs	r2, #0
 8014270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014274:	f002 fae2 	bl	801683c <_lseek_r>
 8014278:	89a3      	ldrh	r3, [r4, #12]
 801427a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801427e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014282:	81a3      	strh	r3, [r4, #12]
 8014284:	4632      	mov	r2, r6
 8014286:	463b      	mov	r3, r7
 8014288:	4628      	mov	r0, r5
 801428a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801428e:	f000 bf3f 	b.w	8015110 <_write_r>

08014292 <__sseek>:
 8014292:	b510      	push	{r4, lr}
 8014294:	460c      	mov	r4, r1
 8014296:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801429a:	f002 facf 	bl	801683c <_lseek_r>
 801429e:	1c43      	adds	r3, r0, #1
 80142a0:	89a3      	ldrh	r3, [r4, #12]
 80142a2:	bf15      	itete	ne
 80142a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80142a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80142aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80142ae:	81a3      	strheq	r3, [r4, #12]
 80142b0:	bf18      	it	ne
 80142b2:	81a3      	strhne	r3, [r4, #12]
 80142b4:	bd10      	pop	{r4, pc}

080142b6 <__sclose>:
 80142b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80142ba:	f000 bfa9 	b.w	8015210 <_close_r>

080142be <strcpy>:
 80142be:	4603      	mov	r3, r0
 80142c0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80142c4:	f803 2b01 	strb.w	r2, [r3], #1
 80142c8:	2a00      	cmp	r2, #0
 80142ca:	d1f9      	bne.n	80142c0 <strcpy+0x2>
 80142cc:	4770      	bx	lr

080142ce <sulp>:
 80142ce:	b570      	push	{r4, r5, r6, lr}
 80142d0:	4604      	mov	r4, r0
 80142d2:	460d      	mov	r5, r1
 80142d4:	ec45 4b10 	vmov	d0, r4, r5
 80142d8:	4616      	mov	r6, r2
 80142da:	f002 fe0b 	bl	8016ef4 <__ulp>
 80142de:	ec51 0b10 	vmov	r0, r1, d0
 80142e2:	b17e      	cbz	r6, 8014304 <sulp+0x36>
 80142e4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80142e8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80142ec:	2b00      	cmp	r3, #0
 80142ee:	dd09      	ble.n	8014304 <sulp+0x36>
 80142f0:	051b      	lsls	r3, r3, #20
 80142f2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80142f6:	2400      	movs	r4, #0
 80142f8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80142fc:	4622      	mov	r2, r4
 80142fe:	462b      	mov	r3, r5
 8014300:	f7ec f992 	bl	8000628 <__aeabi_dmul>
 8014304:	bd70      	pop	{r4, r5, r6, pc}
	...

08014308 <_strtod_l>:
 8014308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801430c:	461f      	mov	r7, r3
 801430e:	b0a1      	sub	sp, #132	; 0x84
 8014310:	2300      	movs	r3, #0
 8014312:	4681      	mov	r9, r0
 8014314:	4638      	mov	r0, r7
 8014316:	460e      	mov	r6, r1
 8014318:	9217      	str	r2, [sp, #92]	; 0x5c
 801431a:	931c      	str	r3, [sp, #112]	; 0x70
 801431c:	f002 fa7e 	bl	801681c <__localeconv_l>
 8014320:	4680      	mov	r8, r0
 8014322:	6800      	ldr	r0, [r0, #0]
 8014324:	f7eb ff6c 	bl	8000200 <strlen>
 8014328:	f04f 0a00 	mov.w	sl, #0
 801432c:	4604      	mov	r4, r0
 801432e:	f04f 0b00 	mov.w	fp, #0
 8014332:	961b      	str	r6, [sp, #108]	; 0x6c
 8014334:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014336:	781a      	ldrb	r2, [r3, #0]
 8014338:	2a0d      	cmp	r2, #13
 801433a:	d832      	bhi.n	80143a2 <_strtod_l+0x9a>
 801433c:	2a09      	cmp	r2, #9
 801433e:	d236      	bcs.n	80143ae <_strtod_l+0xa6>
 8014340:	2a00      	cmp	r2, #0
 8014342:	d03e      	beq.n	80143c2 <_strtod_l+0xba>
 8014344:	2300      	movs	r3, #0
 8014346:	930d      	str	r3, [sp, #52]	; 0x34
 8014348:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801434a:	782b      	ldrb	r3, [r5, #0]
 801434c:	2b30      	cmp	r3, #48	; 0x30
 801434e:	f040 80ac 	bne.w	80144aa <_strtod_l+0x1a2>
 8014352:	786b      	ldrb	r3, [r5, #1]
 8014354:	2b58      	cmp	r3, #88	; 0x58
 8014356:	d001      	beq.n	801435c <_strtod_l+0x54>
 8014358:	2b78      	cmp	r3, #120	; 0x78
 801435a:	d167      	bne.n	801442c <_strtod_l+0x124>
 801435c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801435e:	9301      	str	r3, [sp, #4]
 8014360:	ab1c      	add	r3, sp, #112	; 0x70
 8014362:	9300      	str	r3, [sp, #0]
 8014364:	9702      	str	r7, [sp, #8]
 8014366:	ab1d      	add	r3, sp, #116	; 0x74
 8014368:	4a88      	ldr	r2, [pc, #544]	; (801458c <_strtod_l+0x284>)
 801436a:	a91b      	add	r1, sp, #108	; 0x6c
 801436c:	4648      	mov	r0, r9
 801436e:	f001 ff6c 	bl	801624a <__gethex>
 8014372:	f010 0407 	ands.w	r4, r0, #7
 8014376:	4606      	mov	r6, r0
 8014378:	d005      	beq.n	8014386 <_strtod_l+0x7e>
 801437a:	2c06      	cmp	r4, #6
 801437c:	d12b      	bne.n	80143d6 <_strtod_l+0xce>
 801437e:	3501      	adds	r5, #1
 8014380:	2300      	movs	r3, #0
 8014382:	951b      	str	r5, [sp, #108]	; 0x6c
 8014384:	930d      	str	r3, [sp, #52]	; 0x34
 8014386:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8014388:	2b00      	cmp	r3, #0
 801438a:	f040 859a 	bne.w	8014ec2 <_strtod_l+0xbba>
 801438e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014390:	b1e3      	cbz	r3, 80143cc <_strtod_l+0xc4>
 8014392:	4652      	mov	r2, sl
 8014394:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8014398:	ec43 2b10 	vmov	d0, r2, r3
 801439c:	b021      	add	sp, #132	; 0x84
 801439e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143a2:	2a2b      	cmp	r2, #43	; 0x2b
 80143a4:	d015      	beq.n	80143d2 <_strtod_l+0xca>
 80143a6:	2a2d      	cmp	r2, #45	; 0x2d
 80143a8:	d004      	beq.n	80143b4 <_strtod_l+0xac>
 80143aa:	2a20      	cmp	r2, #32
 80143ac:	d1ca      	bne.n	8014344 <_strtod_l+0x3c>
 80143ae:	3301      	adds	r3, #1
 80143b0:	931b      	str	r3, [sp, #108]	; 0x6c
 80143b2:	e7bf      	b.n	8014334 <_strtod_l+0x2c>
 80143b4:	2201      	movs	r2, #1
 80143b6:	920d      	str	r2, [sp, #52]	; 0x34
 80143b8:	1c5a      	adds	r2, r3, #1
 80143ba:	921b      	str	r2, [sp, #108]	; 0x6c
 80143bc:	785b      	ldrb	r3, [r3, #1]
 80143be:	2b00      	cmp	r3, #0
 80143c0:	d1c2      	bne.n	8014348 <_strtod_l+0x40>
 80143c2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80143c4:	961b      	str	r6, [sp, #108]	; 0x6c
 80143c6:	2b00      	cmp	r3, #0
 80143c8:	f040 8579 	bne.w	8014ebe <_strtod_l+0xbb6>
 80143cc:	4652      	mov	r2, sl
 80143ce:	465b      	mov	r3, fp
 80143d0:	e7e2      	b.n	8014398 <_strtod_l+0x90>
 80143d2:	2200      	movs	r2, #0
 80143d4:	e7ef      	b.n	80143b6 <_strtod_l+0xae>
 80143d6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80143d8:	b13a      	cbz	r2, 80143ea <_strtod_l+0xe2>
 80143da:	2135      	movs	r1, #53	; 0x35
 80143dc:	a81e      	add	r0, sp, #120	; 0x78
 80143de:	f002 fe81 	bl	80170e4 <__copybits>
 80143e2:	991c      	ldr	r1, [sp, #112]	; 0x70
 80143e4:	4648      	mov	r0, r9
 80143e6:	f002 faed 	bl	80169c4 <_Bfree>
 80143ea:	3c01      	subs	r4, #1
 80143ec:	2c04      	cmp	r4, #4
 80143ee:	d806      	bhi.n	80143fe <_strtod_l+0xf6>
 80143f0:	e8df f004 	tbb	[pc, r4]
 80143f4:	1714030a 	.word	0x1714030a
 80143f8:	0a          	.byte	0x0a
 80143f9:	00          	.byte	0x00
 80143fa:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 80143fe:	0730      	lsls	r0, r6, #28
 8014400:	d5c1      	bpl.n	8014386 <_strtod_l+0x7e>
 8014402:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8014406:	e7be      	b.n	8014386 <_strtod_l+0x7e>
 8014408:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 801440c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801440e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8014412:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8014416:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801441a:	e7f0      	b.n	80143fe <_strtod_l+0xf6>
 801441c:	f8df b170 	ldr.w	fp, [pc, #368]	; 8014590 <_strtod_l+0x288>
 8014420:	e7ed      	b.n	80143fe <_strtod_l+0xf6>
 8014422:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8014426:	f04f 3aff 	mov.w	sl, #4294967295
 801442a:	e7e8      	b.n	80143fe <_strtod_l+0xf6>
 801442c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801442e:	1c5a      	adds	r2, r3, #1
 8014430:	921b      	str	r2, [sp, #108]	; 0x6c
 8014432:	785b      	ldrb	r3, [r3, #1]
 8014434:	2b30      	cmp	r3, #48	; 0x30
 8014436:	d0f9      	beq.n	801442c <_strtod_l+0x124>
 8014438:	2b00      	cmp	r3, #0
 801443a:	d0a4      	beq.n	8014386 <_strtod_l+0x7e>
 801443c:	2301      	movs	r3, #1
 801443e:	2500      	movs	r5, #0
 8014440:	9306      	str	r3, [sp, #24]
 8014442:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014444:	9308      	str	r3, [sp, #32]
 8014446:	9507      	str	r5, [sp, #28]
 8014448:	9505      	str	r5, [sp, #20]
 801444a:	220a      	movs	r2, #10
 801444c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 801444e:	7807      	ldrb	r7, [r0, #0]
 8014450:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8014454:	b2d9      	uxtb	r1, r3
 8014456:	2909      	cmp	r1, #9
 8014458:	d929      	bls.n	80144ae <_strtod_l+0x1a6>
 801445a:	4622      	mov	r2, r4
 801445c:	f8d8 1000 	ldr.w	r1, [r8]
 8014460:	f003 fd50 	bl	8017f04 <strncmp>
 8014464:	2800      	cmp	r0, #0
 8014466:	d031      	beq.n	80144cc <_strtod_l+0x1c4>
 8014468:	2000      	movs	r0, #0
 801446a:	9c05      	ldr	r4, [sp, #20]
 801446c:	9004      	str	r0, [sp, #16]
 801446e:	463b      	mov	r3, r7
 8014470:	4602      	mov	r2, r0
 8014472:	2b65      	cmp	r3, #101	; 0x65
 8014474:	d001      	beq.n	801447a <_strtod_l+0x172>
 8014476:	2b45      	cmp	r3, #69	; 0x45
 8014478:	d114      	bne.n	80144a4 <_strtod_l+0x19c>
 801447a:	b924      	cbnz	r4, 8014486 <_strtod_l+0x17e>
 801447c:	b910      	cbnz	r0, 8014484 <_strtod_l+0x17c>
 801447e:	9b06      	ldr	r3, [sp, #24]
 8014480:	2b00      	cmp	r3, #0
 8014482:	d09e      	beq.n	80143c2 <_strtod_l+0xba>
 8014484:	2400      	movs	r4, #0
 8014486:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8014488:	1c73      	adds	r3, r6, #1
 801448a:	931b      	str	r3, [sp, #108]	; 0x6c
 801448c:	7873      	ldrb	r3, [r6, #1]
 801448e:	2b2b      	cmp	r3, #43	; 0x2b
 8014490:	d078      	beq.n	8014584 <_strtod_l+0x27c>
 8014492:	2b2d      	cmp	r3, #45	; 0x2d
 8014494:	d070      	beq.n	8014578 <_strtod_l+0x270>
 8014496:	f04f 0c00 	mov.w	ip, #0
 801449a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 801449e:	2f09      	cmp	r7, #9
 80144a0:	d97c      	bls.n	801459c <_strtod_l+0x294>
 80144a2:	961b      	str	r6, [sp, #108]	; 0x6c
 80144a4:	f04f 0e00 	mov.w	lr, #0
 80144a8:	e09a      	b.n	80145e0 <_strtod_l+0x2d8>
 80144aa:	2300      	movs	r3, #0
 80144ac:	e7c7      	b.n	801443e <_strtod_l+0x136>
 80144ae:	9905      	ldr	r1, [sp, #20]
 80144b0:	2908      	cmp	r1, #8
 80144b2:	bfdd      	ittte	le
 80144b4:	9907      	ldrle	r1, [sp, #28]
 80144b6:	fb02 3301 	mlale	r3, r2, r1, r3
 80144ba:	9307      	strle	r3, [sp, #28]
 80144bc:	fb02 3505 	mlagt	r5, r2, r5, r3
 80144c0:	9b05      	ldr	r3, [sp, #20]
 80144c2:	3001      	adds	r0, #1
 80144c4:	3301      	adds	r3, #1
 80144c6:	9305      	str	r3, [sp, #20]
 80144c8:	901b      	str	r0, [sp, #108]	; 0x6c
 80144ca:	e7bf      	b.n	801444c <_strtod_l+0x144>
 80144cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80144ce:	191a      	adds	r2, r3, r4
 80144d0:	921b      	str	r2, [sp, #108]	; 0x6c
 80144d2:	9a05      	ldr	r2, [sp, #20]
 80144d4:	5d1b      	ldrb	r3, [r3, r4]
 80144d6:	2a00      	cmp	r2, #0
 80144d8:	d037      	beq.n	801454a <_strtod_l+0x242>
 80144da:	9c05      	ldr	r4, [sp, #20]
 80144dc:	4602      	mov	r2, r0
 80144de:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80144e2:	2909      	cmp	r1, #9
 80144e4:	d913      	bls.n	801450e <_strtod_l+0x206>
 80144e6:	2101      	movs	r1, #1
 80144e8:	9104      	str	r1, [sp, #16]
 80144ea:	e7c2      	b.n	8014472 <_strtod_l+0x16a>
 80144ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80144ee:	1c5a      	adds	r2, r3, #1
 80144f0:	921b      	str	r2, [sp, #108]	; 0x6c
 80144f2:	785b      	ldrb	r3, [r3, #1]
 80144f4:	3001      	adds	r0, #1
 80144f6:	2b30      	cmp	r3, #48	; 0x30
 80144f8:	d0f8      	beq.n	80144ec <_strtod_l+0x1e4>
 80144fa:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80144fe:	2a08      	cmp	r2, #8
 8014500:	f200 84e4 	bhi.w	8014ecc <_strtod_l+0xbc4>
 8014504:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8014506:	9208      	str	r2, [sp, #32]
 8014508:	4602      	mov	r2, r0
 801450a:	2000      	movs	r0, #0
 801450c:	4604      	mov	r4, r0
 801450e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8014512:	f100 0101 	add.w	r1, r0, #1
 8014516:	d012      	beq.n	801453e <_strtod_l+0x236>
 8014518:	440a      	add	r2, r1
 801451a:	eb00 0c04 	add.w	ip, r0, r4
 801451e:	4621      	mov	r1, r4
 8014520:	270a      	movs	r7, #10
 8014522:	458c      	cmp	ip, r1
 8014524:	d113      	bne.n	801454e <_strtod_l+0x246>
 8014526:	1821      	adds	r1, r4, r0
 8014528:	2908      	cmp	r1, #8
 801452a:	f104 0401 	add.w	r4, r4, #1
 801452e:	4404      	add	r4, r0
 8014530:	dc19      	bgt.n	8014566 <_strtod_l+0x25e>
 8014532:	9b07      	ldr	r3, [sp, #28]
 8014534:	210a      	movs	r1, #10
 8014536:	fb01 e303 	mla	r3, r1, r3, lr
 801453a:	9307      	str	r3, [sp, #28]
 801453c:	2100      	movs	r1, #0
 801453e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014540:	1c58      	adds	r0, r3, #1
 8014542:	901b      	str	r0, [sp, #108]	; 0x6c
 8014544:	785b      	ldrb	r3, [r3, #1]
 8014546:	4608      	mov	r0, r1
 8014548:	e7c9      	b.n	80144de <_strtod_l+0x1d6>
 801454a:	9805      	ldr	r0, [sp, #20]
 801454c:	e7d3      	b.n	80144f6 <_strtod_l+0x1ee>
 801454e:	2908      	cmp	r1, #8
 8014550:	f101 0101 	add.w	r1, r1, #1
 8014554:	dc03      	bgt.n	801455e <_strtod_l+0x256>
 8014556:	9b07      	ldr	r3, [sp, #28]
 8014558:	437b      	muls	r3, r7
 801455a:	9307      	str	r3, [sp, #28]
 801455c:	e7e1      	b.n	8014522 <_strtod_l+0x21a>
 801455e:	2910      	cmp	r1, #16
 8014560:	bfd8      	it	le
 8014562:	437d      	mulle	r5, r7
 8014564:	e7dd      	b.n	8014522 <_strtod_l+0x21a>
 8014566:	2c10      	cmp	r4, #16
 8014568:	bfdc      	itt	le
 801456a:	210a      	movle	r1, #10
 801456c:	fb01 e505 	mlale	r5, r1, r5, lr
 8014570:	e7e4      	b.n	801453c <_strtod_l+0x234>
 8014572:	2301      	movs	r3, #1
 8014574:	9304      	str	r3, [sp, #16]
 8014576:	e781      	b.n	801447c <_strtod_l+0x174>
 8014578:	f04f 0c01 	mov.w	ip, #1
 801457c:	1cb3      	adds	r3, r6, #2
 801457e:	931b      	str	r3, [sp, #108]	; 0x6c
 8014580:	78b3      	ldrb	r3, [r6, #2]
 8014582:	e78a      	b.n	801449a <_strtod_l+0x192>
 8014584:	f04f 0c00 	mov.w	ip, #0
 8014588:	e7f8      	b.n	801457c <_strtod_l+0x274>
 801458a:	bf00      	nop
 801458c:	080189dc 	.word	0x080189dc
 8014590:	7ff00000 	.word	0x7ff00000
 8014594:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014596:	1c5f      	adds	r7, r3, #1
 8014598:	971b      	str	r7, [sp, #108]	; 0x6c
 801459a:	785b      	ldrb	r3, [r3, #1]
 801459c:	2b30      	cmp	r3, #48	; 0x30
 801459e:	d0f9      	beq.n	8014594 <_strtod_l+0x28c>
 80145a0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80145a4:	2f08      	cmp	r7, #8
 80145a6:	f63f af7d 	bhi.w	80144a4 <_strtod_l+0x19c>
 80145aa:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80145ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80145b0:	930a      	str	r3, [sp, #40]	; 0x28
 80145b2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80145b4:	1c5f      	adds	r7, r3, #1
 80145b6:	971b      	str	r7, [sp, #108]	; 0x6c
 80145b8:	785b      	ldrb	r3, [r3, #1]
 80145ba:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80145be:	f1b8 0f09 	cmp.w	r8, #9
 80145c2:	d937      	bls.n	8014634 <_strtod_l+0x32c>
 80145c4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80145c6:	1a7f      	subs	r7, r7, r1
 80145c8:	2f08      	cmp	r7, #8
 80145ca:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80145ce:	dc37      	bgt.n	8014640 <_strtod_l+0x338>
 80145d0:	45be      	cmp	lr, r7
 80145d2:	bfa8      	it	ge
 80145d4:	46be      	movge	lr, r7
 80145d6:	f1bc 0f00 	cmp.w	ip, #0
 80145da:	d001      	beq.n	80145e0 <_strtod_l+0x2d8>
 80145dc:	f1ce 0e00 	rsb	lr, lr, #0
 80145e0:	2c00      	cmp	r4, #0
 80145e2:	d151      	bne.n	8014688 <_strtod_l+0x380>
 80145e4:	2800      	cmp	r0, #0
 80145e6:	f47f aece 	bne.w	8014386 <_strtod_l+0x7e>
 80145ea:	9a06      	ldr	r2, [sp, #24]
 80145ec:	2a00      	cmp	r2, #0
 80145ee:	f47f aeca 	bne.w	8014386 <_strtod_l+0x7e>
 80145f2:	9a04      	ldr	r2, [sp, #16]
 80145f4:	2a00      	cmp	r2, #0
 80145f6:	f47f aee4 	bne.w	80143c2 <_strtod_l+0xba>
 80145fa:	2b4e      	cmp	r3, #78	; 0x4e
 80145fc:	d027      	beq.n	801464e <_strtod_l+0x346>
 80145fe:	dc21      	bgt.n	8014644 <_strtod_l+0x33c>
 8014600:	2b49      	cmp	r3, #73	; 0x49
 8014602:	f47f aede 	bne.w	80143c2 <_strtod_l+0xba>
 8014606:	49a0      	ldr	r1, [pc, #640]	; (8014888 <_strtod_l+0x580>)
 8014608:	a81b      	add	r0, sp, #108	; 0x6c
 801460a:	f002 f851 	bl	80166b0 <__match>
 801460e:	2800      	cmp	r0, #0
 8014610:	f43f aed7 	beq.w	80143c2 <_strtod_l+0xba>
 8014614:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014616:	499d      	ldr	r1, [pc, #628]	; (801488c <_strtod_l+0x584>)
 8014618:	3b01      	subs	r3, #1
 801461a:	a81b      	add	r0, sp, #108	; 0x6c
 801461c:	931b      	str	r3, [sp, #108]	; 0x6c
 801461e:	f002 f847 	bl	80166b0 <__match>
 8014622:	b910      	cbnz	r0, 801462a <_strtod_l+0x322>
 8014624:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014626:	3301      	adds	r3, #1
 8014628:	931b      	str	r3, [sp, #108]	; 0x6c
 801462a:	f8df b274 	ldr.w	fp, [pc, #628]	; 80148a0 <_strtod_l+0x598>
 801462e:	f04f 0a00 	mov.w	sl, #0
 8014632:	e6a8      	b.n	8014386 <_strtod_l+0x7e>
 8014634:	210a      	movs	r1, #10
 8014636:	fb01 3e0e 	mla	lr, r1, lr, r3
 801463a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801463e:	e7b8      	b.n	80145b2 <_strtod_l+0x2aa>
 8014640:	46be      	mov	lr, r7
 8014642:	e7c8      	b.n	80145d6 <_strtod_l+0x2ce>
 8014644:	2b69      	cmp	r3, #105	; 0x69
 8014646:	d0de      	beq.n	8014606 <_strtod_l+0x2fe>
 8014648:	2b6e      	cmp	r3, #110	; 0x6e
 801464a:	f47f aeba 	bne.w	80143c2 <_strtod_l+0xba>
 801464e:	4990      	ldr	r1, [pc, #576]	; (8014890 <_strtod_l+0x588>)
 8014650:	a81b      	add	r0, sp, #108	; 0x6c
 8014652:	f002 f82d 	bl	80166b0 <__match>
 8014656:	2800      	cmp	r0, #0
 8014658:	f43f aeb3 	beq.w	80143c2 <_strtod_l+0xba>
 801465c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801465e:	781b      	ldrb	r3, [r3, #0]
 8014660:	2b28      	cmp	r3, #40	; 0x28
 8014662:	d10e      	bne.n	8014682 <_strtod_l+0x37a>
 8014664:	aa1e      	add	r2, sp, #120	; 0x78
 8014666:	498b      	ldr	r1, [pc, #556]	; (8014894 <_strtod_l+0x58c>)
 8014668:	a81b      	add	r0, sp, #108	; 0x6c
 801466a:	f002 f835 	bl	80166d8 <__hexnan>
 801466e:	2805      	cmp	r0, #5
 8014670:	d107      	bne.n	8014682 <_strtod_l+0x37a>
 8014672:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014674:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8014678:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801467c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8014680:	e681      	b.n	8014386 <_strtod_l+0x7e>
 8014682:	f8df b224 	ldr.w	fp, [pc, #548]	; 80148a8 <_strtod_l+0x5a0>
 8014686:	e7d2      	b.n	801462e <_strtod_l+0x326>
 8014688:	ebae 0302 	sub.w	r3, lr, r2
 801468c:	9306      	str	r3, [sp, #24]
 801468e:	9b05      	ldr	r3, [sp, #20]
 8014690:	9807      	ldr	r0, [sp, #28]
 8014692:	2b00      	cmp	r3, #0
 8014694:	bf08      	it	eq
 8014696:	4623      	moveq	r3, r4
 8014698:	2c10      	cmp	r4, #16
 801469a:	9305      	str	r3, [sp, #20]
 801469c:	46a0      	mov	r8, r4
 801469e:	bfa8      	it	ge
 80146a0:	f04f 0810 	movge.w	r8, #16
 80146a4:	f7eb ff46 	bl	8000534 <__aeabi_ui2d>
 80146a8:	2c09      	cmp	r4, #9
 80146aa:	4682      	mov	sl, r0
 80146ac:	468b      	mov	fp, r1
 80146ae:	dc13      	bgt.n	80146d8 <_strtod_l+0x3d0>
 80146b0:	9b06      	ldr	r3, [sp, #24]
 80146b2:	2b00      	cmp	r3, #0
 80146b4:	f43f ae67 	beq.w	8014386 <_strtod_l+0x7e>
 80146b8:	9b06      	ldr	r3, [sp, #24]
 80146ba:	dd7a      	ble.n	80147b2 <_strtod_l+0x4aa>
 80146bc:	2b16      	cmp	r3, #22
 80146be:	dc61      	bgt.n	8014784 <_strtod_l+0x47c>
 80146c0:	4a75      	ldr	r2, [pc, #468]	; (8014898 <_strtod_l+0x590>)
 80146c2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80146c6:	e9de 0100 	ldrd	r0, r1, [lr]
 80146ca:	4652      	mov	r2, sl
 80146cc:	465b      	mov	r3, fp
 80146ce:	f7eb ffab 	bl	8000628 <__aeabi_dmul>
 80146d2:	4682      	mov	sl, r0
 80146d4:	468b      	mov	fp, r1
 80146d6:	e656      	b.n	8014386 <_strtod_l+0x7e>
 80146d8:	4b6f      	ldr	r3, [pc, #444]	; (8014898 <_strtod_l+0x590>)
 80146da:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80146de:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80146e2:	f7eb ffa1 	bl	8000628 <__aeabi_dmul>
 80146e6:	4606      	mov	r6, r0
 80146e8:	4628      	mov	r0, r5
 80146ea:	460f      	mov	r7, r1
 80146ec:	f7eb ff22 	bl	8000534 <__aeabi_ui2d>
 80146f0:	4602      	mov	r2, r0
 80146f2:	460b      	mov	r3, r1
 80146f4:	4630      	mov	r0, r6
 80146f6:	4639      	mov	r1, r7
 80146f8:	f7eb fde0 	bl	80002bc <__adddf3>
 80146fc:	2c0f      	cmp	r4, #15
 80146fe:	4682      	mov	sl, r0
 8014700:	468b      	mov	fp, r1
 8014702:	ddd5      	ble.n	80146b0 <_strtod_l+0x3a8>
 8014704:	9b06      	ldr	r3, [sp, #24]
 8014706:	eba4 0808 	sub.w	r8, r4, r8
 801470a:	4498      	add	r8, r3
 801470c:	f1b8 0f00 	cmp.w	r8, #0
 8014710:	f340 8096 	ble.w	8014840 <_strtod_l+0x538>
 8014714:	f018 030f 	ands.w	r3, r8, #15
 8014718:	d00a      	beq.n	8014730 <_strtod_l+0x428>
 801471a:	495f      	ldr	r1, [pc, #380]	; (8014898 <_strtod_l+0x590>)
 801471c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8014720:	4652      	mov	r2, sl
 8014722:	465b      	mov	r3, fp
 8014724:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014728:	f7eb ff7e 	bl	8000628 <__aeabi_dmul>
 801472c:	4682      	mov	sl, r0
 801472e:	468b      	mov	fp, r1
 8014730:	f038 080f 	bics.w	r8, r8, #15
 8014734:	d073      	beq.n	801481e <_strtod_l+0x516>
 8014736:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801473a:	dd47      	ble.n	80147cc <_strtod_l+0x4c4>
 801473c:	2400      	movs	r4, #0
 801473e:	46a0      	mov	r8, r4
 8014740:	9407      	str	r4, [sp, #28]
 8014742:	9405      	str	r4, [sp, #20]
 8014744:	2322      	movs	r3, #34	; 0x22
 8014746:	f8df b158 	ldr.w	fp, [pc, #344]	; 80148a0 <_strtod_l+0x598>
 801474a:	f8c9 3000 	str.w	r3, [r9]
 801474e:	f04f 0a00 	mov.w	sl, #0
 8014752:	9b07      	ldr	r3, [sp, #28]
 8014754:	2b00      	cmp	r3, #0
 8014756:	f43f ae16 	beq.w	8014386 <_strtod_l+0x7e>
 801475a:	991c      	ldr	r1, [sp, #112]	; 0x70
 801475c:	4648      	mov	r0, r9
 801475e:	f002 f931 	bl	80169c4 <_Bfree>
 8014762:	9905      	ldr	r1, [sp, #20]
 8014764:	4648      	mov	r0, r9
 8014766:	f002 f92d 	bl	80169c4 <_Bfree>
 801476a:	4641      	mov	r1, r8
 801476c:	4648      	mov	r0, r9
 801476e:	f002 f929 	bl	80169c4 <_Bfree>
 8014772:	9907      	ldr	r1, [sp, #28]
 8014774:	4648      	mov	r0, r9
 8014776:	f002 f925 	bl	80169c4 <_Bfree>
 801477a:	4621      	mov	r1, r4
 801477c:	4648      	mov	r0, r9
 801477e:	f002 f921 	bl	80169c4 <_Bfree>
 8014782:	e600      	b.n	8014386 <_strtod_l+0x7e>
 8014784:	9a06      	ldr	r2, [sp, #24]
 8014786:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 801478a:	4293      	cmp	r3, r2
 801478c:	dbba      	blt.n	8014704 <_strtod_l+0x3fc>
 801478e:	4d42      	ldr	r5, [pc, #264]	; (8014898 <_strtod_l+0x590>)
 8014790:	f1c4 040f 	rsb	r4, r4, #15
 8014794:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8014798:	4652      	mov	r2, sl
 801479a:	465b      	mov	r3, fp
 801479c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80147a0:	f7eb ff42 	bl	8000628 <__aeabi_dmul>
 80147a4:	9b06      	ldr	r3, [sp, #24]
 80147a6:	1b1c      	subs	r4, r3, r4
 80147a8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80147ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 80147b0:	e78d      	b.n	80146ce <_strtod_l+0x3c6>
 80147b2:	f113 0f16 	cmn.w	r3, #22
 80147b6:	dba5      	blt.n	8014704 <_strtod_l+0x3fc>
 80147b8:	4a37      	ldr	r2, [pc, #220]	; (8014898 <_strtod_l+0x590>)
 80147ba:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80147be:	e9d2 2300 	ldrd	r2, r3, [r2]
 80147c2:	4650      	mov	r0, sl
 80147c4:	4659      	mov	r1, fp
 80147c6:	f7ec f859 	bl	800087c <__aeabi_ddiv>
 80147ca:	e782      	b.n	80146d2 <_strtod_l+0x3ca>
 80147cc:	2300      	movs	r3, #0
 80147ce:	4e33      	ldr	r6, [pc, #204]	; (801489c <_strtod_l+0x594>)
 80147d0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80147d4:	4650      	mov	r0, sl
 80147d6:	4659      	mov	r1, fp
 80147d8:	461d      	mov	r5, r3
 80147da:	f1b8 0f01 	cmp.w	r8, #1
 80147de:	dc21      	bgt.n	8014824 <_strtod_l+0x51c>
 80147e0:	b10b      	cbz	r3, 80147e6 <_strtod_l+0x4de>
 80147e2:	4682      	mov	sl, r0
 80147e4:	468b      	mov	fp, r1
 80147e6:	4b2d      	ldr	r3, [pc, #180]	; (801489c <_strtod_l+0x594>)
 80147e8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80147ec:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80147f0:	4652      	mov	r2, sl
 80147f2:	465b      	mov	r3, fp
 80147f4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80147f8:	f7eb ff16 	bl	8000628 <__aeabi_dmul>
 80147fc:	4b28      	ldr	r3, [pc, #160]	; (80148a0 <_strtod_l+0x598>)
 80147fe:	460a      	mov	r2, r1
 8014800:	400b      	ands	r3, r1
 8014802:	4928      	ldr	r1, [pc, #160]	; (80148a4 <_strtod_l+0x59c>)
 8014804:	428b      	cmp	r3, r1
 8014806:	4682      	mov	sl, r0
 8014808:	d898      	bhi.n	801473c <_strtod_l+0x434>
 801480a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801480e:	428b      	cmp	r3, r1
 8014810:	bf86      	itte	hi
 8014812:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80148ac <_strtod_l+0x5a4>
 8014816:	f04f 3aff 	movhi.w	sl, #4294967295
 801481a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801481e:	2300      	movs	r3, #0
 8014820:	9304      	str	r3, [sp, #16]
 8014822:	e077      	b.n	8014914 <_strtod_l+0x60c>
 8014824:	f018 0f01 	tst.w	r8, #1
 8014828:	d006      	beq.n	8014838 <_strtod_l+0x530>
 801482a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 801482e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014832:	f7eb fef9 	bl	8000628 <__aeabi_dmul>
 8014836:	2301      	movs	r3, #1
 8014838:	3501      	adds	r5, #1
 801483a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801483e:	e7cc      	b.n	80147da <_strtod_l+0x4d2>
 8014840:	d0ed      	beq.n	801481e <_strtod_l+0x516>
 8014842:	f1c8 0800 	rsb	r8, r8, #0
 8014846:	f018 020f 	ands.w	r2, r8, #15
 801484a:	d00a      	beq.n	8014862 <_strtod_l+0x55a>
 801484c:	4b12      	ldr	r3, [pc, #72]	; (8014898 <_strtod_l+0x590>)
 801484e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014852:	4650      	mov	r0, sl
 8014854:	4659      	mov	r1, fp
 8014856:	e9d3 2300 	ldrd	r2, r3, [r3]
 801485a:	f7ec f80f 	bl	800087c <__aeabi_ddiv>
 801485e:	4682      	mov	sl, r0
 8014860:	468b      	mov	fp, r1
 8014862:	ea5f 1828 	movs.w	r8, r8, asr #4
 8014866:	d0da      	beq.n	801481e <_strtod_l+0x516>
 8014868:	f1b8 0f1f 	cmp.w	r8, #31
 801486c:	dd20      	ble.n	80148b0 <_strtod_l+0x5a8>
 801486e:	2400      	movs	r4, #0
 8014870:	46a0      	mov	r8, r4
 8014872:	9407      	str	r4, [sp, #28]
 8014874:	9405      	str	r4, [sp, #20]
 8014876:	2322      	movs	r3, #34	; 0x22
 8014878:	f04f 0a00 	mov.w	sl, #0
 801487c:	f04f 0b00 	mov.w	fp, #0
 8014880:	f8c9 3000 	str.w	r3, [r9]
 8014884:	e765      	b.n	8014752 <_strtod_l+0x44a>
 8014886:	bf00      	nop
 8014888:	080189a9 	.word	0x080189a9
 801488c:	08018a33 	.word	0x08018a33
 8014890:	080189b1 	.word	0x080189b1
 8014894:	080189f0 	.word	0x080189f0
 8014898:	08018ad8 	.word	0x08018ad8
 801489c:	08018ab0 	.word	0x08018ab0
 80148a0:	7ff00000 	.word	0x7ff00000
 80148a4:	7ca00000 	.word	0x7ca00000
 80148a8:	fff80000 	.word	0xfff80000
 80148ac:	7fefffff 	.word	0x7fefffff
 80148b0:	f018 0310 	ands.w	r3, r8, #16
 80148b4:	bf18      	it	ne
 80148b6:	236a      	movne	r3, #106	; 0x6a
 80148b8:	4da0      	ldr	r5, [pc, #640]	; (8014b3c <_strtod_l+0x834>)
 80148ba:	9304      	str	r3, [sp, #16]
 80148bc:	4650      	mov	r0, sl
 80148be:	4659      	mov	r1, fp
 80148c0:	2300      	movs	r3, #0
 80148c2:	f1b8 0f00 	cmp.w	r8, #0
 80148c6:	f300 810a 	bgt.w	8014ade <_strtod_l+0x7d6>
 80148ca:	b10b      	cbz	r3, 80148d0 <_strtod_l+0x5c8>
 80148cc:	4682      	mov	sl, r0
 80148ce:	468b      	mov	fp, r1
 80148d0:	9b04      	ldr	r3, [sp, #16]
 80148d2:	b1bb      	cbz	r3, 8014904 <_strtod_l+0x5fc>
 80148d4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80148d8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80148dc:	2b00      	cmp	r3, #0
 80148de:	4659      	mov	r1, fp
 80148e0:	dd10      	ble.n	8014904 <_strtod_l+0x5fc>
 80148e2:	2b1f      	cmp	r3, #31
 80148e4:	f340 8107 	ble.w	8014af6 <_strtod_l+0x7ee>
 80148e8:	2b34      	cmp	r3, #52	; 0x34
 80148ea:	bfde      	ittt	le
 80148ec:	3b20      	suble	r3, #32
 80148ee:	f04f 32ff 	movle.w	r2, #4294967295
 80148f2:	fa02 f303 	lslle.w	r3, r2, r3
 80148f6:	f04f 0a00 	mov.w	sl, #0
 80148fa:	bfcc      	ite	gt
 80148fc:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8014900:	ea03 0b01 	andle.w	fp, r3, r1
 8014904:	2200      	movs	r2, #0
 8014906:	2300      	movs	r3, #0
 8014908:	4650      	mov	r0, sl
 801490a:	4659      	mov	r1, fp
 801490c:	f7ec f8f4 	bl	8000af8 <__aeabi_dcmpeq>
 8014910:	2800      	cmp	r0, #0
 8014912:	d1ac      	bne.n	801486e <_strtod_l+0x566>
 8014914:	9b07      	ldr	r3, [sp, #28]
 8014916:	9300      	str	r3, [sp, #0]
 8014918:	9a05      	ldr	r2, [sp, #20]
 801491a:	9908      	ldr	r1, [sp, #32]
 801491c:	4623      	mov	r3, r4
 801491e:	4648      	mov	r0, r9
 8014920:	f002 f8a2 	bl	8016a68 <__s2b>
 8014924:	9007      	str	r0, [sp, #28]
 8014926:	2800      	cmp	r0, #0
 8014928:	f43f af08 	beq.w	801473c <_strtod_l+0x434>
 801492c:	9a06      	ldr	r2, [sp, #24]
 801492e:	9b06      	ldr	r3, [sp, #24]
 8014930:	2a00      	cmp	r2, #0
 8014932:	f1c3 0300 	rsb	r3, r3, #0
 8014936:	bfa8      	it	ge
 8014938:	2300      	movge	r3, #0
 801493a:	930e      	str	r3, [sp, #56]	; 0x38
 801493c:	2400      	movs	r4, #0
 801493e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8014942:	9316      	str	r3, [sp, #88]	; 0x58
 8014944:	46a0      	mov	r8, r4
 8014946:	9b07      	ldr	r3, [sp, #28]
 8014948:	4648      	mov	r0, r9
 801494a:	6859      	ldr	r1, [r3, #4]
 801494c:	f002 f806 	bl	801695c <_Balloc>
 8014950:	9005      	str	r0, [sp, #20]
 8014952:	2800      	cmp	r0, #0
 8014954:	f43f aef6 	beq.w	8014744 <_strtod_l+0x43c>
 8014958:	9b07      	ldr	r3, [sp, #28]
 801495a:	691a      	ldr	r2, [r3, #16]
 801495c:	3202      	adds	r2, #2
 801495e:	f103 010c 	add.w	r1, r3, #12
 8014962:	0092      	lsls	r2, r2, #2
 8014964:	300c      	adds	r0, #12
 8014966:	f7fe fcff 	bl	8013368 <memcpy>
 801496a:	aa1e      	add	r2, sp, #120	; 0x78
 801496c:	a91d      	add	r1, sp, #116	; 0x74
 801496e:	ec4b ab10 	vmov	d0, sl, fp
 8014972:	4648      	mov	r0, r9
 8014974:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8014978:	f002 fb32 	bl	8016fe0 <__d2b>
 801497c:	901c      	str	r0, [sp, #112]	; 0x70
 801497e:	2800      	cmp	r0, #0
 8014980:	f43f aee0 	beq.w	8014744 <_strtod_l+0x43c>
 8014984:	2101      	movs	r1, #1
 8014986:	4648      	mov	r0, r9
 8014988:	f002 f8fa 	bl	8016b80 <__i2b>
 801498c:	4680      	mov	r8, r0
 801498e:	2800      	cmp	r0, #0
 8014990:	f43f aed8 	beq.w	8014744 <_strtod_l+0x43c>
 8014994:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8014996:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8014998:	2e00      	cmp	r6, #0
 801499a:	bfab      	itete	ge
 801499c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 801499e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80149a0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80149a2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80149a4:	bfac      	ite	ge
 80149a6:	18f7      	addge	r7, r6, r3
 80149a8:	1b9d      	sublt	r5, r3, r6
 80149aa:	9b04      	ldr	r3, [sp, #16]
 80149ac:	1af6      	subs	r6, r6, r3
 80149ae:	4416      	add	r6, r2
 80149b0:	4b63      	ldr	r3, [pc, #396]	; (8014b40 <_strtod_l+0x838>)
 80149b2:	3e01      	subs	r6, #1
 80149b4:	429e      	cmp	r6, r3
 80149b6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80149ba:	f280 80af 	bge.w	8014b1c <_strtod_l+0x814>
 80149be:	1b9b      	subs	r3, r3, r6
 80149c0:	2b1f      	cmp	r3, #31
 80149c2:	eba2 0203 	sub.w	r2, r2, r3
 80149c6:	f04f 0101 	mov.w	r1, #1
 80149ca:	f300 809b 	bgt.w	8014b04 <_strtod_l+0x7fc>
 80149ce:	fa01 f303 	lsl.w	r3, r1, r3
 80149d2:	930f      	str	r3, [sp, #60]	; 0x3c
 80149d4:	2300      	movs	r3, #0
 80149d6:	930a      	str	r3, [sp, #40]	; 0x28
 80149d8:	18be      	adds	r6, r7, r2
 80149da:	9b04      	ldr	r3, [sp, #16]
 80149dc:	42b7      	cmp	r7, r6
 80149de:	4415      	add	r5, r2
 80149e0:	441d      	add	r5, r3
 80149e2:	463b      	mov	r3, r7
 80149e4:	bfa8      	it	ge
 80149e6:	4633      	movge	r3, r6
 80149e8:	42ab      	cmp	r3, r5
 80149ea:	bfa8      	it	ge
 80149ec:	462b      	movge	r3, r5
 80149ee:	2b00      	cmp	r3, #0
 80149f0:	bfc2      	ittt	gt
 80149f2:	1af6      	subgt	r6, r6, r3
 80149f4:	1aed      	subgt	r5, r5, r3
 80149f6:	1aff      	subgt	r7, r7, r3
 80149f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80149fa:	b1bb      	cbz	r3, 8014a2c <_strtod_l+0x724>
 80149fc:	4641      	mov	r1, r8
 80149fe:	461a      	mov	r2, r3
 8014a00:	4648      	mov	r0, r9
 8014a02:	f002 f95d 	bl	8016cc0 <__pow5mult>
 8014a06:	4680      	mov	r8, r0
 8014a08:	2800      	cmp	r0, #0
 8014a0a:	f43f ae9b 	beq.w	8014744 <_strtod_l+0x43c>
 8014a0e:	4601      	mov	r1, r0
 8014a10:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8014a12:	4648      	mov	r0, r9
 8014a14:	f002 f8bd 	bl	8016b92 <__multiply>
 8014a18:	900c      	str	r0, [sp, #48]	; 0x30
 8014a1a:	2800      	cmp	r0, #0
 8014a1c:	f43f ae92 	beq.w	8014744 <_strtod_l+0x43c>
 8014a20:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014a22:	4648      	mov	r0, r9
 8014a24:	f001 ffce 	bl	80169c4 <_Bfree>
 8014a28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014a2a:	931c      	str	r3, [sp, #112]	; 0x70
 8014a2c:	2e00      	cmp	r6, #0
 8014a2e:	dc7a      	bgt.n	8014b26 <_strtod_l+0x81e>
 8014a30:	9b06      	ldr	r3, [sp, #24]
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	dd08      	ble.n	8014a48 <_strtod_l+0x740>
 8014a36:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8014a38:	9905      	ldr	r1, [sp, #20]
 8014a3a:	4648      	mov	r0, r9
 8014a3c:	f002 f940 	bl	8016cc0 <__pow5mult>
 8014a40:	9005      	str	r0, [sp, #20]
 8014a42:	2800      	cmp	r0, #0
 8014a44:	f43f ae7e 	beq.w	8014744 <_strtod_l+0x43c>
 8014a48:	2d00      	cmp	r5, #0
 8014a4a:	dd08      	ble.n	8014a5e <_strtod_l+0x756>
 8014a4c:	462a      	mov	r2, r5
 8014a4e:	9905      	ldr	r1, [sp, #20]
 8014a50:	4648      	mov	r0, r9
 8014a52:	f002 f983 	bl	8016d5c <__lshift>
 8014a56:	9005      	str	r0, [sp, #20]
 8014a58:	2800      	cmp	r0, #0
 8014a5a:	f43f ae73 	beq.w	8014744 <_strtod_l+0x43c>
 8014a5e:	2f00      	cmp	r7, #0
 8014a60:	dd08      	ble.n	8014a74 <_strtod_l+0x76c>
 8014a62:	4641      	mov	r1, r8
 8014a64:	463a      	mov	r2, r7
 8014a66:	4648      	mov	r0, r9
 8014a68:	f002 f978 	bl	8016d5c <__lshift>
 8014a6c:	4680      	mov	r8, r0
 8014a6e:	2800      	cmp	r0, #0
 8014a70:	f43f ae68 	beq.w	8014744 <_strtod_l+0x43c>
 8014a74:	9a05      	ldr	r2, [sp, #20]
 8014a76:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014a78:	4648      	mov	r0, r9
 8014a7a:	f002 f9dd 	bl	8016e38 <__mdiff>
 8014a7e:	4604      	mov	r4, r0
 8014a80:	2800      	cmp	r0, #0
 8014a82:	f43f ae5f 	beq.w	8014744 <_strtod_l+0x43c>
 8014a86:	68c3      	ldr	r3, [r0, #12]
 8014a88:	930c      	str	r3, [sp, #48]	; 0x30
 8014a8a:	2300      	movs	r3, #0
 8014a8c:	60c3      	str	r3, [r0, #12]
 8014a8e:	4641      	mov	r1, r8
 8014a90:	f002 f9b8 	bl	8016e04 <__mcmp>
 8014a94:	2800      	cmp	r0, #0
 8014a96:	da55      	bge.n	8014b44 <_strtod_l+0x83c>
 8014a98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014a9a:	b9e3      	cbnz	r3, 8014ad6 <_strtod_l+0x7ce>
 8014a9c:	f1ba 0f00 	cmp.w	sl, #0
 8014aa0:	d119      	bne.n	8014ad6 <_strtod_l+0x7ce>
 8014aa2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014aa6:	b9b3      	cbnz	r3, 8014ad6 <_strtod_l+0x7ce>
 8014aa8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014aac:	0d1b      	lsrs	r3, r3, #20
 8014aae:	051b      	lsls	r3, r3, #20
 8014ab0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8014ab4:	d90f      	bls.n	8014ad6 <_strtod_l+0x7ce>
 8014ab6:	6963      	ldr	r3, [r4, #20]
 8014ab8:	b913      	cbnz	r3, 8014ac0 <_strtod_l+0x7b8>
 8014aba:	6923      	ldr	r3, [r4, #16]
 8014abc:	2b01      	cmp	r3, #1
 8014abe:	dd0a      	ble.n	8014ad6 <_strtod_l+0x7ce>
 8014ac0:	4621      	mov	r1, r4
 8014ac2:	2201      	movs	r2, #1
 8014ac4:	4648      	mov	r0, r9
 8014ac6:	f002 f949 	bl	8016d5c <__lshift>
 8014aca:	4641      	mov	r1, r8
 8014acc:	4604      	mov	r4, r0
 8014ace:	f002 f999 	bl	8016e04 <__mcmp>
 8014ad2:	2800      	cmp	r0, #0
 8014ad4:	dc67      	bgt.n	8014ba6 <_strtod_l+0x89e>
 8014ad6:	9b04      	ldr	r3, [sp, #16]
 8014ad8:	2b00      	cmp	r3, #0
 8014ada:	d171      	bne.n	8014bc0 <_strtod_l+0x8b8>
 8014adc:	e63d      	b.n	801475a <_strtod_l+0x452>
 8014ade:	f018 0f01 	tst.w	r8, #1
 8014ae2:	d004      	beq.n	8014aee <_strtod_l+0x7e6>
 8014ae4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014ae8:	f7eb fd9e 	bl	8000628 <__aeabi_dmul>
 8014aec:	2301      	movs	r3, #1
 8014aee:	ea4f 0868 	mov.w	r8, r8, asr #1
 8014af2:	3508      	adds	r5, #8
 8014af4:	e6e5      	b.n	80148c2 <_strtod_l+0x5ba>
 8014af6:	f04f 32ff 	mov.w	r2, #4294967295
 8014afa:	fa02 f303 	lsl.w	r3, r2, r3
 8014afe:	ea03 0a0a 	and.w	sl, r3, sl
 8014b02:	e6ff      	b.n	8014904 <_strtod_l+0x5fc>
 8014b04:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8014b08:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8014b0c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8014b10:	36e2      	adds	r6, #226	; 0xe2
 8014b12:	fa01 f306 	lsl.w	r3, r1, r6
 8014b16:	930a      	str	r3, [sp, #40]	; 0x28
 8014b18:	910f      	str	r1, [sp, #60]	; 0x3c
 8014b1a:	e75d      	b.n	80149d8 <_strtod_l+0x6d0>
 8014b1c:	2300      	movs	r3, #0
 8014b1e:	930a      	str	r3, [sp, #40]	; 0x28
 8014b20:	2301      	movs	r3, #1
 8014b22:	930f      	str	r3, [sp, #60]	; 0x3c
 8014b24:	e758      	b.n	80149d8 <_strtod_l+0x6d0>
 8014b26:	4632      	mov	r2, r6
 8014b28:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014b2a:	4648      	mov	r0, r9
 8014b2c:	f002 f916 	bl	8016d5c <__lshift>
 8014b30:	901c      	str	r0, [sp, #112]	; 0x70
 8014b32:	2800      	cmp	r0, #0
 8014b34:	f47f af7c 	bne.w	8014a30 <_strtod_l+0x728>
 8014b38:	e604      	b.n	8014744 <_strtod_l+0x43c>
 8014b3a:	bf00      	nop
 8014b3c:	08018a08 	.word	0x08018a08
 8014b40:	fffffc02 	.word	0xfffffc02
 8014b44:	465d      	mov	r5, fp
 8014b46:	f040 8086 	bne.w	8014c56 <_strtod_l+0x94e>
 8014b4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014b4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014b50:	b32a      	cbz	r2, 8014b9e <_strtod_l+0x896>
 8014b52:	4aaf      	ldr	r2, [pc, #700]	; (8014e10 <_strtod_l+0xb08>)
 8014b54:	4293      	cmp	r3, r2
 8014b56:	d153      	bne.n	8014c00 <_strtod_l+0x8f8>
 8014b58:	9b04      	ldr	r3, [sp, #16]
 8014b5a:	4650      	mov	r0, sl
 8014b5c:	b1d3      	cbz	r3, 8014b94 <_strtod_l+0x88c>
 8014b5e:	4aad      	ldr	r2, [pc, #692]	; (8014e14 <_strtod_l+0xb0c>)
 8014b60:	402a      	ands	r2, r5
 8014b62:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8014b66:	f04f 31ff 	mov.w	r1, #4294967295
 8014b6a:	d816      	bhi.n	8014b9a <_strtod_l+0x892>
 8014b6c:	0d12      	lsrs	r2, r2, #20
 8014b6e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8014b72:	fa01 f303 	lsl.w	r3, r1, r3
 8014b76:	4298      	cmp	r0, r3
 8014b78:	d142      	bne.n	8014c00 <_strtod_l+0x8f8>
 8014b7a:	4ba7      	ldr	r3, [pc, #668]	; (8014e18 <_strtod_l+0xb10>)
 8014b7c:	429d      	cmp	r5, r3
 8014b7e:	d102      	bne.n	8014b86 <_strtod_l+0x87e>
 8014b80:	3001      	adds	r0, #1
 8014b82:	f43f addf 	beq.w	8014744 <_strtod_l+0x43c>
 8014b86:	4ba3      	ldr	r3, [pc, #652]	; (8014e14 <_strtod_l+0xb0c>)
 8014b88:	402b      	ands	r3, r5
 8014b8a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8014b8e:	f04f 0a00 	mov.w	sl, #0
 8014b92:	e7a0      	b.n	8014ad6 <_strtod_l+0x7ce>
 8014b94:	f04f 33ff 	mov.w	r3, #4294967295
 8014b98:	e7ed      	b.n	8014b76 <_strtod_l+0x86e>
 8014b9a:	460b      	mov	r3, r1
 8014b9c:	e7eb      	b.n	8014b76 <_strtod_l+0x86e>
 8014b9e:	bb7b      	cbnz	r3, 8014c00 <_strtod_l+0x8f8>
 8014ba0:	f1ba 0f00 	cmp.w	sl, #0
 8014ba4:	d12c      	bne.n	8014c00 <_strtod_l+0x8f8>
 8014ba6:	9904      	ldr	r1, [sp, #16]
 8014ba8:	4a9a      	ldr	r2, [pc, #616]	; (8014e14 <_strtod_l+0xb0c>)
 8014baa:	465b      	mov	r3, fp
 8014bac:	b1f1      	cbz	r1, 8014bec <_strtod_l+0x8e4>
 8014bae:	ea02 010b 	and.w	r1, r2, fp
 8014bb2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8014bb6:	dc19      	bgt.n	8014bec <_strtod_l+0x8e4>
 8014bb8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8014bbc:	f77f ae5b 	ble.w	8014876 <_strtod_l+0x56e>
 8014bc0:	4a96      	ldr	r2, [pc, #600]	; (8014e1c <_strtod_l+0xb14>)
 8014bc2:	2300      	movs	r3, #0
 8014bc4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8014bc8:	4650      	mov	r0, sl
 8014bca:	4659      	mov	r1, fp
 8014bcc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8014bd0:	f7eb fd2a 	bl	8000628 <__aeabi_dmul>
 8014bd4:	4682      	mov	sl, r0
 8014bd6:	468b      	mov	fp, r1
 8014bd8:	2900      	cmp	r1, #0
 8014bda:	f47f adbe 	bne.w	801475a <_strtod_l+0x452>
 8014bde:	2800      	cmp	r0, #0
 8014be0:	f47f adbb 	bne.w	801475a <_strtod_l+0x452>
 8014be4:	2322      	movs	r3, #34	; 0x22
 8014be6:	f8c9 3000 	str.w	r3, [r9]
 8014bea:	e5b6      	b.n	801475a <_strtod_l+0x452>
 8014bec:	4013      	ands	r3, r2
 8014bee:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8014bf2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014bf6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014bfa:	f04f 3aff 	mov.w	sl, #4294967295
 8014bfe:	e76a      	b.n	8014ad6 <_strtod_l+0x7ce>
 8014c00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014c02:	b193      	cbz	r3, 8014c2a <_strtod_l+0x922>
 8014c04:	422b      	tst	r3, r5
 8014c06:	f43f af66 	beq.w	8014ad6 <_strtod_l+0x7ce>
 8014c0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014c0c:	9a04      	ldr	r2, [sp, #16]
 8014c0e:	4650      	mov	r0, sl
 8014c10:	4659      	mov	r1, fp
 8014c12:	b173      	cbz	r3, 8014c32 <_strtod_l+0x92a>
 8014c14:	f7ff fb5b 	bl	80142ce <sulp>
 8014c18:	4602      	mov	r2, r0
 8014c1a:	460b      	mov	r3, r1
 8014c1c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014c20:	f7eb fb4c 	bl	80002bc <__adddf3>
 8014c24:	4682      	mov	sl, r0
 8014c26:	468b      	mov	fp, r1
 8014c28:	e755      	b.n	8014ad6 <_strtod_l+0x7ce>
 8014c2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014c2c:	ea13 0f0a 	tst.w	r3, sl
 8014c30:	e7e9      	b.n	8014c06 <_strtod_l+0x8fe>
 8014c32:	f7ff fb4c 	bl	80142ce <sulp>
 8014c36:	4602      	mov	r2, r0
 8014c38:	460b      	mov	r3, r1
 8014c3a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014c3e:	f7eb fb3b 	bl	80002b8 <__aeabi_dsub>
 8014c42:	2200      	movs	r2, #0
 8014c44:	2300      	movs	r3, #0
 8014c46:	4682      	mov	sl, r0
 8014c48:	468b      	mov	fp, r1
 8014c4a:	f7eb ff55 	bl	8000af8 <__aeabi_dcmpeq>
 8014c4e:	2800      	cmp	r0, #0
 8014c50:	f47f ae11 	bne.w	8014876 <_strtod_l+0x56e>
 8014c54:	e73f      	b.n	8014ad6 <_strtod_l+0x7ce>
 8014c56:	4641      	mov	r1, r8
 8014c58:	4620      	mov	r0, r4
 8014c5a:	f002 fa10 	bl	801707e <__ratio>
 8014c5e:	ec57 6b10 	vmov	r6, r7, d0
 8014c62:	2200      	movs	r2, #0
 8014c64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014c68:	ee10 0a10 	vmov	r0, s0
 8014c6c:	4639      	mov	r1, r7
 8014c6e:	f7eb ff57 	bl	8000b20 <__aeabi_dcmple>
 8014c72:	2800      	cmp	r0, #0
 8014c74:	d077      	beq.n	8014d66 <_strtod_l+0xa5e>
 8014c76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	d04a      	beq.n	8014d12 <_strtod_l+0xa0a>
 8014c7c:	4b68      	ldr	r3, [pc, #416]	; (8014e20 <_strtod_l+0xb18>)
 8014c7e:	2200      	movs	r2, #0
 8014c80:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014c84:	4f66      	ldr	r7, [pc, #408]	; (8014e20 <_strtod_l+0xb18>)
 8014c86:	2600      	movs	r6, #0
 8014c88:	4b62      	ldr	r3, [pc, #392]	; (8014e14 <_strtod_l+0xb0c>)
 8014c8a:	402b      	ands	r3, r5
 8014c8c:	930f      	str	r3, [sp, #60]	; 0x3c
 8014c8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014c90:	4b64      	ldr	r3, [pc, #400]	; (8014e24 <_strtod_l+0xb1c>)
 8014c92:	429a      	cmp	r2, r3
 8014c94:	f040 80ce 	bne.w	8014e34 <_strtod_l+0xb2c>
 8014c98:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014c9c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014ca0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8014ca4:	ec4b ab10 	vmov	d0, sl, fp
 8014ca8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8014cac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014cb0:	f002 f920 	bl	8016ef4 <__ulp>
 8014cb4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014cb8:	ec53 2b10 	vmov	r2, r3, d0
 8014cbc:	f7eb fcb4 	bl	8000628 <__aeabi_dmul>
 8014cc0:	4652      	mov	r2, sl
 8014cc2:	465b      	mov	r3, fp
 8014cc4:	f7eb fafa 	bl	80002bc <__adddf3>
 8014cc8:	460b      	mov	r3, r1
 8014cca:	4952      	ldr	r1, [pc, #328]	; (8014e14 <_strtod_l+0xb0c>)
 8014ccc:	4a56      	ldr	r2, [pc, #344]	; (8014e28 <_strtod_l+0xb20>)
 8014cce:	4019      	ands	r1, r3
 8014cd0:	4291      	cmp	r1, r2
 8014cd2:	4682      	mov	sl, r0
 8014cd4:	d95b      	bls.n	8014d8e <_strtod_l+0xa86>
 8014cd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014cd8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8014cdc:	4293      	cmp	r3, r2
 8014cde:	d103      	bne.n	8014ce8 <_strtod_l+0x9e0>
 8014ce0:	9b08      	ldr	r3, [sp, #32]
 8014ce2:	3301      	adds	r3, #1
 8014ce4:	f43f ad2e 	beq.w	8014744 <_strtod_l+0x43c>
 8014ce8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8014e18 <_strtod_l+0xb10>
 8014cec:	f04f 3aff 	mov.w	sl, #4294967295
 8014cf0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8014cf2:	4648      	mov	r0, r9
 8014cf4:	f001 fe66 	bl	80169c4 <_Bfree>
 8014cf8:	9905      	ldr	r1, [sp, #20]
 8014cfa:	4648      	mov	r0, r9
 8014cfc:	f001 fe62 	bl	80169c4 <_Bfree>
 8014d00:	4641      	mov	r1, r8
 8014d02:	4648      	mov	r0, r9
 8014d04:	f001 fe5e 	bl	80169c4 <_Bfree>
 8014d08:	4621      	mov	r1, r4
 8014d0a:	4648      	mov	r0, r9
 8014d0c:	f001 fe5a 	bl	80169c4 <_Bfree>
 8014d10:	e619      	b.n	8014946 <_strtod_l+0x63e>
 8014d12:	f1ba 0f00 	cmp.w	sl, #0
 8014d16:	d11a      	bne.n	8014d4e <_strtod_l+0xa46>
 8014d18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014d1c:	b9eb      	cbnz	r3, 8014d5a <_strtod_l+0xa52>
 8014d1e:	2200      	movs	r2, #0
 8014d20:	4b3f      	ldr	r3, [pc, #252]	; (8014e20 <_strtod_l+0xb18>)
 8014d22:	4630      	mov	r0, r6
 8014d24:	4639      	mov	r1, r7
 8014d26:	f7eb fef1 	bl	8000b0c <__aeabi_dcmplt>
 8014d2a:	b9c8      	cbnz	r0, 8014d60 <_strtod_l+0xa58>
 8014d2c:	4630      	mov	r0, r6
 8014d2e:	4639      	mov	r1, r7
 8014d30:	2200      	movs	r2, #0
 8014d32:	4b3e      	ldr	r3, [pc, #248]	; (8014e2c <_strtod_l+0xb24>)
 8014d34:	f7eb fc78 	bl	8000628 <__aeabi_dmul>
 8014d38:	4606      	mov	r6, r0
 8014d3a:	460f      	mov	r7, r1
 8014d3c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8014d40:	9618      	str	r6, [sp, #96]	; 0x60
 8014d42:	9319      	str	r3, [sp, #100]	; 0x64
 8014d44:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8014d48:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014d4c:	e79c      	b.n	8014c88 <_strtod_l+0x980>
 8014d4e:	f1ba 0f01 	cmp.w	sl, #1
 8014d52:	d102      	bne.n	8014d5a <_strtod_l+0xa52>
 8014d54:	2d00      	cmp	r5, #0
 8014d56:	f43f ad8e 	beq.w	8014876 <_strtod_l+0x56e>
 8014d5a:	2200      	movs	r2, #0
 8014d5c:	4b34      	ldr	r3, [pc, #208]	; (8014e30 <_strtod_l+0xb28>)
 8014d5e:	e78f      	b.n	8014c80 <_strtod_l+0x978>
 8014d60:	2600      	movs	r6, #0
 8014d62:	4f32      	ldr	r7, [pc, #200]	; (8014e2c <_strtod_l+0xb24>)
 8014d64:	e7ea      	b.n	8014d3c <_strtod_l+0xa34>
 8014d66:	4b31      	ldr	r3, [pc, #196]	; (8014e2c <_strtod_l+0xb24>)
 8014d68:	4630      	mov	r0, r6
 8014d6a:	4639      	mov	r1, r7
 8014d6c:	2200      	movs	r2, #0
 8014d6e:	f7eb fc5b 	bl	8000628 <__aeabi_dmul>
 8014d72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014d74:	4606      	mov	r6, r0
 8014d76:	460f      	mov	r7, r1
 8014d78:	b933      	cbnz	r3, 8014d88 <_strtod_l+0xa80>
 8014d7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014d7e:	9010      	str	r0, [sp, #64]	; 0x40
 8014d80:	9311      	str	r3, [sp, #68]	; 0x44
 8014d82:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8014d86:	e7df      	b.n	8014d48 <_strtod_l+0xa40>
 8014d88:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8014d8c:	e7f9      	b.n	8014d82 <_strtod_l+0xa7a>
 8014d8e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8014d92:	9b04      	ldr	r3, [sp, #16]
 8014d94:	2b00      	cmp	r3, #0
 8014d96:	d1ab      	bne.n	8014cf0 <_strtod_l+0x9e8>
 8014d98:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8014d9c:	0d1b      	lsrs	r3, r3, #20
 8014d9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014da0:	051b      	lsls	r3, r3, #20
 8014da2:	429a      	cmp	r2, r3
 8014da4:	465d      	mov	r5, fp
 8014da6:	d1a3      	bne.n	8014cf0 <_strtod_l+0x9e8>
 8014da8:	4639      	mov	r1, r7
 8014daa:	4630      	mov	r0, r6
 8014dac:	f7eb feec 	bl	8000b88 <__aeabi_d2iz>
 8014db0:	f7eb fbd0 	bl	8000554 <__aeabi_i2d>
 8014db4:	460b      	mov	r3, r1
 8014db6:	4602      	mov	r2, r0
 8014db8:	4639      	mov	r1, r7
 8014dba:	4630      	mov	r0, r6
 8014dbc:	f7eb fa7c 	bl	80002b8 <__aeabi_dsub>
 8014dc0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014dc2:	4606      	mov	r6, r0
 8014dc4:	460f      	mov	r7, r1
 8014dc6:	b933      	cbnz	r3, 8014dd6 <_strtod_l+0xace>
 8014dc8:	f1ba 0f00 	cmp.w	sl, #0
 8014dcc:	d103      	bne.n	8014dd6 <_strtod_l+0xace>
 8014dce:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8014dd2:	2d00      	cmp	r5, #0
 8014dd4:	d06d      	beq.n	8014eb2 <_strtod_l+0xbaa>
 8014dd6:	a30a      	add	r3, pc, #40	; (adr r3, 8014e00 <_strtod_l+0xaf8>)
 8014dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ddc:	4630      	mov	r0, r6
 8014dde:	4639      	mov	r1, r7
 8014de0:	f7eb fe94 	bl	8000b0c <__aeabi_dcmplt>
 8014de4:	2800      	cmp	r0, #0
 8014de6:	f47f acb8 	bne.w	801475a <_strtod_l+0x452>
 8014dea:	a307      	add	r3, pc, #28	; (adr r3, 8014e08 <_strtod_l+0xb00>)
 8014dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014df0:	4630      	mov	r0, r6
 8014df2:	4639      	mov	r1, r7
 8014df4:	f7eb fea8 	bl	8000b48 <__aeabi_dcmpgt>
 8014df8:	2800      	cmp	r0, #0
 8014dfa:	f43f af79 	beq.w	8014cf0 <_strtod_l+0x9e8>
 8014dfe:	e4ac      	b.n	801475a <_strtod_l+0x452>
 8014e00:	94a03595 	.word	0x94a03595
 8014e04:	3fdfffff 	.word	0x3fdfffff
 8014e08:	35afe535 	.word	0x35afe535
 8014e0c:	3fe00000 	.word	0x3fe00000
 8014e10:	000fffff 	.word	0x000fffff
 8014e14:	7ff00000 	.word	0x7ff00000
 8014e18:	7fefffff 	.word	0x7fefffff
 8014e1c:	39500000 	.word	0x39500000
 8014e20:	3ff00000 	.word	0x3ff00000
 8014e24:	7fe00000 	.word	0x7fe00000
 8014e28:	7c9fffff 	.word	0x7c9fffff
 8014e2c:	3fe00000 	.word	0x3fe00000
 8014e30:	bff00000 	.word	0xbff00000
 8014e34:	9b04      	ldr	r3, [sp, #16]
 8014e36:	b333      	cbz	r3, 8014e86 <_strtod_l+0xb7e>
 8014e38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014e3a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8014e3e:	d822      	bhi.n	8014e86 <_strtod_l+0xb7e>
 8014e40:	a327      	add	r3, pc, #156	; (adr r3, 8014ee0 <_strtod_l+0xbd8>)
 8014e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e46:	4630      	mov	r0, r6
 8014e48:	4639      	mov	r1, r7
 8014e4a:	f7eb fe69 	bl	8000b20 <__aeabi_dcmple>
 8014e4e:	b1a0      	cbz	r0, 8014e7a <_strtod_l+0xb72>
 8014e50:	4639      	mov	r1, r7
 8014e52:	4630      	mov	r0, r6
 8014e54:	f7eb fec0 	bl	8000bd8 <__aeabi_d2uiz>
 8014e58:	2800      	cmp	r0, #0
 8014e5a:	bf08      	it	eq
 8014e5c:	2001      	moveq	r0, #1
 8014e5e:	f7eb fb69 	bl	8000534 <__aeabi_ui2d>
 8014e62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014e64:	4606      	mov	r6, r0
 8014e66:	460f      	mov	r7, r1
 8014e68:	bb03      	cbnz	r3, 8014eac <_strtod_l+0xba4>
 8014e6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014e6e:	9012      	str	r0, [sp, #72]	; 0x48
 8014e70:	9313      	str	r3, [sp, #76]	; 0x4c
 8014e72:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8014e76:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014e7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014e7c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014e7e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8014e82:	1a9b      	subs	r3, r3, r2
 8014e84:	930b      	str	r3, [sp, #44]	; 0x2c
 8014e86:	ed9d 0b08 	vldr	d0, [sp, #32]
 8014e8a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8014e8e:	f002 f831 	bl	8016ef4 <__ulp>
 8014e92:	4650      	mov	r0, sl
 8014e94:	ec53 2b10 	vmov	r2, r3, d0
 8014e98:	4659      	mov	r1, fp
 8014e9a:	f7eb fbc5 	bl	8000628 <__aeabi_dmul>
 8014e9e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014ea2:	f7eb fa0b 	bl	80002bc <__adddf3>
 8014ea6:	4682      	mov	sl, r0
 8014ea8:	468b      	mov	fp, r1
 8014eaa:	e772      	b.n	8014d92 <_strtod_l+0xa8a>
 8014eac:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8014eb0:	e7df      	b.n	8014e72 <_strtod_l+0xb6a>
 8014eb2:	a30d      	add	r3, pc, #52	; (adr r3, 8014ee8 <_strtod_l+0xbe0>)
 8014eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014eb8:	f7eb fe28 	bl	8000b0c <__aeabi_dcmplt>
 8014ebc:	e79c      	b.n	8014df8 <_strtod_l+0xaf0>
 8014ebe:	2300      	movs	r3, #0
 8014ec0:	930d      	str	r3, [sp, #52]	; 0x34
 8014ec2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8014ec4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8014ec6:	6013      	str	r3, [r2, #0]
 8014ec8:	f7ff ba61 	b.w	801438e <_strtod_l+0x86>
 8014ecc:	2b65      	cmp	r3, #101	; 0x65
 8014ece:	f04f 0200 	mov.w	r2, #0
 8014ed2:	f43f ab4e 	beq.w	8014572 <_strtod_l+0x26a>
 8014ed6:	2101      	movs	r1, #1
 8014ed8:	4614      	mov	r4, r2
 8014eda:	9104      	str	r1, [sp, #16]
 8014edc:	f7ff bacb 	b.w	8014476 <_strtod_l+0x16e>
 8014ee0:	ffc00000 	.word	0xffc00000
 8014ee4:	41dfffff 	.word	0x41dfffff
 8014ee8:	94a03595 	.word	0x94a03595
 8014eec:	3fcfffff 	.word	0x3fcfffff

08014ef0 <_strtod_r>:
 8014ef0:	4b05      	ldr	r3, [pc, #20]	; (8014f08 <_strtod_r+0x18>)
 8014ef2:	681b      	ldr	r3, [r3, #0]
 8014ef4:	b410      	push	{r4}
 8014ef6:	6a1b      	ldr	r3, [r3, #32]
 8014ef8:	4c04      	ldr	r4, [pc, #16]	; (8014f0c <_strtod_r+0x1c>)
 8014efa:	2b00      	cmp	r3, #0
 8014efc:	bf08      	it	eq
 8014efe:	4623      	moveq	r3, r4
 8014f00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014f04:	f7ff ba00 	b.w	8014308 <_strtod_l>
 8014f08:	2000000c 	.word	0x2000000c
 8014f0c:	20000070 	.word	0x20000070

08014f10 <_strtol_l.isra.0>:
 8014f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014f14:	4680      	mov	r8, r0
 8014f16:	4689      	mov	r9, r1
 8014f18:	4692      	mov	sl, r2
 8014f1a:	461e      	mov	r6, r3
 8014f1c:	460f      	mov	r7, r1
 8014f1e:	463d      	mov	r5, r7
 8014f20:	9808      	ldr	r0, [sp, #32]
 8014f22:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014f26:	f001 fc67 	bl	80167f8 <__locale_ctype_ptr_l>
 8014f2a:	4420      	add	r0, r4
 8014f2c:	7843      	ldrb	r3, [r0, #1]
 8014f2e:	f013 0308 	ands.w	r3, r3, #8
 8014f32:	d132      	bne.n	8014f9a <_strtol_l.isra.0+0x8a>
 8014f34:	2c2d      	cmp	r4, #45	; 0x2d
 8014f36:	d132      	bne.n	8014f9e <_strtol_l.isra.0+0x8e>
 8014f38:	787c      	ldrb	r4, [r7, #1]
 8014f3a:	1cbd      	adds	r5, r7, #2
 8014f3c:	2201      	movs	r2, #1
 8014f3e:	2e00      	cmp	r6, #0
 8014f40:	d05d      	beq.n	8014ffe <_strtol_l.isra.0+0xee>
 8014f42:	2e10      	cmp	r6, #16
 8014f44:	d109      	bne.n	8014f5a <_strtol_l.isra.0+0x4a>
 8014f46:	2c30      	cmp	r4, #48	; 0x30
 8014f48:	d107      	bne.n	8014f5a <_strtol_l.isra.0+0x4a>
 8014f4a:	782b      	ldrb	r3, [r5, #0]
 8014f4c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014f50:	2b58      	cmp	r3, #88	; 0x58
 8014f52:	d14f      	bne.n	8014ff4 <_strtol_l.isra.0+0xe4>
 8014f54:	786c      	ldrb	r4, [r5, #1]
 8014f56:	2610      	movs	r6, #16
 8014f58:	3502      	adds	r5, #2
 8014f5a:	2a00      	cmp	r2, #0
 8014f5c:	bf14      	ite	ne
 8014f5e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8014f62:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8014f66:	2700      	movs	r7, #0
 8014f68:	fbb1 fcf6 	udiv	ip, r1, r6
 8014f6c:	4638      	mov	r0, r7
 8014f6e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8014f72:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8014f76:	2b09      	cmp	r3, #9
 8014f78:	d817      	bhi.n	8014faa <_strtol_l.isra.0+0x9a>
 8014f7a:	461c      	mov	r4, r3
 8014f7c:	42a6      	cmp	r6, r4
 8014f7e:	dd23      	ble.n	8014fc8 <_strtol_l.isra.0+0xb8>
 8014f80:	1c7b      	adds	r3, r7, #1
 8014f82:	d007      	beq.n	8014f94 <_strtol_l.isra.0+0x84>
 8014f84:	4584      	cmp	ip, r0
 8014f86:	d31c      	bcc.n	8014fc2 <_strtol_l.isra.0+0xb2>
 8014f88:	d101      	bne.n	8014f8e <_strtol_l.isra.0+0x7e>
 8014f8a:	45a6      	cmp	lr, r4
 8014f8c:	db19      	blt.n	8014fc2 <_strtol_l.isra.0+0xb2>
 8014f8e:	fb00 4006 	mla	r0, r0, r6, r4
 8014f92:	2701      	movs	r7, #1
 8014f94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014f98:	e7eb      	b.n	8014f72 <_strtol_l.isra.0+0x62>
 8014f9a:	462f      	mov	r7, r5
 8014f9c:	e7bf      	b.n	8014f1e <_strtol_l.isra.0+0xe>
 8014f9e:	2c2b      	cmp	r4, #43	; 0x2b
 8014fa0:	bf04      	itt	eq
 8014fa2:	1cbd      	addeq	r5, r7, #2
 8014fa4:	787c      	ldrbeq	r4, [r7, #1]
 8014fa6:	461a      	mov	r2, r3
 8014fa8:	e7c9      	b.n	8014f3e <_strtol_l.isra.0+0x2e>
 8014faa:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8014fae:	2b19      	cmp	r3, #25
 8014fb0:	d801      	bhi.n	8014fb6 <_strtol_l.isra.0+0xa6>
 8014fb2:	3c37      	subs	r4, #55	; 0x37
 8014fb4:	e7e2      	b.n	8014f7c <_strtol_l.isra.0+0x6c>
 8014fb6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8014fba:	2b19      	cmp	r3, #25
 8014fbc:	d804      	bhi.n	8014fc8 <_strtol_l.isra.0+0xb8>
 8014fbe:	3c57      	subs	r4, #87	; 0x57
 8014fc0:	e7dc      	b.n	8014f7c <_strtol_l.isra.0+0x6c>
 8014fc2:	f04f 37ff 	mov.w	r7, #4294967295
 8014fc6:	e7e5      	b.n	8014f94 <_strtol_l.isra.0+0x84>
 8014fc8:	1c7b      	adds	r3, r7, #1
 8014fca:	d108      	bne.n	8014fde <_strtol_l.isra.0+0xce>
 8014fcc:	2322      	movs	r3, #34	; 0x22
 8014fce:	f8c8 3000 	str.w	r3, [r8]
 8014fd2:	4608      	mov	r0, r1
 8014fd4:	f1ba 0f00 	cmp.w	sl, #0
 8014fd8:	d107      	bne.n	8014fea <_strtol_l.isra.0+0xda>
 8014fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014fde:	b102      	cbz	r2, 8014fe2 <_strtol_l.isra.0+0xd2>
 8014fe0:	4240      	negs	r0, r0
 8014fe2:	f1ba 0f00 	cmp.w	sl, #0
 8014fe6:	d0f8      	beq.n	8014fda <_strtol_l.isra.0+0xca>
 8014fe8:	b10f      	cbz	r7, 8014fee <_strtol_l.isra.0+0xde>
 8014fea:	f105 39ff 	add.w	r9, r5, #4294967295
 8014fee:	f8ca 9000 	str.w	r9, [sl]
 8014ff2:	e7f2      	b.n	8014fda <_strtol_l.isra.0+0xca>
 8014ff4:	2430      	movs	r4, #48	; 0x30
 8014ff6:	2e00      	cmp	r6, #0
 8014ff8:	d1af      	bne.n	8014f5a <_strtol_l.isra.0+0x4a>
 8014ffa:	2608      	movs	r6, #8
 8014ffc:	e7ad      	b.n	8014f5a <_strtol_l.isra.0+0x4a>
 8014ffe:	2c30      	cmp	r4, #48	; 0x30
 8015000:	d0a3      	beq.n	8014f4a <_strtol_l.isra.0+0x3a>
 8015002:	260a      	movs	r6, #10
 8015004:	e7a9      	b.n	8014f5a <_strtol_l.isra.0+0x4a>
	...

08015008 <_strtol_r>:
 8015008:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801500a:	4c06      	ldr	r4, [pc, #24]	; (8015024 <_strtol_r+0x1c>)
 801500c:	4d06      	ldr	r5, [pc, #24]	; (8015028 <_strtol_r+0x20>)
 801500e:	6824      	ldr	r4, [r4, #0]
 8015010:	6a24      	ldr	r4, [r4, #32]
 8015012:	2c00      	cmp	r4, #0
 8015014:	bf08      	it	eq
 8015016:	462c      	moveq	r4, r5
 8015018:	9400      	str	r4, [sp, #0]
 801501a:	f7ff ff79 	bl	8014f10 <_strtol_l.isra.0>
 801501e:	b003      	add	sp, #12
 8015020:	bd30      	pop	{r4, r5, pc}
 8015022:	bf00      	nop
 8015024:	2000000c 	.word	0x2000000c
 8015028:	20000070 	.word	0x20000070

0801502c <_vsiprintf_r>:
 801502c:	b500      	push	{lr}
 801502e:	b09b      	sub	sp, #108	; 0x6c
 8015030:	9100      	str	r1, [sp, #0]
 8015032:	9104      	str	r1, [sp, #16]
 8015034:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015038:	9105      	str	r1, [sp, #20]
 801503a:	9102      	str	r1, [sp, #8]
 801503c:	4905      	ldr	r1, [pc, #20]	; (8015054 <_vsiprintf_r+0x28>)
 801503e:	9103      	str	r1, [sp, #12]
 8015040:	4669      	mov	r1, sp
 8015042:	f002 f99b 	bl	801737c <_svfiprintf_r>
 8015046:	9b00      	ldr	r3, [sp, #0]
 8015048:	2200      	movs	r2, #0
 801504a:	701a      	strb	r2, [r3, #0]
 801504c:	b01b      	add	sp, #108	; 0x6c
 801504e:	f85d fb04 	ldr.w	pc, [sp], #4
 8015052:	bf00      	nop
 8015054:	ffff0208 	.word	0xffff0208

08015058 <vsiprintf>:
 8015058:	4613      	mov	r3, r2
 801505a:	460a      	mov	r2, r1
 801505c:	4601      	mov	r1, r0
 801505e:	4802      	ldr	r0, [pc, #8]	; (8015068 <vsiprintf+0x10>)
 8015060:	6800      	ldr	r0, [r0, #0]
 8015062:	f7ff bfe3 	b.w	801502c <_vsiprintf_r>
 8015066:	bf00      	nop
 8015068:	2000000c 	.word	0x2000000c

0801506c <__swbuf_r>:
 801506c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801506e:	460e      	mov	r6, r1
 8015070:	4614      	mov	r4, r2
 8015072:	4605      	mov	r5, r0
 8015074:	b118      	cbz	r0, 801507e <__swbuf_r+0x12>
 8015076:	6983      	ldr	r3, [r0, #24]
 8015078:	b90b      	cbnz	r3, 801507e <__swbuf_r+0x12>
 801507a:	f001 f80d 	bl	8016098 <__sinit>
 801507e:	4b21      	ldr	r3, [pc, #132]	; (8015104 <__swbuf_r+0x98>)
 8015080:	429c      	cmp	r4, r3
 8015082:	d12a      	bne.n	80150da <__swbuf_r+0x6e>
 8015084:	686c      	ldr	r4, [r5, #4]
 8015086:	69a3      	ldr	r3, [r4, #24]
 8015088:	60a3      	str	r3, [r4, #8]
 801508a:	89a3      	ldrh	r3, [r4, #12]
 801508c:	071a      	lsls	r2, r3, #28
 801508e:	d52e      	bpl.n	80150ee <__swbuf_r+0x82>
 8015090:	6923      	ldr	r3, [r4, #16]
 8015092:	b363      	cbz	r3, 80150ee <__swbuf_r+0x82>
 8015094:	6923      	ldr	r3, [r4, #16]
 8015096:	6820      	ldr	r0, [r4, #0]
 8015098:	1ac0      	subs	r0, r0, r3
 801509a:	6963      	ldr	r3, [r4, #20]
 801509c:	b2f6      	uxtb	r6, r6
 801509e:	4283      	cmp	r3, r0
 80150a0:	4637      	mov	r7, r6
 80150a2:	dc04      	bgt.n	80150ae <__swbuf_r+0x42>
 80150a4:	4621      	mov	r1, r4
 80150a6:	4628      	mov	r0, r5
 80150a8:	f000 ff8c 	bl	8015fc4 <_fflush_r>
 80150ac:	bb28      	cbnz	r0, 80150fa <__swbuf_r+0x8e>
 80150ae:	68a3      	ldr	r3, [r4, #8]
 80150b0:	3b01      	subs	r3, #1
 80150b2:	60a3      	str	r3, [r4, #8]
 80150b4:	6823      	ldr	r3, [r4, #0]
 80150b6:	1c5a      	adds	r2, r3, #1
 80150b8:	6022      	str	r2, [r4, #0]
 80150ba:	701e      	strb	r6, [r3, #0]
 80150bc:	6963      	ldr	r3, [r4, #20]
 80150be:	3001      	adds	r0, #1
 80150c0:	4283      	cmp	r3, r0
 80150c2:	d004      	beq.n	80150ce <__swbuf_r+0x62>
 80150c4:	89a3      	ldrh	r3, [r4, #12]
 80150c6:	07db      	lsls	r3, r3, #31
 80150c8:	d519      	bpl.n	80150fe <__swbuf_r+0x92>
 80150ca:	2e0a      	cmp	r6, #10
 80150cc:	d117      	bne.n	80150fe <__swbuf_r+0x92>
 80150ce:	4621      	mov	r1, r4
 80150d0:	4628      	mov	r0, r5
 80150d2:	f000 ff77 	bl	8015fc4 <_fflush_r>
 80150d6:	b190      	cbz	r0, 80150fe <__swbuf_r+0x92>
 80150d8:	e00f      	b.n	80150fa <__swbuf_r+0x8e>
 80150da:	4b0b      	ldr	r3, [pc, #44]	; (8015108 <__swbuf_r+0x9c>)
 80150dc:	429c      	cmp	r4, r3
 80150de:	d101      	bne.n	80150e4 <__swbuf_r+0x78>
 80150e0:	68ac      	ldr	r4, [r5, #8]
 80150e2:	e7d0      	b.n	8015086 <__swbuf_r+0x1a>
 80150e4:	4b09      	ldr	r3, [pc, #36]	; (801510c <__swbuf_r+0xa0>)
 80150e6:	429c      	cmp	r4, r3
 80150e8:	bf08      	it	eq
 80150ea:	68ec      	ldreq	r4, [r5, #12]
 80150ec:	e7cb      	b.n	8015086 <__swbuf_r+0x1a>
 80150ee:	4621      	mov	r1, r4
 80150f0:	4628      	mov	r0, r5
 80150f2:	f000 f81f 	bl	8015134 <__swsetup_r>
 80150f6:	2800      	cmp	r0, #0
 80150f8:	d0cc      	beq.n	8015094 <__swbuf_r+0x28>
 80150fa:	f04f 37ff 	mov.w	r7, #4294967295
 80150fe:	4638      	mov	r0, r7
 8015100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015102:	bf00      	nop
 8015104:	08018a60 	.word	0x08018a60
 8015108:	08018a80 	.word	0x08018a80
 801510c:	08018a40 	.word	0x08018a40

08015110 <_write_r>:
 8015110:	b538      	push	{r3, r4, r5, lr}
 8015112:	4c07      	ldr	r4, [pc, #28]	; (8015130 <_write_r+0x20>)
 8015114:	4605      	mov	r5, r0
 8015116:	4608      	mov	r0, r1
 8015118:	4611      	mov	r1, r2
 801511a:	2200      	movs	r2, #0
 801511c:	6022      	str	r2, [r4, #0]
 801511e:	461a      	mov	r2, r3
 8015120:	f7ef fa09 	bl	8004536 <_write>
 8015124:	1c43      	adds	r3, r0, #1
 8015126:	d102      	bne.n	801512e <_write_r+0x1e>
 8015128:	6823      	ldr	r3, [r4, #0]
 801512a:	b103      	cbz	r3, 801512e <_write_r+0x1e>
 801512c:	602b      	str	r3, [r5, #0]
 801512e:	bd38      	pop	{r3, r4, r5, pc}
 8015130:	20037fbc 	.word	0x20037fbc

08015134 <__swsetup_r>:
 8015134:	4b32      	ldr	r3, [pc, #200]	; (8015200 <__swsetup_r+0xcc>)
 8015136:	b570      	push	{r4, r5, r6, lr}
 8015138:	681d      	ldr	r5, [r3, #0]
 801513a:	4606      	mov	r6, r0
 801513c:	460c      	mov	r4, r1
 801513e:	b125      	cbz	r5, 801514a <__swsetup_r+0x16>
 8015140:	69ab      	ldr	r3, [r5, #24]
 8015142:	b913      	cbnz	r3, 801514a <__swsetup_r+0x16>
 8015144:	4628      	mov	r0, r5
 8015146:	f000 ffa7 	bl	8016098 <__sinit>
 801514a:	4b2e      	ldr	r3, [pc, #184]	; (8015204 <__swsetup_r+0xd0>)
 801514c:	429c      	cmp	r4, r3
 801514e:	d10f      	bne.n	8015170 <__swsetup_r+0x3c>
 8015150:	686c      	ldr	r4, [r5, #4]
 8015152:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015156:	b29a      	uxth	r2, r3
 8015158:	0715      	lsls	r5, r2, #28
 801515a:	d42c      	bmi.n	80151b6 <__swsetup_r+0x82>
 801515c:	06d0      	lsls	r0, r2, #27
 801515e:	d411      	bmi.n	8015184 <__swsetup_r+0x50>
 8015160:	2209      	movs	r2, #9
 8015162:	6032      	str	r2, [r6, #0]
 8015164:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015168:	81a3      	strh	r3, [r4, #12]
 801516a:	f04f 30ff 	mov.w	r0, #4294967295
 801516e:	e03e      	b.n	80151ee <__swsetup_r+0xba>
 8015170:	4b25      	ldr	r3, [pc, #148]	; (8015208 <__swsetup_r+0xd4>)
 8015172:	429c      	cmp	r4, r3
 8015174:	d101      	bne.n	801517a <__swsetup_r+0x46>
 8015176:	68ac      	ldr	r4, [r5, #8]
 8015178:	e7eb      	b.n	8015152 <__swsetup_r+0x1e>
 801517a:	4b24      	ldr	r3, [pc, #144]	; (801520c <__swsetup_r+0xd8>)
 801517c:	429c      	cmp	r4, r3
 801517e:	bf08      	it	eq
 8015180:	68ec      	ldreq	r4, [r5, #12]
 8015182:	e7e6      	b.n	8015152 <__swsetup_r+0x1e>
 8015184:	0751      	lsls	r1, r2, #29
 8015186:	d512      	bpl.n	80151ae <__swsetup_r+0x7a>
 8015188:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801518a:	b141      	cbz	r1, 801519e <__swsetup_r+0x6a>
 801518c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015190:	4299      	cmp	r1, r3
 8015192:	d002      	beq.n	801519a <__swsetup_r+0x66>
 8015194:	4630      	mov	r0, r6
 8015196:	f001 ffef 	bl	8017178 <_free_r>
 801519a:	2300      	movs	r3, #0
 801519c:	6363      	str	r3, [r4, #52]	; 0x34
 801519e:	89a3      	ldrh	r3, [r4, #12]
 80151a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80151a4:	81a3      	strh	r3, [r4, #12]
 80151a6:	2300      	movs	r3, #0
 80151a8:	6063      	str	r3, [r4, #4]
 80151aa:	6923      	ldr	r3, [r4, #16]
 80151ac:	6023      	str	r3, [r4, #0]
 80151ae:	89a3      	ldrh	r3, [r4, #12]
 80151b0:	f043 0308 	orr.w	r3, r3, #8
 80151b4:	81a3      	strh	r3, [r4, #12]
 80151b6:	6923      	ldr	r3, [r4, #16]
 80151b8:	b94b      	cbnz	r3, 80151ce <__swsetup_r+0x9a>
 80151ba:	89a3      	ldrh	r3, [r4, #12]
 80151bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80151c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80151c4:	d003      	beq.n	80151ce <__swsetup_r+0x9a>
 80151c6:	4621      	mov	r1, r4
 80151c8:	4630      	mov	r0, r6
 80151ca:	f001 fb6d 	bl	80168a8 <__smakebuf_r>
 80151ce:	89a2      	ldrh	r2, [r4, #12]
 80151d0:	f012 0301 	ands.w	r3, r2, #1
 80151d4:	d00c      	beq.n	80151f0 <__swsetup_r+0xbc>
 80151d6:	2300      	movs	r3, #0
 80151d8:	60a3      	str	r3, [r4, #8]
 80151da:	6963      	ldr	r3, [r4, #20]
 80151dc:	425b      	negs	r3, r3
 80151de:	61a3      	str	r3, [r4, #24]
 80151e0:	6923      	ldr	r3, [r4, #16]
 80151e2:	b953      	cbnz	r3, 80151fa <__swsetup_r+0xc6>
 80151e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80151e8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80151ec:	d1ba      	bne.n	8015164 <__swsetup_r+0x30>
 80151ee:	bd70      	pop	{r4, r5, r6, pc}
 80151f0:	0792      	lsls	r2, r2, #30
 80151f2:	bf58      	it	pl
 80151f4:	6963      	ldrpl	r3, [r4, #20]
 80151f6:	60a3      	str	r3, [r4, #8]
 80151f8:	e7f2      	b.n	80151e0 <__swsetup_r+0xac>
 80151fa:	2000      	movs	r0, #0
 80151fc:	e7f7      	b.n	80151ee <__swsetup_r+0xba>
 80151fe:	bf00      	nop
 8015200:	2000000c 	.word	0x2000000c
 8015204:	08018a60 	.word	0x08018a60
 8015208:	08018a80 	.word	0x08018a80
 801520c:	08018a40 	.word	0x08018a40

08015210 <_close_r>:
 8015210:	b538      	push	{r3, r4, r5, lr}
 8015212:	4c06      	ldr	r4, [pc, #24]	; (801522c <_close_r+0x1c>)
 8015214:	2300      	movs	r3, #0
 8015216:	4605      	mov	r5, r0
 8015218:	4608      	mov	r0, r1
 801521a:	6023      	str	r3, [r4, #0]
 801521c:	f7f0 feef 	bl	8005ffe <_close>
 8015220:	1c43      	adds	r3, r0, #1
 8015222:	d102      	bne.n	801522a <_close_r+0x1a>
 8015224:	6823      	ldr	r3, [r4, #0]
 8015226:	b103      	cbz	r3, 801522a <_close_r+0x1a>
 8015228:	602b      	str	r3, [r5, #0]
 801522a:	bd38      	pop	{r3, r4, r5, pc}
 801522c:	20037fbc 	.word	0x20037fbc

08015230 <quorem>:
 8015230:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015234:	6903      	ldr	r3, [r0, #16]
 8015236:	690c      	ldr	r4, [r1, #16]
 8015238:	42a3      	cmp	r3, r4
 801523a:	4680      	mov	r8, r0
 801523c:	f2c0 8082 	blt.w	8015344 <quorem+0x114>
 8015240:	3c01      	subs	r4, #1
 8015242:	f101 0714 	add.w	r7, r1, #20
 8015246:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 801524a:	f100 0614 	add.w	r6, r0, #20
 801524e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8015252:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8015256:	eb06 030c 	add.w	r3, r6, ip
 801525a:	3501      	adds	r5, #1
 801525c:	eb07 090c 	add.w	r9, r7, ip
 8015260:	9301      	str	r3, [sp, #4]
 8015262:	fbb0 f5f5 	udiv	r5, r0, r5
 8015266:	b395      	cbz	r5, 80152ce <quorem+0x9e>
 8015268:	f04f 0a00 	mov.w	sl, #0
 801526c:	4638      	mov	r0, r7
 801526e:	46b6      	mov	lr, r6
 8015270:	46d3      	mov	fp, sl
 8015272:	f850 2b04 	ldr.w	r2, [r0], #4
 8015276:	b293      	uxth	r3, r2
 8015278:	fb05 a303 	mla	r3, r5, r3, sl
 801527c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015280:	b29b      	uxth	r3, r3
 8015282:	ebab 0303 	sub.w	r3, fp, r3
 8015286:	0c12      	lsrs	r2, r2, #16
 8015288:	f8de b000 	ldr.w	fp, [lr]
 801528c:	fb05 a202 	mla	r2, r5, r2, sl
 8015290:	fa13 f38b 	uxtah	r3, r3, fp
 8015294:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8015298:	fa1f fb82 	uxth.w	fp, r2
 801529c:	f8de 2000 	ldr.w	r2, [lr]
 80152a0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80152a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80152a8:	b29b      	uxth	r3, r3
 80152aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80152ae:	4581      	cmp	r9, r0
 80152b0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80152b4:	f84e 3b04 	str.w	r3, [lr], #4
 80152b8:	d2db      	bcs.n	8015272 <quorem+0x42>
 80152ba:	f856 300c 	ldr.w	r3, [r6, ip]
 80152be:	b933      	cbnz	r3, 80152ce <quorem+0x9e>
 80152c0:	9b01      	ldr	r3, [sp, #4]
 80152c2:	3b04      	subs	r3, #4
 80152c4:	429e      	cmp	r6, r3
 80152c6:	461a      	mov	r2, r3
 80152c8:	d330      	bcc.n	801532c <quorem+0xfc>
 80152ca:	f8c8 4010 	str.w	r4, [r8, #16]
 80152ce:	4640      	mov	r0, r8
 80152d0:	f001 fd98 	bl	8016e04 <__mcmp>
 80152d4:	2800      	cmp	r0, #0
 80152d6:	db25      	blt.n	8015324 <quorem+0xf4>
 80152d8:	3501      	adds	r5, #1
 80152da:	4630      	mov	r0, r6
 80152dc:	f04f 0c00 	mov.w	ip, #0
 80152e0:	f857 2b04 	ldr.w	r2, [r7], #4
 80152e4:	f8d0 e000 	ldr.w	lr, [r0]
 80152e8:	b293      	uxth	r3, r2
 80152ea:	ebac 0303 	sub.w	r3, ip, r3
 80152ee:	0c12      	lsrs	r2, r2, #16
 80152f0:	fa13 f38e 	uxtah	r3, r3, lr
 80152f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80152f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80152fc:	b29b      	uxth	r3, r3
 80152fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015302:	45b9      	cmp	r9, r7
 8015304:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8015308:	f840 3b04 	str.w	r3, [r0], #4
 801530c:	d2e8      	bcs.n	80152e0 <quorem+0xb0>
 801530e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8015312:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8015316:	b92a      	cbnz	r2, 8015324 <quorem+0xf4>
 8015318:	3b04      	subs	r3, #4
 801531a:	429e      	cmp	r6, r3
 801531c:	461a      	mov	r2, r3
 801531e:	d30b      	bcc.n	8015338 <quorem+0x108>
 8015320:	f8c8 4010 	str.w	r4, [r8, #16]
 8015324:	4628      	mov	r0, r5
 8015326:	b003      	add	sp, #12
 8015328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801532c:	6812      	ldr	r2, [r2, #0]
 801532e:	3b04      	subs	r3, #4
 8015330:	2a00      	cmp	r2, #0
 8015332:	d1ca      	bne.n	80152ca <quorem+0x9a>
 8015334:	3c01      	subs	r4, #1
 8015336:	e7c5      	b.n	80152c4 <quorem+0x94>
 8015338:	6812      	ldr	r2, [r2, #0]
 801533a:	3b04      	subs	r3, #4
 801533c:	2a00      	cmp	r2, #0
 801533e:	d1ef      	bne.n	8015320 <quorem+0xf0>
 8015340:	3c01      	subs	r4, #1
 8015342:	e7ea      	b.n	801531a <quorem+0xea>
 8015344:	2000      	movs	r0, #0
 8015346:	e7ee      	b.n	8015326 <quorem+0xf6>

08015348 <_dtoa_r>:
 8015348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801534c:	ec57 6b10 	vmov	r6, r7, d0
 8015350:	b097      	sub	sp, #92	; 0x5c
 8015352:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8015354:	9106      	str	r1, [sp, #24]
 8015356:	4604      	mov	r4, r0
 8015358:	920b      	str	r2, [sp, #44]	; 0x2c
 801535a:	9312      	str	r3, [sp, #72]	; 0x48
 801535c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8015360:	e9cd 6700 	strd	r6, r7, [sp]
 8015364:	b93d      	cbnz	r5, 8015376 <_dtoa_r+0x2e>
 8015366:	2010      	movs	r0, #16
 8015368:	f001 fade 	bl	8016928 <malloc>
 801536c:	6260      	str	r0, [r4, #36]	; 0x24
 801536e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8015372:	6005      	str	r5, [r0, #0]
 8015374:	60c5      	str	r5, [r0, #12]
 8015376:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015378:	6819      	ldr	r1, [r3, #0]
 801537a:	b151      	cbz	r1, 8015392 <_dtoa_r+0x4a>
 801537c:	685a      	ldr	r2, [r3, #4]
 801537e:	604a      	str	r2, [r1, #4]
 8015380:	2301      	movs	r3, #1
 8015382:	4093      	lsls	r3, r2
 8015384:	608b      	str	r3, [r1, #8]
 8015386:	4620      	mov	r0, r4
 8015388:	f001 fb1c 	bl	80169c4 <_Bfree>
 801538c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801538e:	2200      	movs	r2, #0
 8015390:	601a      	str	r2, [r3, #0]
 8015392:	1e3b      	subs	r3, r7, #0
 8015394:	bfbb      	ittet	lt
 8015396:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801539a:	9301      	strlt	r3, [sp, #4]
 801539c:	2300      	movge	r3, #0
 801539e:	2201      	movlt	r2, #1
 80153a0:	bfac      	ite	ge
 80153a2:	f8c8 3000 	strge.w	r3, [r8]
 80153a6:	f8c8 2000 	strlt.w	r2, [r8]
 80153aa:	4baf      	ldr	r3, [pc, #700]	; (8015668 <_dtoa_r+0x320>)
 80153ac:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80153b0:	ea33 0308 	bics.w	r3, r3, r8
 80153b4:	d114      	bne.n	80153e0 <_dtoa_r+0x98>
 80153b6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80153b8:	f242 730f 	movw	r3, #9999	; 0x270f
 80153bc:	6013      	str	r3, [r2, #0]
 80153be:	9b00      	ldr	r3, [sp, #0]
 80153c0:	b923      	cbnz	r3, 80153cc <_dtoa_r+0x84>
 80153c2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80153c6:	2800      	cmp	r0, #0
 80153c8:	f000 8542 	beq.w	8015e50 <_dtoa_r+0xb08>
 80153cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80153ce:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801567c <_dtoa_r+0x334>
 80153d2:	2b00      	cmp	r3, #0
 80153d4:	f000 8544 	beq.w	8015e60 <_dtoa_r+0xb18>
 80153d8:	f10b 0303 	add.w	r3, fp, #3
 80153dc:	f000 bd3e 	b.w	8015e5c <_dtoa_r+0xb14>
 80153e0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80153e4:	2200      	movs	r2, #0
 80153e6:	2300      	movs	r3, #0
 80153e8:	4630      	mov	r0, r6
 80153ea:	4639      	mov	r1, r7
 80153ec:	f7eb fb84 	bl	8000af8 <__aeabi_dcmpeq>
 80153f0:	4681      	mov	r9, r0
 80153f2:	b168      	cbz	r0, 8015410 <_dtoa_r+0xc8>
 80153f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80153f6:	2301      	movs	r3, #1
 80153f8:	6013      	str	r3, [r2, #0]
 80153fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80153fc:	2b00      	cmp	r3, #0
 80153fe:	f000 8524 	beq.w	8015e4a <_dtoa_r+0xb02>
 8015402:	4b9a      	ldr	r3, [pc, #616]	; (801566c <_dtoa_r+0x324>)
 8015404:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8015406:	f103 3bff 	add.w	fp, r3, #4294967295
 801540a:	6013      	str	r3, [r2, #0]
 801540c:	f000 bd28 	b.w	8015e60 <_dtoa_r+0xb18>
 8015410:	aa14      	add	r2, sp, #80	; 0x50
 8015412:	a915      	add	r1, sp, #84	; 0x54
 8015414:	ec47 6b10 	vmov	d0, r6, r7
 8015418:	4620      	mov	r0, r4
 801541a:	f001 fde1 	bl	8016fe0 <__d2b>
 801541e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8015422:	9004      	str	r0, [sp, #16]
 8015424:	2d00      	cmp	r5, #0
 8015426:	d07c      	beq.n	8015522 <_dtoa_r+0x1da>
 8015428:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801542c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8015430:	46b2      	mov	sl, r6
 8015432:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8015436:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801543a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801543e:	2200      	movs	r2, #0
 8015440:	4b8b      	ldr	r3, [pc, #556]	; (8015670 <_dtoa_r+0x328>)
 8015442:	4650      	mov	r0, sl
 8015444:	4659      	mov	r1, fp
 8015446:	f7ea ff37 	bl	80002b8 <__aeabi_dsub>
 801544a:	a381      	add	r3, pc, #516	; (adr r3, 8015650 <_dtoa_r+0x308>)
 801544c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015450:	f7eb f8ea 	bl	8000628 <__aeabi_dmul>
 8015454:	a380      	add	r3, pc, #512	; (adr r3, 8015658 <_dtoa_r+0x310>)
 8015456:	e9d3 2300 	ldrd	r2, r3, [r3]
 801545a:	f7ea ff2f 	bl	80002bc <__adddf3>
 801545e:	4606      	mov	r6, r0
 8015460:	4628      	mov	r0, r5
 8015462:	460f      	mov	r7, r1
 8015464:	f7eb f876 	bl	8000554 <__aeabi_i2d>
 8015468:	a37d      	add	r3, pc, #500	; (adr r3, 8015660 <_dtoa_r+0x318>)
 801546a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801546e:	f7eb f8db 	bl	8000628 <__aeabi_dmul>
 8015472:	4602      	mov	r2, r0
 8015474:	460b      	mov	r3, r1
 8015476:	4630      	mov	r0, r6
 8015478:	4639      	mov	r1, r7
 801547a:	f7ea ff1f 	bl	80002bc <__adddf3>
 801547e:	4606      	mov	r6, r0
 8015480:	460f      	mov	r7, r1
 8015482:	f7eb fb81 	bl	8000b88 <__aeabi_d2iz>
 8015486:	2200      	movs	r2, #0
 8015488:	4682      	mov	sl, r0
 801548a:	2300      	movs	r3, #0
 801548c:	4630      	mov	r0, r6
 801548e:	4639      	mov	r1, r7
 8015490:	f7eb fb3c 	bl	8000b0c <__aeabi_dcmplt>
 8015494:	b148      	cbz	r0, 80154aa <_dtoa_r+0x162>
 8015496:	4650      	mov	r0, sl
 8015498:	f7eb f85c 	bl	8000554 <__aeabi_i2d>
 801549c:	4632      	mov	r2, r6
 801549e:	463b      	mov	r3, r7
 80154a0:	f7eb fb2a 	bl	8000af8 <__aeabi_dcmpeq>
 80154a4:	b908      	cbnz	r0, 80154aa <_dtoa_r+0x162>
 80154a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80154aa:	f1ba 0f16 	cmp.w	sl, #22
 80154ae:	d859      	bhi.n	8015564 <_dtoa_r+0x21c>
 80154b0:	4970      	ldr	r1, [pc, #448]	; (8015674 <_dtoa_r+0x32c>)
 80154b2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80154b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80154ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80154be:	f7eb fb43 	bl	8000b48 <__aeabi_dcmpgt>
 80154c2:	2800      	cmp	r0, #0
 80154c4:	d050      	beq.n	8015568 <_dtoa_r+0x220>
 80154c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80154ca:	2300      	movs	r3, #0
 80154cc:	930f      	str	r3, [sp, #60]	; 0x3c
 80154ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80154d0:	1b5d      	subs	r5, r3, r5
 80154d2:	f1b5 0801 	subs.w	r8, r5, #1
 80154d6:	bf49      	itett	mi
 80154d8:	f1c5 0301 	rsbmi	r3, r5, #1
 80154dc:	2300      	movpl	r3, #0
 80154de:	9305      	strmi	r3, [sp, #20]
 80154e0:	f04f 0800 	movmi.w	r8, #0
 80154e4:	bf58      	it	pl
 80154e6:	9305      	strpl	r3, [sp, #20]
 80154e8:	f1ba 0f00 	cmp.w	sl, #0
 80154ec:	db3e      	blt.n	801556c <_dtoa_r+0x224>
 80154ee:	2300      	movs	r3, #0
 80154f0:	44d0      	add	r8, sl
 80154f2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80154f6:	9307      	str	r3, [sp, #28]
 80154f8:	9b06      	ldr	r3, [sp, #24]
 80154fa:	2b09      	cmp	r3, #9
 80154fc:	f200 8090 	bhi.w	8015620 <_dtoa_r+0x2d8>
 8015500:	2b05      	cmp	r3, #5
 8015502:	bfc4      	itt	gt
 8015504:	3b04      	subgt	r3, #4
 8015506:	9306      	strgt	r3, [sp, #24]
 8015508:	9b06      	ldr	r3, [sp, #24]
 801550a:	f1a3 0302 	sub.w	r3, r3, #2
 801550e:	bfcc      	ite	gt
 8015510:	2500      	movgt	r5, #0
 8015512:	2501      	movle	r5, #1
 8015514:	2b03      	cmp	r3, #3
 8015516:	f200 808f 	bhi.w	8015638 <_dtoa_r+0x2f0>
 801551a:	e8df f003 	tbb	[pc, r3]
 801551e:	7f7d      	.short	0x7f7d
 8015520:	7131      	.short	0x7131
 8015522:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8015526:	441d      	add	r5, r3
 8015528:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801552c:	2820      	cmp	r0, #32
 801552e:	dd13      	ble.n	8015558 <_dtoa_r+0x210>
 8015530:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8015534:	9b00      	ldr	r3, [sp, #0]
 8015536:	fa08 f800 	lsl.w	r8, r8, r0
 801553a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801553e:	fa23 f000 	lsr.w	r0, r3, r0
 8015542:	ea48 0000 	orr.w	r0, r8, r0
 8015546:	f7ea fff5 	bl	8000534 <__aeabi_ui2d>
 801554a:	2301      	movs	r3, #1
 801554c:	4682      	mov	sl, r0
 801554e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8015552:	3d01      	subs	r5, #1
 8015554:	9313      	str	r3, [sp, #76]	; 0x4c
 8015556:	e772      	b.n	801543e <_dtoa_r+0xf6>
 8015558:	9b00      	ldr	r3, [sp, #0]
 801555a:	f1c0 0020 	rsb	r0, r0, #32
 801555e:	fa03 f000 	lsl.w	r0, r3, r0
 8015562:	e7f0      	b.n	8015546 <_dtoa_r+0x1fe>
 8015564:	2301      	movs	r3, #1
 8015566:	e7b1      	b.n	80154cc <_dtoa_r+0x184>
 8015568:	900f      	str	r0, [sp, #60]	; 0x3c
 801556a:	e7b0      	b.n	80154ce <_dtoa_r+0x186>
 801556c:	9b05      	ldr	r3, [sp, #20]
 801556e:	eba3 030a 	sub.w	r3, r3, sl
 8015572:	9305      	str	r3, [sp, #20]
 8015574:	f1ca 0300 	rsb	r3, sl, #0
 8015578:	9307      	str	r3, [sp, #28]
 801557a:	2300      	movs	r3, #0
 801557c:	930e      	str	r3, [sp, #56]	; 0x38
 801557e:	e7bb      	b.n	80154f8 <_dtoa_r+0x1b0>
 8015580:	2301      	movs	r3, #1
 8015582:	930a      	str	r3, [sp, #40]	; 0x28
 8015584:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015586:	2b00      	cmp	r3, #0
 8015588:	dd59      	ble.n	801563e <_dtoa_r+0x2f6>
 801558a:	9302      	str	r3, [sp, #8]
 801558c:	4699      	mov	r9, r3
 801558e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8015590:	2200      	movs	r2, #0
 8015592:	6072      	str	r2, [r6, #4]
 8015594:	2204      	movs	r2, #4
 8015596:	f102 0014 	add.w	r0, r2, #20
 801559a:	4298      	cmp	r0, r3
 801559c:	6871      	ldr	r1, [r6, #4]
 801559e:	d953      	bls.n	8015648 <_dtoa_r+0x300>
 80155a0:	4620      	mov	r0, r4
 80155a2:	f001 f9db 	bl	801695c <_Balloc>
 80155a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80155a8:	6030      	str	r0, [r6, #0]
 80155aa:	f1b9 0f0e 	cmp.w	r9, #14
 80155ae:	f8d3 b000 	ldr.w	fp, [r3]
 80155b2:	f200 80e6 	bhi.w	8015782 <_dtoa_r+0x43a>
 80155b6:	2d00      	cmp	r5, #0
 80155b8:	f000 80e3 	beq.w	8015782 <_dtoa_r+0x43a>
 80155bc:	ed9d 7b00 	vldr	d7, [sp]
 80155c0:	f1ba 0f00 	cmp.w	sl, #0
 80155c4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80155c8:	dd74      	ble.n	80156b4 <_dtoa_r+0x36c>
 80155ca:	4a2a      	ldr	r2, [pc, #168]	; (8015674 <_dtoa_r+0x32c>)
 80155cc:	f00a 030f 	and.w	r3, sl, #15
 80155d0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80155d4:	ed93 7b00 	vldr	d7, [r3]
 80155d8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80155dc:	06f0      	lsls	r0, r6, #27
 80155de:	ed8d 7b08 	vstr	d7, [sp, #32]
 80155e2:	d565      	bpl.n	80156b0 <_dtoa_r+0x368>
 80155e4:	4b24      	ldr	r3, [pc, #144]	; (8015678 <_dtoa_r+0x330>)
 80155e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80155ea:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80155ee:	f7eb f945 	bl	800087c <__aeabi_ddiv>
 80155f2:	e9cd 0100 	strd	r0, r1, [sp]
 80155f6:	f006 060f 	and.w	r6, r6, #15
 80155fa:	2503      	movs	r5, #3
 80155fc:	4f1e      	ldr	r7, [pc, #120]	; (8015678 <_dtoa_r+0x330>)
 80155fe:	e04c      	b.n	801569a <_dtoa_r+0x352>
 8015600:	2301      	movs	r3, #1
 8015602:	930a      	str	r3, [sp, #40]	; 0x28
 8015604:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015606:	4453      	add	r3, sl
 8015608:	f103 0901 	add.w	r9, r3, #1
 801560c:	9302      	str	r3, [sp, #8]
 801560e:	464b      	mov	r3, r9
 8015610:	2b01      	cmp	r3, #1
 8015612:	bfb8      	it	lt
 8015614:	2301      	movlt	r3, #1
 8015616:	e7ba      	b.n	801558e <_dtoa_r+0x246>
 8015618:	2300      	movs	r3, #0
 801561a:	e7b2      	b.n	8015582 <_dtoa_r+0x23a>
 801561c:	2300      	movs	r3, #0
 801561e:	e7f0      	b.n	8015602 <_dtoa_r+0x2ba>
 8015620:	2501      	movs	r5, #1
 8015622:	2300      	movs	r3, #0
 8015624:	9306      	str	r3, [sp, #24]
 8015626:	950a      	str	r5, [sp, #40]	; 0x28
 8015628:	f04f 33ff 	mov.w	r3, #4294967295
 801562c:	9302      	str	r3, [sp, #8]
 801562e:	4699      	mov	r9, r3
 8015630:	2200      	movs	r2, #0
 8015632:	2312      	movs	r3, #18
 8015634:	920b      	str	r2, [sp, #44]	; 0x2c
 8015636:	e7aa      	b.n	801558e <_dtoa_r+0x246>
 8015638:	2301      	movs	r3, #1
 801563a:	930a      	str	r3, [sp, #40]	; 0x28
 801563c:	e7f4      	b.n	8015628 <_dtoa_r+0x2e0>
 801563e:	2301      	movs	r3, #1
 8015640:	9302      	str	r3, [sp, #8]
 8015642:	4699      	mov	r9, r3
 8015644:	461a      	mov	r2, r3
 8015646:	e7f5      	b.n	8015634 <_dtoa_r+0x2ec>
 8015648:	3101      	adds	r1, #1
 801564a:	6071      	str	r1, [r6, #4]
 801564c:	0052      	lsls	r2, r2, #1
 801564e:	e7a2      	b.n	8015596 <_dtoa_r+0x24e>
 8015650:	636f4361 	.word	0x636f4361
 8015654:	3fd287a7 	.word	0x3fd287a7
 8015658:	8b60c8b3 	.word	0x8b60c8b3
 801565c:	3fc68a28 	.word	0x3fc68a28
 8015660:	509f79fb 	.word	0x509f79fb
 8015664:	3fd34413 	.word	0x3fd34413
 8015668:	7ff00000 	.word	0x7ff00000
 801566c:	08018bd4 	.word	0x08018bd4
 8015670:	3ff80000 	.word	0x3ff80000
 8015674:	08018ad8 	.word	0x08018ad8
 8015678:	08018ab0 	.word	0x08018ab0
 801567c:	08018a39 	.word	0x08018a39
 8015680:	07f1      	lsls	r1, r6, #31
 8015682:	d508      	bpl.n	8015696 <_dtoa_r+0x34e>
 8015684:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8015688:	e9d7 2300 	ldrd	r2, r3, [r7]
 801568c:	f7ea ffcc 	bl	8000628 <__aeabi_dmul>
 8015690:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8015694:	3501      	adds	r5, #1
 8015696:	1076      	asrs	r6, r6, #1
 8015698:	3708      	adds	r7, #8
 801569a:	2e00      	cmp	r6, #0
 801569c:	d1f0      	bne.n	8015680 <_dtoa_r+0x338>
 801569e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80156a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80156a6:	f7eb f8e9 	bl	800087c <__aeabi_ddiv>
 80156aa:	e9cd 0100 	strd	r0, r1, [sp]
 80156ae:	e01a      	b.n	80156e6 <_dtoa_r+0x39e>
 80156b0:	2502      	movs	r5, #2
 80156b2:	e7a3      	b.n	80155fc <_dtoa_r+0x2b4>
 80156b4:	f000 80a0 	beq.w	80157f8 <_dtoa_r+0x4b0>
 80156b8:	f1ca 0600 	rsb	r6, sl, #0
 80156bc:	4b9f      	ldr	r3, [pc, #636]	; (801593c <_dtoa_r+0x5f4>)
 80156be:	4fa0      	ldr	r7, [pc, #640]	; (8015940 <_dtoa_r+0x5f8>)
 80156c0:	f006 020f 	and.w	r2, r6, #15
 80156c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80156c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80156cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80156d0:	f7ea ffaa 	bl	8000628 <__aeabi_dmul>
 80156d4:	e9cd 0100 	strd	r0, r1, [sp]
 80156d8:	1136      	asrs	r6, r6, #4
 80156da:	2300      	movs	r3, #0
 80156dc:	2502      	movs	r5, #2
 80156de:	2e00      	cmp	r6, #0
 80156e0:	d17f      	bne.n	80157e2 <_dtoa_r+0x49a>
 80156e2:	2b00      	cmp	r3, #0
 80156e4:	d1e1      	bne.n	80156aa <_dtoa_r+0x362>
 80156e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80156e8:	2b00      	cmp	r3, #0
 80156ea:	f000 8087 	beq.w	80157fc <_dtoa_r+0x4b4>
 80156ee:	e9dd 6700 	ldrd	r6, r7, [sp]
 80156f2:	2200      	movs	r2, #0
 80156f4:	4b93      	ldr	r3, [pc, #588]	; (8015944 <_dtoa_r+0x5fc>)
 80156f6:	4630      	mov	r0, r6
 80156f8:	4639      	mov	r1, r7
 80156fa:	f7eb fa07 	bl	8000b0c <__aeabi_dcmplt>
 80156fe:	2800      	cmp	r0, #0
 8015700:	d07c      	beq.n	80157fc <_dtoa_r+0x4b4>
 8015702:	f1b9 0f00 	cmp.w	r9, #0
 8015706:	d079      	beq.n	80157fc <_dtoa_r+0x4b4>
 8015708:	9b02      	ldr	r3, [sp, #8]
 801570a:	2b00      	cmp	r3, #0
 801570c:	dd35      	ble.n	801577a <_dtoa_r+0x432>
 801570e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8015712:	9308      	str	r3, [sp, #32]
 8015714:	4639      	mov	r1, r7
 8015716:	2200      	movs	r2, #0
 8015718:	4b8b      	ldr	r3, [pc, #556]	; (8015948 <_dtoa_r+0x600>)
 801571a:	4630      	mov	r0, r6
 801571c:	f7ea ff84 	bl	8000628 <__aeabi_dmul>
 8015720:	e9cd 0100 	strd	r0, r1, [sp]
 8015724:	9f02      	ldr	r7, [sp, #8]
 8015726:	3501      	adds	r5, #1
 8015728:	4628      	mov	r0, r5
 801572a:	f7ea ff13 	bl	8000554 <__aeabi_i2d>
 801572e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015732:	f7ea ff79 	bl	8000628 <__aeabi_dmul>
 8015736:	2200      	movs	r2, #0
 8015738:	4b84      	ldr	r3, [pc, #528]	; (801594c <_dtoa_r+0x604>)
 801573a:	f7ea fdbf 	bl	80002bc <__adddf3>
 801573e:	4605      	mov	r5, r0
 8015740:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8015744:	2f00      	cmp	r7, #0
 8015746:	d15d      	bne.n	8015804 <_dtoa_r+0x4bc>
 8015748:	2200      	movs	r2, #0
 801574a:	4b81      	ldr	r3, [pc, #516]	; (8015950 <_dtoa_r+0x608>)
 801574c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015750:	f7ea fdb2 	bl	80002b8 <__aeabi_dsub>
 8015754:	462a      	mov	r2, r5
 8015756:	4633      	mov	r3, r6
 8015758:	e9cd 0100 	strd	r0, r1, [sp]
 801575c:	f7eb f9f4 	bl	8000b48 <__aeabi_dcmpgt>
 8015760:	2800      	cmp	r0, #0
 8015762:	f040 8288 	bne.w	8015c76 <_dtoa_r+0x92e>
 8015766:	462a      	mov	r2, r5
 8015768:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801576c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015770:	f7eb f9cc 	bl	8000b0c <__aeabi_dcmplt>
 8015774:	2800      	cmp	r0, #0
 8015776:	f040 827c 	bne.w	8015c72 <_dtoa_r+0x92a>
 801577a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801577e:	e9cd 2300 	strd	r2, r3, [sp]
 8015782:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015784:	2b00      	cmp	r3, #0
 8015786:	f2c0 8150 	blt.w	8015a2a <_dtoa_r+0x6e2>
 801578a:	f1ba 0f0e 	cmp.w	sl, #14
 801578e:	f300 814c 	bgt.w	8015a2a <_dtoa_r+0x6e2>
 8015792:	4b6a      	ldr	r3, [pc, #424]	; (801593c <_dtoa_r+0x5f4>)
 8015794:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8015798:	ed93 7b00 	vldr	d7, [r3]
 801579c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801579e:	2b00      	cmp	r3, #0
 80157a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80157a4:	f280 80d8 	bge.w	8015958 <_dtoa_r+0x610>
 80157a8:	f1b9 0f00 	cmp.w	r9, #0
 80157ac:	f300 80d4 	bgt.w	8015958 <_dtoa_r+0x610>
 80157b0:	f040 825e 	bne.w	8015c70 <_dtoa_r+0x928>
 80157b4:	2200      	movs	r2, #0
 80157b6:	4b66      	ldr	r3, [pc, #408]	; (8015950 <_dtoa_r+0x608>)
 80157b8:	ec51 0b17 	vmov	r0, r1, d7
 80157bc:	f7ea ff34 	bl	8000628 <__aeabi_dmul>
 80157c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80157c4:	f7eb f9b6 	bl	8000b34 <__aeabi_dcmpge>
 80157c8:	464f      	mov	r7, r9
 80157ca:	464e      	mov	r6, r9
 80157cc:	2800      	cmp	r0, #0
 80157ce:	f040 8234 	bne.w	8015c3a <_dtoa_r+0x8f2>
 80157d2:	2331      	movs	r3, #49	; 0x31
 80157d4:	f10b 0501 	add.w	r5, fp, #1
 80157d8:	f88b 3000 	strb.w	r3, [fp]
 80157dc:	f10a 0a01 	add.w	sl, sl, #1
 80157e0:	e22f      	b.n	8015c42 <_dtoa_r+0x8fa>
 80157e2:	07f2      	lsls	r2, r6, #31
 80157e4:	d505      	bpl.n	80157f2 <_dtoa_r+0x4aa>
 80157e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80157ea:	f7ea ff1d 	bl	8000628 <__aeabi_dmul>
 80157ee:	3501      	adds	r5, #1
 80157f0:	2301      	movs	r3, #1
 80157f2:	1076      	asrs	r6, r6, #1
 80157f4:	3708      	adds	r7, #8
 80157f6:	e772      	b.n	80156de <_dtoa_r+0x396>
 80157f8:	2502      	movs	r5, #2
 80157fa:	e774      	b.n	80156e6 <_dtoa_r+0x39e>
 80157fc:	f8cd a020 	str.w	sl, [sp, #32]
 8015800:	464f      	mov	r7, r9
 8015802:	e791      	b.n	8015728 <_dtoa_r+0x3e0>
 8015804:	4b4d      	ldr	r3, [pc, #308]	; (801593c <_dtoa_r+0x5f4>)
 8015806:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801580a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 801580e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015810:	2b00      	cmp	r3, #0
 8015812:	d047      	beq.n	80158a4 <_dtoa_r+0x55c>
 8015814:	4602      	mov	r2, r0
 8015816:	460b      	mov	r3, r1
 8015818:	2000      	movs	r0, #0
 801581a:	494e      	ldr	r1, [pc, #312]	; (8015954 <_dtoa_r+0x60c>)
 801581c:	f7eb f82e 	bl	800087c <__aeabi_ddiv>
 8015820:	462a      	mov	r2, r5
 8015822:	4633      	mov	r3, r6
 8015824:	f7ea fd48 	bl	80002b8 <__aeabi_dsub>
 8015828:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801582c:	465d      	mov	r5, fp
 801582e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015832:	f7eb f9a9 	bl	8000b88 <__aeabi_d2iz>
 8015836:	4606      	mov	r6, r0
 8015838:	f7ea fe8c 	bl	8000554 <__aeabi_i2d>
 801583c:	4602      	mov	r2, r0
 801583e:	460b      	mov	r3, r1
 8015840:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015844:	f7ea fd38 	bl	80002b8 <__aeabi_dsub>
 8015848:	3630      	adds	r6, #48	; 0x30
 801584a:	f805 6b01 	strb.w	r6, [r5], #1
 801584e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015852:	e9cd 0100 	strd	r0, r1, [sp]
 8015856:	f7eb f959 	bl	8000b0c <__aeabi_dcmplt>
 801585a:	2800      	cmp	r0, #0
 801585c:	d163      	bne.n	8015926 <_dtoa_r+0x5de>
 801585e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015862:	2000      	movs	r0, #0
 8015864:	4937      	ldr	r1, [pc, #220]	; (8015944 <_dtoa_r+0x5fc>)
 8015866:	f7ea fd27 	bl	80002b8 <__aeabi_dsub>
 801586a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801586e:	f7eb f94d 	bl	8000b0c <__aeabi_dcmplt>
 8015872:	2800      	cmp	r0, #0
 8015874:	f040 80b7 	bne.w	80159e6 <_dtoa_r+0x69e>
 8015878:	eba5 030b 	sub.w	r3, r5, fp
 801587c:	429f      	cmp	r7, r3
 801587e:	f77f af7c 	ble.w	801577a <_dtoa_r+0x432>
 8015882:	2200      	movs	r2, #0
 8015884:	4b30      	ldr	r3, [pc, #192]	; (8015948 <_dtoa_r+0x600>)
 8015886:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801588a:	f7ea fecd 	bl	8000628 <__aeabi_dmul>
 801588e:	2200      	movs	r2, #0
 8015890:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8015894:	4b2c      	ldr	r3, [pc, #176]	; (8015948 <_dtoa_r+0x600>)
 8015896:	e9dd 0100 	ldrd	r0, r1, [sp]
 801589a:	f7ea fec5 	bl	8000628 <__aeabi_dmul>
 801589e:	e9cd 0100 	strd	r0, r1, [sp]
 80158a2:	e7c4      	b.n	801582e <_dtoa_r+0x4e6>
 80158a4:	462a      	mov	r2, r5
 80158a6:	4633      	mov	r3, r6
 80158a8:	f7ea febe 	bl	8000628 <__aeabi_dmul>
 80158ac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80158b0:	eb0b 0507 	add.w	r5, fp, r7
 80158b4:	465e      	mov	r6, fp
 80158b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80158ba:	f7eb f965 	bl	8000b88 <__aeabi_d2iz>
 80158be:	4607      	mov	r7, r0
 80158c0:	f7ea fe48 	bl	8000554 <__aeabi_i2d>
 80158c4:	3730      	adds	r7, #48	; 0x30
 80158c6:	4602      	mov	r2, r0
 80158c8:	460b      	mov	r3, r1
 80158ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80158ce:	f7ea fcf3 	bl	80002b8 <__aeabi_dsub>
 80158d2:	f806 7b01 	strb.w	r7, [r6], #1
 80158d6:	42ae      	cmp	r6, r5
 80158d8:	e9cd 0100 	strd	r0, r1, [sp]
 80158dc:	f04f 0200 	mov.w	r2, #0
 80158e0:	d126      	bne.n	8015930 <_dtoa_r+0x5e8>
 80158e2:	4b1c      	ldr	r3, [pc, #112]	; (8015954 <_dtoa_r+0x60c>)
 80158e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80158e8:	f7ea fce8 	bl	80002bc <__adddf3>
 80158ec:	4602      	mov	r2, r0
 80158ee:	460b      	mov	r3, r1
 80158f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80158f4:	f7eb f928 	bl	8000b48 <__aeabi_dcmpgt>
 80158f8:	2800      	cmp	r0, #0
 80158fa:	d174      	bne.n	80159e6 <_dtoa_r+0x69e>
 80158fc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015900:	2000      	movs	r0, #0
 8015902:	4914      	ldr	r1, [pc, #80]	; (8015954 <_dtoa_r+0x60c>)
 8015904:	f7ea fcd8 	bl	80002b8 <__aeabi_dsub>
 8015908:	4602      	mov	r2, r0
 801590a:	460b      	mov	r3, r1
 801590c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015910:	f7eb f8fc 	bl	8000b0c <__aeabi_dcmplt>
 8015914:	2800      	cmp	r0, #0
 8015916:	f43f af30 	beq.w	801577a <_dtoa_r+0x432>
 801591a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801591e:	2b30      	cmp	r3, #48	; 0x30
 8015920:	f105 32ff 	add.w	r2, r5, #4294967295
 8015924:	d002      	beq.n	801592c <_dtoa_r+0x5e4>
 8015926:	f8dd a020 	ldr.w	sl, [sp, #32]
 801592a:	e04a      	b.n	80159c2 <_dtoa_r+0x67a>
 801592c:	4615      	mov	r5, r2
 801592e:	e7f4      	b.n	801591a <_dtoa_r+0x5d2>
 8015930:	4b05      	ldr	r3, [pc, #20]	; (8015948 <_dtoa_r+0x600>)
 8015932:	f7ea fe79 	bl	8000628 <__aeabi_dmul>
 8015936:	e9cd 0100 	strd	r0, r1, [sp]
 801593a:	e7bc      	b.n	80158b6 <_dtoa_r+0x56e>
 801593c:	08018ad8 	.word	0x08018ad8
 8015940:	08018ab0 	.word	0x08018ab0
 8015944:	3ff00000 	.word	0x3ff00000
 8015948:	40240000 	.word	0x40240000
 801594c:	401c0000 	.word	0x401c0000
 8015950:	40140000 	.word	0x40140000
 8015954:	3fe00000 	.word	0x3fe00000
 8015958:	e9dd 6700 	ldrd	r6, r7, [sp]
 801595c:	465d      	mov	r5, fp
 801595e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015962:	4630      	mov	r0, r6
 8015964:	4639      	mov	r1, r7
 8015966:	f7ea ff89 	bl	800087c <__aeabi_ddiv>
 801596a:	f7eb f90d 	bl	8000b88 <__aeabi_d2iz>
 801596e:	4680      	mov	r8, r0
 8015970:	f7ea fdf0 	bl	8000554 <__aeabi_i2d>
 8015974:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015978:	f7ea fe56 	bl	8000628 <__aeabi_dmul>
 801597c:	4602      	mov	r2, r0
 801597e:	460b      	mov	r3, r1
 8015980:	4630      	mov	r0, r6
 8015982:	4639      	mov	r1, r7
 8015984:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8015988:	f7ea fc96 	bl	80002b8 <__aeabi_dsub>
 801598c:	f805 6b01 	strb.w	r6, [r5], #1
 8015990:	eba5 060b 	sub.w	r6, r5, fp
 8015994:	45b1      	cmp	r9, r6
 8015996:	4602      	mov	r2, r0
 8015998:	460b      	mov	r3, r1
 801599a:	d139      	bne.n	8015a10 <_dtoa_r+0x6c8>
 801599c:	f7ea fc8e 	bl	80002bc <__adddf3>
 80159a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80159a4:	4606      	mov	r6, r0
 80159a6:	460f      	mov	r7, r1
 80159a8:	f7eb f8ce 	bl	8000b48 <__aeabi_dcmpgt>
 80159ac:	b9c8      	cbnz	r0, 80159e2 <_dtoa_r+0x69a>
 80159ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80159b2:	4630      	mov	r0, r6
 80159b4:	4639      	mov	r1, r7
 80159b6:	f7eb f89f 	bl	8000af8 <__aeabi_dcmpeq>
 80159ba:	b110      	cbz	r0, 80159c2 <_dtoa_r+0x67a>
 80159bc:	f018 0f01 	tst.w	r8, #1
 80159c0:	d10f      	bne.n	80159e2 <_dtoa_r+0x69a>
 80159c2:	9904      	ldr	r1, [sp, #16]
 80159c4:	4620      	mov	r0, r4
 80159c6:	f000 fffd 	bl	80169c4 <_Bfree>
 80159ca:	2300      	movs	r3, #0
 80159cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80159ce:	702b      	strb	r3, [r5, #0]
 80159d0:	f10a 0301 	add.w	r3, sl, #1
 80159d4:	6013      	str	r3, [r2, #0]
 80159d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80159d8:	2b00      	cmp	r3, #0
 80159da:	f000 8241 	beq.w	8015e60 <_dtoa_r+0xb18>
 80159de:	601d      	str	r5, [r3, #0]
 80159e0:	e23e      	b.n	8015e60 <_dtoa_r+0xb18>
 80159e2:	f8cd a020 	str.w	sl, [sp, #32]
 80159e6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80159ea:	2a39      	cmp	r2, #57	; 0x39
 80159ec:	f105 33ff 	add.w	r3, r5, #4294967295
 80159f0:	d108      	bne.n	8015a04 <_dtoa_r+0x6bc>
 80159f2:	459b      	cmp	fp, r3
 80159f4:	d10a      	bne.n	8015a0c <_dtoa_r+0x6c4>
 80159f6:	9b08      	ldr	r3, [sp, #32]
 80159f8:	3301      	adds	r3, #1
 80159fa:	9308      	str	r3, [sp, #32]
 80159fc:	2330      	movs	r3, #48	; 0x30
 80159fe:	f88b 3000 	strb.w	r3, [fp]
 8015a02:	465b      	mov	r3, fp
 8015a04:	781a      	ldrb	r2, [r3, #0]
 8015a06:	3201      	adds	r2, #1
 8015a08:	701a      	strb	r2, [r3, #0]
 8015a0a:	e78c      	b.n	8015926 <_dtoa_r+0x5de>
 8015a0c:	461d      	mov	r5, r3
 8015a0e:	e7ea      	b.n	80159e6 <_dtoa_r+0x69e>
 8015a10:	2200      	movs	r2, #0
 8015a12:	4b9b      	ldr	r3, [pc, #620]	; (8015c80 <_dtoa_r+0x938>)
 8015a14:	f7ea fe08 	bl	8000628 <__aeabi_dmul>
 8015a18:	2200      	movs	r2, #0
 8015a1a:	2300      	movs	r3, #0
 8015a1c:	4606      	mov	r6, r0
 8015a1e:	460f      	mov	r7, r1
 8015a20:	f7eb f86a 	bl	8000af8 <__aeabi_dcmpeq>
 8015a24:	2800      	cmp	r0, #0
 8015a26:	d09a      	beq.n	801595e <_dtoa_r+0x616>
 8015a28:	e7cb      	b.n	80159c2 <_dtoa_r+0x67a>
 8015a2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015a2c:	2a00      	cmp	r2, #0
 8015a2e:	f000 808b 	beq.w	8015b48 <_dtoa_r+0x800>
 8015a32:	9a06      	ldr	r2, [sp, #24]
 8015a34:	2a01      	cmp	r2, #1
 8015a36:	dc6e      	bgt.n	8015b16 <_dtoa_r+0x7ce>
 8015a38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8015a3a:	2a00      	cmp	r2, #0
 8015a3c:	d067      	beq.n	8015b0e <_dtoa_r+0x7c6>
 8015a3e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8015a42:	9f07      	ldr	r7, [sp, #28]
 8015a44:	9d05      	ldr	r5, [sp, #20]
 8015a46:	9a05      	ldr	r2, [sp, #20]
 8015a48:	2101      	movs	r1, #1
 8015a4a:	441a      	add	r2, r3
 8015a4c:	4620      	mov	r0, r4
 8015a4e:	9205      	str	r2, [sp, #20]
 8015a50:	4498      	add	r8, r3
 8015a52:	f001 f895 	bl	8016b80 <__i2b>
 8015a56:	4606      	mov	r6, r0
 8015a58:	2d00      	cmp	r5, #0
 8015a5a:	dd0c      	ble.n	8015a76 <_dtoa_r+0x72e>
 8015a5c:	f1b8 0f00 	cmp.w	r8, #0
 8015a60:	dd09      	ble.n	8015a76 <_dtoa_r+0x72e>
 8015a62:	4545      	cmp	r5, r8
 8015a64:	9a05      	ldr	r2, [sp, #20]
 8015a66:	462b      	mov	r3, r5
 8015a68:	bfa8      	it	ge
 8015a6a:	4643      	movge	r3, r8
 8015a6c:	1ad2      	subs	r2, r2, r3
 8015a6e:	9205      	str	r2, [sp, #20]
 8015a70:	1aed      	subs	r5, r5, r3
 8015a72:	eba8 0803 	sub.w	r8, r8, r3
 8015a76:	9b07      	ldr	r3, [sp, #28]
 8015a78:	b1eb      	cbz	r3, 8015ab6 <_dtoa_r+0x76e>
 8015a7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015a7c:	2b00      	cmp	r3, #0
 8015a7e:	d067      	beq.n	8015b50 <_dtoa_r+0x808>
 8015a80:	b18f      	cbz	r7, 8015aa6 <_dtoa_r+0x75e>
 8015a82:	4631      	mov	r1, r6
 8015a84:	463a      	mov	r2, r7
 8015a86:	4620      	mov	r0, r4
 8015a88:	f001 f91a 	bl	8016cc0 <__pow5mult>
 8015a8c:	9a04      	ldr	r2, [sp, #16]
 8015a8e:	4601      	mov	r1, r0
 8015a90:	4606      	mov	r6, r0
 8015a92:	4620      	mov	r0, r4
 8015a94:	f001 f87d 	bl	8016b92 <__multiply>
 8015a98:	9904      	ldr	r1, [sp, #16]
 8015a9a:	9008      	str	r0, [sp, #32]
 8015a9c:	4620      	mov	r0, r4
 8015a9e:	f000 ff91 	bl	80169c4 <_Bfree>
 8015aa2:	9b08      	ldr	r3, [sp, #32]
 8015aa4:	9304      	str	r3, [sp, #16]
 8015aa6:	9b07      	ldr	r3, [sp, #28]
 8015aa8:	1bda      	subs	r2, r3, r7
 8015aaa:	d004      	beq.n	8015ab6 <_dtoa_r+0x76e>
 8015aac:	9904      	ldr	r1, [sp, #16]
 8015aae:	4620      	mov	r0, r4
 8015ab0:	f001 f906 	bl	8016cc0 <__pow5mult>
 8015ab4:	9004      	str	r0, [sp, #16]
 8015ab6:	2101      	movs	r1, #1
 8015ab8:	4620      	mov	r0, r4
 8015aba:	f001 f861 	bl	8016b80 <__i2b>
 8015abe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015ac0:	4607      	mov	r7, r0
 8015ac2:	2b00      	cmp	r3, #0
 8015ac4:	f000 81d0 	beq.w	8015e68 <_dtoa_r+0xb20>
 8015ac8:	461a      	mov	r2, r3
 8015aca:	4601      	mov	r1, r0
 8015acc:	4620      	mov	r0, r4
 8015ace:	f001 f8f7 	bl	8016cc0 <__pow5mult>
 8015ad2:	9b06      	ldr	r3, [sp, #24]
 8015ad4:	2b01      	cmp	r3, #1
 8015ad6:	4607      	mov	r7, r0
 8015ad8:	dc40      	bgt.n	8015b5c <_dtoa_r+0x814>
 8015ada:	9b00      	ldr	r3, [sp, #0]
 8015adc:	2b00      	cmp	r3, #0
 8015ade:	d139      	bne.n	8015b54 <_dtoa_r+0x80c>
 8015ae0:	9b01      	ldr	r3, [sp, #4]
 8015ae2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015ae6:	2b00      	cmp	r3, #0
 8015ae8:	d136      	bne.n	8015b58 <_dtoa_r+0x810>
 8015aea:	9b01      	ldr	r3, [sp, #4]
 8015aec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015af0:	0d1b      	lsrs	r3, r3, #20
 8015af2:	051b      	lsls	r3, r3, #20
 8015af4:	b12b      	cbz	r3, 8015b02 <_dtoa_r+0x7ba>
 8015af6:	9b05      	ldr	r3, [sp, #20]
 8015af8:	3301      	adds	r3, #1
 8015afa:	9305      	str	r3, [sp, #20]
 8015afc:	f108 0801 	add.w	r8, r8, #1
 8015b00:	2301      	movs	r3, #1
 8015b02:	9307      	str	r3, [sp, #28]
 8015b04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015b06:	2b00      	cmp	r3, #0
 8015b08:	d12a      	bne.n	8015b60 <_dtoa_r+0x818>
 8015b0a:	2001      	movs	r0, #1
 8015b0c:	e030      	b.n	8015b70 <_dtoa_r+0x828>
 8015b0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015b10:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015b14:	e795      	b.n	8015a42 <_dtoa_r+0x6fa>
 8015b16:	9b07      	ldr	r3, [sp, #28]
 8015b18:	f109 37ff 	add.w	r7, r9, #4294967295
 8015b1c:	42bb      	cmp	r3, r7
 8015b1e:	bfbf      	itttt	lt
 8015b20:	9b07      	ldrlt	r3, [sp, #28]
 8015b22:	9707      	strlt	r7, [sp, #28]
 8015b24:	1afa      	sublt	r2, r7, r3
 8015b26:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8015b28:	bfbb      	ittet	lt
 8015b2a:	189b      	addlt	r3, r3, r2
 8015b2c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8015b2e:	1bdf      	subge	r7, r3, r7
 8015b30:	2700      	movlt	r7, #0
 8015b32:	f1b9 0f00 	cmp.w	r9, #0
 8015b36:	bfb5      	itete	lt
 8015b38:	9b05      	ldrlt	r3, [sp, #20]
 8015b3a:	9d05      	ldrge	r5, [sp, #20]
 8015b3c:	eba3 0509 	sublt.w	r5, r3, r9
 8015b40:	464b      	movge	r3, r9
 8015b42:	bfb8      	it	lt
 8015b44:	2300      	movlt	r3, #0
 8015b46:	e77e      	b.n	8015a46 <_dtoa_r+0x6fe>
 8015b48:	9f07      	ldr	r7, [sp, #28]
 8015b4a:	9d05      	ldr	r5, [sp, #20]
 8015b4c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8015b4e:	e783      	b.n	8015a58 <_dtoa_r+0x710>
 8015b50:	9a07      	ldr	r2, [sp, #28]
 8015b52:	e7ab      	b.n	8015aac <_dtoa_r+0x764>
 8015b54:	2300      	movs	r3, #0
 8015b56:	e7d4      	b.n	8015b02 <_dtoa_r+0x7ba>
 8015b58:	9b00      	ldr	r3, [sp, #0]
 8015b5a:	e7d2      	b.n	8015b02 <_dtoa_r+0x7ba>
 8015b5c:	2300      	movs	r3, #0
 8015b5e:	9307      	str	r3, [sp, #28]
 8015b60:	693b      	ldr	r3, [r7, #16]
 8015b62:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8015b66:	6918      	ldr	r0, [r3, #16]
 8015b68:	f000 ffbc 	bl	8016ae4 <__hi0bits>
 8015b6c:	f1c0 0020 	rsb	r0, r0, #32
 8015b70:	4440      	add	r0, r8
 8015b72:	f010 001f 	ands.w	r0, r0, #31
 8015b76:	d047      	beq.n	8015c08 <_dtoa_r+0x8c0>
 8015b78:	f1c0 0320 	rsb	r3, r0, #32
 8015b7c:	2b04      	cmp	r3, #4
 8015b7e:	dd3b      	ble.n	8015bf8 <_dtoa_r+0x8b0>
 8015b80:	9b05      	ldr	r3, [sp, #20]
 8015b82:	f1c0 001c 	rsb	r0, r0, #28
 8015b86:	4403      	add	r3, r0
 8015b88:	9305      	str	r3, [sp, #20]
 8015b8a:	4405      	add	r5, r0
 8015b8c:	4480      	add	r8, r0
 8015b8e:	9b05      	ldr	r3, [sp, #20]
 8015b90:	2b00      	cmp	r3, #0
 8015b92:	dd05      	ble.n	8015ba0 <_dtoa_r+0x858>
 8015b94:	461a      	mov	r2, r3
 8015b96:	9904      	ldr	r1, [sp, #16]
 8015b98:	4620      	mov	r0, r4
 8015b9a:	f001 f8df 	bl	8016d5c <__lshift>
 8015b9e:	9004      	str	r0, [sp, #16]
 8015ba0:	f1b8 0f00 	cmp.w	r8, #0
 8015ba4:	dd05      	ble.n	8015bb2 <_dtoa_r+0x86a>
 8015ba6:	4639      	mov	r1, r7
 8015ba8:	4642      	mov	r2, r8
 8015baa:	4620      	mov	r0, r4
 8015bac:	f001 f8d6 	bl	8016d5c <__lshift>
 8015bb0:	4607      	mov	r7, r0
 8015bb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8015bb4:	b353      	cbz	r3, 8015c0c <_dtoa_r+0x8c4>
 8015bb6:	4639      	mov	r1, r7
 8015bb8:	9804      	ldr	r0, [sp, #16]
 8015bba:	f001 f923 	bl	8016e04 <__mcmp>
 8015bbe:	2800      	cmp	r0, #0
 8015bc0:	da24      	bge.n	8015c0c <_dtoa_r+0x8c4>
 8015bc2:	2300      	movs	r3, #0
 8015bc4:	220a      	movs	r2, #10
 8015bc6:	9904      	ldr	r1, [sp, #16]
 8015bc8:	4620      	mov	r0, r4
 8015bca:	f000 ff12 	bl	80169f2 <__multadd>
 8015bce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015bd0:	9004      	str	r0, [sp, #16]
 8015bd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015bd6:	2b00      	cmp	r3, #0
 8015bd8:	f000 814d 	beq.w	8015e76 <_dtoa_r+0xb2e>
 8015bdc:	2300      	movs	r3, #0
 8015bde:	4631      	mov	r1, r6
 8015be0:	220a      	movs	r2, #10
 8015be2:	4620      	mov	r0, r4
 8015be4:	f000 ff05 	bl	80169f2 <__multadd>
 8015be8:	9b02      	ldr	r3, [sp, #8]
 8015bea:	2b00      	cmp	r3, #0
 8015bec:	4606      	mov	r6, r0
 8015bee:	dc4f      	bgt.n	8015c90 <_dtoa_r+0x948>
 8015bf0:	9b06      	ldr	r3, [sp, #24]
 8015bf2:	2b02      	cmp	r3, #2
 8015bf4:	dd4c      	ble.n	8015c90 <_dtoa_r+0x948>
 8015bf6:	e011      	b.n	8015c1c <_dtoa_r+0x8d4>
 8015bf8:	d0c9      	beq.n	8015b8e <_dtoa_r+0x846>
 8015bfa:	9a05      	ldr	r2, [sp, #20]
 8015bfc:	331c      	adds	r3, #28
 8015bfe:	441a      	add	r2, r3
 8015c00:	9205      	str	r2, [sp, #20]
 8015c02:	441d      	add	r5, r3
 8015c04:	4498      	add	r8, r3
 8015c06:	e7c2      	b.n	8015b8e <_dtoa_r+0x846>
 8015c08:	4603      	mov	r3, r0
 8015c0a:	e7f6      	b.n	8015bfa <_dtoa_r+0x8b2>
 8015c0c:	f1b9 0f00 	cmp.w	r9, #0
 8015c10:	dc38      	bgt.n	8015c84 <_dtoa_r+0x93c>
 8015c12:	9b06      	ldr	r3, [sp, #24]
 8015c14:	2b02      	cmp	r3, #2
 8015c16:	dd35      	ble.n	8015c84 <_dtoa_r+0x93c>
 8015c18:	f8cd 9008 	str.w	r9, [sp, #8]
 8015c1c:	9b02      	ldr	r3, [sp, #8]
 8015c1e:	b963      	cbnz	r3, 8015c3a <_dtoa_r+0x8f2>
 8015c20:	4639      	mov	r1, r7
 8015c22:	2205      	movs	r2, #5
 8015c24:	4620      	mov	r0, r4
 8015c26:	f000 fee4 	bl	80169f2 <__multadd>
 8015c2a:	4601      	mov	r1, r0
 8015c2c:	4607      	mov	r7, r0
 8015c2e:	9804      	ldr	r0, [sp, #16]
 8015c30:	f001 f8e8 	bl	8016e04 <__mcmp>
 8015c34:	2800      	cmp	r0, #0
 8015c36:	f73f adcc 	bgt.w	80157d2 <_dtoa_r+0x48a>
 8015c3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015c3c:	465d      	mov	r5, fp
 8015c3e:	ea6f 0a03 	mvn.w	sl, r3
 8015c42:	f04f 0900 	mov.w	r9, #0
 8015c46:	4639      	mov	r1, r7
 8015c48:	4620      	mov	r0, r4
 8015c4a:	f000 febb 	bl	80169c4 <_Bfree>
 8015c4e:	2e00      	cmp	r6, #0
 8015c50:	f43f aeb7 	beq.w	80159c2 <_dtoa_r+0x67a>
 8015c54:	f1b9 0f00 	cmp.w	r9, #0
 8015c58:	d005      	beq.n	8015c66 <_dtoa_r+0x91e>
 8015c5a:	45b1      	cmp	r9, r6
 8015c5c:	d003      	beq.n	8015c66 <_dtoa_r+0x91e>
 8015c5e:	4649      	mov	r1, r9
 8015c60:	4620      	mov	r0, r4
 8015c62:	f000 feaf 	bl	80169c4 <_Bfree>
 8015c66:	4631      	mov	r1, r6
 8015c68:	4620      	mov	r0, r4
 8015c6a:	f000 feab 	bl	80169c4 <_Bfree>
 8015c6e:	e6a8      	b.n	80159c2 <_dtoa_r+0x67a>
 8015c70:	2700      	movs	r7, #0
 8015c72:	463e      	mov	r6, r7
 8015c74:	e7e1      	b.n	8015c3a <_dtoa_r+0x8f2>
 8015c76:	f8dd a020 	ldr.w	sl, [sp, #32]
 8015c7a:	463e      	mov	r6, r7
 8015c7c:	e5a9      	b.n	80157d2 <_dtoa_r+0x48a>
 8015c7e:	bf00      	nop
 8015c80:	40240000 	.word	0x40240000
 8015c84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015c86:	f8cd 9008 	str.w	r9, [sp, #8]
 8015c8a:	2b00      	cmp	r3, #0
 8015c8c:	f000 80fa 	beq.w	8015e84 <_dtoa_r+0xb3c>
 8015c90:	2d00      	cmp	r5, #0
 8015c92:	dd05      	ble.n	8015ca0 <_dtoa_r+0x958>
 8015c94:	4631      	mov	r1, r6
 8015c96:	462a      	mov	r2, r5
 8015c98:	4620      	mov	r0, r4
 8015c9a:	f001 f85f 	bl	8016d5c <__lshift>
 8015c9e:	4606      	mov	r6, r0
 8015ca0:	9b07      	ldr	r3, [sp, #28]
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	d04c      	beq.n	8015d40 <_dtoa_r+0x9f8>
 8015ca6:	6871      	ldr	r1, [r6, #4]
 8015ca8:	4620      	mov	r0, r4
 8015caa:	f000 fe57 	bl	801695c <_Balloc>
 8015cae:	6932      	ldr	r2, [r6, #16]
 8015cb0:	3202      	adds	r2, #2
 8015cb2:	4605      	mov	r5, r0
 8015cb4:	0092      	lsls	r2, r2, #2
 8015cb6:	f106 010c 	add.w	r1, r6, #12
 8015cba:	300c      	adds	r0, #12
 8015cbc:	f7fd fb54 	bl	8013368 <memcpy>
 8015cc0:	2201      	movs	r2, #1
 8015cc2:	4629      	mov	r1, r5
 8015cc4:	4620      	mov	r0, r4
 8015cc6:	f001 f849 	bl	8016d5c <__lshift>
 8015cca:	9b00      	ldr	r3, [sp, #0]
 8015ccc:	f8cd b014 	str.w	fp, [sp, #20]
 8015cd0:	f003 0301 	and.w	r3, r3, #1
 8015cd4:	46b1      	mov	r9, r6
 8015cd6:	9307      	str	r3, [sp, #28]
 8015cd8:	4606      	mov	r6, r0
 8015cda:	4639      	mov	r1, r7
 8015cdc:	9804      	ldr	r0, [sp, #16]
 8015cde:	f7ff faa7 	bl	8015230 <quorem>
 8015ce2:	4649      	mov	r1, r9
 8015ce4:	4605      	mov	r5, r0
 8015ce6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015cea:	9804      	ldr	r0, [sp, #16]
 8015cec:	f001 f88a 	bl	8016e04 <__mcmp>
 8015cf0:	4632      	mov	r2, r6
 8015cf2:	9000      	str	r0, [sp, #0]
 8015cf4:	4639      	mov	r1, r7
 8015cf6:	4620      	mov	r0, r4
 8015cf8:	f001 f89e 	bl	8016e38 <__mdiff>
 8015cfc:	68c3      	ldr	r3, [r0, #12]
 8015cfe:	4602      	mov	r2, r0
 8015d00:	bb03      	cbnz	r3, 8015d44 <_dtoa_r+0x9fc>
 8015d02:	4601      	mov	r1, r0
 8015d04:	9008      	str	r0, [sp, #32]
 8015d06:	9804      	ldr	r0, [sp, #16]
 8015d08:	f001 f87c 	bl	8016e04 <__mcmp>
 8015d0c:	9a08      	ldr	r2, [sp, #32]
 8015d0e:	4603      	mov	r3, r0
 8015d10:	4611      	mov	r1, r2
 8015d12:	4620      	mov	r0, r4
 8015d14:	9308      	str	r3, [sp, #32]
 8015d16:	f000 fe55 	bl	80169c4 <_Bfree>
 8015d1a:	9b08      	ldr	r3, [sp, #32]
 8015d1c:	b9a3      	cbnz	r3, 8015d48 <_dtoa_r+0xa00>
 8015d1e:	9a06      	ldr	r2, [sp, #24]
 8015d20:	b992      	cbnz	r2, 8015d48 <_dtoa_r+0xa00>
 8015d22:	9a07      	ldr	r2, [sp, #28]
 8015d24:	b982      	cbnz	r2, 8015d48 <_dtoa_r+0xa00>
 8015d26:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015d2a:	d029      	beq.n	8015d80 <_dtoa_r+0xa38>
 8015d2c:	9b00      	ldr	r3, [sp, #0]
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	dd01      	ble.n	8015d36 <_dtoa_r+0x9ee>
 8015d32:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8015d36:	9b05      	ldr	r3, [sp, #20]
 8015d38:	1c5d      	adds	r5, r3, #1
 8015d3a:	f883 8000 	strb.w	r8, [r3]
 8015d3e:	e782      	b.n	8015c46 <_dtoa_r+0x8fe>
 8015d40:	4630      	mov	r0, r6
 8015d42:	e7c2      	b.n	8015cca <_dtoa_r+0x982>
 8015d44:	2301      	movs	r3, #1
 8015d46:	e7e3      	b.n	8015d10 <_dtoa_r+0x9c8>
 8015d48:	9a00      	ldr	r2, [sp, #0]
 8015d4a:	2a00      	cmp	r2, #0
 8015d4c:	db04      	blt.n	8015d58 <_dtoa_r+0xa10>
 8015d4e:	d125      	bne.n	8015d9c <_dtoa_r+0xa54>
 8015d50:	9a06      	ldr	r2, [sp, #24]
 8015d52:	bb1a      	cbnz	r2, 8015d9c <_dtoa_r+0xa54>
 8015d54:	9a07      	ldr	r2, [sp, #28]
 8015d56:	bb0a      	cbnz	r2, 8015d9c <_dtoa_r+0xa54>
 8015d58:	2b00      	cmp	r3, #0
 8015d5a:	ddec      	ble.n	8015d36 <_dtoa_r+0x9ee>
 8015d5c:	2201      	movs	r2, #1
 8015d5e:	9904      	ldr	r1, [sp, #16]
 8015d60:	4620      	mov	r0, r4
 8015d62:	f000 fffb 	bl	8016d5c <__lshift>
 8015d66:	4639      	mov	r1, r7
 8015d68:	9004      	str	r0, [sp, #16]
 8015d6a:	f001 f84b 	bl	8016e04 <__mcmp>
 8015d6e:	2800      	cmp	r0, #0
 8015d70:	dc03      	bgt.n	8015d7a <_dtoa_r+0xa32>
 8015d72:	d1e0      	bne.n	8015d36 <_dtoa_r+0x9ee>
 8015d74:	f018 0f01 	tst.w	r8, #1
 8015d78:	d0dd      	beq.n	8015d36 <_dtoa_r+0x9ee>
 8015d7a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015d7e:	d1d8      	bne.n	8015d32 <_dtoa_r+0x9ea>
 8015d80:	9b05      	ldr	r3, [sp, #20]
 8015d82:	9a05      	ldr	r2, [sp, #20]
 8015d84:	1c5d      	adds	r5, r3, #1
 8015d86:	2339      	movs	r3, #57	; 0x39
 8015d88:	7013      	strb	r3, [r2, #0]
 8015d8a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015d8e:	2b39      	cmp	r3, #57	; 0x39
 8015d90:	f105 32ff 	add.w	r2, r5, #4294967295
 8015d94:	d04f      	beq.n	8015e36 <_dtoa_r+0xaee>
 8015d96:	3301      	adds	r3, #1
 8015d98:	7013      	strb	r3, [r2, #0]
 8015d9a:	e754      	b.n	8015c46 <_dtoa_r+0x8fe>
 8015d9c:	9a05      	ldr	r2, [sp, #20]
 8015d9e:	2b00      	cmp	r3, #0
 8015da0:	f102 0501 	add.w	r5, r2, #1
 8015da4:	dd06      	ble.n	8015db4 <_dtoa_r+0xa6c>
 8015da6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015daa:	d0e9      	beq.n	8015d80 <_dtoa_r+0xa38>
 8015dac:	f108 0801 	add.w	r8, r8, #1
 8015db0:	9b05      	ldr	r3, [sp, #20]
 8015db2:	e7c2      	b.n	8015d3a <_dtoa_r+0x9f2>
 8015db4:	9a02      	ldr	r2, [sp, #8]
 8015db6:	f805 8c01 	strb.w	r8, [r5, #-1]
 8015dba:	eba5 030b 	sub.w	r3, r5, fp
 8015dbe:	4293      	cmp	r3, r2
 8015dc0:	d021      	beq.n	8015e06 <_dtoa_r+0xabe>
 8015dc2:	2300      	movs	r3, #0
 8015dc4:	220a      	movs	r2, #10
 8015dc6:	9904      	ldr	r1, [sp, #16]
 8015dc8:	4620      	mov	r0, r4
 8015dca:	f000 fe12 	bl	80169f2 <__multadd>
 8015dce:	45b1      	cmp	r9, r6
 8015dd0:	9004      	str	r0, [sp, #16]
 8015dd2:	f04f 0300 	mov.w	r3, #0
 8015dd6:	f04f 020a 	mov.w	r2, #10
 8015dda:	4649      	mov	r1, r9
 8015ddc:	4620      	mov	r0, r4
 8015dde:	d105      	bne.n	8015dec <_dtoa_r+0xaa4>
 8015de0:	f000 fe07 	bl	80169f2 <__multadd>
 8015de4:	4681      	mov	r9, r0
 8015de6:	4606      	mov	r6, r0
 8015de8:	9505      	str	r5, [sp, #20]
 8015dea:	e776      	b.n	8015cda <_dtoa_r+0x992>
 8015dec:	f000 fe01 	bl	80169f2 <__multadd>
 8015df0:	4631      	mov	r1, r6
 8015df2:	4681      	mov	r9, r0
 8015df4:	2300      	movs	r3, #0
 8015df6:	220a      	movs	r2, #10
 8015df8:	4620      	mov	r0, r4
 8015dfa:	f000 fdfa 	bl	80169f2 <__multadd>
 8015dfe:	4606      	mov	r6, r0
 8015e00:	e7f2      	b.n	8015de8 <_dtoa_r+0xaa0>
 8015e02:	f04f 0900 	mov.w	r9, #0
 8015e06:	2201      	movs	r2, #1
 8015e08:	9904      	ldr	r1, [sp, #16]
 8015e0a:	4620      	mov	r0, r4
 8015e0c:	f000 ffa6 	bl	8016d5c <__lshift>
 8015e10:	4639      	mov	r1, r7
 8015e12:	9004      	str	r0, [sp, #16]
 8015e14:	f000 fff6 	bl	8016e04 <__mcmp>
 8015e18:	2800      	cmp	r0, #0
 8015e1a:	dcb6      	bgt.n	8015d8a <_dtoa_r+0xa42>
 8015e1c:	d102      	bne.n	8015e24 <_dtoa_r+0xadc>
 8015e1e:	f018 0f01 	tst.w	r8, #1
 8015e22:	d1b2      	bne.n	8015d8a <_dtoa_r+0xa42>
 8015e24:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015e28:	2b30      	cmp	r3, #48	; 0x30
 8015e2a:	f105 32ff 	add.w	r2, r5, #4294967295
 8015e2e:	f47f af0a 	bne.w	8015c46 <_dtoa_r+0x8fe>
 8015e32:	4615      	mov	r5, r2
 8015e34:	e7f6      	b.n	8015e24 <_dtoa_r+0xadc>
 8015e36:	4593      	cmp	fp, r2
 8015e38:	d105      	bne.n	8015e46 <_dtoa_r+0xafe>
 8015e3a:	2331      	movs	r3, #49	; 0x31
 8015e3c:	f10a 0a01 	add.w	sl, sl, #1
 8015e40:	f88b 3000 	strb.w	r3, [fp]
 8015e44:	e6ff      	b.n	8015c46 <_dtoa_r+0x8fe>
 8015e46:	4615      	mov	r5, r2
 8015e48:	e79f      	b.n	8015d8a <_dtoa_r+0xa42>
 8015e4a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8015eb0 <_dtoa_r+0xb68>
 8015e4e:	e007      	b.n	8015e60 <_dtoa_r+0xb18>
 8015e50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015e52:	f8df b060 	ldr.w	fp, [pc, #96]	; 8015eb4 <_dtoa_r+0xb6c>
 8015e56:	b11b      	cbz	r3, 8015e60 <_dtoa_r+0xb18>
 8015e58:	f10b 0308 	add.w	r3, fp, #8
 8015e5c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8015e5e:	6013      	str	r3, [r2, #0]
 8015e60:	4658      	mov	r0, fp
 8015e62:	b017      	add	sp, #92	; 0x5c
 8015e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e68:	9b06      	ldr	r3, [sp, #24]
 8015e6a:	2b01      	cmp	r3, #1
 8015e6c:	f77f ae35 	ble.w	8015ada <_dtoa_r+0x792>
 8015e70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015e72:	9307      	str	r3, [sp, #28]
 8015e74:	e649      	b.n	8015b0a <_dtoa_r+0x7c2>
 8015e76:	9b02      	ldr	r3, [sp, #8]
 8015e78:	2b00      	cmp	r3, #0
 8015e7a:	dc03      	bgt.n	8015e84 <_dtoa_r+0xb3c>
 8015e7c:	9b06      	ldr	r3, [sp, #24]
 8015e7e:	2b02      	cmp	r3, #2
 8015e80:	f73f aecc 	bgt.w	8015c1c <_dtoa_r+0x8d4>
 8015e84:	465d      	mov	r5, fp
 8015e86:	4639      	mov	r1, r7
 8015e88:	9804      	ldr	r0, [sp, #16]
 8015e8a:	f7ff f9d1 	bl	8015230 <quorem>
 8015e8e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015e92:	f805 8b01 	strb.w	r8, [r5], #1
 8015e96:	9a02      	ldr	r2, [sp, #8]
 8015e98:	eba5 030b 	sub.w	r3, r5, fp
 8015e9c:	429a      	cmp	r2, r3
 8015e9e:	ddb0      	ble.n	8015e02 <_dtoa_r+0xaba>
 8015ea0:	2300      	movs	r3, #0
 8015ea2:	220a      	movs	r2, #10
 8015ea4:	9904      	ldr	r1, [sp, #16]
 8015ea6:	4620      	mov	r0, r4
 8015ea8:	f000 fda3 	bl	80169f2 <__multadd>
 8015eac:	9004      	str	r0, [sp, #16]
 8015eae:	e7ea      	b.n	8015e86 <_dtoa_r+0xb3e>
 8015eb0:	08018bd3 	.word	0x08018bd3
 8015eb4:	08018a30 	.word	0x08018a30

08015eb8 <__sflush_r>:
 8015eb8:	898a      	ldrh	r2, [r1, #12]
 8015eba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ebe:	4605      	mov	r5, r0
 8015ec0:	0710      	lsls	r0, r2, #28
 8015ec2:	460c      	mov	r4, r1
 8015ec4:	d458      	bmi.n	8015f78 <__sflush_r+0xc0>
 8015ec6:	684b      	ldr	r3, [r1, #4]
 8015ec8:	2b00      	cmp	r3, #0
 8015eca:	dc05      	bgt.n	8015ed8 <__sflush_r+0x20>
 8015ecc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015ece:	2b00      	cmp	r3, #0
 8015ed0:	dc02      	bgt.n	8015ed8 <__sflush_r+0x20>
 8015ed2:	2000      	movs	r0, #0
 8015ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ed8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015eda:	2e00      	cmp	r6, #0
 8015edc:	d0f9      	beq.n	8015ed2 <__sflush_r+0x1a>
 8015ede:	2300      	movs	r3, #0
 8015ee0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015ee4:	682f      	ldr	r7, [r5, #0]
 8015ee6:	6a21      	ldr	r1, [r4, #32]
 8015ee8:	602b      	str	r3, [r5, #0]
 8015eea:	d032      	beq.n	8015f52 <__sflush_r+0x9a>
 8015eec:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015eee:	89a3      	ldrh	r3, [r4, #12]
 8015ef0:	075a      	lsls	r2, r3, #29
 8015ef2:	d505      	bpl.n	8015f00 <__sflush_r+0x48>
 8015ef4:	6863      	ldr	r3, [r4, #4]
 8015ef6:	1ac0      	subs	r0, r0, r3
 8015ef8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015efa:	b10b      	cbz	r3, 8015f00 <__sflush_r+0x48>
 8015efc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015efe:	1ac0      	subs	r0, r0, r3
 8015f00:	2300      	movs	r3, #0
 8015f02:	4602      	mov	r2, r0
 8015f04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015f06:	6a21      	ldr	r1, [r4, #32]
 8015f08:	4628      	mov	r0, r5
 8015f0a:	47b0      	blx	r6
 8015f0c:	1c43      	adds	r3, r0, #1
 8015f0e:	89a3      	ldrh	r3, [r4, #12]
 8015f10:	d106      	bne.n	8015f20 <__sflush_r+0x68>
 8015f12:	6829      	ldr	r1, [r5, #0]
 8015f14:	291d      	cmp	r1, #29
 8015f16:	d848      	bhi.n	8015faa <__sflush_r+0xf2>
 8015f18:	4a29      	ldr	r2, [pc, #164]	; (8015fc0 <__sflush_r+0x108>)
 8015f1a:	40ca      	lsrs	r2, r1
 8015f1c:	07d6      	lsls	r6, r2, #31
 8015f1e:	d544      	bpl.n	8015faa <__sflush_r+0xf2>
 8015f20:	2200      	movs	r2, #0
 8015f22:	6062      	str	r2, [r4, #4]
 8015f24:	04d9      	lsls	r1, r3, #19
 8015f26:	6922      	ldr	r2, [r4, #16]
 8015f28:	6022      	str	r2, [r4, #0]
 8015f2a:	d504      	bpl.n	8015f36 <__sflush_r+0x7e>
 8015f2c:	1c42      	adds	r2, r0, #1
 8015f2e:	d101      	bne.n	8015f34 <__sflush_r+0x7c>
 8015f30:	682b      	ldr	r3, [r5, #0]
 8015f32:	b903      	cbnz	r3, 8015f36 <__sflush_r+0x7e>
 8015f34:	6560      	str	r0, [r4, #84]	; 0x54
 8015f36:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015f38:	602f      	str	r7, [r5, #0]
 8015f3a:	2900      	cmp	r1, #0
 8015f3c:	d0c9      	beq.n	8015ed2 <__sflush_r+0x1a>
 8015f3e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015f42:	4299      	cmp	r1, r3
 8015f44:	d002      	beq.n	8015f4c <__sflush_r+0x94>
 8015f46:	4628      	mov	r0, r5
 8015f48:	f001 f916 	bl	8017178 <_free_r>
 8015f4c:	2000      	movs	r0, #0
 8015f4e:	6360      	str	r0, [r4, #52]	; 0x34
 8015f50:	e7c0      	b.n	8015ed4 <__sflush_r+0x1c>
 8015f52:	2301      	movs	r3, #1
 8015f54:	4628      	mov	r0, r5
 8015f56:	47b0      	blx	r6
 8015f58:	1c41      	adds	r1, r0, #1
 8015f5a:	d1c8      	bne.n	8015eee <__sflush_r+0x36>
 8015f5c:	682b      	ldr	r3, [r5, #0]
 8015f5e:	2b00      	cmp	r3, #0
 8015f60:	d0c5      	beq.n	8015eee <__sflush_r+0x36>
 8015f62:	2b1d      	cmp	r3, #29
 8015f64:	d001      	beq.n	8015f6a <__sflush_r+0xb2>
 8015f66:	2b16      	cmp	r3, #22
 8015f68:	d101      	bne.n	8015f6e <__sflush_r+0xb6>
 8015f6a:	602f      	str	r7, [r5, #0]
 8015f6c:	e7b1      	b.n	8015ed2 <__sflush_r+0x1a>
 8015f6e:	89a3      	ldrh	r3, [r4, #12]
 8015f70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015f74:	81a3      	strh	r3, [r4, #12]
 8015f76:	e7ad      	b.n	8015ed4 <__sflush_r+0x1c>
 8015f78:	690f      	ldr	r7, [r1, #16]
 8015f7a:	2f00      	cmp	r7, #0
 8015f7c:	d0a9      	beq.n	8015ed2 <__sflush_r+0x1a>
 8015f7e:	0793      	lsls	r3, r2, #30
 8015f80:	680e      	ldr	r6, [r1, #0]
 8015f82:	bf08      	it	eq
 8015f84:	694b      	ldreq	r3, [r1, #20]
 8015f86:	600f      	str	r7, [r1, #0]
 8015f88:	bf18      	it	ne
 8015f8a:	2300      	movne	r3, #0
 8015f8c:	eba6 0807 	sub.w	r8, r6, r7
 8015f90:	608b      	str	r3, [r1, #8]
 8015f92:	f1b8 0f00 	cmp.w	r8, #0
 8015f96:	dd9c      	ble.n	8015ed2 <__sflush_r+0x1a>
 8015f98:	4643      	mov	r3, r8
 8015f9a:	463a      	mov	r2, r7
 8015f9c:	6a21      	ldr	r1, [r4, #32]
 8015f9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015fa0:	4628      	mov	r0, r5
 8015fa2:	47b0      	blx	r6
 8015fa4:	2800      	cmp	r0, #0
 8015fa6:	dc06      	bgt.n	8015fb6 <__sflush_r+0xfe>
 8015fa8:	89a3      	ldrh	r3, [r4, #12]
 8015faa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015fae:	81a3      	strh	r3, [r4, #12]
 8015fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8015fb4:	e78e      	b.n	8015ed4 <__sflush_r+0x1c>
 8015fb6:	4407      	add	r7, r0
 8015fb8:	eba8 0800 	sub.w	r8, r8, r0
 8015fbc:	e7e9      	b.n	8015f92 <__sflush_r+0xda>
 8015fbe:	bf00      	nop
 8015fc0:	20400001 	.word	0x20400001

08015fc4 <_fflush_r>:
 8015fc4:	b538      	push	{r3, r4, r5, lr}
 8015fc6:	690b      	ldr	r3, [r1, #16]
 8015fc8:	4605      	mov	r5, r0
 8015fca:	460c      	mov	r4, r1
 8015fcc:	b1db      	cbz	r3, 8016006 <_fflush_r+0x42>
 8015fce:	b118      	cbz	r0, 8015fd8 <_fflush_r+0x14>
 8015fd0:	6983      	ldr	r3, [r0, #24]
 8015fd2:	b90b      	cbnz	r3, 8015fd8 <_fflush_r+0x14>
 8015fd4:	f000 f860 	bl	8016098 <__sinit>
 8015fd8:	4b0c      	ldr	r3, [pc, #48]	; (801600c <_fflush_r+0x48>)
 8015fda:	429c      	cmp	r4, r3
 8015fdc:	d109      	bne.n	8015ff2 <_fflush_r+0x2e>
 8015fde:	686c      	ldr	r4, [r5, #4]
 8015fe0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015fe4:	b17b      	cbz	r3, 8016006 <_fflush_r+0x42>
 8015fe6:	4621      	mov	r1, r4
 8015fe8:	4628      	mov	r0, r5
 8015fea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015fee:	f7ff bf63 	b.w	8015eb8 <__sflush_r>
 8015ff2:	4b07      	ldr	r3, [pc, #28]	; (8016010 <_fflush_r+0x4c>)
 8015ff4:	429c      	cmp	r4, r3
 8015ff6:	d101      	bne.n	8015ffc <_fflush_r+0x38>
 8015ff8:	68ac      	ldr	r4, [r5, #8]
 8015ffa:	e7f1      	b.n	8015fe0 <_fflush_r+0x1c>
 8015ffc:	4b05      	ldr	r3, [pc, #20]	; (8016014 <_fflush_r+0x50>)
 8015ffe:	429c      	cmp	r4, r3
 8016000:	bf08      	it	eq
 8016002:	68ec      	ldreq	r4, [r5, #12]
 8016004:	e7ec      	b.n	8015fe0 <_fflush_r+0x1c>
 8016006:	2000      	movs	r0, #0
 8016008:	bd38      	pop	{r3, r4, r5, pc}
 801600a:	bf00      	nop
 801600c:	08018a60 	.word	0x08018a60
 8016010:	08018a80 	.word	0x08018a80
 8016014:	08018a40 	.word	0x08018a40

08016018 <std>:
 8016018:	2300      	movs	r3, #0
 801601a:	b510      	push	{r4, lr}
 801601c:	4604      	mov	r4, r0
 801601e:	e9c0 3300 	strd	r3, r3, [r0]
 8016022:	6083      	str	r3, [r0, #8]
 8016024:	8181      	strh	r1, [r0, #12]
 8016026:	6643      	str	r3, [r0, #100]	; 0x64
 8016028:	81c2      	strh	r2, [r0, #14]
 801602a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801602e:	6183      	str	r3, [r0, #24]
 8016030:	4619      	mov	r1, r3
 8016032:	2208      	movs	r2, #8
 8016034:	305c      	adds	r0, #92	; 0x5c
 8016036:	f7fd f9a2 	bl	801337e <memset>
 801603a:	4b05      	ldr	r3, [pc, #20]	; (8016050 <std+0x38>)
 801603c:	6263      	str	r3, [r4, #36]	; 0x24
 801603e:	4b05      	ldr	r3, [pc, #20]	; (8016054 <std+0x3c>)
 8016040:	62a3      	str	r3, [r4, #40]	; 0x28
 8016042:	4b05      	ldr	r3, [pc, #20]	; (8016058 <std+0x40>)
 8016044:	62e3      	str	r3, [r4, #44]	; 0x2c
 8016046:	4b05      	ldr	r3, [pc, #20]	; (801605c <std+0x44>)
 8016048:	6224      	str	r4, [r4, #32]
 801604a:	6323      	str	r3, [r4, #48]	; 0x30
 801604c:	bd10      	pop	{r4, pc}
 801604e:	bf00      	nop
 8016050:	08014235 	.word	0x08014235
 8016054:	0801425b 	.word	0x0801425b
 8016058:	08014293 	.word	0x08014293
 801605c:	080142b7 	.word	0x080142b7

08016060 <_cleanup_r>:
 8016060:	4901      	ldr	r1, [pc, #4]	; (8016068 <_cleanup_r+0x8>)
 8016062:	f000 b885 	b.w	8016170 <_fwalk_reent>
 8016066:	bf00      	nop
 8016068:	08015fc5 	.word	0x08015fc5

0801606c <__sfmoreglue>:
 801606c:	b570      	push	{r4, r5, r6, lr}
 801606e:	1e4a      	subs	r2, r1, #1
 8016070:	2568      	movs	r5, #104	; 0x68
 8016072:	4355      	muls	r5, r2
 8016074:	460e      	mov	r6, r1
 8016076:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801607a:	f001 f8cb 	bl	8017214 <_malloc_r>
 801607e:	4604      	mov	r4, r0
 8016080:	b140      	cbz	r0, 8016094 <__sfmoreglue+0x28>
 8016082:	2100      	movs	r1, #0
 8016084:	e9c0 1600 	strd	r1, r6, [r0]
 8016088:	300c      	adds	r0, #12
 801608a:	60a0      	str	r0, [r4, #8]
 801608c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8016090:	f7fd f975 	bl	801337e <memset>
 8016094:	4620      	mov	r0, r4
 8016096:	bd70      	pop	{r4, r5, r6, pc}

08016098 <__sinit>:
 8016098:	6983      	ldr	r3, [r0, #24]
 801609a:	b510      	push	{r4, lr}
 801609c:	4604      	mov	r4, r0
 801609e:	bb33      	cbnz	r3, 80160ee <__sinit+0x56>
 80160a0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80160a4:	6503      	str	r3, [r0, #80]	; 0x50
 80160a6:	4b12      	ldr	r3, [pc, #72]	; (80160f0 <__sinit+0x58>)
 80160a8:	4a12      	ldr	r2, [pc, #72]	; (80160f4 <__sinit+0x5c>)
 80160aa:	681b      	ldr	r3, [r3, #0]
 80160ac:	6282      	str	r2, [r0, #40]	; 0x28
 80160ae:	4298      	cmp	r0, r3
 80160b0:	bf04      	itt	eq
 80160b2:	2301      	moveq	r3, #1
 80160b4:	6183      	streq	r3, [r0, #24]
 80160b6:	f000 f81f 	bl	80160f8 <__sfp>
 80160ba:	6060      	str	r0, [r4, #4]
 80160bc:	4620      	mov	r0, r4
 80160be:	f000 f81b 	bl	80160f8 <__sfp>
 80160c2:	60a0      	str	r0, [r4, #8]
 80160c4:	4620      	mov	r0, r4
 80160c6:	f000 f817 	bl	80160f8 <__sfp>
 80160ca:	2200      	movs	r2, #0
 80160cc:	60e0      	str	r0, [r4, #12]
 80160ce:	2104      	movs	r1, #4
 80160d0:	6860      	ldr	r0, [r4, #4]
 80160d2:	f7ff ffa1 	bl	8016018 <std>
 80160d6:	2201      	movs	r2, #1
 80160d8:	2109      	movs	r1, #9
 80160da:	68a0      	ldr	r0, [r4, #8]
 80160dc:	f7ff ff9c 	bl	8016018 <std>
 80160e0:	2202      	movs	r2, #2
 80160e2:	2112      	movs	r1, #18
 80160e4:	68e0      	ldr	r0, [r4, #12]
 80160e6:	f7ff ff97 	bl	8016018 <std>
 80160ea:	2301      	movs	r3, #1
 80160ec:	61a3      	str	r3, [r4, #24]
 80160ee:	bd10      	pop	{r4, pc}
 80160f0:	080189a0 	.word	0x080189a0
 80160f4:	08016061 	.word	0x08016061

080160f8 <__sfp>:
 80160f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80160fa:	4b1b      	ldr	r3, [pc, #108]	; (8016168 <__sfp+0x70>)
 80160fc:	681e      	ldr	r6, [r3, #0]
 80160fe:	69b3      	ldr	r3, [r6, #24]
 8016100:	4607      	mov	r7, r0
 8016102:	b913      	cbnz	r3, 801610a <__sfp+0x12>
 8016104:	4630      	mov	r0, r6
 8016106:	f7ff ffc7 	bl	8016098 <__sinit>
 801610a:	3648      	adds	r6, #72	; 0x48
 801610c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8016110:	3b01      	subs	r3, #1
 8016112:	d503      	bpl.n	801611c <__sfp+0x24>
 8016114:	6833      	ldr	r3, [r6, #0]
 8016116:	b133      	cbz	r3, 8016126 <__sfp+0x2e>
 8016118:	6836      	ldr	r6, [r6, #0]
 801611a:	e7f7      	b.n	801610c <__sfp+0x14>
 801611c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8016120:	b16d      	cbz	r5, 801613e <__sfp+0x46>
 8016122:	3468      	adds	r4, #104	; 0x68
 8016124:	e7f4      	b.n	8016110 <__sfp+0x18>
 8016126:	2104      	movs	r1, #4
 8016128:	4638      	mov	r0, r7
 801612a:	f7ff ff9f 	bl	801606c <__sfmoreglue>
 801612e:	6030      	str	r0, [r6, #0]
 8016130:	2800      	cmp	r0, #0
 8016132:	d1f1      	bne.n	8016118 <__sfp+0x20>
 8016134:	230c      	movs	r3, #12
 8016136:	603b      	str	r3, [r7, #0]
 8016138:	4604      	mov	r4, r0
 801613a:	4620      	mov	r0, r4
 801613c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801613e:	4b0b      	ldr	r3, [pc, #44]	; (801616c <__sfp+0x74>)
 8016140:	6665      	str	r5, [r4, #100]	; 0x64
 8016142:	e9c4 5500 	strd	r5, r5, [r4]
 8016146:	60a5      	str	r5, [r4, #8]
 8016148:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801614c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8016150:	2208      	movs	r2, #8
 8016152:	4629      	mov	r1, r5
 8016154:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8016158:	f7fd f911 	bl	801337e <memset>
 801615c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8016160:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8016164:	e7e9      	b.n	801613a <__sfp+0x42>
 8016166:	bf00      	nop
 8016168:	080189a0 	.word	0x080189a0
 801616c:	ffff0001 	.word	0xffff0001

08016170 <_fwalk_reent>:
 8016170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016174:	4680      	mov	r8, r0
 8016176:	4689      	mov	r9, r1
 8016178:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801617c:	2600      	movs	r6, #0
 801617e:	b914      	cbnz	r4, 8016186 <_fwalk_reent+0x16>
 8016180:	4630      	mov	r0, r6
 8016182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016186:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801618a:	3f01      	subs	r7, #1
 801618c:	d501      	bpl.n	8016192 <_fwalk_reent+0x22>
 801618e:	6824      	ldr	r4, [r4, #0]
 8016190:	e7f5      	b.n	801617e <_fwalk_reent+0xe>
 8016192:	89ab      	ldrh	r3, [r5, #12]
 8016194:	2b01      	cmp	r3, #1
 8016196:	d907      	bls.n	80161a8 <_fwalk_reent+0x38>
 8016198:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801619c:	3301      	adds	r3, #1
 801619e:	d003      	beq.n	80161a8 <_fwalk_reent+0x38>
 80161a0:	4629      	mov	r1, r5
 80161a2:	4640      	mov	r0, r8
 80161a4:	47c8      	blx	r9
 80161a6:	4306      	orrs	r6, r0
 80161a8:	3568      	adds	r5, #104	; 0x68
 80161aa:	e7ee      	b.n	801618a <_fwalk_reent+0x1a>

080161ac <rshift>:
 80161ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80161ae:	6906      	ldr	r6, [r0, #16]
 80161b0:	114b      	asrs	r3, r1, #5
 80161b2:	429e      	cmp	r6, r3
 80161b4:	f100 0414 	add.w	r4, r0, #20
 80161b8:	dd30      	ble.n	801621c <rshift+0x70>
 80161ba:	f011 011f 	ands.w	r1, r1, #31
 80161be:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80161c2:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80161c6:	d108      	bne.n	80161da <rshift+0x2e>
 80161c8:	4621      	mov	r1, r4
 80161ca:	42b2      	cmp	r2, r6
 80161cc:	460b      	mov	r3, r1
 80161ce:	d211      	bcs.n	80161f4 <rshift+0x48>
 80161d0:	f852 3b04 	ldr.w	r3, [r2], #4
 80161d4:	f841 3b04 	str.w	r3, [r1], #4
 80161d8:	e7f7      	b.n	80161ca <rshift+0x1e>
 80161da:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80161de:	f1c1 0c20 	rsb	ip, r1, #32
 80161e2:	40cd      	lsrs	r5, r1
 80161e4:	3204      	adds	r2, #4
 80161e6:	4623      	mov	r3, r4
 80161e8:	42b2      	cmp	r2, r6
 80161ea:	4617      	mov	r7, r2
 80161ec:	d30c      	bcc.n	8016208 <rshift+0x5c>
 80161ee:	601d      	str	r5, [r3, #0]
 80161f0:	b105      	cbz	r5, 80161f4 <rshift+0x48>
 80161f2:	3304      	adds	r3, #4
 80161f4:	1b1a      	subs	r2, r3, r4
 80161f6:	42a3      	cmp	r3, r4
 80161f8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80161fc:	bf08      	it	eq
 80161fe:	2300      	moveq	r3, #0
 8016200:	6102      	str	r2, [r0, #16]
 8016202:	bf08      	it	eq
 8016204:	6143      	streq	r3, [r0, #20]
 8016206:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016208:	683f      	ldr	r7, [r7, #0]
 801620a:	fa07 f70c 	lsl.w	r7, r7, ip
 801620e:	433d      	orrs	r5, r7
 8016210:	f843 5b04 	str.w	r5, [r3], #4
 8016214:	f852 5b04 	ldr.w	r5, [r2], #4
 8016218:	40cd      	lsrs	r5, r1
 801621a:	e7e5      	b.n	80161e8 <rshift+0x3c>
 801621c:	4623      	mov	r3, r4
 801621e:	e7e9      	b.n	80161f4 <rshift+0x48>

08016220 <__hexdig_fun>:
 8016220:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8016224:	2b09      	cmp	r3, #9
 8016226:	d802      	bhi.n	801622e <__hexdig_fun+0xe>
 8016228:	3820      	subs	r0, #32
 801622a:	b2c0      	uxtb	r0, r0
 801622c:	4770      	bx	lr
 801622e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8016232:	2b05      	cmp	r3, #5
 8016234:	d801      	bhi.n	801623a <__hexdig_fun+0x1a>
 8016236:	3847      	subs	r0, #71	; 0x47
 8016238:	e7f7      	b.n	801622a <__hexdig_fun+0xa>
 801623a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801623e:	2b05      	cmp	r3, #5
 8016240:	d801      	bhi.n	8016246 <__hexdig_fun+0x26>
 8016242:	3827      	subs	r0, #39	; 0x27
 8016244:	e7f1      	b.n	801622a <__hexdig_fun+0xa>
 8016246:	2000      	movs	r0, #0
 8016248:	4770      	bx	lr

0801624a <__gethex>:
 801624a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801624e:	b08b      	sub	sp, #44	; 0x2c
 8016250:	468a      	mov	sl, r1
 8016252:	9002      	str	r0, [sp, #8]
 8016254:	9816      	ldr	r0, [sp, #88]	; 0x58
 8016256:	9306      	str	r3, [sp, #24]
 8016258:	4690      	mov	r8, r2
 801625a:	f000 fadf 	bl	801681c <__localeconv_l>
 801625e:	6803      	ldr	r3, [r0, #0]
 8016260:	9303      	str	r3, [sp, #12]
 8016262:	4618      	mov	r0, r3
 8016264:	f7e9 ffcc 	bl	8000200 <strlen>
 8016268:	9b03      	ldr	r3, [sp, #12]
 801626a:	9001      	str	r0, [sp, #4]
 801626c:	4403      	add	r3, r0
 801626e:	f04f 0b00 	mov.w	fp, #0
 8016272:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8016276:	9307      	str	r3, [sp, #28]
 8016278:	f8da 3000 	ldr.w	r3, [sl]
 801627c:	3302      	adds	r3, #2
 801627e:	461f      	mov	r7, r3
 8016280:	f813 0b01 	ldrb.w	r0, [r3], #1
 8016284:	2830      	cmp	r0, #48	; 0x30
 8016286:	d06c      	beq.n	8016362 <__gethex+0x118>
 8016288:	f7ff ffca 	bl	8016220 <__hexdig_fun>
 801628c:	4604      	mov	r4, r0
 801628e:	2800      	cmp	r0, #0
 8016290:	d16a      	bne.n	8016368 <__gethex+0x11e>
 8016292:	9a01      	ldr	r2, [sp, #4]
 8016294:	9903      	ldr	r1, [sp, #12]
 8016296:	4638      	mov	r0, r7
 8016298:	f001 fe34 	bl	8017f04 <strncmp>
 801629c:	2800      	cmp	r0, #0
 801629e:	d166      	bne.n	801636e <__gethex+0x124>
 80162a0:	9b01      	ldr	r3, [sp, #4]
 80162a2:	5cf8      	ldrb	r0, [r7, r3]
 80162a4:	18fe      	adds	r6, r7, r3
 80162a6:	f7ff ffbb 	bl	8016220 <__hexdig_fun>
 80162aa:	2800      	cmp	r0, #0
 80162ac:	d062      	beq.n	8016374 <__gethex+0x12a>
 80162ae:	4633      	mov	r3, r6
 80162b0:	7818      	ldrb	r0, [r3, #0]
 80162b2:	2830      	cmp	r0, #48	; 0x30
 80162b4:	461f      	mov	r7, r3
 80162b6:	f103 0301 	add.w	r3, r3, #1
 80162ba:	d0f9      	beq.n	80162b0 <__gethex+0x66>
 80162bc:	f7ff ffb0 	bl	8016220 <__hexdig_fun>
 80162c0:	fab0 f580 	clz	r5, r0
 80162c4:	096d      	lsrs	r5, r5, #5
 80162c6:	4634      	mov	r4, r6
 80162c8:	f04f 0b01 	mov.w	fp, #1
 80162cc:	463a      	mov	r2, r7
 80162ce:	4616      	mov	r6, r2
 80162d0:	3201      	adds	r2, #1
 80162d2:	7830      	ldrb	r0, [r6, #0]
 80162d4:	f7ff ffa4 	bl	8016220 <__hexdig_fun>
 80162d8:	2800      	cmp	r0, #0
 80162da:	d1f8      	bne.n	80162ce <__gethex+0x84>
 80162dc:	9a01      	ldr	r2, [sp, #4]
 80162de:	9903      	ldr	r1, [sp, #12]
 80162e0:	4630      	mov	r0, r6
 80162e2:	f001 fe0f 	bl	8017f04 <strncmp>
 80162e6:	b950      	cbnz	r0, 80162fe <__gethex+0xb4>
 80162e8:	b954      	cbnz	r4, 8016300 <__gethex+0xb6>
 80162ea:	9b01      	ldr	r3, [sp, #4]
 80162ec:	18f4      	adds	r4, r6, r3
 80162ee:	4622      	mov	r2, r4
 80162f0:	4616      	mov	r6, r2
 80162f2:	3201      	adds	r2, #1
 80162f4:	7830      	ldrb	r0, [r6, #0]
 80162f6:	f7ff ff93 	bl	8016220 <__hexdig_fun>
 80162fa:	2800      	cmp	r0, #0
 80162fc:	d1f8      	bne.n	80162f0 <__gethex+0xa6>
 80162fe:	b10c      	cbz	r4, 8016304 <__gethex+0xba>
 8016300:	1ba4      	subs	r4, r4, r6
 8016302:	00a4      	lsls	r4, r4, #2
 8016304:	7833      	ldrb	r3, [r6, #0]
 8016306:	2b50      	cmp	r3, #80	; 0x50
 8016308:	d001      	beq.n	801630e <__gethex+0xc4>
 801630a:	2b70      	cmp	r3, #112	; 0x70
 801630c:	d140      	bne.n	8016390 <__gethex+0x146>
 801630e:	7873      	ldrb	r3, [r6, #1]
 8016310:	2b2b      	cmp	r3, #43	; 0x2b
 8016312:	d031      	beq.n	8016378 <__gethex+0x12e>
 8016314:	2b2d      	cmp	r3, #45	; 0x2d
 8016316:	d033      	beq.n	8016380 <__gethex+0x136>
 8016318:	1c71      	adds	r1, r6, #1
 801631a:	f04f 0900 	mov.w	r9, #0
 801631e:	7808      	ldrb	r0, [r1, #0]
 8016320:	f7ff ff7e 	bl	8016220 <__hexdig_fun>
 8016324:	1e43      	subs	r3, r0, #1
 8016326:	b2db      	uxtb	r3, r3
 8016328:	2b18      	cmp	r3, #24
 801632a:	d831      	bhi.n	8016390 <__gethex+0x146>
 801632c:	f1a0 0210 	sub.w	r2, r0, #16
 8016330:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8016334:	f7ff ff74 	bl	8016220 <__hexdig_fun>
 8016338:	1e43      	subs	r3, r0, #1
 801633a:	b2db      	uxtb	r3, r3
 801633c:	2b18      	cmp	r3, #24
 801633e:	d922      	bls.n	8016386 <__gethex+0x13c>
 8016340:	f1b9 0f00 	cmp.w	r9, #0
 8016344:	d000      	beq.n	8016348 <__gethex+0xfe>
 8016346:	4252      	negs	r2, r2
 8016348:	4414      	add	r4, r2
 801634a:	f8ca 1000 	str.w	r1, [sl]
 801634e:	b30d      	cbz	r5, 8016394 <__gethex+0x14a>
 8016350:	f1bb 0f00 	cmp.w	fp, #0
 8016354:	bf0c      	ite	eq
 8016356:	2706      	moveq	r7, #6
 8016358:	2700      	movne	r7, #0
 801635a:	4638      	mov	r0, r7
 801635c:	b00b      	add	sp, #44	; 0x2c
 801635e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016362:	f10b 0b01 	add.w	fp, fp, #1
 8016366:	e78a      	b.n	801627e <__gethex+0x34>
 8016368:	2500      	movs	r5, #0
 801636a:	462c      	mov	r4, r5
 801636c:	e7ae      	b.n	80162cc <__gethex+0x82>
 801636e:	463e      	mov	r6, r7
 8016370:	2501      	movs	r5, #1
 8016372:	e7c7      	b.n	8016304 <__gethex+0xba>
 8016374:	4604      	mov	r4, r0
 8016376:	e7fb      	b.n	8016370 <__gethex+0x126>
 8016378:	f04f 0900 	mov.w	r9, #0
 801637c:	1cb1      	adds	r1, r6, #2
 801637e:	e7ce      	b.n	801631e <__gethex+0xd4>
 8016380:	f04f 0901 	mov.w	r9, #1
 8016384:	e7fa      	b.n	801637c <__gethex+0x132>
 8016386:	230a      	movs	r3, #10
 8016388:	fb03 0202 	mla	r2, r3, r2, r0
 801638c:	3a10      	subs	r2, #16
 801638e:	e7cf      	b.n	8016330 <__gethex+0xe6>
 8016390:	4631      	mov	r1, r6
 8016392:	e7da      	b.n	801634a <__gethex+0x100>
 8016394:	1bf3      	subs	r3, r6, r7
 8016396:	3b01      	subs	r3, #1
 8016398:	4629      	mov	r1, r5
 801639a:	2b07      	cmp	r3, #7
 801639c:	dc49      	bgt.n	8016432 <__gethex+0x1e8>
 801639e:	9802      	ldr	r0, [sp, #8]
 80163a0:	f000 fadc 	bl	801695c <_Balloc>
 80163a4:	9b01      	ldr	r3, [sp, #4]
 80163a6:	f100 0914 	add.w	r9, r0, #20
 80163aa:	f04f 0b00 	mov.w	fp, #0
 80163ae:	f1c3 0301 	rsb	r3, r3, #1
 80163b2:	4605      	mov	r5, r0
 80163b4:	f8cd 9010 	str.w	r9, [sp, #16]
 80163b8:	46da      	mov	sl, fp
 80163ba:	9308      	str	r3, [sp, #32]
 80163bc:	42b7      	cmp	r7, r6
 80163be:	d33b      	bcc.n	8016438 <__gethex+0x1ee>
 80163c0:	9804      	ldr	r0, [sp, #16]
 80163c2:	f840 ab04 	str.w	sl, [r0], #4
 80163c6:	eba0 0009 	sub.w	r0, r0, r9
 80163ca:	1080      	asrs	r0, r0, #2
 80163cc:	6128      	str	r0, [r5, #16]
 80163ce:	0147      	lsls	r7, r0, #5
 80163d0:	4650      	mov	r0, sl
 80163d2:	f000 fb87 	bl	8016ae4 <__hi0bits>
 80163d6:	f8d8 6000 	ldr.w	r6, [r8]
 80163da:	1a3f      	subs	r7, r7, r0
 80163dc:	42b7      	cmp	r7, r6
 80163de:	dd64      	ble.n	80164aa <__gethex+0x260>
 80163e0:	1bbf      	subs	r7, r7, r6
 80163e2:	4639      	mov	r1, r7
 80163e4:	4628      	mov	r0, r5
 80163e6:	f000 fe97 	bl	8017118 <__any_on>
 80163ea:	4682      	mov	sl, r0
 80163ec:	b178      	cbz	r0, 801640e <__gethex+0x1c4>
 80163ee:	1e7b      	subs	r3, r7, #1
 80163f0:	1159      	asrs	r1, r3, #5
 80163f2:	f003 021f 	and.w	r2, r3, #31
 80163f6:	f04f 0a01 	mov.w	sl, #1
 80163fa:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80163fe:	fa0a f202 	lsl.w	r2, sl, r2
 8016402:	420a      	tst	r2, r1
 8016404:	d003      	beq.n	801640e <__gethex+0x1c4>
 8016406:	4553      	cmp	r3, sl
 8016408:	dc46      	bgt.n	8016498 <__gethex+0x24e>
 801640a:	f04f 0a02 	mov.w	sl, #2
 801640e:	4639      	mov	r1, r7
 8016410:	4628      	mov	r0, r5
 8016412:	f7ff fecb 	bl	80161ac <rshift>
 8016416:	443c      	add	r4, r7
 8016418:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801641c:	42a3      	cmp	r3, r4
 801641e:	da52      	bge.n	80164c6 <__gethex+0x27c>
 8016420:	4629      	mov	r1, r5
 8016422:	9802      	ldr	r0, [sp, #8]
 8016424:	f000 face 	bl	80169c4 <_Bfree>
 8016428:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801642a:	2300      	movs	r3, #0
 801642c:	6013      	str	r3, [r2, #0]
 801642e:	27a3      	movs	r7, #163	; 0xa3
 8016430:	e793      	b.n	801635a <__gethex+0x110>
 8016432:	3101      	adds	r1, #1
 8016434:	105b      	asrs	r3, r3, #1
 8016436:	e7b0      	b.n	801639a <__gethex+0x150>
 8016438:	1e73      	subs	r3, r6, #1
 801643a:	9305      	str	r3, [sp, #20]
 801643c:	9a07      	ldr	r2, [sp, #28]
 801643e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8016442:	4293      	cmp	r3, r2
 8016444:	d018      	beq.n	8016478 <__gethex+0x22e>
 8016446:	f1bb 0f20 	cmp.w	fp, #32
 801644a:	d107      	bne.n	801645c <__gethex+0x212>
 801644c:	9b04      	ldr	r3, [sp, #16]
 801644e:	f8c3 a000 	str.w	sl, [r3]
 8016452:	3304      	adds	r3, #4
 8016454:	f04f 0a00 	mov.w	sl, #0
 8016458:	9304      	str	r3, [sp, #16]
 801645a:	46d3      	mov	fp, sl
 801645c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8016460:	f7ff fede 	bl	8016220 <__hexdig_fun>
 8016464:	f000 000f 	and.w	r0, r0, #15
 8016468:	fa00 f00b 	lsl.w	r0, r0, fp
 801646c:	ea4a 0a00 	orr.w	sl, sl, r0
 8016470:	f10b 0b04 	add.w	fp, fp, #4
 8016474:	9b05      	ldr	r3, [sp, #20]
 8016476:	e00d      	b.n	8016494 <__gethex+0x24a>
 8016478:	9b05      	ldr	r3, [sp, #20]
 801647a:	9a08      	ldr	r2, [sp, #32]
 801647c:	4413      	add	r3, r2
 801647e:	42bb      	cmp	r3, r7
 8016480:	d3e1      	bcc.n	8016446 <__gethex+0x1fc>
 8016482:	4618      	mov	r0, r3
 8016484:	9a01      	ldr	r2, [sp, #4]
 8016486:	9903      	ldr	r1, [sp, #12]
 8016488:	9309      	str	r3, [sp, #36]	; 0x24
 801648a:	f001 fd3b 	bl	8017f04 <strncmp>
 801648e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016490:	2800      	cmp	r0, #0
 8016492:	d1d8      	bne.n	8016446 <__gethex+0x1fc>
 8016494:	461e      	mov	r6, r3
 8016496:	e791      	b.n	80163bc <__gethex+0x172>
 8016498:	1eb9      	subs	r1, r7, #2
 801649a:	4628      	mov	r0, r5
 801649c:	f000 fe3c 	bl	8017118 <__any_on>
 80164a0:	2800      	cmp	r0, #0
 80164a2:	d0b2      	beq.n	801640a <__gethex+0x1c0>
 80164a4:	f04f 0a03 	mov.w	sl, #3
 80164a8:	e7b1      	b.n	801640e <__gethex+0x1c4>
 80164aa:	da09      	bge.n	80164c0 <__gethex+0x276>
 80164ac:	1bf7      	subs	r7, r6, r7
 80164ae:	4629      	mov	r1, r5
 80164b0:	463a      	mov	r2, r7
 80164b2:	9802      	ldr	r0, [sp, #8]
 80164b4:	f000 fc52 	bl	8016d5c <__lshift>
 80164b8:	1be4      	subs	r4, r4, r7
 80164ba:	4605      	mov	r5, r0
 80164bc:	f100 0914 	add.w	r9, r0, #20
 80164c0:	f04f 0a00 	mov.w	sl, #0
 80164c4:	e7a8      	b.n	8016418 <__gethex+0x1ce>
 80164c6:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80164ca:	42a0      	cmp	r0, r4
 80164cc:	dd6a      	ble.n	80165a4 <__gethex+0x35a>
 80164ce:	1b04      	subs	r4, r0, r4
 80164d0:	42a6      	cmp	r6, r4
 80164d2:	dc2e      	bgt.n	8016532 <__gethex+0x2e8>
 80164d4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80164d8:	2b02      	cmp	r3, #2
 80164da:	d022      	beq.n	8016522 <__gethex+0x2d8>
 80164dc:	2b03      	cmp	r3, #3
 80164de:	d024      	beq.n	801652a <__gethex+0x2e0>
 80164e0:	2b01      	cmp	r3, #1
 80164e2:	d115      	bne.n	8016510 <__gethex+0x2c6>
 80164e4:	42a6      	cmp	r6, r4
 80164e6:	d113      	bne.n	8016510 <__gethex+0x2c6>
 80164e8:	2e01      	cmp	r6, #1
 80164ea:	dc0b      	bgt.n	8016504 <__gethex+0x2ba>
 80164ec:	9a06      	ldr	r2, [sp, #24]
 80164ee:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80164f2:	6013      	str	r3, [r2, #0]
 80164f4:	2301      	movs	r3, #1
 80164f6:	612b      	str	r3, [r5, #16]
 80164f8:	f8c9 3000 	str.w	r3, [r9]
 80164fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80164fe:	2762      	movs	r7, #98	; 0x62
 8016500:	601d      	str	r5, [r3, #0]
 8016502:	e72a      	b.n	801635a <__gethex+0x110>
 8016504:	1e71      	subs	r1, r6, #1
 8016506:	4628      	mov	r0, r5
 8016508:	f000 fe06 	bl	8017118 <__any_on>
 801650c:	2800      	cmp	r0, #0
 801650e:	d1ed      	bne.n	80164ec <__gethex+0x2a2>
 8016510:	4629      	mov	r1, r5
 8016512:	9802      	ldr	r0, [sp, #8]
 8016514:	f000 fa56 	bl	80169c4 <_Bfree>
 8016518:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801651a:	2300      	movs	r3, #0
 801651c:	6013      	str	r3, [r2, #0]
 801651e:	2750      	movs	r7, #80	; 0x50
 8016520:	e71b      	b.n	801635a <__gethex+0x110>
 8016522:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8016524:	2b00      	cmp	r3, #0
 8016526:	d0e1      	beq.n	80164ec <__gethex+0x2a2>
 8016528:	e7f2      	b.n	8016510 <__gethex+0x2c6>
 801652a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801652c:	2b00      	cmp	r3, #0
 801652e:	d1dd      	bne.n	80164ec <__gethex+0x2a2>
 8016530:	e7ee      	b.n	8016510 <__gethex+0x2c6>
 8016532:	1e67      	subs	r7, r4, #1
 8016534:	f1ba 0f00 	cmp.w	sl, #0
 8016538:	d131      	bne.n	801659e <__gethex+0x354>
 801653a:	b127      	cbz	r7, 8016546 <__gethex+0x2fc>
 801653c:	4639      	mov	r1, r7
 801653e:	4628      	mov	r0, r5
 8016540:	f000 fdea 	bl	8017118 <__any_on>
 8016544:	4682      	mov	sl, r0
 8016546:	117a      	asrs	r2, r7, #5
 8016548:	2301      	movs	r3, #1
 801654a:	f007 071f 	and.w	r7, r7, #31
 801654e:	fa03 f707 	lsl.w	r7, r3, r7
 8016552:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8016556:	4621      	mov	r1, r4
 8016558:	421f      	tst	r7, r3
 801655a:	4628      	mov	r0, r5
 801655c:	bf18      	it	ne
 801655e:	f04a 0a02 	orrne.w	sl, sl, #2
 8016562:	1b36      	subs	r6, r6, r4
 8016564:	f7ff fe22 	bl	80161ac <rshift>
 8016568:	f8d8 4004 	ldr.w	r4, [r8, #4]
 801656c:	2702      	movs	r7, #2
 801656e:	f1ba 0f00 	cmp.w	sl, #0
 8016572:	d048      	beq.n	8016606 <__gethex+0x3bc>
 8016574:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8016578:	2b02      	cmp	r3, #2
 801657a:	d015      	beq.n	80165a8 <__gethex+0x35e>
 801657c:	2b03      	cmp	r3, #3
 801657e:	d017      	beq.n	80165b0 <__gethex+0x366>
 8016580:	2b01      	cmp	r3, #1
 8016582:	d109      	bne.n	8016598 <__gethex+0x34e>
 8016584:	f01a 0f02 	tst.w	sl, #2
 8016588:	d006      	beq.n	8016598 <__gethex+0x34e>
 801658a:	f8d9 3000 	ldr.w	r3, [r9]
 801658e:	ea4a 0a03 	orr.w	sl, sl, r3
 8016592:	f01a 0f01 	tst.w	sl, #1
 8016596:	d10e      	bne.n	80165b6 <__gethex+0x36c>
 8016598:	f047 0710 	orr.w	r7, r7, #16
 801659c:	e033      	b.n	8016606 <__gethex+0x3bc>
 801659e:	f04f 0a01 	mov.w	sl, #1
 80165a2:	e7d0      	b.n	8016546 <__gethex+0x2fc>
 80165a4:	2701      	movs	r7, #1
 80165a6:	e7e2      	b.n	801656e <__gethex+0x324>
 80165a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80165aa:	f1c3 0301 	rsb	r3, r3, #1
 80165ae:	9315      	str	r3, [sp, #84]	; 0x54
 80165b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80165b2:	2b00      	cmp	r3, #0
 80165b4:	d0f0      	beq.n	8016598 <__gethex+0x34e>
 80165b6:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80165ba:	f105 0314 	add.w	r3, r5, #20
 80165be:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80165c2:	eb03 010a 	add.w	r1, r3, sl
 80165c6:	f04f 0c00 	mov.w	ip, #0
 80165ca:	4618      	mov	r0, r3
 80165cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80165d0:	f1b2 3fff 	cmp.w	r2, #4294967295
 80165d4:	d01c      	beq.n	8016610 <__gethex+0x3c6>
 80165d6:	3201      	adds	r2, #1
 80165d8:	6002      	str	r2, [r0, #0]
 80165da:	2f02      	cmp	r7, #2
 80165dc:	f105 0314 	add.w	r3, r5, #20
 80165e0:	d138      	bne.n	8016654 <__gethex+0x40a>
 80165e2:	f8d8 2000 	ldr.w	r2, [r8]
 80165e6:	3a01      	subs	r2, #1
 80165e8:	42b2      	cmp	r2, r6
 80165ea:	d10a      	bne.n	8016602 <__gethex+0x3b8>
 80165ec:	1171      	asrs	r1, r6, #5
 80165ee:	2201      	movs	r2, #1
 80165f0:	f006 061f 	and.w	r6, r6, #31
 80165f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80165f8:	fa02 f606 	lsl.w	r6, r2, r6
 80165fc:	421e      	tst	r6, r3
 80165fe:	bf18      	it	ne
 8016600:	4617      	movne	r7, r2
 8016602:	f047 0720 	orr.w	r7, r7, #32
 8016606:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8016608:	601d      	str	r5, [r3, #0]
 801660a:	9b06      	ldr	r3, [sp, #24]
 801660c:	601c      	str	r4, [r3, #0]
 801660e:	e6a4      	b.n	801635a <__gethex+0x110>
 8016610:	4299      	cmp	r1, r3
 8016612:	f843 cc04 	str.w	ip, [r3, #-4]
 8016616:	d8d8      	bhi.n	80165ca <__gethex+0x380>
 8016618:	68ab      	ldr	r3, [r5, #8]
 801661a:	4599      	cmp	r9, r3
 801661c:	db12      	blt.n	8016644 <__gethex+0x3fa>
 801661e:	6869      	ldr	r1, [r5, #4]
 8016620:	9802      	ldr	r0, [sp, #8]
 8016622:	3101      	adds	r1, #1
 8016624:	f000 f99a 	bl	801695c <_Balloc>
 8016628:	692a      	ldr	r2, [r5, #16]
 801662a:	3202      	adds	r2, #2
 801662c:	f105 010c 	add.w	r1, r5, #12
 8016630:	4683      	mov	fp, r0
 8016632:	0092      	lsls	r2, r2, #2
 8016634:	300c      	adds	r0, #12
 8016636:	f7fc fe97 	bl	8013368 <memcpy>
 801663a:	4629      	mov	r1, r5
 801663c:	9802      	ldr	r0, [sp, #8]
 801663e:	f000 f9c1 	bl	80169c4 <_Bfree>
 8016642:	465d      	mov	r5, fp
 8016644:	692b      	ldr	r3, [r5, #16]
 8016646:	1c5a      	adds	r2, r3, #1
 8016648:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 801664c:	612a      	str	r2, [r5, #16]
 801664e:	2201      	movs	r2, #1
 8016650:	615a      	str	r2, [r3, #20]
 8016652:	e7c2      	b.n	80165da <__gethex+0x390>
 8016654:	692a      	ldr	r2, [r5, #16]
 8016656:	454a      	cmp	r2, r9
 8016658:	dd0b      	ble.n	8016672 <__gethex+0x428>
 801665a:	2101      	movs	r1, #1
 801665c:	4628      	mov	r0, r5
 801665e:	f7ff fda5 	bl	80161ac <rshift>
 8016662:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016666:	3401      	adds	r4, #1
 8016668:	42a3      	cmp	r3, r4
 801666a:	f6ff aed9 	blt.w	8016420 <__gethex+0x1d6>
 801666e:	2701      	movs	r7, #1
 8016670:	e7c7      	b.n	8016602 <__gethex+0x3b8>
 8016672:	f016 061f 	ands.w	r6, r6, #31
 8016676:	d0fa      	beq.n	801666e <__gethex+0x424>
 8016678:	449a      	add	sl, r3
 801667a:	f1c6 0620 	rsb	r6, r6, #32
 801667e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8016682:	f000 fa2f 	bl	8016ae4 <__hi0bits>
 8016686:	42b0      	cmp	r0, r6
 8016688:	dbe7      	blt.n	801665a <__gethex+0x410>
 801668a:	e7f0      	b.n	801666e <__gethex+0x424>

0801668c <L_shift>:
 801668c:	f1c2 0208 	rsb	r2, r2, #8
 8016690:	0092      	lsls	r2, r2, #2
 8016692:	b570      	push	{r4, r5, r6, lr}
 8016694:	f1c2 0620 	rsb	r6, r2, #32
 8016698:	6843      	ldr	r3, [r0, #4]
 801669a:	6804      	ldr	r4, [r0, #0]
 801669c:	fa03 f506 	lsl.w	r5, r3, r6
 80166a0:	432c      	orrs	r4, r5
 80166a2:	40d3      	lsrs	r3, r2
 80166a4:	6004      	str	r4, [r0, #0]
 80166a6:	f840 3f04 	str.w	r3, [r0, #4]!
 80166aa:	4288      	cmp	r0, r1
 80166ac:	d3f4      	bcc.n	8016698 <L_shift+0xc>
 80166ae:	bd70      	pop	{r4, r5, r6, pc}

080166b0 <__match>:
 80166b0:	b530      	push	{r4, r5, lr}
 80166b2:	6803      	ldr	r3, [r0, #0]
 80166b4:	3301      	adds	r3, #1
 80166b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80166ba:	b914      	cbnz	r4, 80166c2 <__match+0x12>
 80166bc:	6003      	str	r3, [r0, #0]
 80166be:	2001      	movs	r0, #1
 80166c0:	bd30      	pop	{r4, r5, pc}
 80166c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80166c6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80166ca:	2d19      	cmp	r5, #25
 80166cc:	bf98      	it	ls
 80166ce:	3220      	addls	r2, #32
 80166d0:	42a2      	cmp	r2, r4
 80166d2:	d0f0      	beq.n	80166b6 <__match+0x6>
 80166d4:	2000      	movs	r0, #0
 80166d6:	e7f3      	b.n	80166c0 <__match+0x10>

080166d8 <__hexnan>:
 80166d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80166dc:	680b      	ldr	r3, [r1, #0]
 80166de:	6801      	ldr	r1, [r0, #0]
 80166e0:	115f      	asrs	r7, r3, #5
 80166e2:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80166e6:	f013 031f 	ands.w	r3, r3, #31
 80166ea:	b087      	sub	sp, #28
 80166ec:	bf18      	it	ne
 80166ee:	3704      	addne	r7, #4
 80166f0:	2500      	movs	r5, #0
 80166f2:	1f3e      	subs	r6, r7, #4
 80166f4:	4682      	mov	sl, r0
 80166f6:	4690      	mov	r8, r2
 80166f8:	9301      	str	r3, [sp, #4]
 80166fa:	f847 5c04 	str.w	r5, [r7, #-4]
 80166fe:	46b1      	mov	r9, r6
 8016700:	4634      	mov	r4, r6
 8016702:	9502      	str	r5, [sp, #8]
 8016704:	46ab      	mov	fp, r5
 8016706:	784a      	ldrb	r2, [r1, #1]
 8016708:	1c4b      	adds	r3, r1, #1
 801670a:	9303      	str	r3, [sp, #12]
 801670c:	b342      	cbz	r2, 8016760 <__hexnan+0x88>
 801670e:	4610      	mov	r0, r2
 8016710:	9105      	str	r1, [sp, #20]
 8016712:	9204      	str	r2, [sp, #16]
 8016714:	f7ff fd84 	bl	8016220 <__hexdig_fun>
 8016718:	2800      	cmp	r0, #0
 801671a:	d143      	bne.n	80167a4 <__hexnan+0xcc>
 801671c:	9a04      	ldr	r2, [sp, #16]
 801671e:	9905      	ldr	r1, [sp, #20]
 8016720:	2a20      	cmp	r2, #32
 8016722:	d818      	bhi.n	8016756 <__hexnan+0x7e>
 8016724:	9b02      	ldr	r3, [sp, #8]
 8016726:	459b      	cmp	fp, r3
 8016728:	dd13      	ble.n	8016752 <__hexnan+0x7a>
 801672a:	454c      	cmp	r4, r9
 801672c:	d206      	bcs.n	801673c <__hexnan+0x64>
 801672e:	2d07      	cmp	r5, #7
 8016730:	dc04      	bgt.n	801673c <__hexnan+0x64>
 8016732:	462a      	mov	r2, r5
 8016734:	4649      	mov	r1, r9
 8016736:	4620      	mov	r0, r4
 8016738:	f7ff ffa8 	bl	801668c <L_shift>
 801673c:	4544      	cmp	r4, r8
 801673e:	d944      	bls.n	80167ca <__hexnan+0xf2>
 8016740:	2300      	movs	r3, #0
 8016742:	f1a4 0904 	sub.w	r9, r4, #4
 8016746:	f844 3c04 	str.w	r3, [r4, #-4]
 801674a:	f8cd b008 	str.w	fp, [sp, #8]
 801674e:	464c      	mov	r4, r9
 8016750:	461d      	mov	r5, r3
 8016752:	9903      	ldr	r1, [sp, #12]
 8016754:	e7d7      	b.n	8016706 <__hexnan+0x2e>
 8016756:	2a29      	cmp	r2, #41	; 0x29
 8016758:	d14a      	bne.n	80167f0 <__hexnan+0x118>
 801675a:	3102      	adds	r1, #2
 801675c:	f8ca 1000 	str.w	r1, [sl]
 8016760:	f1bb 0f00 	cmp.w	fp, #0
 8016764:	d044      	beq.n	80167f0 <__hexnan+0x118>
 8016766:	454c      	cmp	r4, r9
 8016768:	d206      	bcs.n	8016778 <__hexnan+0xa0>
 801676a:	2d07      	cmp	r5, #7
 801676c:	dc04      	bgt.n	8016778 <__hexnan+0xa0>
 801676e:	462a      	mov	r2, r5
 8016770:	4649      	mov	r1, r9
 8016772:	4620      	mov	r0, r4
 8016774:	f7ff ff8a 	bl	801668c <L_shift>
 8016778:	4544      	cmp	r4, r8
 801677a:	d928      	bls.n	80167ce <__hexnan+0xf6>
 801677c:	4643      	mov	r3, r8
 801677e:	f854 2b04 	ldr.w	r2, [r4], #4
 8016782:	f843 2b04 	str.w	r2, [r3], #4
 8016786:	42a6      	cmp	r6, r4
 8016788:	d2f9      	bcs.n	801677e <__hexnan+0xa6>
 801678a:	2200      	movs	r2, #0
 801678c:	f843 2b04 	str.w	r2, [r3], #4
 8016790:	429e      	cmp	r6, r3
 8016792:	d2fb      	bcs.n	801678c <__hexnan+0xb4>
 8016794:	6833      	ldr	r3, [r6, #0]
 8016796:	b91b      	cbnz	r3, 80167a0 <__hexnan+0xc8>
 8016798:	4546      	cmp	r6, r8
 801679a:	d127      	bne.n	80167ec <__hexnan+0x114>
 801679c:	2301      	movs	r3, #1
 801679e:	6033      	str	r3, [r6, #0]
 80167a0:	2005      	movs	r0, #5
 80167a2:	e026      	b.n	80167f2 <__hexnan+0x11a>
 80167a4:	3501      	adds	r5, #1
 80167a6:	2d08      	cmp	r5, #8
 80167a8:	f10b 0b01 	add.w	fp, fp, #1
 80167ac:	dd06      	ble.n	80167bc <__hexnan+0xe4>
 80167ae:	4544      	cmp	r4, r8
 80167b0:	d9cf      	bls.n	8016752 <__hexnan+0x7a>
 80167b2:	2300      	movs	r3, #0
 80167b4:	f844 3c04 	str.w	r3, [r4, #-4]
 80167b8:	2501      	movs	r5, #1
 80167ba:	3c04      	subs	r4, #4
 80167bc:	6822      	ldr	r2, [r4, #0]
 80167be:	f000 000f 	and.w	r0, r0, #15
 80167c2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80167c6:	6020      	str	r0, [r4, #0]
 80167c8:	e7c3      	b.n	8016752 <__hexnan+0x7a>
 80167ca:	2508      	movs	r5, #8
 80167cc:	e7c1      	b.n	8016752 <__hexnan+0x7a>
 80167ce:	9b01      	ldr	r3, [sp, #4]
 80167d0:	2b00      	cmp	r3, #0
 80167d2:	d0df      	beq.n	8016794 <__hexnan+0xbc>
 80167d4:	f04f 32ff 	mov.w	r2, #4294967295
 80167d8:	f1c3 0320 	rsb	r3, r3, #32
 80167dc:	fa22 f303 	lsr.w	r3, r2, r3
 80167e0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80167e4:	401a      	ands	r2, r3
 80167e6:	f847 2c04 	str.w	r2, [r7, #-4]
 80167ea:	e7d3      	b.n	8016794 <__hexnan+0xbc>
 80167ec:	3e04      	subs	r6, #4
 80167ee:	e7d1      	b.n	8016794 <__hexnan+0xbc>
 80167f0:	2004      	movs	r0, #4
 80167f2:	b007      	add	sp, #28
 80167f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080167f8 <__locale_ctype_ptr_l>:
 80167f8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80167fc:	4770      	bx	lr
	...

08016800 <__locale_ctype_ptr>:
 8016800:	4b04      	ldr	r3, [pc, #16]	; (8016814 <__locale_ctype_ptr+0x14>)
 8016802:	4a05      	ldr	r2, [pc, #20]	; (8016818 <__locale_ctype_ptr+0x18>)
 8016804:	681b      	ldr	r3, [r3, #0]
 8016806:	6a1b      	ldr	r3, [r3, #32]
 8016808:	2b00      	cmp	r3, #0
 801680a:	bf08      	it	eq
 801680c:	4613      	moveq	r3, r2
 801680e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8016812:	4770      	bx	lr
 8016814:	2000000c 	.word	0x2000000c
 8016818:	20000070 	.word	0x20000070

0801681c <__localeconv_l>:
 801681c:	30f0      	adds	r0, #240	; 0xf0
 801681e:	4770      	bx	lr

08016820 <_localeconv_r>:
 8016820:	4b04      	ldr	r3, [pc, #16]	; (8016834 <_localeconv_r+0x14>)
 8016822:	681b      	ldr	r3, [r3, #0]
 8016824:	6a18      	ldr	r0, [r3, #32]
 8016826:	4b04      	ldr	r3, [pc, #16]	; (8016838 <_localeconv_r+0x18>)
 8016828:	2800      	cmp	r0, #0
 801682a:	bf08      	it	eq
 801682c:	4618      	moveq	r0, r3
 801682e:	30f0      	adds	r0, #240	; 0xf0
 8016830:	4770      	bx	lr
 8016832:	bf00      	nop
 8016834:	2000000c 	.word	0x2000000c
 8016838:	20000070 	.word	0x20000070

0801683c <_lseek_r>:
 801683c:	b538      	push	{r3, r4, r5, lr}
 801683e:	4c07      	ldr	r4, [pc, #28]	; (801685c <_lseek_r+0x20>)
 8016840:	4605      	mov	r5, r0
 8016842:	4608      	mov	r0, r1
 8016844:	4611      	mov	r1, r2
 8016846:	2200      	movs	r2, #0
 8016848:	6022      	str	r2, [r4, #0]
 801684a:	461a      	mov	r2, r3
 801684c:	f7ef fbfe 	bl	800604c <_lseek>
 8016850:	1c43      	adds	r3, r0, #1
 8016852:	d102      	bne.n	801685a <_lseek_r+0x1e>
 8016854:	6823      	ldr	r3, [r4, #0]
 8016856:	b103      	cbz	r3, 801685a <_lseek_r+0x1e>
 8016858:	602b      	str	r3, [r5, #0]
 801685a:	bd38      	pop	{r3, r4, r5, pc}
 801685c:	20037fbc 	.word	0x20037fbc

08016860 <__swhatbuf_r>:
 8016860:	b570      	push	{r4, r5, r6, lr}
 8016862:	460e      	mov	r6, r1
 8016864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016868:	2900      	cmp	r1, #0
 801686a:	b096      	sub	sp, #88	; 0x58
 801686c:	4614      	mov	r4, r2
 801686e:	461d      	mov	r5, r3
 8016870:	da07      	bge.n	8016882 <__swhatbuf_r+0x22>
 8016872:	2300      	movs	r3, #0
 8016874:	602b      	str	r3, [r5, #0]
 8016876:	89b3      	ldrh	r3, [r6, #12]
 8016878:	061a      	lsls	r2, r3, #24
 801687a:	d410      	bmi.n	801689e <__swhatbuf_r+0x3e>
 801687c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016880:	e00e      	b.n	80168a0 <__swhatbuf_r+0x40>
 8016882:	466a      	mov	r2, sp
 8016884:	f001 fc24 	bl	80180d0 <_fstat_r>
 8016888:	2800      	cmp	r0, #0
 801688a:	dbf2      	blt.n	8016872 <__swhatbuf_r+0x12>
 801688c:	9a01      	ldr	r2, [sp, #4]
 801688e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8016892:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8016896:	425a      	negs	r2, r3
 8016898:	415a      	adcs	r2, r3
 801689a:	602a      	str	r2, [r5, #0]
 801689c:	e7ee      	b.n	801687c <__swhatbuf_r+0x1c>
 801689e:	2340      	movs	r3, #64	; 0x40
 80168a0:	2000      	movs	r0, #0
 80168a2:	6023      	str	r3, [r4, #0]
 80168a4:	b016      	add	sp, #88	; 0x58
 80168a6:	bd70      	pop	{r4, r5, r6, pc}

080168a8 <__smakebuf_r>:
 80168a8:	898b      	ldrh	r3, [r1, #12]
 80168aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80168ac:	079d      	lsls	r5, r3, #30
 80168ae:	4606      	mov	r6, r0
 80168b0:	460c      	mov	r4, r1
 80168b2:	d507      	bpl.n	80168c4 <__smakebuf_r+0x1c>
 80168b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80168b8:	6023      	str	r3, [r4, #0]
 80168ba:	6123      	str	r3, [r4, #16]
 80168bc:	2301      	movs	r3, #1
 80168be:	6163      	str	r3, [r4, #20]
 80168c0:	b002      	add	sp, #8
 80168c2:	bd70      	pop	{r4, r5, r6, pc}
 80168c4:	ab01      	add	r3, sp, #4
 80168c6:	466a      	mov	r2, sp
 80168c8:	f7ff ffca 	bl	8016860 <__swhatbuf_r>
 80168cc:	9900      	ldr	r1, [sp, #0]
 80168ce:	4605      	mov	r5, r0
 80168d0:	4630      	mov	r0, r6
 80168d2:	f000 fc9f 	bl	8017214 <_malloc_r>
 80168d6:	b948      	cbnz	r0, 80168ec <__smakebuf_r+0x44>
 80168d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80168dc:	059a      	lsls	r2, r3, #22
 80168de:	d4ef      	bmi.n	80168c0 <__smakebuf_r+0x18>
 80168e0:	f023 0303 	bic.w	r3, r3, #3
 80168e4:	f043 0302 	orr.w	r3, r3, #2
 80168e8:	81a3      	strh	r3, [r4, #12]
 80168ea:	e7e3      	b.n	80168b4 <__smakebuf_r+0xc>
 80168ec:	4b0d      	ldr	r3, [pc, #52]	; (8016924 <__smakebuf_r+0x7c>)
 80168ee:	62b3      	str	r3, [r6, #40]	; 0x28
 80168f0:	89a3      	ldrh	r3, [r4, #12]
 80168f2:	6020      	str	r0, [r4, #0]
 80168f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80168f8:	81a3      	strh	r3, [r4, #12]
 80168fa:	9b00      	ldr	r3, [sp, #0]
 80168fc:	6163      	str	r3, [r4, #20]
 80168fe:	9b01      	ldr	r3, [sp, #4]
 8016900:	6120      	str	r0, [r4, #16]
 8016902:	b15b      	cbz	r3, 801691c <__smakebuf_r+0x74>
 8016904:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016908:	4630      	mov	r0, r6
 801690a:	f001 fbf3 	bl	80180f4 <_isatty_r>
 801690e:	b128      	cbz	r0, 801691c <__smakebuf_r+0x74>
 8016910:	89a3      	ldrh	r3, [r4, #12]
 8016912:	f023 0303 	bic.w	r3, r3, #3
 8016916:	f043 0301 	orr.w	r3, r3, #1
 801691a:	81a3      	strh	r3, [r4, #12]
 801691c:	89a3      	ldrh	r3, [r4, #12]
 801691e:	431d      	orrs	r5, r3
 8016920:	81a5      	strh	r5, [r4, #12]
 8016922:	e7cd      	b.n	80168c0 <__smakebuf_r+0x18>
 8016924:	08016061 	.word	0x08016061

08016928 <malloc>:
 8016928:	4b02      	ldr	r3, [pc, #8]	; (8016934 <malloc+0xc>)
 801692a:	4601      	mov	r1, r0
 801692c:	6818      	ldr	r0, [r3, #0]
 801692e:	f000 bc71 	b.w	8017214 <_malloc_r>
 8016932:	bf00      	nop
 8016934:	2000000c 	.word	0x2000000c

08016938 <__ascii_mbtowc>:
 8016938:	b082      	sub	sp, #8
 801693a:	b901      	cbnz	r1, 801693e <__ascii_mbtowc+0x6>
 801693c:	a901      	add	r1, sp, #4
 801693e:	b142      	cbz	r2, 8016952 <__ascii_mbtowc+0x1a>
 8016940:	b14b      	cbz	r3, 8016956 <__ascii_mbtowc+0x1e>
 8016942:	7813      	ldrb	r3, [r2, #0]
 8016944:	600b      	str	r3, [r1, #0]
 8016946:	7812      	ldrb	r2, [r2, #0]
 8016948:	1c10      	adds	r0, r2, #0
 801694a:	bf18      	it	ne
 801694c:	2001      	movne	r0, #1
 801694e:	b002      	add	sp, #8
 8016950:	4770      	bx	lr
 8016952:	4610      	mov	r0, r2
 8016954:	e7fb      	b.n	801694e <__ascii_mbtowc+0x16>
 8016956:	f06f 0001 	mvn.w	r0, #1
 801695a:	e7f8      	b.n	801694e <__ascii_mbtowc+0x16>

0801695c <_Balloc>:
 801695c:	b570      	push	{r4, r5, r6, lr}
 801695e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016960:	4604      	mov	r4, r0
 8016962:	460e      	mov	r6, r1
 8016964:	b93d      	cbnz	r5, 8016976 <_Balloc+0x1a>
 8016966:	2010      	movs	r0, #16
 8016968:	f7ff ffde 	bl	8016928 <malloc>
 801696c:	6260      	str	r0, [r4, #36]	; 0x24
 801696e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8016972:	6005      	str	r5, [r0, #0]
 8016974:	60c5      	str	r5, [r0, #12]
 8016976:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8016978:	68eb      	ldr	r3, [r5, #12]
 801697a:	b183      	cbz	r3, 801699e <_Balloc+0x42>
 801697c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801697e:	68db      	ldr	r3, [r3, #12]
 8016980:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8016984:	b9b8      	cbnz	r0, 80169b6 <_Balloc+0x5a>
 8016986:	2101      	movs	r1, #1
 8016988:	fa01 f506 	lsl.w	r5, r1, r6
 801698c:	1d6a      	adds	r2, r5, #5
 801698e:	0092      	lsls	r2, r2, #2
 8016990:	4620      	mov	r0, r4
 8016992:	f000 fbe2 	bl	801715a <_calloc_r>
 8016996:	b160      	cbz	r0, 80169b2 <_Balloc+0x56>
 8016998:	e9c0 6501 	strd	r6, r5, [r0, #4]
 801699c:	e00e      	b.n	80169bc <_Balloc+0x60>
 801699e:	2221      	movs	r2, #33	; 0x21
 80169a0:	2104      	movs	r1, #4
 80169a2:	4620      	mov	r0, r4
 80169a4:	f000 fbd9 	bl	801715a <_calloc_r>
 80169a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80169aa:	60e8      	str	r0, [r5, #12]
 80169ac:	68db      	ldr	r3, [r3, #12]
 80169ae:	2b00      	cmp	r3, #0
 80169b0:	d1e4      	bne.n	801697c <_Balloc+0x20>
 80169b2:	2000      	movs	r0, #0
 80169b4:	bd70      	pop	{r4, r5, r6, pc}
 80169b6:	6802      	ldr	r2, [r0, #0]
 80169b8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80169bc:	2300      	movs	r3, #0
 80169be:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80169c2:	e7f7      	b.n	80169b4 <_Balloc+0x58>

080169c4 <_Bfree>:
 80169c4:	b570      	push	{r4, r5, r6, lr}
 80169c6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80169c8:	4606      	mov	r6, r0
 80169ca:	460d      	mov	r5, r1
 80169cc:	b93c      	cbnz	r4, 80169de <_Bfree+0x1a>
 80169ce:	2010      	movs	r0, #16
 80169d0:	f7ff ffaa 	bl	8016928 <malloc>
 80169d4:	6270      	str	r0, [r6, #36]	; 0x24
 80169d6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80169da:	6004      	str	r4, [r0, #0]
 80169dc:	60c4      	str	r4, [r0, #12]
 80169de:	b13d      	cbz	r5, 80169f0 <_Bfree+0x2c>
 80169e0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80169e2:	686a      	ldr	r2, [r5, #4]
 80169e4:	68db      	ldr	r3, [r3, #12]
 80169e6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80169ea:	6029      	str	r1, [r5, #0]
 80169ec:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80169f0:	bd70      	pop	{r4, r5, r6, pc}

080169f2 <__multadd>:
 80169f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80169f6:	690d      	ldr	r5, [r1, #16]
 80169f8:	461f      	mov	r7, r3
 80169fa:	4606      	mov	r6, r0
 80169fc:	460c      	mov	r4, r1
 80169fe:	f101 0c14 	add.w	ip, r1, #20
 8016a02:	2300      	movs	r3, #0
 8016a04:	f8dc 0000 	ldr.w	r0, [ip]
 8016a08:	b281      	uxth	r1, r0
 8016a0a:	fb02 7101 	mla	r1, r2, r1, r7
 8016a0e:	0c0f      	lsrs	r7, r1, #16
 8016a10:	0c00      	lsrs	r0, r0, #16
 8016a12:	fb02 7000 	mla	r0, r2, r0, r7
 8016a16:	b289      	uxth	r1, r1
 8016a18:	3301      	adds	r3, #1
 8016a1a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8016a1e:	429d      	cmp	r5, r3
 8016a20:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8016a24:	f84c 1b04 	str.w	r1, [ip], #4
 8016a28:	dcec      	bgt.n	8016a04 <__multadd+0x12>
 8016a2a:	b1d7      	cbz	r7, 8016a62 <__multadd+0x70>
 8016a2c:	68a3      	ldr	r3, [r4, #8]
 8016a2e:	42ab      	cmp	r3, r5
 8016a30:	dc12      	bgt.n	8016a58 <__multadd+0x66>
 8016a32:	6861      	ldr	r1, [r4, #4]
 8016a34:	4630      	mov	r0, r6
 8016a36:	3101      	adds	r1, #1
 8016a38:	f7ff ff90 	bl	801695c <_Balloc>
 8016a3c:	6922      	ldr	r2, [r4, #16]
 8016a3e:	3202      	adds	r2, #2
 8016a40:	f104 010c 	add.w	r1, r4, #12
 8016a44:	4680      	mov	r8, r0
 8016a46:	0092      	lsls	r2, r2, #2
 8016a48:	300c      	adds	r0, #12
 8016a4a:	f7fc fc8d 	bl	8013368 <memcpy>
 8016a4e:	4621      	mov	r1, r4
 8016a50:	4630      	mov	r0, r6
 8016a52:	f7ff ffb7 	bl	80169c4 <_Bfree>
 8016a56:	4644      	mov	r4, r8
 8016a58:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016a5c:	3501      	adds	r5, #1
 8016a5e:	615f      	str	r7, [r3, #20]
 8016a60:	6125      	str	r5, [r4, #16]
 8016a62:	4620      	mov	r0, r4
 8016a64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016a68 <__s2b>:
 8016a68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016a6c:	460c      	mov	r4, r1
 8016a6e:	4615      	mov	r5, r2
 8016a70:	461f      	mov	r7, r3
 8016a72:	2209      	movs	r2, #9
 8016a74:	3308      	adds	r3, #8
 8016a76:	4606      	mov	r6, r0
 8016a78:	fb93 f3f2 	sdiv	r3, r3, r2
 8016a7c:	2100      	movs	r1, #0
 8016a7e:	2201      	movs	r2, #1
 8016a80:	429a      	cmp	r2, r3
 8016a82:	db20      	blt.n	8016ac6 <__s2b+0x5e>
 8016a84:	4630      	mov	r0, r6
 8016a86:	f7ff ff69 	bl	801695c <_Balloc>
 8016a8a:	9b08      	ldr	r3, [sp, #32]
 8016a8c:	6143      	str	r3, [r0, #20]
 8016a8e:	2d09      	cmp	r5, #9
 8016a90:	f04f 0301 	mov.w	r3, #1
 8016a94:	6103      	str	r3, [r0, #16]
 8016a96:	dd19      	ble.n	8016acc <__s2b+0x64>
 8016a98:	f104 0809 	add.w	r8, r4, #9
 8016a9c:	46c1      	mov	r9, r8
 8016a9e:	442c      	add	r4, r5
 8016aa0:	f819 3b01 	ldrb.w	r3, [r9], #1
 8016aa4:	4601      	mov	r1, r0
 8016aa6:	3b30      	subs	r3, #48	; 0x30
 8016aa8:	220a      	movs	r2, #10
 8016aaa:	4630      	mov	r0, r6
 8016aac:	f7ff ffa1 	bl	80169f2 <__multadd>
 8016ab0:	45a1      	cmp	r9, r4
 8016ab2:	d1f5      	bne.n	8016aa0 <__s2b+0x38>
 8016ab4:	eb08 0405 	add.w	r4, r8, r5
 8016ab8:	3c08      	subs	r4, #8
 8016aba:	1b2d      	subs	r5, r5, r4
 8016abc:	1963      	adds	r3, r4, r5
 8016abe:	42bb      	cmp	r3, r7
 8016ac0:	db07      	blt.n	8016ad2 <__s2b+0x6a>
 8016ac2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016ac6:	0052      	lsls	r2, r2, #1
 8016ac8:	3101      	adds	r1, #1
 8016aca:	e7d9      	b.n	8016a80 <__s2b+0x18>
 8016acc:	340a      	adds	r4, #10
 8016ace:	2509      	movs	r5, #9
 8016ad0:	e7f3      	b.n	8016aba <__s2b+0x52>
 8016ad2:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016ad6:	4601      	mov	r1, r0
 8016ad8:	3b30      	subs	r3, #48	; 0x30
 8016ada:	220a      	movs	r2, #10
 8016adc:	4630      	mov	r0, r6
 8016ade:	f7ff ff88 	bl	80169f2 <__multadd>
 8016ae2:	e7eb      	b.n	8016abc <__s2b+0x54>

08016ae4 <__hi0bits>:
 8016ae4:	0c02      	lsrs	r2, r0, #16
 8016ae6:	0412      	lsls	r2, r2, #16
 8016ae8:	4603      	mov	r3, r0
 8016aea:	b9b2      	cbnz	r2, 8016b1a <__hi0bits+0x36>
 8016aec:	0403      	lsls	r3, r0, #16
 8016aee:	2010      	movs	r0, #16
 8016af0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8016af4:	bf04      	itt	eq
 8016af6:	021b      	lsleq	r3, r3, #8
 8016af8:	3008      	addeq	r0, #8
 8016afa:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8016afe:	bf04      	itt	eq
 8016b00:	011b      	lsleq	r3, r3, #4
 8016b02:	3004      	addeq	r0, #4
 8016b04:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8016b08:	bf04      	itt	eq
 8016b0a:	009b      	lsleq	r3, r3, #2
 8016b0c:	3002      	addeq	r0, #2
 8016b0e:	2b00      	cmp	r3, #0
 8016b10:	db06      	blt.n	8016b20 <__hi0bits+0x3c>
 8016b12:	005b      	lsls	r3, r3, #1
 8016b14:	d503      	bpl.n	8016b1e <__hi0bits+0x3a>
 8016b16:	3001      	adds	r0, #1
 8016b18:	4770      	bx	lr
 8016b1a:	2000      	movs	r0, #0
 8016b1c:	e7e8      	b.n	8016af0 <__hi0bits+0xc>
 8016b1e:	2020      	movs	r0, #32
 8016b20:	4770      	bx	lr

08016b22 <__lo0bits>:
 8016b22:	6803      	ldr	r3, [r0, #0]
 8016b24:	f013 0207 	ands.w	r2, r3, #7
 8016b28:	4601      	mov	r1, r0
 8016b2a:	d00b      	beq.n	8016b44 <__lo0bits+0x22>
 8016b2c:	07da      	lsls	r2, r3, #31
 8016b2e:	d423      	bmi.n	8016b78 <__lo0bits+0x56>
 8016b30:	0798      	lsls	r0, r3, #30
 8016b32:	bf49      	itett	mi
 8016b34:	085b      	lsrmi	r3, r3, #1
 8016b36:	089b      	lsrpl	r3, r3, #2
 8016b38:	2001      	movmi	r0, #1
 8016b3a:	600b      	strmi	r3, [r1, #0]
 8016b3c:	bf5c      	itt	pl
 8016b3e:	600b      	strpl	r3, [r1, #0]
 8016b40:	2002      	movpl	r0, #2
 8016b42:	4770      	bx	lr
 8016b44:	b298      	uxth	r0, r3
 8016b46:	b9a8      	cbnz	r0, 8016b74 <__lo0bits+0x52>
 8016b48:	0c1b      	lsrs	r3, r3, #16
 8016b4a:	2010      	movs	r0, #16
 8016b4c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8016b50:	bf04      	itt	eq
 8016b52:	0a1b      	lsreq	r3, r3, #8
 8016b54:	3008      	addeq	r0, #8
 8016b56:	071a      	lsls	r2, r3, #28
 8016b58:	bf04      	itt	eq
 8016b5a:	091b      	lsreq	r3, r3, #4
 8016b5c:	3004      	addeq	r0, #4
 8016b5e:	079a      	lsls	r2, r3, #30
 8016b60:	bf04      	itt	eq
 8016b62:	089b      	lsreq	r3, r3, #2
 8016b64:	3002      	addeq	r0, #2
 8016b66:	07da      	lsls	r2, r3, #31
 8016b68:	d402      	bmi.n	8016b70 <__lo0bits+0x4e>
 8016b6a:	085b      	lsrs	r3, r3, #1
 8016b6c:	d006      	beq.n	8016b7c <__lo0bits+0x5a>
 8016b6e:	3001      	adds	r0, #1
 8016b70:	600b      	str	r3, [r1, #0]
 8016b72:	4770      	bx	lr
 8016b74:	4610      	mov	r0, r2
 8016b76:	e7e9      	b.n	8016b4c <__lo0bits+0x2a>
 8016b78:	2000      	movs	r0, #0
 8016b7a:	4770      	bx	lr
 8016b7c:	2020      	movs	r0, #32
 8016b7e:	4770      	bx	lr

08016b80 <__i2b>:
 8016b80:	b510      	push	{r4, lr}
 8016b82:	460c      	mov	r4, r1
 8016b84:	2101      	movs	r1, #1
 8016b86:	f7ff fee9 	bl	801695c <_Balloc>
 8016b8a:	2201      	movs	r2, #1
 8016b8c:	6144      	str	r4, [r0, #20]
 8016b8e:	6102      	str	r2, [r0, #16]
 8016b90:	bd10      	pop	{r4, pc}

08016b92 <__multiply>:
 8016b92:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016b96:	4614      	mov	r4, r2
 8016b98:	690a      	ldr	r2, [r1, #16]
 8016b9a:	6923      	ldr	r3, [r4, #16]
 8016b9c:	429a      	cmp	r2, r3
 8016b9e:	bfb8      	it	lt
 8016ba0:	460b      	movlt	r3, r1
 8016ba2:	4688      	mov	r8, r1
 8016ba4:	bfbc      	itt	lt
 8016ba6:	46a0      	movlt	r8, r4
 8016ba8:	461c      	movlt	r4, r3
 8016baa:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8016bae:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8016bb2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8016bb6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8016bba:	eb07 0609 	add.w	r6, r7, r9
 8016bbe:	42b3      	cmp	r3, r6
 8016bc0:	bfb8      	it	lt
 8016bc2:	3101      	addlt	r1, #1
 8016bc4:	f7ff feca 	bl	801695c <_Balloc>
 8016bc8:	f100 0514 	add.w	r5, r0, #20
 8016bcc:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8016bd0:	462b      	mov	r3, r5
 8016bd2:	2200      	movs	r2, #0
 8016bd4:	4573      	cmp	r3, lr
 8016bd6:	d316      	bcc.n	8016c06 <__multiply+0x74>
 8016bd8:	f104 0214 	add.w	r2, r4, #20
 8016bdc:	f108 0114 	add.w	r1, r8, #20
 8016be0:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8016be4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8016be8:	9300      	str	r3, [sp, #0]
 8016bea:	9b00      	ldr	r3, [sp, #0]
 8016bec:	9201      	str	r2, [sp, #4]
 8016bee:	4293      	cmp	r3, r2
 8016bf0:	d80c      	bhi.n	8016c0c <__multiply+0x7a>
 8016bf2:	2e00      	cmp	r6, #0
 8016bf4:	dd03      	ble.n	8016bfe <__multiply+0x6c>
 8016bf6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8016bfa:	2b00      	cmp	r3, #0
 8016bfc:	d05d      	beq.n	8016cba <__multiply+0x128>
 8016bfe:	6106      	str	r6, [r0, #16]
 8016c00:	b003      	add	sp, #12
 8016c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c06:	f843 2b04 	str.w	r2, [r3], #4
 8016c0a:	e7e3      	b.n	8016bd4 <__multiply+0x42>
 8016c0c:	f8b2 b000 	ldrh.w	fp, [r2]
 8016c10:	f1bb 0f00 	cmp.w	fp, #0
 8016c14:	d023      	beq.n	8016c5e <__multiply+0xcc>
 8016c16:	4689      	mov	r9, r1
 8016c18:	46ac      	mov	ip, r5
 8016c1a:	f04f 0800 	mov.w	r8, #0
 8016c1e:	f859 4b04 	ldr.w	r4, [r9], #4
 8016c22:	f8dc a000 	ldr.w	sl, [ip]
 8016c26:	b2a3      	uxth	r3, r4
 8016c28:	fa1f fa8a 	uxth.w	sl, sl
 8016c2c:	fb0b a303 	mla	r3, fp, r3, sl
 8016c30:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8016c34:	f8dc 4000 	ldr.w	r4, [ip]
 8016c38:	4443      	add	r3, r8
 8016c3a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8016c3e:	fb0b 840a 	mla	r4, fp, sl, r8
 8016c42:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8016c46:	46e2      	mov	sl, ip
 8016c48:	b29b      	uxth	r3, r3
 8016c4a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016c4e:	454f      	cmp	r7, r9
 8016c50:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8016c54:	f84a 3b04 	str.w	r3, [sl], #4
 8016c58:	d82b      	bhi.n	8016cb2 <__multiply+0x120>
 8016c5a:	f8cc 8004 	str.w	r8, [ip, #4]
 8016c5e:	9b01      	ldr	r3, [sp, #4]
 8016c60:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8016c64:	3204      	adds	r2, #4
 8016c66:	f1ba 0f00 	cmp.w	sl, #0
 8016c6a:	d020      	beq.n	8016cae <__multiply+0x11c>
 8016c6c:	682b      	ldr	r3, [r5, #0]
 8016c6e:	4689      	mov	r9, r1
 8016c70:	46a8      	mov	r8, r5
 8016c72:	f04f 0b00 	mov.w	fp, #0
 8016c76:	f8b9 c000 	ldrh.w	ip, [r9]
 8016c7a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8016c7e:	fb0a 440c 	mla	r4, sl, ip, r4
 8016c82:	445c      	add	r4, fp
 8016c84:	46c4      	mov	ip, r8
 8016c86:	b29b      	uxth	r3, r3
 8016c88:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016c8c:	f84c 3b04 	str.w	r3, [ip], #4
 8016c90:	f859 3b04 	ldr.w	r3, [r9], #4
 8016c94:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8016c98:	0c1b      	lsrs	r3, r3, #16
 8016c9a:	fb0a b303 	mla	r3, sl, r3, fp
 8016c9e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8016ca2:	454f      	cmp	r7, r9
 8016ca4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8016ca8:	d805      	bhi.n	8016cb6 <__multiply+0x124>
 8016caa:	f8c8 3004 	str.w	r3, [r8, #4]
 8016cae:	3504      	adds	r5, #4
 8016cb0:	e79b      	b.n	8016bea <__multiply+0x58>
 8016cb2:	46d4      	mov	ip, sl
 8016cb4:	e7b3      	b.n	8016c1e <__multiply+0x8c>
 8016cb6:	46e0      	mov	r8, ip
 8016cb8:	e7dd      	b.n	8016c76 <__multiply+0xe4>
 8016cba:	3e01      	subs	r6, #1
 8016cbc:	e799      	b.n	8016bf2 <__multiply+0x60>
	...

08016cc0 <__pow5mult>:
 8016cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016cc4:	4615      	mov	r5, r2
 8016cc6:	f012 0203 	ands.w	r2, r2, #3
 8016cca:	4606      	mov	r6, r0
 8016ccc:	460f      	mov	r7, r1
 8016cce:	d007      	beq.n	8016ce0 <__pow5mult+0x20>
 8016cd0:	3a01      	subs	r2, #1
 8016cd2:	4c21      	ldr	r4, [pc, #132]	; (8016d58 <__pow5mult+0x98>)
 8016cd4:	2300      	movs	r3, #0
 8016cd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016cda:	f7ff fe8a 	bl	80169f2 <__multadd>
 8016cde:	4607      	mov	r7, r0
 8016ce0:	10ad      	asrs	r5, r5, #2
 8016ce2:	d035      	beq.n	8016d50 <__pow5mult+0x90>
 8016ce4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8016ce6:	b93c      	cbnz	r4, 8016cf8 <__pow5mult+0x38>
 8016ce8:	2010      	movs	r0, #16
 8016cea:	f7ff fe1d 	bl	8016928 <malloc>
 8016cee:	6270      	str	r0, [r6, #36]	; 0x24
 8016cf0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016cf4:	6004      	str	r4, [r0, #0]
 8016cf6:	60c4      	str	r4, [r0, #12]
 8016cf8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8016cfc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016d00:	b94c      	cbnz	r4, 8016d16 <__pow5mult+0x56>
 8016d02:	f240 2171 	movw	r1, #625	; 0x271
 8016d06:	4630      	mov	r0, r6
 8016d08:	f7ff ff3a 	bl	8016b80 <__i2b>
 8016d0c:	2300      	movs	r3, #0
 8016d0e:	f8c8 0008 	str.w	r0, [r8, #8]
 8016d12:	4604      	mov	r4, r0
 8016d14:	6003      	str	r3, [r0, #0]
 8016d16:	f04f 0800 	mov.w	r8, #0
 8016d1a:	07eb      	lsls	r3, r5, #31
 8016d1c:	d50a      	bpl.n	8016d34 <__pow5mult+0x74>
 8016d1e:	4639      	mov	r1, r7
 8016d20:	4622      	mov	r2, r4
 8016d22:	4630      	mov	r0, r6
 8016d24:	f7ff ff35 	bl	8016b92 <__multiply>
 8016d28:	4639      	mov	r1, r7
 8016d2a:	4681      	mov	r9, r0
 8016d2c:	4630      	mov	r0, r6
 8016d2e:	f7ff fe49 	bl	80169c4 <_Bfree>
 8016d32:	464f      	mov	r7, r9
 8016d34:	106d      	asrs	r5, r5, #1
 8016d36:	d00b      	beq.n	8016d50 <__pow5mult+0x90>
 8016d38:	6820      	ldr	r0, [r4, #0]
 8016d3a:	b938      	cbnz	r0, 8016d4c <__pow5mult+0x8c>
 8016d3c:	4622      	mov	r2, r4
 8016d3e:	4621      	mov	r1, r4
 8016d40:	4630      	mov	r0, r6
 8016d42:	f7ff ff26 	bl	8016b92 <__multiply>
 8016d46:	6020      	str	r0, [r4, #0]
 8016d48:	f8c0 8000 	str.w	r8, [r0]
 8016d4c:	4604      	mov	r4, r0
 8016d4e:	e7e4      	b.n	8016d1a <__pow5mult+0x5a>
 8016d50:	4638      	mov	r0, r7
 8016d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016d56:	bf00      	nop
 8016d58:	08018ba0 	.word	0x08018ba0

08016d5c <__lshift>:
 8016d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016d60:	460c      	mov	r4, r1
 8016d62:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016d66:	6923      	ldr	r3, [r4, #16]
 8016d68:	6849      	ldr	r1, [r1, #4]
 8016d6a:	eb0a 0903 	add.w	r9, sl, r3
 8016d6e:	68a3      	ldr	r3, [r4, #8]
 8016d70:	4607      	mov	r7, r0
 8016d72:	4616      	mov	r6, r2
 8016d74:	f109 0501 	add.w	r5, r9, #1
 8016d78:	42ab      	cmp	r3, r5
 8016d7a:	db32      	blt.n	8016de2 <__lshift+0x86>
 8016d7c:	4638      	mov	r0, r7
 8016d7e:	f7ff fded 	bl	801695c <_Balloc>
 8016d82:	2300      	movs	r3, #0
 8016d84:	4680      	mov	r8, r0
 8016d86:	f100 0114 	add.w	r1, r0, #20
 8016d8a:	461a      	mov	r2, r3
 8016d8c:	4553      	cmp	r3, sl
 8016d8e:	db2b      	blt.n	8016de8 <__lshift+0x8c>
 8016d90:	6920      	ldr	r0, [r4, #16]
 8016d92:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016d96:	f104 0314 	add.w	r3, r4, #20
 8016d9a:	f016 021f 	ands.w	r2, r6, #31
 8016d9e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016da2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016da6:	d025      	beq.n	8016df4 <__lshift+0x98>
 8016da8:	f1c2 0e20 	rsb	lr, r2, #32
 8016dac:	2000      	movs	r0, #0
 8016dae:	681e      	ldr	r6, [r3, #0]
 8016db0:	468a      	mov	sl, r1
 8016db2:	4096      	lsls	r6, r2
 8016db4:	4330      	orrs	r0, r6
 8016db6:	f84a 0b04 	str.w	r0, [sl], #4
 8016dba:	f853 0b04 	ldr.w	r0, [r3], #4
 8016dbe:	459c      	cmp	ip, r3
 8016dc0:	fa20 f00e 	lsr.w	r0, r0, lr
 8016dc4:	d814      	bhi.n	8016df0 <__lshift+0x94>
 8016dc6:	6048      	str	r0, [r1, #4]
 8016dc8:	b108      	cbz	r0, 8016dce <__lshift+0x72>
 8016dca:	f109 0502 	add.w	r5, r9, #2
 8016dce:	3d01      	subs	r5, #1
 8016dd0:	4638      	mov	r0, r7
 8016dd2:	f8c8 5010 	str.w	r5, [r8, #16]
 8016dd6:	4621      	mov	r1, r4
 8016dd8:	f7ff fdf4 	bl	80169c4 <_Bfree>
 8016ddc:	4640      	mov	r0, r8
 8016dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016de2:	3101      	adds	r1, #1
 8016de4:	005b      	lsls	r3, r3, #1
 8016de6:	e7c7      	b.n	8016d78 <__lshift+0x1c>
 8016de8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8016dec:	3301      	adds	r3, #1
 8016dee:	e7cd      	b.n	8016d8c <__lshift+0x30>
 8016df0:	4651      	mov	r1, sl
 8016df2:	e7dc      	b.n	8016dae <__lshift+0x52>
 8016df4:	3904      	subs	r1, #4
 8016df6:	f853 2b04 	ldr.w	r2, [r3], #4
 8016dfa:	f841 2f04 	str.w	r2, [r1, #4]!
 8016dfe:	459c      	cmp	ip, r3
 8016e00:	d8f9      	bhi.n	8016df6 <__lshift+0x9a>
 8016e02:	e7e4      	b.n	8016dce <__lshift+0x72>

08016e04 <__mcmp>:
 8016e04:	6903      	ldr	r3, [r0, #16]
 8016e06:	690a      	ldr	r2, [r1, #16]
 8016e08:	1a9b      	subs	r3, r3, r2
 8016e0a:	b530      	push	{r4, r5, lr}
 8016e0c:	d10c      	bne.n	8016e28 <__mcmp+0x24>
 8016e0e:	0092      	lsls	r2, r2, #2
 8016e10:	3014      	adds	r0, #20
 8016e12:	3114      	adds	r1, #20
 8016e14:	1884      	adds	r4, r0, r2
 8016e16:	4411      	add	r1, r2
 8016e18:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016e1c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016e20:	4295      	cmp	r5, r2
 8016e22:	d003      	beq.n	8016e2c <__mcmp+0x28>
 8016e24:	d305      	bcc.n	8016e32 <__mcmp+0x2e>
 8016e26:	2301      	movs	r3, #1
 8016e28:	4618      	mov	r0, r3
 8016e2a:	bd30      	pop	{r4, r5, pc}
 8016e2c:	42a0      	cmp	r0, r4
 8016e2e:	d3f3      	bcc.n	8016e18 <__mcmp+0x14>
 8016e30:	e7fa      	b.n	8016e28 <__mcmp+0x24>
 8016e32:	f04f 33ff 	mov.w	r3, #4294967295
 8016e36:	e7f7      	b.n	8016e28 <__mcmp+0x24>

08016e38 <__mdiff>:
 8016e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016e3c:	460d      	mov	r5, r1
 8016e3e:	4607      	mov	r7, r0
 8016e40:	4611      	mov	r1, r2
 8016e42:	4628      	mov	r0, r5
 8016e44:	4614      	mov	r4, r2
 8016e46:	f7ff ffdd 	bl	8016e04 <__mcmp>
 8016e4a:	1e06      	subs	r6, r0, #0
 8016e4c:	d108      	bne.n	8016e60 <__mdiff+0x28>
 8016e4e:	4631      	mov	r1, r6
 8016e50:	4638      	mov	r0, r7
 8016e52:	f7ff fd83 	bl	801695c <_Balloc>
 8016e56:	2301      	movs	r3, #1
 8016e58:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8016e5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016e60:	bfa4      	itt	ge
 8016e62:	4623      	movge	r3, r4
 8016e64:	462c      	movge	r4, r5
 8016e66:	4638      	mov	r0, r7
 8016e68:	6861      	ldr	r1, [r4, #4]
 8016e6a:	bfa6      	itte	ge
 8016e6c:	461d      	movge	r5, r3
 8016e6e:	2600      	movge	r6, #0
 8016e70:	2601      	movlt	r6, #1
 8016e72:	f7ff fd73 	bl	801695c <_Balloc>
 8016e76:	692b      	ldr	r3, [r5, #16]
 8016e78:	60c6      	str	r6, [r0, #12]
 8016e7a:	6926      	ldr	r6, [r4, #16]
 8016e7c:	f105 0914 	add.w	r9, r5, #20
 8016e80:	f104 0214 	add.w	r2, r4, #20
 8016e84:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8016e88:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8016e8c:	f100 0514 	add.w	r5, r0, #20
 8016e90:	f04f 0e00 	mov.w	lr, #0
 8016e94:	f852 ab04 	ldr.w	sl, [r2], #4
 8016e98:	f859 4b04 	ldr.w	r4, [r9], #4
 8016e9c:	fa1e f18a 	uxtah	r1, lr, sl
 8016ea0:	b2a3      	uxth	r3, r4
 8016ea2:	1ac9      	subs	r1, r1, r3
 8016ea4:	0c23      	lsrs	r3, r4, #16
 8016ea6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8016eaa:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8016eae:	b289      	uxth	r1, r1
 8016eb0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8016eb4:	45c8      	cmp	r8, r9
 8016eb6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8016eba:	4694      	mov	ip, r2
 8016ebc:	f845 3b04 	str.w	r3, [r5], #4
 8016ec0:	d8e8      	bhi.n	8016e94 <__mdiff+0x5c>
 8016ec2:	45bc      	cmp	ip, r7
 8016ec4:	d304      	bcc.n	8016ed0 <__mdiff+0x98>
 8016ec6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8016eca:	b183      	cbz	r3, 8016eee <__mdiff+0xb6>
 8016ecc:	6106      	str	r6, [r0, #16]
 8016ece:	e7c5      	b.n	8016e5c <__mdiff+0x24>
 8016ed0:	f85c 1b04 	ldr.w	r1, [ip], #4
 8016ed4:	fa1e f381 	uxtah	r3, lr, r1
 8016ed8:	141a      	asrs	r2, r3, #16
 8016eda:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8016ede:	b29b      	uxth	r3, r3
 8016ee0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016ee4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8016ee8:	f845 3b04 	str.w	r3, [r5], #4
 8016eec:	e7e9      	b.n	8016ec2 <__mdiff+0x8a>
 8016eee:	3e01      	subs	r6, #1
 8016ef0:	e7e9      	b.n	8016ec6 <__mdiff+0x8e>
	...

08016ef4 <__ulp>:
 8016ef4:	4b12      	ldr	r3, [pc, #72]	; (8016f40 <__ulp+0x4c>)
 8016ef6:	ee10 2a90 	vmov	r2, s1
 8016efa:	401a      	ands	r2, r3
 8016efc:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8016f00:	2b00      	cmp	r3, #0
 8016f02:	dd04      	ble.n	8016f0e <__ulp+0x1a>
 8016f04:	2000      	movs	r0, #0
 8016f06:	4619      	mov	r1, r3
 8016f08:	ec41 0b10 	vmov	d0, r0, r1
 8016f0c:	4770      	bx	lr
 8016f0e:	425b      	negs	r3, r3
 8016f10:	151b      	asrs	r3, r3, #20
 8016f12:	2b13      	cmp	r3, #19
 8016f14:	f04f 0000 	mov.w	r0, #0
 8016f18:	f04f 0100 	mov.w	r1, #0
 8016f1c:	dc04      	bgt.n	8016f28 <__ulp+0x34>
 8016f1e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8016f22:	fa42 f103 	asr.w	r1, r2, r3
 8016f26:	e7ef      	b.n	8016f08 <__ulp+0x14>
 8016f28:	3b14      	subs	r3, #20
 8016f2a:	2b1e      	cmp	r3, #30
 8016f2c:	f04f 0201 	mov.w	r2, #1
 8016f30:	bfda      	itte	le
 8016f32:	f1c3 031f 	rsble	r3, r3, #31
 8016f36:	fa02 f303 	lslle.w	r3, r2, r3
 8016f3a:	4613      	movgt	r3, r2
 8016f3c:	4618      	mov	r0, r3
 8016f3e:	e7e3      	b.n	8016f08 <__ulp+0x14>
 8016f40:	7ff00000 	.word	0x7ff00000

08016f44 <__b2d>:
 8016f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016f46:	6905      	ldr	r5, [r0, #16]
 8016f48:	f100 0714 	add.w	r7, r0, #20
 8016f4c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8016f50:	1f2e      	subs	r6, r5, #4
 8016f52:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8016f56:	4620      	mov	r0, r4
 8016f58:	f7ff fdc4 	bl	8016ae4 <__hi0bits>
 8016f5c:	f1c0 0320 	rsb	r3, r0, #32
 8016f60:	280a      	cmp	r0, #10
 8016f62:	600b      	str	r3, [r1, #0]
 8016f64:	f8df c074 	ldr.w	ip, [pc, #116]	; 8016fdc <__b2d+0x98>
 8016f68:	dc14      	bgt.n	8016f94 <__b2d+0x50>
 8016f6a:	f1c0 0e0b 	rsb	lr, r0, #11
 8016f6e:	fa24 f10e 	lsr.w	r1, r4, lr
 8016f72:	42b7      	cmp	r7, r6
 8016f74:	ea41 030c 	orr.w	r3, r1, ip
 8016f78:	bf34      	ite	cc
 8016f7a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016f7e:	2100      	movcs	r1, #0
 8016f80:	3015      	adds	r0, #21
 8016f82:	fa04 f000 	lsl.w	r0, r4, r0
 8016f86:	fa21 f10e 	lsr.w	r1, r1, lr
 8016f8a:	ea40 0201 	orr.w	r2, r0, r1
 8016f8e:	ec43 2b10 	vmov	d0, r2, r3
 8016f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016f94:	42b7      	cmp	r7, r6
 8016f96:	bf3a      	itte	cc
 8016f98:	f1a5 0608 	subcc.w	r6, r5, #8
 8016f9c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8016fa0:	2100      	movcs	r1, #0
 8016fa2:	380b      	subs	r0, #11
 8016fa4:	d015      	beq.n	8016fd2 <__b2d+0x8e>
 8016fa6:	4084      	lsls	r4, r0
 8016fa8:	f1c0 0520 	rsb	r5, r0, #32
 8016fac:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8016fb0:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8016fb4:	42be      	cmp	r6, r7
 8016fb6:	fa21 fc05 	lsr.w	ip, r1, r5
 8016fba:	ea44 030c 	orr.w	r3, r4, ip
 8016fbe:	bf8c      	ite	hi
 8016fc0:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8016fc4:	2400      	movls	r4, #0
 8016fc6:	fa01 f000 	lsl.w	r0, r1, r0
 8016fca:	40ec      	lsrs	r4, r5
 8016fcc:	ea40 0204 	orr.w	r2, r0, r4
 8016fd0:	e7dd      	b.n	8016f8e <__b2d+0x4a>
 8016fd2:	ea44 030c 	orr.w	r3, r4, ip
 8016fd6:	460a      	mov	r2, r1
 8016fd8:	e7d9      	b.n	8016f8e <__b2d+0x4a>
 8016fda:	bf00      	nop
 8016fdc:	3ff00000 	.word	0x3ff00000

08016fe0 <__d2b>:
 8016fe0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016fe4:	460e      	mov	r6, r1
 8016fe6:	2101      	movs	r1, #1
 8016fe8:	ec59 8b10 	vmov	r8, r9, d0
 8016fec:	4615      	mov	r5, r2
 8016fee:	f7ff fcb5 	bl	801695c <_Balloc>
 8016ff2:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8016ff6:	4607      	mov	r7, r0
 8016ff8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016ffc:	bb34      	cbnz	r4, 801704c <__d2b+0x6c>
 8016ffe:	9301      	str	r3, [sp, #4]
 8017000:	f1b8 0300 	subs.w	r3, r8, #0
 8017004:	d027      	beq.n	8017056 <__d2b+0x76>
 8017006:	a802      	add	r0, sp, #8
 8017008:	f840 3d08 	str.w	r3, [r0, #-8]!
 801700c:	f7ff fd89 	bl	8016b22 <__lo0bits>
 8017010:	9900      	ldr	r1, [sp, #0]
 8017012:	b1f0      	cbz	r0, 8017052 <__d2b+0x72>
 8017014:	9a01      	ldr	r2, [sp, #4]
 8017016:	f1c0 0320 	rsb	r3, r0, #32
 801701a:	fa02 f303 	lsl.w	r3, r2, r3
 801701e:	430b      	orrs	r3, r1
 8017020:	40c2      	lsrs	r2, r0
 8017022:	617b      	str	r3, [r7, #20]
 8017024:	9201      	str	r2, [sp, #4]
 8017026:	9b01      	ldr	r3, [sp, #4]
 8017028:	61bb      	str	r3, [r7, #24]
 801702a:	2b00      	cmp	r3, #0
 801702c:	bf14      	ite	ne
 801702e:	2102      	movne	r1, #2
 8017030:	2101      	moveq	r1, #1
 8017032:	6139      	str	r1, [r7, #16]
 8017034:	b1c4      	cbz	r4, 8017068 <__d2b+0x88>
 8017036:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801703a:	4404      	add	r4, r0
 801703c:	6034      	str	r4, [r6, #0]
 801703e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8017042:	6028      	str	r0, [r5, #0]
 8017044:	4638      	mov	r0, r7
 8017046:	b003      	add	sp, #12
 8017048:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801704c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8017050:	e7d5      	b.n	8016ffe <__d2b+0x1e>
 8017052:	6179      	str	r1, [r7, #20]
 8017054:	e7e7      	b.n	8017026 <__d2b+0x46>
 8017056:	a801      	add	r0, sp, #4
 8017058:	f7ff fd63 	bl	8016b22 <__lo0bits>
 801705c:	9b01      	ldr	r3, [sp, #4]
 801705e:	617b      	str	r3, [r7, #20]
 8017060:	2101      	movs	r1, #1
 8017062:	6139      	str	r1, [r7, #16]
 8017064:	3020      	adds	r0, #32
 8017066:	e7e5      	b.n	8017034 <__d2b+0x54>
 8017068:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801706c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8017070:	6030      	str	r0, [r6, #0]
 8017072:	6918      	ldr	r0, [r3, #16]
 8017074:	f7ff fd36 	bl	8016ae4 <__hi0bits>
 8017078:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801707c:	e7e1      	b.n	8017042 <__d2b+0x62>

0801707e <__ratio>:
 801707e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017082:	4688      	mov	r8, r1
 8017084:	4669      	mov	r1, sp
 8017086:	4681      	mov	r9, r0
 8017088:	f7ff ff5c 	bl	8016f44 <__b2d>
 801708c:	a901      	add	r1, sp, #4
 801708e:	4640      	mov	r0, r8
 8017090:	ec57 6b10 	vmov	r6, r7, d0
 8017094:	f7ff ff56 	bl	8016f44 <__b2d>
 8017098:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801709c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80170a0:	eba3 0c02 	sub.w	ip, r3, r2
 80170a4:	e9dd 3200 	ldrd	r3, r2, [sp]
 80170a8:	1a9b      	subs	r3, r3, r2
 80170aa:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80170ae:	ec5b ab10 	vmov	sl, fp, d0
 80170b2:	2b00      	cmp	r3, #0
 80170b4:	bfce      	itee	gt
 80170b6:	463a      	movgt	r2, r7
 80170b8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80170bc:	465a      	movle	r2, fp
 80170be:	4659      	mov	r1, fp
 80170c0:	463d      	mov	r5, r7
 80170c2:	bfd4      	ite	le
 80170c4:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80170c8:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80170cc:	4630      	mov	r0, r6
 80170ce:	ee10 2a10 	vmov	r2, s0
 80170d2:	460b      	mov	r3, r1
 80170d4:	4629      	mov	r1, r5
 80170d6:	f7e9 fbd1 	bl	800087c <__aeabi_ddiv>
 80170da:	ec41 0b10 	vmov	d0, r0, r1
 80170de:	b003      	add	sp, #12
 80170e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080170e4 <__copybits>:
 80170e4:	3901      	subs	r1, #1
 80170e6:	b510      	push	{r4, lr}
 80170e8:	1149      	asrs	r1, r1, #5
 80170ea:	6914      	ldr	r4, [r2, #16]
 80170ec:	3101      	adds	r1, #1
 80170ee:	f102 0314 	add.w	r3, r2, #20
 80170f2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80170f6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80170fa:	42a3      	cmp	r3, r4
 80170fc:	4602      	mov	r2, r0
 80170fe:	d303      	bcc.n	8017108 <__copybits+0x24>
 8017100:	2300      	movs	r3, #0
 8017102:	428a      	cmp	r2, r1
 8017104:	d305      	bcc.n	8017112 <__copybits+0x2e>
 8017106:	bd10      	pop	{r4, pc}
 8017108:	f853 2b04 	ldr.w	r2, [r3], #4
 801710c:	f840 2b04 	str.w	r2, [r0], #4
 8017110:	e7f3      	b.n	80170fa <__copybits+0x16>
 8017112:	f842 3b04 	str.w	r3, [r2], #4
 8017116:	e7f4      	b.n	8017102 <__copybits+0x1e>

08017118 <__any_on>:
 8017118:	f100 0214 	add.w	r2, r0, #20
 801711c:	6900      	ldr	r0, [r0, #16]
 801711e:	114b      	asrs	r3, r1, #5
 8017120:	4298      	cmp	r0, r3
 8017122:	b510      	push	{r4, lr}
 8017124:	db11      	blt.n	801714a <__any_on+0x32>
 8017126:	dd0a      	ble.n	801713e <__any_on+0x26>
 8017128:	f011 011f 	ands.w	r1, r1, #31
 801712c:	d007      	beq.n	801713e <__any_on+0x26>
 801712e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8017132:	fa24 f001 	lsr.w	r0, r4, r1
 8017136:	fa00 f101 	lsl.w	r1, r0, r1
 801713a:	428c      	cmp	r4, r1
 801713c:	d10b      	bne.n	8017156 <__any_on+0x3e>
 801713e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8017142:	4293      	cmp	r3, r2
 8017144:	d803      	bhi.n	801714e <__any_on+0x36>
 8017146:	2000      	movs	r0, #0
 8017148:	bd10      	pop	{r4, pc}
 801714a:	4603      	mov	r3, r0
 801714c:	e7f7      	b.n	801713e <__any_on+0x26>
 801714e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017152:	2900      	cmp	r1, #0
 8017154:	d0f5      	beq.n	8017142 <__any_on+0x2a>
 8017156:	2001      	movs	r0, #1
 8017158:	e7f6      	b.n	8017148 <__any_on+0x30>

0801715a <_calloc_r>:
 801715a:	b538      	push	{r3, r4, r5, lr}
 801715c:	fb02 f401 	mul.w	r4, r2, r1
 8017160:	4621      	mov	r1, r4
 8017162:	f000 f857 	bl	8017214 <_malloc_r>
 8017166:	4605      	mov	r5, r0
 8017168:	b118      	cbz	r0, 8017172 <_calloc_r+0x18>
 801716a:	4622      	mov	r2, r4
 801716c:	2100      	movs	r1, #0
 801716e:	f7fc f906 	bl	801337e <memset>
 8017172:	4628      	mov	r0, r5
 8017174:	bd38      	pop	{r3, r4, r5, pc}
	...

08017178 <_free_r>:
 8017178:	b538      	push	{r3, r4, r5, lr}
 801717a:	4605      	mov	r5, r0
 801717c:	2900      	cmp	r1, #0
 801717e:	d045      	beq.n	801720c <_free_r+0x94>
 8017180:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017184:	1f0c      	subs	r4, r1, #4
 8017186:	2b00      	cmp	r3, #0
 8017188:	bfb8      	it	lt
 801718a:	18e4      	addlt	r4, r4, r3
 801718c:	f000 ffdb 	bl	8018146 <__malloc_lock>
 8017190:	4a1f      	ldr	r2, [pc, #124]	; (8017210 <_free_r+0x98>)
 8017192:	6813      	ldr	r3, [r2, #0]
 8017194:	4610      	mov	r0, r2
 8017196:	b933      	cbnz	r3, 80171a6 <_free_r+0x2e>
 8017198:	6063      	str	r3, [r4, #4]
 801719a:	6014      	str	r4, [r2, #0]
 801719c:	4628      	mov	r0, r5
 801719e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80171a2:	f000 bfd1 	b.w	8018148 <__malloc_unlock>
 80171a6:	42a3      	cmp	r3, r4
 80171a8:	d90c      	bls.n	80171c4 <_free_r+0x4c>
 80171aa:	6821      	ldr	r1, [r4, #0]
 80171ac:	1862      	adds	r2, r4, r1
 80171ae:	4293      	cmp	r3, r2
 80171b0:	bf04      	itt	eq
 80171b2:	681a      	ldreq	r2, [r3, #0]
 80171b4:	685b      	ldreq	r3, [r3, #4]
 80171b6:	6063      	str	r3, [r4, #4]
 80171b8:	bf04      	itt	eq
 80171ba:	1852      	addeq	r2, r2, r1
 80171bc:	6022      	streq	r2, [r4, #0]
 80171be:	6004      	str	r4, [r0, #0]
 80171c0:	e7ec      	b.n	801719c <_free_r+0x24>
 80171c2:	4613      	mov	r3, r2
 80171c4:	685a      	ldr	r2, [r3, #4]
 80171c6:	b10a      	cbz	r2, 80171cc <_free_r+0x54>
 80171c8:	42a2      	cmp	r2, r4
 80171ca:	d9fa      	bls.n	80171c2 <_free_r+0x4a>
 80171cc:	6819      	ldr	r1, [r3, #0]
 80171ce:	1858      	adds	r0, r3, r1
 80171d0:	42a0      	cmp	r0, r4
 80171d2:	d10b      	bne.n	80171ec <_free_r+0x74>
 80171d4:	6820      	ldr	r0, [r4, #0]
 80171d6:	4401      	add	r1, r0
 80171d8:	1858      	adds	r0, r3, r1
 80171da:	4282      	cmp	r2, r0
 80171dc:	6019      	str	r1, [r3, #0]
 80171de:	d1dd      	bne.n	801719c <_free_r+0x24>
 80171e0:	6810      	ldr	r0, [r2, #0]
 80171e2:	6852      	ldr	r2, [r2, #4]
 80171e4:	605a      	str	r2, [r3, #4]
 80171e6:	4401      	add	r1, r0
 80171e8:	6019      	str	r1, [r3, #0]
 80171ea:	e7d7      	b.n	801719c <_free_r+0x24>
 80171ec:	d902      	bls.n	80171f4 <_free_r+0x7c>
 80171ee:	230c      	movs	r3, #12
 80171f0:	602b      	str	r3, [r5, #0]
 80171f2:	e7d3      	b.n	801719c <_free_r+0x24>
 80171f4:	6820      	ldr	r0, [r4, #0]
 80171f6:	1821      	adds	r1, r4, r0
 80171f8:	428a      	cmp	r2, r1
 80171fa:	bf04      	itt	eq
 80171fc:	6811      	ldreq	r1, [r2, #0]
 80171fe:	6852      	ldreq	r2, [r2, #4]
 8017200:	6062      	str	r2, [r4, #4]
 8017202:	bf04      	itt	eq
 8017204:	1809      	addeq	r1, r1, r0
 8017206:	6021      	streq	r1, [r4, #0]
 8017208:	605c      	str	r4, [r3, #4]
 801720a:	e7c7      	b.n	801719c <_free_r+0x24>
 801720c:	bd38      	pop	{r3, r4, r5, pc}
 801720e:	bf00      	nop
 8017210:	2003361c 	.word	0x2003361c

08017214 <_malloc_r>:
 8017214:	b570      	push	{r4, r5, r6, lr}
 8017216:	1ccd      	adds	r5, r1, #3
 8017218:	f025 0503 	bic.w	r5, r5, #3
 801721c:	3508      	adds	r5, #8
 801721e:	2d0c      	cmp	r5, #12
 8017220:	bf38      	it	cc
 8017222:	250c      	movcc	r5, #12
 8017224:	2d00      	cmp	r5, #0
 8017226:	4606      	mov	r6, r0
 8017228:	db01      	blt.n	801722e <_malloc_r+0x1a>
 801722a:	42a9      	cmp	r1, r5
 801722c:	d903      	bls.n	8017236 <_malloc_r+0x22>
 801722e:	230c      	movs	r3, #12
 8017230:	6033      	str	r3, [r6, #0]
 8017232:	2000      	movs	r0, #0
 8017234:	bd70      	pop	{r4, r5, r6, pc}
 8017236:	f000 ff86 	bl	8018146 <__malloc_lock>
 801723a:	4a21      	ldr	r2, [pc, #132]	; (80172c0 <_malloc_r+0xac>)
 801723c:	6814      	ldr	r4, [r2, #0]
 801723e:	4621      	mov	r1, r4
 8017240:	b991      	cbnz	r1, 8017268 <_malloc_r+0x54>
 8017242:	4c20      	ldr	r4, [pc, #128]	; (80172c4 <_malloc_r+0xb0>)
 8017244:	6823      	ldr	r3, [r4, #0]
 8017246:	b91b      	cbnz	r3, 8017250 <_malloc_r+0x3c>
 8017248:	4630      	mov	r0, r6
 801724a:	f000 fe19 	bl	8017e80 <_sbrk_r>
 801724e:	6020      	str	r0, [r4, #0]
 8017250:	4629      	mov	r1, r5
 8017252:	4630      	mov	r0, r6
 8017254:	f000 fe14 	bl	8017e80 <_sbrk_r>
 8017258:	1c43      	adds	r3, r0, #1
 801725a:	d124      	bne.n	80172a6 <_malloc_r+0x92>
 801725c:	230c      	movs	r3, #12
 801725e:	6033      	str	r3, [r6, #0]
 8017260:	4630      	mov	r0, r6
 8017262:	f000 ff71 	bl	8018148 <__malloc_unlock>
 8017266:	e7e4      	b.n	8017232 <_malloc_r+0x1e>
 8017268:	680b      	ldr	r3, [r1, #0]
 801726a:	1b5b      	subs	r3, r3, r5
 801726c:	d418      	bmi.n	80172a0 <_malloc_r+0x8c>
 801726e:	2b0b      	cmp	r3, #11
 8017270:	d90f      	bls.n	8017292 <_malloc_r+0x7e>
 8017272:	600b      	str	r3, [r1, #0]
 8017274:	50cd      	str	r5, [r1, r3]
 8017276:	18cc      	adds	r4, r1, r3
 8017278:	4630      	mov	r0, r6
 801727a:	f000 ff65 	bl	8018148 <__malloc_unlock>
 801727e:	f104 000b 	add.w	r0, r4, #11
 8017282:	1d23      	adds	r3, r4, #4
 8017284:	f020 0007 	bic.w	r0, r0, #7
 8017288:	1ac3      	subs	r3, r0, r3
 801728a:	d0d3      	beq.n	8017234 <_malloc_r+0x20>
 801728c:	425a      	negs	r2, r3
 801728e:	50e2      	str	r2, [r4, r3]
 8017290:	e7d0      	b.n	8017234 <_malloc_r+0x20>
 8017292:	428c      	cmp	r4, r1
 8017294:	684b      	ldr	r3, [r1, #4]
 8017296:	bf16      	itet	ne
 8017298:	6063      	strne	r3, [r4, #4]
 801729a:	6013      	streq	r3, [r2, #0]
 801729c:	460c      	movne	r4, r1
 801729e:	e7eb      	b.n	8017278 <_malloc_r+0x64>
 80172a0:	460c      	mov	r4, r1
 80172a2:	6849      	ldr	r1, [r1, #4]
 80172a4:	e7cc      	b.n	8017240 <_malloc_r+0x2c>
 80172a6:	1cc4      	adds	r4, r0, #3
 80172a8:	f024 0403 	bic.w	r4, r4, #3
 80172ac:	42a0      	cmp	r0, r4
 80172ae:	d005      	beq.n	80172bc <_malloc_r+0xa8>
 80172b0:	1a21      	subs	r1, r4, r0
 80172b2:	4630      	mov	r0, r6
 80172b4:	f000 fde4 	bl	8017e80 <_sbrk_r>
 80172b8:	3001      	adds	r0, #1
 80172ba:	d0cf      	beq.n	801725c <_malloc_r+0x48>
 80172bc:	6025      	str	r5, [r4, #0]
 80172be:	e7db      	b.n	8017278 <_malloc_r+0x64>
 80172c0:	2003361c 	.word	0x2003361c
 80172c4:	20033620 	.word	0x20033620

080172c8 <__ssputs_r>:
 80172c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80172cc:	688e      	ldr	r6, [r1, #8]
 80172ce:	429e      	cmp	r6, r3
 80172d0:	4682      	mov	sl, r0
 80172d2:	460c      	mov	r4, r1
 80172d4:	4690      	mov	r8, r2
 80172d6:	4699      	mov	r9, r3
 80172d8:	d837      	bhi.n	801734a <__ssputs_r+0x82>
 80172da:	898a      	ldrh	r2, [r1, #12]
 80172dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80172e0:	d031      	beq.n	8017346 <__ssputs_r+0x7e>
 80172e2:	6825      	ldr	r5, [r4, #0]
 80172e4:	6909      	ldr	r1, [r1, #16]
 80172e6:	1a6f      	subs	r7, r5, r1
 80172e8:	6965      	ldr	r5, [r4, #20]
 80172ea:	2302      	movs	r3, #2
 80172ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80172f0:	fb95 f5f3 	sdiv	r5, r5, r3
 80172f4:	f109 0301 	add.w	r3, r9, #1
 80172f8:	443b      	add	r3, r7
 80172fa:	429d      	cmp	r5, r3
 80172fc:	bf38      	it	cc
 80172fe:	461d      	movcc	r5, r3
 8017300:	0553      	lsls	r3, r2, #21
 8017302:	d530      	bpl.n	8017366 <__ssputs_r+0x9e>
 8017304:	4629      	mov	r1, r5
 8017306:	f7ff ff85 	bl	8017214 <_malloc_r>
 801730a:	4606      	mov	r6, r0
 801730c:	b950      	cbnz	r0, 8017324 <__ssputs_r+0x5c>
 801730e:	230c      	movs	r3, #12
 8017310:	f8ca 3000 	str.w	r3, [sl]
 8017314:	89a3      	ldrh	r3, [r4, #12]
 8017316:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801731a:	81a3      	strh	r3, [r4, #12]
 801731c:	f04f 30ff 	mov.w	r0, #4294967295
 8017320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017324:	463a      	mov	r2, r7
 8017326:	6921      	ldr	r1, [r4, #16]
 8017328:	f7fc f81e 	bl	8013368 <memcpy>
 801732c:	89a3      	ldrh	r3, [r4, #12]
 801732e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8017332:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017336:	81a3      	strh	r3, [r4, #12]
 8017338:	6126      	str	r6, [r4, #16]
 801733a:	6165      	str	r5, [r4, #20]
 801733c:	443e      	add	r6, r7
 801733e:	1bed      	subs	r5, r5, r7
 8017340:	6026      	str	r6, [r4, #0]
 8017342:	60a5      	str	r5, [r4, #8]
 8017344:	464e      	mov	r6, r9
 8017346:	454e      	cmp	r6, r9
 8017348:	d900      	bls.n	801734c <__ssputs_r+0x84>
 801734a:	464e      	mov	r6, r9
 801734c:	4632      	mov	r2, r6
 801734e:	4641      	mov	r1, r8
 8017350:	6820      	ldr	r0, [r4, #0]
 8017352:	f000 fedf 	bl	8018114 <memmove>
 8017356:	68a3      	ldr	r3, [r4, #8]
 8017358:	1b9b      	subs	r3, r3, r6
 801735a:	60a3      	str	r3, [r4, #8]
 801735c:	6823      	ldr	r3, [r4, #0]
 801735e:	441e      	add	r6, r3
 8017360:	6026      	str	r6, [r4, #0]
 8017362:	2000      	movs	r0, #0
 8017364:	e7dc      	b.n	8017320 <__ssputs_r+0x58>
 8017366:	462a      	mov	r2, r5
 8017368:	f000 feef 	bl	801814a <_realloc_r>
 801736c:	4606      	mov	r6, r0
 801736e:	2800      	cmp	r0, #0
 8017370:	d1e2      	bne.n	8017338 <__ssputs_r+0x70>
 8017372:	6921      	ldr	r1, [r4, #16]
 8017374:	4650      	mov	r0, sl
 8017376:	f7ff feff 	bl	8017178 <_free_r>
 801737a:	e7c8      	b.n	801730e <__ssputs_r+0x46>

0801737c <_svfiprintf_r>:
 801737c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017380:	461d      	mov	r5, r3
 8017382:	898b      	ldrh	r3, [r1, #12]
 8017384:	061f      	lsls	r7, r3, #24
 8017386:	b09d      	sub	sp, #116	; 0x74
 8017388:	4680      	mov	r8, r0
 801738a:	460c      	mov	r4, r1
 801738c:	4616      	mov	r6, r2
 801738e:	d50f      	bpl.n	80173b0 <_svfiprintf_r+0x34>
 8017390:	690b      	ldr	r3, [r1, #16]
 8017392:	b96b      	cbnz	r3, 80173b0 <_svfiprintf_r+0x34>
 8017394:	2140      	movs	r1, #64	; 0x40
 8017396:	f7ff ff3d 	bl	8017214 <_malloc_r>
 801739a:	6020      	str	r0, [r4, #0]
 801739c:	6120      	str	r0, [r4, #16]
 801739e:	b928      	cbnz	r0, 80173ac <_svfiprintf_r+0x30>
 80173a0:	230c      	movs	r3, #12
 80173a2:	f8c8 3000 	str.w	r3, [r8]
 80173a6:	f04f 30ff 	mov.w	r0, #4294967295
 80173aa:	e0c8      	b.n	801753e <_svfiprintf_r+0x1c2>
 80173ac:	2340      	movs	r3, #64	; 0x40
 80173ae:	6163      	str	r3, [r4, #20]
 80173b0:	2300      	movs	r3, #0
 80173b2:	9309      	str	r3, [sp, #36]	; 0x24
 80173b4:	2320      	movs	r3, #32
 80173b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80173ba:	2330      	movs	r3, #48	; 0x30
 80173bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80173c0:	9503      	str	r5, [sp, #12]
 80173c2:	f04f 0b01 	mov.w	fp, #1
 80173c6:	4637      	mov	r7, r6
 80173c8:	463d      	mov	r5, r7
 80173ca:	f815 3b01 	ldrb.w	r3, [r5], #1
 80173ce:	b10b      	cbz	r3, 80173d4 <_svfiprintf_r+0x58>
 80173d0:	2b25      	cmp	r3, #37	; 0x25
 80173d2:	d13e      	bne.n	8017452 <_svfiprintf_r+0xd6>
 80173d4:	ebb7 0a06 	subs.w	sl, r7, r6
 80173d8:	d00b      	beq.n	80173f2 <_svfiprintf_r+0x76>
 80173da:	4653      	mov	r3, sl
 80173dc:	4632      	mov	r2, r6
 80173de:	4621      	mov	r1, r4
 80173e0:	4640      	mov	r0, r8
 80173e2:	f7ff ff71 	bl	80172c8 <__ssputs_r>
 80173e6:	3001      	adds	r0, #1
 80173e8:	f000 80a4 	beq.w	8017534 <_svfiprintf_r+0x1b8>
 80173ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80173ee:	4453      	add	r3, sl
 80173f0:	9309      	str	r3, [sp, #36]	; 0x24
 80173f2:	783b      	ldrb	r3, [r7, #0]
 80173f4:	2b00      	cmp	r3, #0
 80173f6:	f000 809d 	beq.w	8017534 <_svfiprintf_r+0x1b8>
 80173fa:	2300      	movs	r3, #0
 80173fc:	f04f 32ff 	mov.w	r2, #4294967295
 8017400:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017404:	9304      	str	r3, [sp, #16]
 8017406:	9307      	str	r3, [sp, #28]
 8017408:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801740c:	931a      	str	r3, [sp, #104]	; 0x68
 801740e:	462f      	mov	r7, r5
 8017410:	2205      	movs	r2, #5
 8017412:	f817 1b01 	ldrb.w	r1, [r7], #1
 8017416:	4850      	ldr	r0, [pc, #320]	; (8017558 <_svfiprintf_r+0x1dc>)
 8017418:	f7e8 fefa 	bl	8000210 <memchr>
 801741c:	9b04      	ldr	r3, [sp, #16]
 801741e:	b9d0      	cbnz	r0, 8017456 <_svfiprintf_r+0xda>
 8017420:	06d9      	lsls	r1, r3, #27
 8017422:	bf44      	itt	mi
 8017424:	2220      	movmi	r2, #32
 8017426:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801742a:	071a      	lsls	r2, r3, #28
 801742c:	bf44      	itt	mi
 801742e:	222b      	movmi	r2, #43	; 0x2b
 8017430:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017434:	782a      	ldrb	r2, [r5, #0]
 8017436:	2a2a      	cmp	r2, #42	; 0x2a
 8017438:	d015      	beq.n	8017466 <_svfiprintf_r+0xea>
 801743a:	9a07      	ldr	r2, [sp, #28]
 801743c:	462f      	mov	r7, r5
 801743e:	2000      	movs	r0, #0
 8017440:	250a      	movs	r5, #10
 8017442:	4639      	mov	r1, r7
 8017444:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017448:	3b30      	subs	r3, #48	; 0x30
 801744a:	2b09      	cmp	r3, #9
 801744c:	d94d      	bls.n	80174ea <_svfiprintf_r+0x16e>
 801744e:	b1b8      	cbz	r0, 8017480 <_svfiprintf_r+0x104>
 8017450:	e00f      	b.n	8017472 <_svfiprintf_r+0xf6>
 8017452:	462f      	mov	r7, r5
 8017454:	e7b8      	b.n	80173c8 <_svfiprintf_r+0x4c>
 8017456:	4a40      	ldr	r2, [pc, #256]	; (8017558 <_svfiprintf_r+0x1dc>)
 8017458:	1a80      	subs	r0, r0, r2
 801745a:	fa0b f000 	lsl.w	r0, fp, r0
 801745e:	4318      	orrs	r0, r3
 8017460:	9004      	str	r0, [sp, #16]
 8017462:	463d      	mov	r5, r7
 8017464:	e7d3      	b.n	801740e <_svfiprintf_r+0x92>
 8017466:	9a03      	ldr	r2, [sp, #12]
 8017468:	1d11      	adds	r1, r2, #4
 801746a:	6812      	ldr	r2, [r2, #0]
 801746c:	9103      	str	r1, [sp, #12]
 801746e:	2a00      	cmp	r2, #0
 8017470:	db01      	blt.n	8017476 <_svfiprintf_r+0xfa>
 8017472:	9207      	str	r2, [sp, #28]
 8017474:	e004      	b.n	8017480 <_svfiprintf_r+0x104>
 8017476:	4252      	negs	r2, r2
 8017478:	f043 0302 	orr.w	r3, r3, #2
 801747c:	9207      	str	r2, [sp, #28]
 801747e:	9304      	str	r3, [sp, #16]
 8017480:	783b      	ldrb	r3, [r7, #0]
 8017482:	2b2e      	cmp	r3, #46	; 0x2e
 8017484:	d10c      	bne.n	80174a0 <_svfiprintf_r+0x124>
 8017486:	787b      	ldrb	r3, [r7, #1]
 8017488:	2b2a      	cmp	r3, #42	; 0x2a
 801748a:	d133      	bne.n	80174f4 <_svfiprintf_r+0x178>
 801748c:	9b03      	ldr	r3, [sp, #12]
 801748e:	1d1a      	adds	r2, r3, #4
 8017490:	681b      	ldr	r3, [r3, #0]
 8017492:	9203      	str	r2, [sp, #12]
 8017494:	2b00      	cmp	r3, #0
 8017496:	bfb8      	it	lt
 8017498:	f04f 33ff 	movlt.w	r3, #4294967295
 801749c:	3702      	adds	r7, #2
 801749e:	9305      	str	r3, [sp, #20]
 80174a0:	4d2e      	ldr	r5, [pc, #184]	; (801755c <_svfiprintf_r+0x1e0>)
 80174a2:	7839      	ldrb	r1, [r7, #0]
 80174a4:	2203      	movs	r2, #3
 80174a6:	4628      	mov	r0, r5
 80174a8:	f7e8 feb2 	bl	8000210 <memchr>
 80174ac:	b138      	cbz	r0, 80174be <_svfiprintf_r+0x142>
 80174ae:	2340      	movs	r3, #64	; 0x40
 80174b0:	1b40      	subs	r0, r0, r5
 80174b2:	fa03 f000 	lsl.w	r0, r3, r0
 80174b6:	9b04      	ldr	r3, [sp, #16]
 80174b8:	4303      	orrs	r3, r0
 80174ba:	3701      	adds	r7, #1
 80174bc:	9304      	str	r3, [sp, #16]
 80174be:	7839      	ldrb	r1, [r7, #0]
 80174c0:	4827      	ldr	r0, [pc, #156]	; (8017560 <_svfiprintf_r+0x1e4>)
 80174c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80174c6:	2206      	movs	r2, #6
 80174c8:	1c7e      	adds	r6, r7, #1
 80174ca:	f7e8 fea1 	bl	8000210 <memchr>
 80174ce:	2800      	cmp	r0, #0
 80174d0:	d038      	beq.n	8017544 <_svfiprintf_r+0x1c8>
 80174d2:	4b24      	ldr	r3, [pc, #144]	; (8017564 <_svfiprintf_r+0x1e8>)
 80174d4:	bb13      	cbnz	r3, 801751c <_svfiprintf_r+0x1a0>
 80174d6:	9b03      	ldr	r3, [sp, #12]
 80174d8:	3307      	adds	r3, #7
 80174da:	f023 0307 	bic.w	r3, r3, #7
 80174de:	3308      	adds	r3, #8
 80174e0:	9303      	str	r3, [sp, #12]
 80174e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80174e4:	444b      	add	r3, r9
 80174e6:	9309      	str	r3, [sp, #36]	; 0x24
 80174e8:	e76d      	b.n	80173c6 <_svfiprintf_r+0x4a>
 80174ea:	fb05 3202 	mla	r2, r5, r2, r3
 80174ee:	2001      	movs	r0, #1
 80174f0:	460f      	mov	r7, r1
 80174f2:	e7a6      	b.n	8017442 <_svfiprintf_r+0xc6>
 80174f4:	2300      	movs	r3, #0
 80174f6:	3701      	adds	r7, #1
 80174f8:	9305      	str	r3, [sp, #20]
 80174fa:	4619      	mov	r1, r3
 80174fc:	250a      	movs	r5, #10
 80174fe:	4638      	mov	r0, r7
 8017500:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017504:	3a30      	subs	r2, #48	; 0x30
 8017506:	2a09      	cmp	r2, #9
 8017508:	d903      	bls.n	8017512 <_svfiprintf_r+0x196>
 801750a:	2b00      	cmp	r3, #0
 801750c:	d0c8      	beq.n	80174a0 <_svfiprintf_r+0x124>
 801750e:	9105      	str	r1, [sp, #20]
 8017510:	e7c6      	b.n	80174a0 <_svfiprintf_r+0x124>
 8017512:	fb05 2101 	mla	r1, r5, r1, r2
 8017516:	2301      	movs	r3, #1
 8017518:	4607      	mov	r7, r0
 801751a:	e7f0      	b.n	80174fe <_svfiprintf_r+0x182>
 801751c:	ab03      	add	r3, sp, #12
 801751e:	9300      	str	r3, [sp, #0]
 8017520:	4622      	mov	r2, r4
 8017522:	4b11      	ldr	r3, [pc, #68]	; (8017568 <_svfiprintf_r+0x1ec>)
 8017524:	a904      	add	r1, sp, #16
 8017526:	4640      	mov	r0, r8
 8017528:	f7fb ffc6 	bl	80134b8 <_printf_float>
 801752c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017530:	4681      	mov	r9, r0
 8017532:	d1d6      	bne.n	80174e2 <_svfiprintf_r+0x166>
 8017534:	89a3      	ldrh	r3, [r4, #12]
 8017536:	065b      	lsls	r3, r3, #25
 8017538:	f53f af35 	bmi.w	80173a6 <_svfiprintf_r+0x2a>
 801753c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801753e:	b01d      	add	sp, #116	; 0x74
 8017540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017544:	ab03      	add	r3, sp, #12
 8017546:	9300      	str	r3, [sp, #0]
 8017548:	4622      	mov	r2, r4
 801754a:	4b07      	ldr	r3, [pc, #28]	; (8017568 <_svfiprintf_r+0x1ec>)
 801754c:	a904      	add	r1, sp, #16
 801754e:	4640      	mov	r0, r8
 8017550:	f7fc fa68 	bl	8013a24 <_printf_i>
 8017554:	e7ea      	b.n	801752c <_svfiprintf_r+0x1b0>
 8017556:	bf00      	nop
 8017558:	08018bac 	.word	0x08018bac
 801755c:	08018bb2 	.word	0x08018bb2
 8017560:	08018bb6 	.word	0x08018bb6
 8017564:	080134b9 	.word	0x080134b9
 8017568:	080172c9 	.word	0x080172c9

0801756c <_sungetc_r>:
 801756c:	b538      	push	{r3, r4, r5, lr}
 801756e:	1c4b      	adds	r3, r1, #1
 8017570:	4614      	mov	r4, r2
 8017572:	d103      	bne.n	801757c <_sungetc_r+0x10>
 8017574:	f04f 35ff 	mov.w	r5, #4294967295
 8017578:	4628      	mov	r0, r5
 801757a:	bd38      	pop	{r3, r4, r5, pc}
 801757c:	8993      	ldrh	r3, [r2, #12]
 801757e:	f023 0320 	bic.w	r3, r3, #32
 8017582:	8193      	strh	r3, [r2, #12]
 8017584:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8017586:	6852      	ldr	r2, [r2, #4]
 8017588:	b2cd      	uxtb	r5, r1
 801758a:	b18b      	cbz	r3, 80175b0 <_sungetc_r+0x44>
 801758c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801758e:	4293      	cmp	r3, r2
 8017590:	dd08      	ble.n	80175a4 <_sungetc_r+0x38>
 8017592:	6823      	ldr	r3, [r4, #0]
 8017594:	1e5a      	subs	r2, r3, #1
 8017596:	6022      	str	r2, [r4, #0]
 8017598:	f803 5c01 	strb.w	r5, [r3, #-1]
 801759c:	6863      	ldr	r3, [r4, #4]
 801759e:	3301      	adds	r3, #1
 80175a0:	6063      	str	r3, [r4, #4]
 80175a2:	e7e9      	b.n	8017578 <_sungetc_r+0xc>
 80175a4:	4621      	mov	r1, r4
 80175a6:	f000 fd4b 	bl	8018040 <__submore>
 80175aa:	2800      	cmp	r0, #0
 80175ac:	d0f1      	beq.n	8017592 <_sungetc_r+0x26>
 80175ae:	e7e1      	b.n	8017574 <_sungetc_r+0x8>
 80175b0:	6921      	ldr	r1, [r4, #16]
 80175b2:	6823      	ldr	r3, [r4, #0]
 80175b4:	b151      	cbz	r1, 80175cc <_sungetc_r+0x60>
 80175b6:	4299      	cmp	r1, r3
 80175b8:	d208      	bcs.n	80175cc <_sungetc_r+0x60>
 80175ba:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80175be:	42a9      	cmp	r1, r5
 80175c0:	d104      	bne.n	80175cc <_sungetc_r+0x60>
 80175c2:	3b01      	subs	r3, #1
 80175c4:	3201      	adds	r2, #1
 80175c6:	6023      	str	r3, [r4, #0]
 80175c8:	6062      	str	r2, [r4, #4]
 80175ca:	e7d5      	b.n	8017578 <_sungetc_r+0xc>
 80175cc:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80175d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80175d4:	6363      	str	r3, [r4, #52]	; 0x34
 80175d6:	2303      	movs	r3, #3
 80175d8:	63a3      	str	r3, [r4, #56]	; 0x38
 80175da:	4623      	mov	r3, r4
 80175dc:	f803 5f46 	strb.w	r5, [r3, #70]!
 80175e0:	6023      	str	r3, [r4, #0]
 80175e2:	2301      	movs	r3, #1
 80175e4:	e7dc      	b.n	80175a0 <_sungetc_r+0x34>

080175e6 <__ssrefill_r>:
 80175e6:	b510      	push	{r4, lr}
 80175e8:	460c      	mov	r4, r1
 80175ea:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80175ec:	b169      	cbz	r1, 801760a <__ssrefill_r+0x24>
 80175ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80175f2:	4299      	cmp	r1, r3
 80175f4:	d001      	beq.n	80175fa <__ssrefill_r+0x14>
 80175f6:	f7ff fdbf 	bl	8017178 <_free_r>
 80175fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80175fc:	6063      	str	r3, [r4, #4]
 80175fe:	2000      	movs	r0, #0
 8017600:	6360      	str	r0, [r4, #52]	; 0x34
 8017602:	b113      	cbz	r3, 801760a <__ssrefill_r+0x24>
 8017604:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8017606:	6023      	str	r3, [r4, #0]
 8017608:	bd10      	pop	{r4, pc}
 801760a:	6923      	ldr	r3, [r4, #16]
 801760c:	6023      	str	r3, [r4, #0]
 801760e:	2300      	movs	r3, #0
 8017610:	6063      	str	r3, [r4, #4]
 8017612:	89a3      	ldrh	r3, [r4, #12]
 8017614:	f043 0320 	orr.w	r3, r3, #32
 8017618:	81a3      	strh	r3, [r4, #12]
 801761a:	f04f 30ff 	mov.w	r0, #4294967295
 801761e:	e7f3      	b.n	8017608 <__ssrefill_r+0x22>

08017620 <__ssvfiscanf_r>:
 8017620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017624:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8017628:	460c      	mov	r4, r1
 801762a:	2100      	movs	r1, #0
 801762c:	9144      	str	r1, [sp, #272]	; 0x110
 801762e:	9145      	str	r1, [sp, #276]	; 0x114
 8017630:	499f      	ldr	r1, [pc, #636]	; (80178b0 <__ssvfiscanf_r+0x290>)
 8017632:	91a0      	str	r1, [sp, #640]	; 0x280
 8017634:	f10d 0804 	add.w	r8, sp, #4
 8017638:	499e      	ldr	r1, [pc, #632]	; (80178b4 <__ssvfiscanf_r+0x294>)
 801763a:	f8df 927c 	ldr.w	r9, [pc, #636]	; 80178b8 <__ssvfiscanf_r+0x298>
 801763e:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8017642:	4606      	mov	r6, r0
 8017644:	4692      	mov	sl, r2
 8017646:	91a1      	str	r1, [sp, #644]	; 0x284
 8017648:	9300      	str	r3, [sp, #0]
 801764a:	270a      	movs	r7, #10
 801764c:	f89a 3000 	ldrb.w	r3, [sl]
 8017650:	2b00      	cmp	r3, #0
 8017652:	f000 812a 	beq.w	80178aa <__ssvfiscanf_r+0x28a>
 8017656:	4655      	mov	r5, sl
 8017658:	f7ff f8d2 	bl	8016800 <__locale_ctype_ptr>
 801765c:	f815 bb01 	ldrb.w	fp, [r5], #1
 8017660:	4458      	add	r0, fp
 8017662:	7843      	ldrb	r3, [r0, #1]
 8017664:	f013 0308 	ands.w	r3, r3, #8
 8017668:	d01c      	beq.n	80176a4 <__ssvfiscanf_r+0x84>
 801766a:	6863      	ldr	r3, [r4, #4]
 801766c:	2b00      	cmp	r3, #0
 801766e:	dd12      	ble.n	8017696 <__ssvfiscanf_r+0x76>
 8017670:	f7ff f8c6 	bl	8016800 <__locale_ctype_ptr>
 8017674:	6823      	ldr	r3, [r4, #0]
 8017676:	781a      	ldrb	r2, [r3, #0]
 8017678:	4410      	add	r0, r2
 801767a:	7842      	ldrb	r2, [r0, #1]
 801767c:	0712      	lsls	r2, r2, #28
 801767e:	d401      	bmi.n	8017684 <__ssvfiscanf_r+0x64>
 8017680:	46aa      	mov	sl, r5
 8017682:	e7e3      	b.n	801764c <__ssvfiscanf_r+0x2c>
 8017684:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8017686:	3201      	adds	r2, #1
 8017688:	9245      	str	r2, [sp, #276]	; 0x114
 801768a:	6862      	ldr	r2, [r4, #4]
 801768c:	3301      	adds	r3, #1
 801768e:	3a01      	subs	r2, #1
 8017690:	6062      	str	r2, [r4, #4]
 8017692:	6023      	str	r3, [r4, #0]
 8017694:	e7e9      	b.n	801766a <__ssvfiscanf_r+0x4a>
 8017696:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017698:	4621      	mov	r1, r4
 801769a:	4630      	mov	r0, r6
 801769c:	4798      	blx	r3
 801769e:	2800      	cmp	r0, #0
 80176a0:	d0e6      	beq.n	8017670 <__ssvfiscanf_r+0x50>
 80176a2:	e7ed      	b.n	8017680 <__ssvfiscanf_r+0x60>
 80176a4:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80176a8:	f040 8082 	bne.w	80177b0 <__ssvfiscanf_r+0x190>
 80176ac:	9343      	str	r3, [sp, #268]	; 0x10c
 80176ae:	9341      	str	r3, [sp, #260]	; 0x104
 80176b0:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80176b4:	2b2a      	cmp	r3, #42	; 0x2a
 80176b6:	d103      	bne.n	80176c0 <__ssvfiscanf_r+0xa0>
 80176b8:	2310      	movs	r3, #16
 80176ba:	9341      	str	r3, [sp, #260]	; 0x104
 80176bc:	f10a 0502 	add.w	r5, sl, #2
 80176c0:	46aa      	mov	sl, r5
 80176c2:	f815 1b01 	ldrb.w	r1, [r5], #1
 80176c6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80176ca:	2a09      	cmp	r2, #9
 80176cc:	d922      	bls.n	8017714 <__ssvfiscanf_r+0xf4>
 80176ce:	2203      	movs	r2, #3
 80176d0:	4879      	ldr	r0, [pc, #484]	; (80178b8 <__ssvfiscanf_r+0x298>)
 80176d2:	f7e8 fd9d 	bl	8000210 <memchr>
 80176d6:	b138      	cbz	r0, 80176e8 <__ssvfiscanf_r+0xc8>
 80176d8:	eba0 0309 	sub.w	r3, r0, r9
 80176dc:	2001      	movs	r0, #1
 80176de:	4098      	lsls	r0, r3
 80176e0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80176e2:	4318      	orrs	r0, r3
 80176e4:	9041      	str	r0, [sp, #260]	; 0x104
 80176e6:	46aa      	mov	sl, r5
 80176e8:	f89a 3000 	ldrb.w	r3, [sl]
 80176ec:	2b67      	cmp	r3, #103	; 0x67
 80176ee:	f10a 0501 	add.w	r5, sl, #1
 80176f2:	d82b      	bhi.n	801774c <__ssvfiscanf_r+0x12c>
 80176f4:	2b65      	cmp	r3, #101	; 0x65
 80176f6:	f080 809f 	bcs.w	8017838 <__ssvfiscanf_r+0x218>
 80176fa:	2b47      	cmp	r3, #71	; 0x47
 80176fc:	d810      	bhi.n	8017720 <__ssvfiscanf_r+0x100>
 80176fe:	2b45      	cmp	r3, #69	; 0x45
 8017700:	f080 809a 	bcs.w	8017838 <__ssvfiscanf_r+0x218>
 8017704:	2b00      	cmp	r3, #0
 8017706:	d06c      	beq.n	80177e2 <__ssvfiscanf_r+0x1c2>
 8017708:	2b25      	cmp	r3, #37	; 0x25
 801770a:	d051      	beq.n	80177b0 <__ssvfiscanf_r+0x190>
 801770c:	2303      	movs	r3, #3
 801770e:	9347      	str	r3, [sp, #284]	; 0x11c
 8017710:	9742      	str	r7, [sp, #264]	; 0x108
 8017712:	e027      	b.n	8017764 <__ssvfiscanf_r+0x144>
 8017714:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8017716:	fb07 1303 	mla	r3, r7, r3, r1
 801771a:	3b30      	subs	r3, #48	; 0x30
 801771c:	9343      	str	r3, [sp, #268]	; 0x10c
 801771e:	e7cf      	b.n	80176c0 <__ssvfiscanf_r+0xa0>
 8017720:	2b5b      	cmp	r3, #91	; 0x5b
 8017722:	d06a      	beq.n	80177fa <__ssvfiscanf_r+0x1da>
 8017724:	d80c      	bhi.n	8017740 <__ssvfiscanf_r+0x120>
 8017726:	2b58      	cmp	r3, #88	; 0x58
 8017728:	d1f0      	bne.n	801770c <__ssvfiscanf_r+0xec>
 801772a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801772c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8017730:	9241      	str	r2, [sp, #260]	; 0x104
 8017732:	2210      	movs	r2, #16
 8017734:	9242      	str	r2, [sp, #264]	; 0x108
 8017736:	2b6e      	cmp	r3, #110	; 0x6e
 8017738:	bf8c      	ite	hi
 801773a:	2304      	movhi	r3, #4
 801773c:	2303      	movls	r3, #3
 801773e:	e010      	b.n	8017762 <__ssvfiscanf_r+0x142>
 8017740:	2b63      	cmp	r3, #99	; 0x63
 8017742:	d065      	beq.n	8017810 <__ssvfiscanf_r+0x1f0>
 8017744:	2b64      	cmp	r3, #100	; 0x64
 8017746:	d1e1      	bne.n	801770c <__ssvfiscanf_r+0xec>
 8017748:	9742      	str	r7, [sp, #264]	; 0x108
 801774a:	e7f4      	b.n	8017736 <__ssvfiscanf_r+0x116>
 801774c:	2b70      	cmp	r3, #112	; 0x70
 801774e:	d04b      	beq.n	80177e8 <__ssvfiscanf_r+0x1c8>
 8017750:	d826      	bhi.n	80177a0 <__ssvfiscanf_r+0x180>
 8017752:	2b6e      	cmp	r3, #110	; 0x6e
 8017754:	d062      	beq.n	801781c <__ssvfiscanf_r+0x1fc>
 8017756:	d84c      	bhi.n	80177f2 <__ssvfiscanf_r+0x1d2>
 8017758:	2b69      	cmp	r3, #105	; 0x69
 801775a:	d1d7      	bne.n	801770c <__ssvfiscanf_r+0xec>
 801775c:	2300      	movs	r3, #0
 801775e:	9342      	str	r3, [sp, #264]	; 0x108
 8017760:	2303      	movs	r3, #3
 8017762:	9347      	str	r3, [sp, #284]	; 0x11c
 8017764:	6863      	ldr	r3, [r4, #4]
 8017766:	2b00      	cmp	r3, #0
 8017768:	dd68      	ble.n	801783c <__ssvfiscanf_r+0x21c>
 801776a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801776c:	0659      	lsls	r1, r3, #25
 801776e:	d407      	bmi.n	8017780 <__ssvfiscanf_r+0x160>
 8017770:	f7ff f846 	bl	8016800 <__locale_ctype_ptr>
 8017774:	6823      	ldr	r3, [r4, #0]
 8017776:	781a      	ldrb	r2, [r3, #0]
 8017778:	4410      	add	r0, r2
 801777a:	7842      	ldrb	r2, [r0, #1]
 801777c:	0712      	lsls	r2, r2, #28
 801777e:	d464      	bmi.n	801784a <__ssvfiscanf_r+0x22a>
 8017780:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8017782:	2b02      	cmp	r3, #2
 8017784:	dc73      	bgt.n	801786e <__ssvfiscanf_r+0x24e>
 8017786:	466b      	mov	r3, sp
 8017788:	4622      	mov	r2, r4
 801778a:	a941      	add	r1, sp, #260	; 0x104
 801778c:	4630      	mov	r0, r6
 801778e:	f000 f9d7 	bl	8017b40 <_scanf_chars>
 8017792:	2801      	cmp	r0, #1
 8017794:	f000 8089 	beq.w	80178aa <__ssvfiscanf_r+0x28a>
 8017798:	2802      	cmp	r0, #2
 801779a:	f47f af71 	bne.w	8017680 <__ssvfiscanf_r+0x60>
 801779e:	e01d      	b.n	80177dc <__ssvfiscanf_r+0x1bc>
 80177a0:	2b75      	cmp	r3, #117	; 0x75
 80177a2:	d0d1      	beq.n	8017748 <__ssvfiscanf_r+0x128>
 80177a4:	2b78      	cmp	r3, #120	; 0x78
 80177a6:	d0c0      	beq.n	801772a <__ssvfiscanf_r+0x10a>
 80177a8:	2b73      	cmp	r3, #115	; 0x73
 80177aa:	d1af      	bne.n	801770c <__ssvfiscanf_r+0xec>
 80177ac:	2302      	movs	r3, #2
 80177ae:	e7d8      	b.n	8017762 <__ssvfiscanf_r+0x142>
 80177b0:	6863      	ldr	r3, [r4, #4]
 80177b2:	2b00      	cmp	r3, #0
 80177b4:	dd0c      	ble.n	80177d0 <__ssvfiscanf_r+0x1b0>
 80177b6:	6823      	ldr	r3, [r4, #0]
 80177b8:	781a      	ldrb	r2, [r3, #0]
 80177ba:	455a      	cmp	r2, fp
 80177bc:	d175      	bne.n	80178aa <__ssvfiscanf_r+0x28a>
 80177be:	3301      	adds	r3, #1
 80177c0:	6862      	ldr	r2, [r4, #4]
 80177c2:	6023      	str	r3, [r4, #0]
 80177c4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80177c6:	3a01      	subs	r2, #1
 80177c8:	3301      	adds	r3, #1
 80177ca:	6062      	str	r2, [r4, #4]
 80177cc:	9345      	str	r3, [sp, #276]	; 0x114
 80177ce:	e757      	b.n	8017680 <__ssvfiscanf_r+0x60>
 80177d0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80177d2:	4621      	mov	r1, r4
 80177d4:	4630      	mov	r0, r6
 80177d6:	4798      	blx	r3
 80177d8:	2800      	cmp	r0, #0
 80177da:	d0ec      	beq.n	80177b6 <__ssvfiscanf_r+0x196>
 80177dc:	9844      	ldr	r0, [sp, #272]	; 0x110
 80177de:	2800      	cmp	r0, #0
 80177e0:	d159      	bne.n	8017896 <__ssvfiscanf_r+0x276>
 80177e2:	f04f 30ff 	mov.w	r0, #4294967295
 80177e6:	e05c      	b.n	80178a2 <__ssvfiscanf_r+0x282>
 80177e8:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80177ea:	f042 0220 	orr.w	r2, r2, #32
 80177ee:	9241      	str	r2, [sp, #260]	; 0x104
 80177f0:	e79b      	b.n	801772a <__ssvfiscanf_r+0x10a>
 80177f2:	2308      	movs	r3, #8
 80177f4:	9342      	str	r3, [sp, #264]	; 0x108
 80177f6:	2304      	movs	r3, #4
 80177f8:	e7b3      	b.n	8017762 <__ssvfiscanf_r+0x142>
 80177fa:	4629      	mov	r1, r5
 80177fc:	4640      	mov	r0, r8
 80177fe:	f000 fb4f 	bl	8017ea0 <__sccl>
 8017802:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017804:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017808:	9341      	str	r3, [sp, #260]	; 0x104
 801780a:	4605      	mov	r5, r0
 801780c:	2301      	movs	r3, #1
 801780e:	e7a8      	b.n	8017762 <__ssvfiscanf_r+0x142>
 8017810:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017812:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017816:	9341      	str	r3, [sp, #260]	; 0x104
 8017818:	2300      	movs	r3, #0
 801781a:	e7a2      	b.n	8017762 <__ssvfiscanf_r+0x142>
 801781c:	9841      	ldr	r0, [sp, #260]	; 0x104
 801781e:	06c3      	lsls	r3, r0, #27
 8017820:	f53f af2e 	bmi.w	8017680 <__ssvfiscanf_r+0x60>
 8017824:	9b00      	ldr	r3, [sp, #0]
 8017826:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8017828:	1d19      	adds	r1, r3, #4
 801782a:	9100      	str	r1, [sp, #0]
 801782c:	681b      	ldr	r3, [r3, #0]
 801782e:	07c0      	lsls	r0, r0, #31
 8017830:	bf4c      	ite	mi
 8017832:	801a      	strhmi	r2, [r3, #0]
 8017834:	601a      	strpl	r2, [r3, #0]
 8017836:	e723      	b.n	8017680 <__ssvfiscanf_r+0x60>
 8017838:	2305      	movs	r3, #5
 801783a:	e792      	b.n	8017762 <__ssvfiscanf_r+0x142>
 801783c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801783e:	4621      	mov	r1, r4
 8017840:	4630      	mov	r0, r6
 8017842:	4798      	blx	r3
 8017844:	2800      	cmp	r0, #0
 8017846:	d090      	beq.n	801776a <__ssvfiscanf_r+0x14a>
 8017848:	e7c8      	b.n	80177dc <__ssvfiscanf_r+0x1bc>
 801784a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801784c:	3201      	adds	r2, #1
 801784e:	9245      	str	r2, [sp, #276]	; 0x114
 8017850:	6862      	ldr	r2, [r4, #4]
 8017852:	3a01      	subs	r2, #1
 8017854:	2a00      	cmp	r2, #0
 8017856:	6062      	str	r2, [r4, #4]
 8017858:	dd02      	ble.n	8017860 <__ssvfiscanf_r+0x240>
 801785a:	3301      	adds	r3, #1
 801785c:	6023      	str	r3, [r4, #0]
 801785e:	e787      	b.n	8017770 <__ssvfiscanf_r+0x150>
 8017860:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017862:	4621      	mov	r1, r4
 8017864:	4630      	mov	r0, r6
 8017866:	4798      	blx	r3
 8017868:	2800      	cmp	r0, #0
 801786a:	d081      	beq.n	8017770 <__ssvfiscanf_r+0x150>
 801786c:	e7b6      	b.n	80177dc <__ssvfiscanf_r+0x1bc>
 801786e:	2b04      	cmp	r3, #4
 8017870:	dc06      	bgt.n	8017880 <__ssvfiscanf_r+0x260>
 8017872:	466b      	mov	r3, sp
 8017874:	4622      	mov	r2, r4
 8017876:	a941      	add	r1, sp, #260	; 0x104
 8017878:	4630      	mov	r0, r6
 801787a:	f000 f9c5 	bl	8017c08 <_scanf_i>
 801787e:	e788      	b.n	8017792 <__ssvfiscanf_r+0x172>
 8017880:	4b0e      	ldr	r3, [pc, #56]	; (80178bc <__ssvfiscanf_r+0x29c>)
 8017882:	2b00      	cmp	r3, #0
 8017884:	f43f aefc 	beq.w	8017680 <__ssvfiscanf_r+0x60>
 8017888:	466b      	mov	r3, sp
 801788a:	4622      	mov	r2, r4
 801788c:	a941      	add	r1, sp, #260	; 0x104
 801788e:	4630      	mov	r0, r6
 8017890:	f7fc f9da 	bl	8013c48 <_scanf_float>
 8017894:	e77d      	b.n	8017792 <__ssvfiscanf_r+0x172>
 8017896:	89a3      	ldrh	r3, [r4, #12]
 8017898:	f013 0f40 	tst.w	r3, #64	; 0x40
 801789c:	bf18      	it	ne
 801789e:	f04f 30ff 	movne.w	r0, #4294967295
 80178a2:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80178a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80178aa:	9844      	ldr	r0, [sp, #272]	; 0x110
 80178ac:	e7f9      	b.n	80178a2 <__ssvfiscanf_r+0x282>
 80178ae:	bf00      	nop
 80178b0:	0801756d 	.word	0x0801756d
 80178b4:	080175e7 	.word	0x080175e7
 80178b8:	08018bb2 	.word	0x08018bb2
 80178bc:	08013c49 	.word	0x08013c49

080178c0 <__sfputc_r>:
 80178c0:	6893      	ldr	r3, [r2, #8]
 80178c2:	3b01      	subs	r3, #1
 80178c4:	2b00      	cmp	r3, #0
 80178c6:	b410      	push	{r4}
 80178c8:	6093      	str	r3, [r2, #8]
 80178ca:	da08      	bge.n	80178de <__sfputc_r+0x1e>
 80178cc:	6994      	ldr	r4, [r2, #24]
 80178ce:	42a3      	cmp	r3, r4
 80178d0:	db01      	blt.n	80178d6 <__sfputc_r+0x16>
 80178d2:	290a      	cmp	r1, #10
 80178d4:	d103      	bne.n	80178de <__sfputc_r+0x1e>
 80178d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80178da:	f7fd bbc7 	b.w	801506c <__swbuf_r>
 80178de:	6813      	ldr	r3, [r2, #0]
 80178e0:	1c58      	adds	r0, r3, #1
 80178e2:	6010      	str	r0, [r2, #0]
 80178e4:	7019      	strb	r1, [r3, #0]
 80178e6:	4608      	mov	r0, r1
 80178e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80178ec:	4770      	bx	lr

080178ee <__sfputs_r>:
 80178ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80178f0:	4606      	mov	r6, r0
 80178f2:	460f      	mov	r7, r1
 80178f4:	4614      	mov	r4, r2
 80178f6:	18d5      	adds	r5, r2, r3
 80178f8:	42ac      	cmp	r4, r5
 80178fa:	d101      	bne.n	8017900 <__sfputs_r+0x12>
 80178fc:	2000      	movs	r0, #0
 80178fe:	e007      	b.n	8017910 <__sfputs_r+0x22>
 8017900:	463a      	mov	r2, r7
 8017902:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017906:	4630      	mov	r0, r6
 8017908:	f7ff ffda 	bl	80178c0 <__sfputc_r>
 801790c:	1c43      	adds	r3, r0, #1
 801790e:	d1f3      	bne.n	80178f8 <__sfputs_r+0xa>
 8017910:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017914 <_vfiprintf_r>:
 8017914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017918:	460c      	mov	r4, r1
 801791a:	b09d      	sub	sp, #116	; 0x74
 801791c:	4617      	mov	r7, r2
 801791e:	461d      	mov	r5, r3
 8017920:	4606      	mov	r6, r0
 8017922:	b118      	cbz	r0, 801792c <_vfiprintf_r+0x18>
 8017924:	6983      	ldr	r3, [r0, #24]
 8017926:	b90b      	cbnz	r3, 801792c <_vfiprintf_r+0x18>
 8017928:	f7fe fbb6 	bl	8016098 <__sinit>
 801792c:	4b7c      	ldr	r3, [pc, #496]	; (8017b20 <_vfiprintf_r+0x20c>)
 801792e:	429c      	cmp	r4, r3
 8017930:	d158      	bne.n	80179e4 <_vfiprintf_r+0xd0>
 8017932:	6874      	ldr	r4, [r6, #4]
 8017934:	89a3      	ldrh	r3, [r4, #12]
 8017936:	0718      	lsls	r0, r3, #28
 8017938:	d55e      	bpl.n	80179f8 <_vfiprintf_r+0xe4>
 801793a:	6923      	ldr	r3, [r4, #16]
 801793c:	2b00      	cmp	r3, #0
 801793e:	d05b      	beq.n	80179f8 <_vfiprintf_r+0xe4>
 8017940:	2300      	movs	r3, #0
 8017942:	9309      	str	r3, [sp, #36]	; 0x24
 8017944:	2320      	movs	r3, #32
 8017946:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801794a:	2330      	movs	r3, #48	; 0x30
 801794c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017950:	9503      	str	r5, [sp, #12]
 8017952:	f04f 0b01 	mov.w	fp, #1
 8017956:	46b8      	mov	r8, r7
 8017958:	4645      	mov	r5, r8
 801795a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801795e:	b10b      	cbz	r3, 8017964 <_vfiprintf_r+0x50>
 8017960:	2b25      	cmp	r3, #37	; 0x25
 8017962:	d154      	bne.n	8017a0e <_vfiprintf_r+0xfa>
 8017964:	ebb8 0a07 	subs.w	sl, r8, r7
 8017968:	d00b      	beq.n	8017982 <_vfiprintf_r+0x6e>
 801796a:	4653      	mov	r3, sl
 801796c:	463a      	mov	r2, r7
 801796e:	4621      	mov	r1, r4
 8017970:	4630      	mov	r0, r6
 8017972:	f7ff ffbc 	bl	80178ee <__sfputs_r>
 8017976:	3001      	adds	r0, #1
 8017978:	f000 80c2 	beq.w	8017b00 <_vfiprintf_r+0x1ec>
 801797c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801797e:	4453      	add	r3, sl
 8017980:	9309      	str	r3, [sp, #36]	; 0x24
 8017982:	f898 3000 	ldrb.w	r3, [r8]
 8017986:	2b00      	cmp	r3, #0
 8017988:	f000 80ba 	beq.w	8017b00 <_vfiprintf_r+0x1ec>
 801798c:	2300      	movs	r3, #0
 801798e:	f04f 32ff 	mov.w	r2, #4294967295
 8017992:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017996:	9304      	str	r3, [sp, #16]
 8017998:	9307      	str	r3, [sp, #28]
 801799a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801799e:	931a      	str	r3, [sp, #104]	; 0x68
 80179a0:	46a8      	mov	r8, r5
 80179a2:	2205      	movs	r2, #5
 80179a4:	f818 1b01 	ldrb.w	r1, [r8], #1
 80179a8:	485e      	ldr	r0, [pc, #376]	; (8017b24 <_vfiprintf_r+0x210>)
 80179aa:	f7e8 fc31 	bl	8000210 <memchr>
 80179ae:	9b04      	ldr	r3, [sp, #16]
 80179b0:	bb78      	cbnz	r0, 8017a12 <_vfiprintf_r+0xfe>
 80179b2:	06d9      	lsls	r1, r3, #27
 80179b4:	bf44      	itt	mi
 80179b6:	2220      	movmi	r2, #32
 80179b8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80179bc:	071a      	lsls	r2, r3, #28
 80179be:	bf44      	itt	mi
 80179c0:	222b      	movmi	r2, #43	; 0x2b
 80179c2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80179c6:	782a      	ldrb	r2, [r5, #0]
 80179c8:	2a2a      	cmp	r2, #42	; 0x2a
 80179ca:	d02a      	beq.n	8017a22 <_vfiprintf_r+0x10e>
 80179cc:	9a07      	ldr	r2, [sp, #28]
 80179ce:	46a8      	mov	r8, r5
 80179d0:	2000      	movs	r0, #0
 80179d2:	250a      	movs	r5, #10
 80179d4:	4641      	mov	r1, r8
 80179d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80179da:	3b30      	subs	r3, #48	; 0x30
 80179dc:	2b09      	cmp	r3, #9
 80179de:	d969      	bls.n	8017ab4 <_vfiprintf_r+0x1a0>
 80179e0:	b360      	cbz	r0, 8017a3c <_vfiprintf_r+0x128>
 80179e2:	e024      	b.n	8017a2e <_vfiprintf_r+0x11a>
 80179e4:	4b50      	ldr	r3, [pc, #320]	; (8017b28 <_vfiprintf_r+0x214>)
 80179e6:	429c      	cmp	r4, r3
 80179e8:	d101      	bne.n	80179ee <_vfiprintf_r+0xda>
 80179ea:	68b4      	ldr	r4, [r6, #8]
 80179ec:	e7a2      	b.n	8017934 <_vfiprintf_r+0x20>
 80179ee:	4b4f      	ldr	r3, [pc, #316]	; (8017b2c <_vfiprintf_r+0x218>)
 80179f0:	429c      	cmp	r4, r3
 80179f2:	bf08      	it	eq
 80179f4:	68f4      	ldreq	r4, [r6, #12]
 80179f6:	e79d      	b.n	8017934 <_vfiprintf_r+0x20>
 80179f8:	4621      	mov	r1, r4
 80179fa:	4630      	mov	r0, r6
 80179fc:	f7fd fb9a 	bl	8015134 <__swsetup_r>
 8017a00:	2800      	cmp	r0, #0
 8017a02:	d09d      	beq.n	8017940 <_vfiprintf_r+0x2c>
 8017a04:	f04f 30ff 	mov.w	r0, #4294967295
 8017a08:	b01d      	add	sp, #116	; 0x74
 8017a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017a0e:	46a8      	mov	r8, r5
 8017a10:	e7a2      	b.n	8017958 <_vfiprintf_r+0x44>
 8017a12:	4a44      	ldr	r2, [pc, #272]	; (8017b24 <_vfiprintf_r+0x210>)
 8017a14:	1a80      	subs	r0, r0, r2
 8017a16:	fa0b f000 	lsl.w	r0, fp, r0
 8017a1a:	4318      	orrs	r0, r3
 8017a1c:	9004      	str	r0, [sp, #16]
 8017a1e:	4645      	mov	r5, r8
 8017a20:	e7be      	b.n	80179a0 <_vfiprintf_r+0x8c>
 8017a22:	9a03      	ldr	r2, [sp, #12]
 8017a24:	1d11      	adds	r1, r2, #4
 8017a26:	6812      	ldr	r2, [r2, #0]
 8017a28:	9103      	str	r1, [sp, #12]
 8017a2a:	2a00      	cmp	r2, #0
 8017a2c:	db01      	blt.n	8017a32 <_vfiprintf_r+0x11e>
 8017a2e:	9207      	str	r2, [sp, #28]
 8017a30:	e004      	b.n	8017a3c <_vfiprintf_r+0x128>
 8017a32:	4252      	negs	r2, r2
 8017a34:	f043 0302 	orr.w	r3, r3, #2
 8017a38:	9207      	str	r2, [sp, #28]
 8017a3a:	9304      	str	r3, [sp, #16]
 8017a3c:	f898 3000 	ldrb.w	r3, [r8]
 8017a40:	2b2e      	cmp	r3, #46	; 0x2e
 8017a42:	d10e      	bne.n	8017a62 <_vfiprintf_r+0x14e>
 8017a44:	f898 3001 	ldrb.w	r3, [r8, #1]
 8017a48:	2b2a      	cmp	r3, #42	; 0x2a
 8017a4a:	d138      	bne.n	8017abe <_vfiprintf_r+0x1aa>
 8017a4c:	9b03      	ldr	r3, [sp, #12]
 8017a4e:	1d1a      	adds	r2, r3, #4
 8017a50:	681b      	ldr	r3, [r3, #0]
 8017a52:	9203      	str	r2, [sp, #12]
 8017a54:	2b00      	cmp	r3, #0
 8017a56:	bfb8      	it	lt
 8017a58:	f04f 33ff 	movlt.w	r3, #4294967295
 8017a5c:	f108 0802 	add.w	r8, r8, #2
 8017a60:	9305      	str	r3, [sp, #20]
 8017a62:	4d33      	ldr	r5, [pc, #204]	; (8017b30 <_vfiprintf_r+0x21c>)
 8017a64:	f898 1000 	ldrb.w	r1, [r8]
 8017a68:	2203      	movs	r2, #3
 8017a6a:	4628      	mov	r0, r5
 8017a6c:	f7e8 fbd0 	bl	8000210 <memchr>
 8017a70:	b140      	cbz	r0, 8017a84 <_vfiprintf_r+0x170>
 8017a72:	2340      	movs	r3, #64	; 0x40
 8017a74:	1b40      	subs	r0, r0, r5
 8017a76:	fa03 f000 	lsl.w	r0, r3, r0
 8017a7a:	9b04      	ldr	r3, [sp, #16]
 8017a7c:	4303      	orrs	r3, r0
 8017a7e:	f108 0801 	add.w	r8, r8, #1
 8017a82:	9304      	str	r3, [sp, #16]
 8017a84:	f898 1000 	ldrb.w	r1, [r8]
 8017a88:	482a      	ldr	r0, [pc, #168]	; (8017b34 <_vfiprintf_r+0x220>)
 8017a8a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017a8e:	2206      	movs	r2, #6
 8017a90:	f108 0701 	add.w	r7, r8, #1
 8017a94:	f7e8 fbbc 	bl	8000210 <memchr>
 8017a98:	2800      	cmp	r0, #0
 8017a9a:	d037      	beq.n	8017b0c <_vfiprintf_r+0x1f8>
 8017a9c:	4b26      	ldr	r3, [pc, #152]	; (8017b38 <_vfiprintf_r+0x224>)
 8017a9e:	bb1b      	cbnz	r3, 8017ae8 <_vfiprintf_r+0x1d4>
 8017aa0:	9b03      	ldr	r3, [sp, #12]
 8017aa2:	3307      	adds	r3, #7
 8017aa4:	f023 0307 	bic.w	r3, r3, #7
 8017aa8:	3308      	adds	r3, #8
 8017aaa:	9303      	str	r3, [sp, #12]
 8017aac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017aae:	444b      	add	r3, r9
 8017ab0:	9309      	str	r3, [sp, #36]	; 0x24
 8017ab2:	e750      	b.n	8017956 <_vfiprintf_r+0x42>
 8017ab4:	fb05 3202 	mla	r2, r5, r2, r3
 8017ab8:	2001      	movs	r0, #1
 8017aba:	4688      	mov	r8, r1
 8017abc:	e78a      	b.n	80179d4 <_vfiprintf_r+0xc0>
 8017abe:	2300      	movs	r3, #0
 8017ac0:	f108 0801 	add.w	r8, r8, #1
 8017ac4:	9305      	str	r3, [sp, #20]
 8017ac6:	4619      	mov	r1, r3
 8017ac8:	250a      	movs	r5, #10
 8017aca:	4640      	mov	r0, r8
 8017acc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017ad0:	3a30      	subs	r2, #48	; 0x30
 8017ad2:	2a09      	cmp	r2, #9
 8017ad4:	d903      	bls.n	8017ade <_vfiprintf_r+0x1ca>
 8017ad6:	2b00      	cmp	r3, #0
 8017ad8:	d0c3      	beq.n	8017a62 <_vfiprintf_r+0x14e>
 8017ada:	9105      	str	r1, [sp, #20]
 8017adc:	e7c1      	b.n	8017a62 <_vfiprintf_r+0x14e>
 8017ade:	fb05 2101 	mla	r1, r5, r1, r2
 8017ae2:	2301      	movs	r3, #1
 8017ae4:	4680      	mov	r8, r0
 8017ae6:	e7f0      	b.n	8017aca <_vfiprintf_r+0x1b6>
 8017ae8:	ab03      	add	r3, sp, #12
 8017aea:	9300      	str	r3, [sp, #0]
 8017aec:	4622      	mov	r2, r4
 8017aee:	4b13      	ldr	r3, [pc, #76]	; (8017b3c <_vfiprintf_r+0x228>)
 8017af0:	a904      	add	r1, sp, #16
 8017af2:	4630      	mov	r0, r6
 8017af4:	f7fb fce0 	bl	80134b8 <_printf_float>
 8017af8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017afc:	4681      	mov	r9, r0
 8017afe:	d1d5      	bne.n	8017aac <_vfiprintf_r+0x198>
 8017b00:	89a3      	ldrh	r3, [r4, #12]
 8017b02:	065b      	lsls	r3, r3, #25
 8017b04:	f53f af7e 	bmi.w	8017a04 <_vfiprintf_r+0xf0>
 8017b08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017b0a:	e77d      	b.n	8017a08 <_vfiprintf_r+0xf4>
 8017b0c:	ab03      	add	r3, sp, #12
 8017b0e:	9300      	str	r3, [sp, #0]
 8017b10:	4622      	mov	r2, r4
 8017b12:	4b0a      	ldr	r3, [pc, #40]	; (8017b3c <_vfiprintf_r+0x228>)
 8017b14:	a904      	add	r1, sp, #16
 8017b16:	4630      	mov	r0, r6
 8017b18:	f7fb ff84 	bl	8013a24 <_printf_i>
 8017b1c:	e7ec      	b.n	8017af8 <_vfiprintf_r+0x1e4>
 8017b1e:	bf00      	nop
 8017b20:	08018a60 	.word	0x08018a60
 8017b24:	08018bac 	.word	0x08018bac
 8017b28:	08018a80 	.word	0x08018a80
 8017b2c:	08018a40 	.word	0x08018a40
 8017b30:	08018bb2 	.word	0x08018bb2
 8017b34:	08018bb6 	.word	0x08018bb6
 8017b38:	080134b9 	.word	0x080134b9
 8017b3c:	080178ef 	.word	0x080178ef

08017b40 <_scanf_chars>:
 8017b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017b44:	4615      	mov	r5, r2
 8017b46:	688a      	ldr	r2, [r1, #8]
 8017b48:	4680      	mov	r8, r0
 8017b4a:	460c      	mov	r4, r1
 8017b4c:	b932      	cbnz	r2, 8017b5c <_scanf_chars+0x1c>
 8017b4e:	698a      	ldr	r2, [r1, #24]
 8017b50:	2a00      	cmp	r2, #0
 8017b52:	bf14      	ite	ne
 8017b54:	f04f 32ff 	movne.w	r2, #4294967295
 8017b58:	2201      	moveq	r2, #1
 8017b5a:	608a      	str	r2, [r1, #8]
 8017b5c:	6822      	ldr	r2, [r4, #0]
 8017b5e:	06d1      	lsls	r1, r2, #27
 8017b60:	bf5f      	itttt	pl
 8017b62:	681a      	ldrpl	r2, [r3, #0]
 8017b64:	1d11      	addpl	r1, r2, #4
 8017b66:	6019      	strpl	r1, [r3, #0]
 8017b68:	6817      	ldrpl	r7, [r2, #0]
 8017b6a:	2600      	movs	r6, #0
 8017b6c:	69a3      	ldr	r3, [r4, #24]
 8017b6e:	b1db      	cbz	r3, 8017ba8 <_scanf_chars+0x68>
 8017b70:	2b01      	cmp	r3, #1
 8017b72:	d107      	bne.n	8017b84 <_scanf_chars+0x44>
 8017b74:	682b      	ldr	r3, [r5, #0]
 8017b76:	6962      	ldr	r2, [r4, #20]
 8017b78:	781b      	ldrb	r3, [r3, #0]
 8017b7a:	5cd3      	ldrb	r3, [r2, r3]
 8017b7c:	b9a3      	cbnz	r3, 8017ba8 <_scanf_chars+0x68>
 8017b7e:	2e00      	cmp	r6, #0
 8017b80:	d132      	bne.n	8017be8 <_scanf_chars+0xa8>
 8017b82:	e006      	b.n	8017b92 <_scanf_chars+0x52>
 8017b84:	2b02      	cmp	r3, #2
 8017b86:	d007      	beq.n	8017b98 <_scanf_chars+0x58>
 8017b88:	2e00      	cmp	r6, #0
 8017b8a:	d12d      	bne.n	8017be8 <_scanf_chars+0xa8>
 8017b8c:	69a3      	ldr	r3, [r4, #24]
 8017b8e:	2b01      	cmp	r3, #1
 8017b90:	d12a      	bne.n	8017be8 <_scanf_chars+0xa8>
 8017b92:	2001      	movs	r0, #1
 8017b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017b98:	f7fe fe32 	bl	8016800 <__locale_ctype_ptr>
 8017b9c:	682b      	ldr	r3, [r5, #0]
 8017b9e:	781b      	ldrb	r3, [r3, #0]
 8017ba0:	4418      	add	r0, r3
 8017ba2:	7843      	ldrb	r3, [r0, #1]
 8017ba4:	071b      	lsls	r3, r3, #28
 8017ba6:	d4ef      	bmi.n	8017b88 <_scanf_chars+0x48>
 8017ba8:	6823      	ldr	r3, [r4, #0]
 8017baa:	06da      	lsls	r2, r3, #27
 8017bac:	bf5e      	ittt	pl
 8017bae:	682b      	ldrpl	r3, [r5, #0]
 8017bb0:	781b      	ldrbpl	r3, [r3, #0]
 8017bb2:	703b      	strbpl	r3, [r7, #0]
 8017bb4:	682a      	ldr	r2, [r5, #0]
 8017bb6:	686b      	ldr	r3, [r5, #4]
 8017bb8:	f102 0201 	add.w	r2, r2, #1
 8017bbc:	602a      	str	r2, [r5, #0]
 8017bbe:	68a2      	ldr	r2, [r4, #8]
 8017bc0:	f103 33ff 	add.w	r3, r3, #4294967295
 8017bc4:	f102 32ff 	add.w	r2, r2, #4294967295
 8017bc8:	606b      	str	r3, [r5, #4]
 8017bca:	f106 0601 	add.w	r6, r6, #1
 8017bce:	bf58      	it	pl
 8017bd0:	3701      	addpl	r7, #1
 8017bd2:	60a2      	str	r2, [r4, #8]
 8017bd4:	b142      	cbz	r2, 8017be8 <_scanf_chars+0xa8>
 8017bd6:	2b00      	cmp	r3, #0
 8017bd8:	dcc8      	bgt.n	8017b6c <_scanf_chars+0x2c>
 8017bda:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017bde:	4629      	mov	r1, r5
 8017be0:	4640      	mov	r0, r8
 8017be2:	4798      	blx	r3
 8017be4:	2800      	cmp	r0, #0
 8017be6:	d0c1      	beq.n	8017b6c <_scanf_chars+0x2c>
 8017be8:	6823      	ldr	r3, [r4, #0]
 8017bea:	f013 0310 	ands.w	r3, r3, #16
 8017bee:	d105      	bne.n	8017bfc <_scanf_chars+0xbc>
 8017bf0:	68e2      	ldr	r2, [r4, #12]
 8017bf2:	3201      	adds	r2, #1
 8017bf4:	60e2      	str	r2, [r4, #12]
 8017bf6:	69a2      	ldr	r2, [r4, #24]
 8017bf8:	b102      	cbz	r2, 8017bfc <_scanf_chars+0xbc>
 8017bfa:	703b      	strb	r3, [r7, #0]
 8017bfc:	6923      	ldr	r3, [r4, #16]
 8017bfe:	441e      	add	r6, r3
 8017c00:	6126      	str	r6, [r4, #16]
 8017c02:	2000      	movs	r0, #0
 8017c04:	e7c6      	b.n	8017b94 <_scanf_chars+0x54>
	...

08017c08 <_scanf_i>:
 8017c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c0c:	469a      	mov	sl, r3
 8017c0e:	4b74      	ldr	r3, [pc, #464]	; (8017de0 <_scanf_i+0x1d8>)
 8017c10:	460c      	mov	r4, r1
 8017c12:	4683      	mov	fp, r0
 8017c14:	4616      	mov	r6, r2
 8017c16:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8017c1a:	b087      	sub	sp, #28
 8017c1c:	ab03      	add	r3, sp, #12
 8017c1e:	68a7      	ldr	r7, [r4, #8]
 8017c20:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8017c24:	4b6f      	ldr	r3, [pc, #444]	; (8017de4 <_scanf_i+0x1dc>)
 8017c26:	69a1      	ldr	r1, [r4, #24]
 8017c28:	4a6f      	ldr	r2, [pc, #444]	; (8017de8 <_scanf_i+0x1e0>)
 8017c2a:	2903      	cmp	r1, #3
 8017c2c:	bf08      	it	eq
 8017c2e:	461a      	moveq	r2, r3
 8017c30:	1e7b      	subs	r3, r7, #1
 8017c32:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8017c36:	bf84      	itt	hi
 8017c38:	f240 135d 	movwhi	r3, #349	; 0x15d
 8017c3c:	60a3      	strhi	r3, [r4, #8]
 8017c3e:	6823      	ldr	r3, [r4, #0]
 8017c40:	9200      	str	r2, [sp, #0]
 8017c42:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8017c46:	bf88      	it	hi
 8017c48:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8017c4c:	f104 091c 	add.w	r9, r4, #28
 8017c50:	6023      	str	r3, [r4, #0]
 8017c52:	bf8c      	ite	hi
 8017c54:	197f      	addhi	r7, r7, r5
 8017c56:	2700      	movls	r7, #0
 8017c58:	464b      	mov	r3, r9
 8017c5a:	f04f 0800 	mov.w	r8, #0
 8017c5e:	9301      	str	r3, [sp, #4]
 8017c60:	6831      	ldr	r1, [r6, #0]
 8017c62:	ab03      	add	r3, sp, #12
 8017c64:	2202      	movs	r2, #2
 8017c66:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8017c6a:	7809      	ldrb	r1, [r1, #0]
 8017c6c:	f7e8 fad0 	bl	8000210 <memchr>
 8017c70:	9b01      	ldr	r3, [sp, #4]
 8017c72:	b330      	cbz	r0, 8017cc2 <_scanf_i+0xba>
 8017c74:	f1b8 0f01 	cmp.w	r8, #1
 8017c78:	d15a      	bne.n	8017d30 <_scanf_i+0x128>
 8017c7a:	6862      	ldr	r2, [r4, #4]
 8017c7c:	b92a      	cbnz	r2, 8017c8a <_scanf_i+0x82>
 8017c7e:	6822      	ldr	r2, [r4, #0]
 8017c80:	2108      	movs	r1, #8
 8017c82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8017c86:	6061      	str	r1, [r4, #4]
 8017c88:	6022      	str	r2, [r4, #0]
 8017c8a:	6822      	ldr	r2, [r4, #0]
 8017c8c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8017c90:	6022      	str	r2, [r4, #0]
 8017c92:	68a2      	ldr	r2, [r4, #8]
 8017c94:	1e51      	subs	r1, r2, #1
 8017c96:	60a1      	str	r1, [r4, #8]
 8017c98:	b19a      	cbz	r2, 8017cc2 <_scanf_i+0xba>
 8017c9a:	6832      	ldr	r2, [r6, #0]
 8017c9c:	1c51      	adds	r1, r2, #1
 8017c9e:	6031      	str	r1, [r6, #0]
 8017ca0:	7812      	ldrb	r2, [r2, #0]
 8017ca2:	701a      	strb	r2, [r3, #0]
 8017ca4:	1c5d      	adds	r5, r3, #1
 8017ca6:	6873      	ldr	r3, [r6, #4]
 8017ca8:	3b01      	subs	r3, #1
 8017caa:	2b00      	cmp	r3, #0
 8017cac:	6073      	str	r3, [r6, #4]
 8017cae:	dc07      	bgt.n	8017cc0 <_scanf_i+0xb8>
 8017cb0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017cb4:	4631      	mov	r1, r6
 8017cb6:	4658      	mov	r0, fp
 8017cb8:	4798      	blx	r3
 8017cba:	2800      	cmp	r0, #0
 8017cbc:	f040 8086 	bne.w	8017dcc <_scanf_i+0x1c4>
 8017cc0:	462b      	mov	r3, r5
 8017cc2:	f108 0801 	add.w	r8, r8, #1
 8017cc6:	f1b8 0f03 	cmp.w	r8, #3
 8017cca:	d1c8      	bne.n	8017c5e <_scanf_i+0x56>
 8017ccc:	6862      	ldr	r2, [r4, #4]
 8017cce:	b90a      	cbnz	r2, 8017cd4 <_scanf_i+0xcc>
 8017cd0:	220a      	movs	r2, #10
 8017cd2:	6062      	str	r2, [r4, #4]
 8017cd4:	6862      	ldr	r2, [r4, #4]
 8017cd6:	4945      	ldr	r1, [pc, #276]	; (8017dec <_scanf_i+0x1e4>)
 8017cd8:	6960      	ldr	r0, [r4, #20]
 8017cda:	9301      	str	r3, [sp, #4]
 8017cdc:	1a89      	subs	r1, r1, r2
 8017cde:	f000 f8df 	bl	8017ea0 <__sccl>
 8017ce2:	9b01      	ldr	r3, [sp, #4]
 8017ce4:	f04f 0800 	mov.w	r8, #0
 8017ce8:	461d      	mov	r5, r3
 8017cea:	68a3      	ldr	r3, [r4, #8]
 8017cec:	6822      	ldr	r2, [r4, #0]
 8017cee:	2b00      	cmp	r3, #0
 8017cf0:	d03a      	beq.n	8017d68 <_scanf_i+0x160>
 8017cf2:	6831      	ldr	r1, [r6, #0]
 8017cf4:	6960      	ldr	r0, [r4, #20]
 8017cf6:	f891 c000 	ldrb.w	ip, [r1]
 8017cfa:	f810 000c 	ldrb.w	r0, [r0, ip]
 8017cfe:	2800      	cmp	r0, #0
 8017d00:	d032      	beq.n	8017d68 <_scanf_i+0x160>
 8017d02:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8017d06:	d121      	bne.n	8017d4c <_scanf_i+0x144>
 8017d08:	0510      	lsls	r0, r2, #20
 8017d0a:	d51f      	bpl.n	8017d4c <_scanf_i+0x144>
 8017d0c:	f108 0801 	add.w	r8, r8, #1
 8017d10:	b117      	cbz	r7, 8017d18 <_scanf_i+0x110>
 8017d12:	3301      	adds	r3, #1
 8017d14:	3f01      	subs	r7, #1
 8017d16:	60a3      	str	r3, [r4, #8]
 8017d18:	6873      	ldr	r3, [r6, #4]
 8017d1a:	3b01      	subs	r3, #1
 8017d1c:	2b00      	cmp	r3, #0
 8017d1e:	6073      	str	r3, [r6, #4]
 8017d20:	dd1b      	ble.n	8017d5a <_scanf_i+0x152>
 8017d22:	6833      	ldr	r3, [r6, #0]
 8017d24:	3301      	adds	r3, #1
 8017d26:	6033      	str	r3, [r6, #0]
 8017d28:	68a3      	ldr	r3, [r4, #8]
 8017d2a:	3b01      	subs	r3, #1
 8017d2c:	60a3      	str	r3, [r4, #8]
 8017d2e:	e7dc      	b.n	8017cea <_scanf_i+0xe2>
 8017d30:	f1b8 0f02 	cmp.w	r8, #2
 8017d34:	d1ad      	bne.n	8017c92 <_scanf_i+0x8a>
 8017d36:	6822      	ldr	r2, [r4, #0]
 8017d38:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8017d3c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8017d40:	d1bf      	bne.n	8017cc2 <_scanf_i+0xba>
 8017d42:	2110      	movs	r1, #16
 8017d44:	6061      	str	r1, [r4, #4]
 8017d46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8017d4a:	e7a1      	b.n	8017c90 <_scanf_i+0x88>
 8017d4c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8017d50:	6022      	str	r2, [r4, #0]
 8017d52:	780b      	ldrb	r3, [r1, #0]
 8017d54:	702b      	strb	r3, [r5, #0]
 8017d56:	3501      	adds	r5, #1
 8017d58:	e7de      	b.n	8017d18 <_scanf_i+0x110>
 8017d5a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017d5e:	4631      	mov	r1, r6
 8017d60:	4658      	mov	r0, fp
 8017d62:	4798      	blx	r3
 8017d64:	2800      	cmp	r0, #0
 8017d66:	d0df      	beq.n	8017d28 <_scanf_i+0x120>
 8017d68:	6823      	ldr	r3, [r4, #0]
 8017d6a:	05d9      	lsls	r1, r3, #23
 8017d6c:	d50c      	bpl.n	8017d88 <_scanf_i+0x180>
 8017d6e:	454d      	cmp	r5, r9
 8017d70:	d908      	bls.n	8017d84 <_scanf_i+0x17c>
 8017d72:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8017d76:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017d7a:	4632      	mov	r2, r6
 8017d7c:	4658      	mov	r0, fp
 8017d7e:	4798      	blx	r3
 8017d80:	1e6f      	subs	r7, r5, #1
 8017d82:	463d      	mov	r5, r7
 8017d84:	454d      	cmp	r5, r9
 8017d86:	d029      	beq.n	8017ddc <_scanf_i+0x1d4>
 8017d88:	6822      	ldr	r2, [r4, #0]
 8017d8a:	f012 0210 	ands.w	r2, r2, #16
 8017d8e:	d113      	bne.n	8017db8 <_scanf_i+0x1b0>
 8017d90:	702a      	strb	r2, [r5, #0]
 8017d92:	6863      	ldr	r3, [r4, #4]
 8017d94:	9e00      	ldr	r6, [sp, #0]
 8017d96:	4649      	mov	r1, r9
 8017d98:	4658      	mov	r0, fp
 8017d9a:	47b0      	blx	r6
 8017d9c:	f8da 3000 	ldr.w	r3, [sl]
 8017da0:	6821      	ldr	r1, [r4, #0]
 8017da2:	1d1a      	adds	r2, r3, #4
 8017da4:	f8ca 2000 	str.w	r2, [sl]
 8017da8:	f011 0f20 	tst.w	r1, #32
 8017dac:	681b      	ldr	r3, [r3, #0]
 8017dae:	d010      	beq.n	8017dd2 <_scanf_i+0x1ca>
 8017db0:	6018      	str	r0, [r3, #0]
 8017db2:	68e3      	ldr	r3, [r4, #12]
 8017db4:	3301      	adds	r3, #1
 8017db6:	60e3      	str	r3, [r4, #12]
 8017db8:	eba5 0509 	sub.w	r5, r5, r9
 8017dbc:	44a8      	add	r8, r5
 8017dbe:	6925      	ldr	r5, [r4, #16]
 8017dc0:	4445      	add	r5, r8
 8017dc2:	6125      	str	r5, [r4, #16]
 8017dc4:	2000      	movs	r0, #0
 8017dc6:	b007      	add	sp, #28
 8017dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017dcc:	f04f 0800 	mov.w	r8, #0
 8017dd0:	e7ca      	b.n	8017d68 <_scanf_i+0x160>
 8017dd2:	07ca      	lsls	r2, r1, #31
 8017dd4:	bf4c      	ite	mi
 8017dd6:	8018      	strhmi	r0, [r3, #0]
 8017dd8:	6018      	strpl	r0, [r3, #0]
 8017dda:	e7ea      	b.n	8017db2 <_scanf_i+0x1aa>
 8017ddc:	2001      	movs	r0, #1
 8017dde:	e7f2      	b.n	8017dc6 <_scanf_i+0x1be>
 8017de0:	08018704 	.word	0x08018704
 8017de4:	08015009 	.word	0x08015009
 8017de8:	0801801d 	.word	0x0801801d
 8017dec:	08018bcd 	.word	0x08018bcd

08017df0 <_putc_r>:
 8017df0:	b570      	push	{r4, r5, r6, lr}
 8017df2:	460d      	mov	r5, r1
 8017df4:	4614      	mov	r4, r2
 8017df6:	4606      	mov	r6, r0
 8017df8:	b118      	cbz	r0, 8017e02 <_putc_r+0x12>
 8017dfa:	6983      	ldr	r3, [r0, #24]
 8017dfc:	b90b      	cbnz	r3, 8017e02 <_putc_r+0x12>
 8017dfe:	f7fe f94b 	bl	8016098 <__sinit>
 8017e02:	4b13      	ldr	r3, [pc, #76]	; (8017e50 <_putc_r+0x60>)
 8017e04:	429c      	cmp	r4, r3
 8017e06:	d112      	bne.n	8017e2e <_putc_r+0x3e>
 8017e08:	6874      	ldr	r4, [r6, #4]
 8017e0a:	68a3      	ldr	r3, [r4, #8]
 8017e0c:	3b01      	subs	r3, #1
 8017e0e:	2b00      	cmp	r3, #0
 8017e10:	60a3      	str	r3, [r4, #8]
 8017e12:	da16      	bge.n	8017e42 <_putc_r+0x52>
 8017e14:	69a2      	ldr	r2, [r4, #24]
 8017e16:	4293      	cmp	r3, r2
 8017e18:	db02      	blt.n	8017e20 <_putc_r+0x30>
 8017e1a:	b2eb      	uxtb	r3, r5
 8017e1c:	2b0a      	cmp	r3, #10
 8017e1e:	d110      	bne.n	8017e42 <_putc_r+0x52>
 8017e20:	4622      	mov	r2, r4
 8017e22:	4629      	mov	r1, r5
 8017e24:	4630      	mov	r0, r6
 8017e26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017e2a:	f7fd b91f 	b.w	801506c <__swbuf_r>
 8017e2e:	4b09      	ldr	r3, [pc, #36]	; (8017e54 <_putc_r+0x64>)
 8017e30:	429c      	cmp	r4, r3
 8017e32:	d101      	bne.n	8017e38 <_putc_r+0x48>
 8017e34:	68b4      	ldr	r4, [r6, #8]
 8017e36:	e7e8      	b.n	8017e0a <_putc_r+0x1a>
 8017e38:	4b07      	ldr	r3, [pc, #28]	; (8017e58 <_putc_r+0x68>)
 8017e3a:	429c      	cmp	r4, r3
 8017e3c:	bf08      	it	eq
 8017e3e:	68f4      	ldreq	r4, [r6, #12]
 8017e40:	e7e3      	b.n	8017e0a <_putc_r+0x1a>
 8017e42:	6823      	ldr	r3, [r4, #0]
 8017e44:	1c5a      	adds	r2, r3, #1
 8017e46:	6022      	str	r2, [r4, #0]
 8017e48:	701d      	strb	r5, [r3, #0]
 8017e4a:	b2e8      	uxtb	r0, r5
 8017e4c:	bd70      	pop	{r4, r5, r6, pc}
 8017e4e:	bf00      	nop
 8017e50:	08018a60 	.word	0x08018a60
 8017e54:	08018a80 	.word	0x08018a80
 8017e58:	08018a40 	.word	0x08018a40

08017e5c <_read_r>:
 8017e5c:	b538      	push	{r3, r4, r5, lr}
 8017e5e:	4c07      	ldr	r4, [pc, #28]	; (8017e7c <_read_r+0x20>)
 8017e60:	4605      	mov	r5, r0
 8017e62:	4608      	mov	r0, r1
 8017e64:	4611      	mov	r1, r2
 8017e66:	2200      	movs	r2, #0
 8017e68:	6022      	str	r2, [r4, #0]
 8017e6a:	461a      	mov	r2, r3
 8017e6c:	f7ee f8aa 	bl	8005fc4 <_read>
 8017e70:	1c43      	adds	r3, r0, #1
 8017e72:	d102      	bne.n	8017e7a <_read_r+0x1e>
 8017e74:	6823      	ldr	r3, [r4, #0]
 8017e76:	b103      	cbz	r3, 8017e7a <_read_r+0x1e>
 8017e78:	602b      	str	r3, [r5, #0]
 8017e7a:	bd38      	pop	{r3, r4, r5, pc}
 8017e7c:	20037fbc 	.word	0x20037fbc

08017e80 <_sbrk_r>:
 8017e80:	b538      	push	{r3, r4, r5, lr}
 8017e82:	4c06      	ldr	r4, [pc, #24]	; (8017e9c <_sbrk_r+0x1c>)
 8017e84:	2300      	movs	r3, #0
 8017e86:	4605      	mov	r5, r0
 8017e88:	4608      	mov	r0, r1
 8017e8a:	6023      	str	r3, [r4, #0]
 8017e8c:	f7ee f8ec 	bl	8006068 <_sbrk>
 8017e90:	1c43      	adds	r3, r0, #1
 8017e92:	d102      	bne.n	8017e9a <_sbrk_r+0x1a>
 8017e94:	6823      	ldr	r3, [r4, #0]
 8017e96:	b103      	cbz	r3, 8017e9a <_sbrk_r+0x1a>
 8017e98:	602b      	str	r3, [r5, #0]
 8017e9a:	bd38      	pop	{r3, r4, r5, pc}
 8017e9c:	20037fbc 	.word	0x20037fbc

08017ea0 <__sccl>:
 8017ea0:	b570      	push	{r4, r5, r6, lr}
 8017ea2:	780b      	ldrb	r3, [r1, #0]
 8017ea4:	2b5e      	cmp	r3, #94	; 0x5e
 8017ea6:	bf13      	iteet	ne
 8017ea8:	1c4a      	addne	r2, r1, #1
 8017eaa:	1c8a      	addeq	r2, r1, #2
 8017eac:	784b      	ldrbeq	r3, [r1, #1]
 8017eae:	2100      	movne	r1, #0
 8017eb0:	bf08      	it	eq
 8017eb2:	2101      	moveq	r1, #1
 8017eb4:	1e44      	subs	r4, r0, #1
 8017eb6:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8017eba:	f804 1f01 	strb.w	r1, [r4, #1]!
 8017ebe:	42ac      	cmp	r4, r5
 8017ec0:	d1fb      	bne.n	8017eba <__sccl+0x1a>
 8017ec2:	b913      	cbnz	r3, 8017eca <__sccl+0x2a>
 8017ec4:	3a01      	subs	r2, #1
 8017ec6:	4610      	mov	r0, r2
 8017ec8:	bd70      	pop	{r4, r5, r6, pc}
 8017eca:	f081 0401 	eor.w	r4, r1, #1
 8017ece:	54c4      	strb	r4, [r0, r3]
 8017ed0:	1c51      	adds	r1, r2, #1
 8017ed2:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 8017ed6:	2d2d      	cmp	r5, #45	; 0x2d
 8017ed8:	f101 36ff 	add.w	r6, r1, #4294967295
 8017edc:	460a      	mov	r2, r1
 8017ede:	d006      	beq.n	8017eee <__sccl+0x4e>
 8017ee0:	2d5d      	cmp	r5, #93	; 0x5d
 8017ee2:	d0f0      	beq.n	8017ec6 <__sccl+0x26>
 8017ee4:	b90d      	cbnz	r5, 8017eea <__sccl+0x4a>
 8017ee6:	4632      	mov	r2, r6
 8017ee8:	e7ed      	b.n	8017ec6 <__sccl+0x26>
 8017eea:	462b      	mov	r3, r5
 8017eec:	e7ef      	b.n	8017ece <__sccl+0x2e>
 8017eee:	780e      	ldrb	r6, [r1, #0]
 8017ef0:	2e5d      	cmp	r6, #93	; 0x5d
 8017ef2:	d0fa      	beq.n	8017eea <__sccl+0x4a>
 8017ef4:	42b3      	cmp	r3, r6
 8017ef6:	dcf8      	bgt.n	8017eea <__sccl+0x4a>
 8017ef8:	3301      	adds	r3, #1
 8017efa:	429e      	cmp	r6, r3
 8017efc:	54c4      	strb	r4, [r0, r3]
 8017efe:	dcfb      	bgt.n	8017ef8 <__sccl+0x58>
 8017f00:	3102      	adds	r1, #2
 8017f02:	e7e6      	b.n	8017ed2 <__sccl+0x32>

08017f04 <strncmp>:
 8017f04:	b510      	push	{r4, lr}
 8017f06:	b16a      	cbz	r2, 8017f24 <strncmp+0x20>
 8017f08:	3901      	subs	r1, #1
 8017f0a:	1884      	adds	r4, r0, r2
 8017f0c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8017f10:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8017f14:	4293      	cmp	r3, r2
 8017f16:	d103      	bne.n	8017f20 <strncmp+0x1c>
 8017f18:	42a0      	cmp	r0, r4
 8017f1a:	d001      	beq.n	8017f20 <strncmp+0x1c>
 8017f1c:	2b00      	cmp	r3, #0
 8017f1e:	d1f5      	bne.n	8017f0c <strncmp+0x8>
 8017f20:	1a98      	subs	r0, r3, r2
 8017f22:	bd10      	pop	{r4, pc}
 8017f24:	4610      	mov	r0, r2
 8017f26:	e7fc      	b.n	8017f22 <strncmp+0x1e>

08017f28 <_strtoul_l.isra.0>:
 8017f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017f2c:	4680      	mov	r8, r0
 8017f2e:	4689      	mov	r9, r1
 8017f30:	4692      	mov	sl, r2
 8017f32:	461e      	mov	r6, r3
 8017f34:	460f      	mov	r7, r1
 8017f36:	463d      	mov	r5, r7
 8017f38:	9808      	ldr	r0, [sp, #32]
 8017f3a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017f3e:	f7fe fc5b 	bl	80167f8 <__locale_ctype_ptr_l>
 8017f42:	4420      	add	r0, r4
 8017f44:	7843      	ldrb	r3, [r0, #1]
 8017f46:	f013 0308 	ands.w	r3, r3, #8
 8017f4a:	d130      	bne.n	8017fae <_strtoul_l.isra.0+0x86>
 8017f4c:	2c2d      	cmp	r4, #45	; 0x2d
 8017f4e:	d130      	bne.n	8017fb2 <_strtoul_l.isra.0+0x8a>
 8017f50:	787c      	ldrb	r4, [r7, #1]
 8017f52:	1cbd      	adds	r5, r7, #2
 8017f54:	2101      	movs	r1, #1
 8017f56:	2e00      	cmp	r6, #0
 8017f58:	d05c      	beq.n	8018014 <_strtoul_l.isra.0+0xec>
 8017f5a:	2e10      	cmp	r6, #16
 8017f5c:	d109      	bne.n	8017f72 <_strtoul_l.isra.0+0x4a>
 8017f5e:	2c30      	cmp	r4, #48	; 0x30
 8017f60:	d107      	bne.n	8017f72 <_strtoul_l.isra.0+0x4a>
 8017f62:	782b      	ldrb	r3, [r5, #0]
 8017f64:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017f68:	2b58      	cmp	r3, #88	; 0x58
 8017f6a:	d14e      	bne.n	801800a <_strtoul_l.isra.0+0xe2>
 8017f6c:	786c      	ldrb	r4, [r5, #1]
 8017f6e:	2610      	movs	r6, #16
 8017f70:	3502      	adds	r5, #2
 8017f72:	f04f 32ff 	mov.w	r2, #4294967295
 8017f76:	2300      	movs	r3, #0
 8017f78:	fbb2 f2f6 	udiv	r2, r2, r6
 8017f7c:	fb06 fc02 	mul.w	ip, r6, r2
 8017f80:	ea6f 0c0c 	mvn.w	ip, ip
 8017f84:	4618      	mov	r0, r3
 8017f86:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8017f8a:	2f09      	cmp	r7, #9
 8017f8c:	d817      	bhi.n	8017fbe <_strtoul_l.isra.0+0x96>
 8017f8e:	463c      	mov	r4, r7
 8017f90:	42a6      	cmp	r6, r4
 8017f92:	dd23      	ble.n	8017fdc <_strtoul_l.isra.0+0xb4>
 8017f94:	2b00      	cmp	r3, #0
 8017f96:	db1e      	blt.n	8017fd6 <_strtoul_l.isra.0+0xae>
 8017f98:	4282      	cmp	r2, r0
 8017f9a:	d31c      	bcc.n	8017fd6 <_strtoul_l.isra.0+0xae>
 8017f9c:	d101      	bne.n	8017fa2 <_strtoul_l.isra.0+0x7a>
 8017f9e:	45a4      	cmp	ip, r4
 8017fa0:	db19      	blt.n	8017fd6 <_strtoul_l.isra.0+0xae>
 8017fa2:	fb00 4006 	mla	r0, r0, r6, r4
 8017fa6:	2301      	movs	r3, #1
 8017fa8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017fac:	e7eb      	b.n	8017f86 <_strtoul_l.isra.0+0x5e>
 8017fae:	462f      	mov	r7, r5
 8017fb0:	e7c1      	b.n	8017f36 <_strtoul_l.isra.0+0xe>
 8017fb2:	2c2b      	cmp	r4, #43	; 0x2b
 8017fb4:	bf04      	itt	eq
 8017fb6:	1cbd      	addeq	r5, r7, #2
 8017fb8:	787c      	ldrbeq	r4, [r7, #1]
 8017fba:	4619      	mov	r1, r3
 8017fbc:	e7cb      	b.n	8017f56 <_strtoul_l.isra.0+0x2e>
 8017fbe:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8017fc2:	2f19      	cmp	r7, #25
 8017fc4:	d801      	bhi.n	8017fca <_strtoul_l.isra.0+0xa2>
 8017fc6:	3c37      	subs	r4, #55	; 0x37
 8017fc8:	e7e2      	b.n	8017f90 <_strtoul_l.isra.0+0x68>
 8017fca:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8017fce:	2f19      	cmp	r7, #25
 8017fd0:	d804      	bhi.n	8017fdc <_strtoul_l.isra.0+0xb4>
 8017fd2:	3c57      	subs	r4, #87	; 0x57
 8017fd4:	e7dc      	b.n	8017f90 <_strtoul_l.isra.0+0x68>
 8017fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8017fda:	e7e5      	b.n	8017fa8 <_strtoul_l.isra.0+0x80>
 8017fdc:	2b00      	cmp	r3, #0
 8017fde:	da09      	bge.n	8017ff4 <_strtoul_l.isra.0+0xcc>
 8017fe0:	2322      	movs	r3, #34	; 0x22
 8017fe2:	f8c8 3000 	str.w	r3, [r8]
 8017fe6:	f04f 30ff 	mov.w	r0, #4294967295
 8017fea:	f1ba 0f00 	cmp.w	sl, #0
 8017fee:	d107      	bne.n	8018000 <_strtoul_l.isra.0+0xd8>
 8017ff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017ff4:	b101      	cbz	r1, 8017ff8 <_strtoul_l.isra.0+0xd0>
 8017ff6:	4240      	negs	r0, r0
 8017ff8:	f1ba 0f00 	cmp.w	sl, #0
 8017ffc:	d0f8      	beq.n	8017ff0 <_strtoul_l.isra.0+0xc8>
 8017ffe:	b10b      	cbz	r3, 8018004 <_strtoul_l.isra.0+0xdc>
 8018000:	f105 39ff 	add.w	r9, r5, #4294967295
 8018004:	f8ca 9000 	str.w	r9, [sl]
 8018008:	e7f2      	b.n	8017ff0 <_strtoul_l.isra.0+0xc8>
 801800a:	2430      	movs	r4, #48	; 0x30
 801800c:	2e00      	cmp	r6, #0
 801800e:	d1b0      	bne.n	8017f72 <_strtoul_l.isra.0+0x4a>
 8018010:	2608      	movs	r6, #8
 8018012:	e7ae      	b.n	8017f72 <_strtoul_l.isra.0+0x4a>
 8018014:	2c30      	cmp	r4, #48	; 0x30
 8018016:	d0a4      	beq.n	8017f62 <_strtoul_l.isra.0+0x3a>
 8018018:	260a      	movs	r6, #10
 801801a:	e7aa      	b.n	8017f72 <_strtoul_l.isra.0+0x4a>

0801801c <_strtoul_r>:
 801801c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801801e:	4c06      	ldr	r4, [pc, #24]	; (8018038 <_strtoul_r+0x1c>)
 8018020:	4d06      	ldr	r5, [pc, #24]	; (801803c <_strtoul_r+0x20>)
 8018022:	6824      	ldr	r4, [r4, #0]
 8018024:	6a24      	ldr	r4, [r4, #32]
 8018026:	2c00      	cmp	r4, #0
 8018028:	bf08      	it	eq
 801802a:	462c      	moveq	r4, r5
 801802c:	9400      	str	r4, [sp, #0]
 801802e:	f7ff ff7b 	bl	8017f28 <_strtoul_l.isra.0>
 8018032:	b003      	add	sp, #12
 8018034:	bd30      	pop	{r4, r5, pc}
 8018036:	bf00      	nop
 8018038:	2000000c 	.word	0x2000000c
 801803c:	20000070 	.word	0x20000070

08018040 <__submore>:
 8018040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018044:	460c      	mov	r4, r1
 8018046:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8018048:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801804c:	4299      	cmp	r1, r3
 801804e:	d11d      	bne.n	801808c <__submore+0x4c>
 8018050:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8018054:	f7ff f8de 	bl	8017214 <_malloc_r>
 8018058:	b918      	cbnz	r0, 8018062 <__submore+0x22>
 801805a:	f04f 30ff 	mov.w	r0, #4294967295
 801805e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018062:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018066:	63a3      	str	r3, [r4, #56]	; 0x38
 8018068:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801806c:	6360      	str	r0, [r4, #52]	; 0x34
 801806e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8018072:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8018076:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801807a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801807e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8018082:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8018086:	6020      	str	r0, [r4, #0]
 8018088:	2000      	movs	r0, #0
 801808a:	e7e8      	b.n	801805e <__submore+0x1e>
 801808c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801808e:	0077      	lsls	r7, r6, #1
 8018090:	463a      	mov	r2, r7
 8018092:	f000 f85a 	bl	801814a <_realloc_r>
 8018096:	4605      	mov	r5, r0
 8018098:	2800      	cmp	r0, #0
 801809a:	d0de      	beq.n	801805a <__submore+0x1a>
 801809c:	eb00 0806 	add.w	r8, r0, r6
 80180a0:	4601      	mov	r1, r0
 80180a2:	4632      	mov	r2, r6
 80180a4:	4640      	mov	r0, r8
 80180a6:	f7fb f95f 	bl	8013368 <memcpy>
 80180aa:	f8c4 8000 	str.w	r8, [r4]
 80180ae:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80180b2:	e7e9      	b.n	8018088 <__submore+0x48>

080180b4 <__ascii_wctomb>:
 80180b4:	b149      	cbz	r1, 80180ca <__ascii_wctomb+0x16>
 80180b6:	2aff      	cmp	r2, #255	; 0xff
 80180b8:	bf85      	ittet	hi
 80180ba:	238a      	movhi	r3, #138	; 0x8a
 80180bc:	6003      	strhi	r3, [r0, #0]
 80180be:	700a      	strbls	r2, [r1, #0]
 80180c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80180c4:	bf98      	it	ls
 80180c6:	2001      	movls	r0, #1
 80180c8:	4770      	bx	lr
 80180ca:	4608      	mov	r0, r1
 80180cc:	4770      	bx	lr
	...

080180d0 <_fstat_r>:
 80180d0:	b538      	push	{r3, r4, r5, lr}
 80180d2:	4c07      	ldr	r4, [pc, #28]	; (80180f0 <_fstat_r+0x20>)
 80180d4:	2300      	movs	r3, #0
 80180d6:	4605      	mov	r5, r0
 80180d8:	4608      	mov	r0, r1
 80180da:	4611      	mov	r1, r2
 80180dc:	6023      	str	r3, [r4, #0]
 80180de:	f7ed ff9a 	bl	8006016 <_fstat>
 80180e2:	1c43      	adds	r3, r0, #1
 80180e4:	d102      	bne.n	80180ec <_fstat_r+0x1c>
 80180e6:	6823      	ldr	r3, [r4, #0]
 80180e8:	b103      	cbz	r3, 80180ec <_fstat_r+0x1c>
 80180ea:	602b      	str	r3, [r5, #0]
 80180ec:	bd38      	pop	{r3, r4, r5, pc}
 80180ee:	bf00      	nop
 80180f0:	20037fbc 	.word	0x20037fbc

080180f4 <_isatty_r>:
 80180f4:	b538      	push	{r3, r4, r5, lr}
 80180f6:	4c06      	ldr	r4, [pc, #24]	; (8018110 <_isatty_r+0x1c>)
 80180f8:	2300      	movs	r3, #0
 80180fa:	4605      	mov	r5, r0
 80180fc:	4608      	mov	r0, r1
 80180fe:	6023      	str	r3, [r4, #0]
 8018100:	f7ed ff99 	bl	8006036 <_isatty>
 8018104:	1c43      	adds	r3, r0, #1
 8018106:	d102      	bne.n	801810e <_isatty_r+0x1a>
 8018108:	6823      	ldr	r3, [r4, #0]
 801810a:	b103      	cbz	r3, 801810e <_isatty_r+0x1a>
 801810c:	602b      	str	r3, [r5, #0]
 801810e:	bd38      	pop	{r3, r4, r5, pc}
 8018110:	20037fbc 	.word	0x20037fbc

08018114 <memmove>:
 8018114:	4288      	cmp	r0, r1
 8018116:	b510      	push	{r4, lr}
 8018118:	eb01 0302 	add.w	r3, r1, r2
 801811c:	d807      	bhi.n	801812e <memmove+0x1a>
 801811e:	1e42      	subs	r2, r0, #1
 8018120:	4299      	cmp	r1, r3
 8018122:	d00a      	beq.n	801813a <memmove+0x26>
 8018124:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018128:	f802 4f01 	strb.w	r4, [r2, #1]!
 801812c:	e7f8      	b.n	8018120 <memmove+0xc>
 801812e:	4283      	cmp	r3, r0
 8018130:	d9f5      	bls.n	801811e <memmove+0xa>
 8018132:	1881      	adds	r1, r0, r2
 8018134:	1ad2      	subs	r2, r2, r3
 8018136:	42d3      	cmn	r3, r2
 8018138:	d100      	bne.n	801813c <memmove+0x28>
 801813a:	bd10      	pop	{r4, pc}
 801813c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018140:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8018144:	e7f7      	b.n	8018136 <memmove+0x22>

08018146 <__malloc_lock>:
 8018146:	4770      	bx	lr

08018148 <__malloc_unlock>:
 8018148:	4770      	bx	lr

0801814a <_realloc_r>:
 801814a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801814c:	4607      	mov	r7, r0
 801814e:	4614      	mov	r4, r2
 8018150:	460e      	mov	r6, r1
 8018152:	b921      	cbnz	r1, 801815e <_realloc_r+0x14>
 8018154:	4611      	mov	r1, r2
 8018156:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801815a:	f7ff b85b 	b.w	8017214 <_malloc_r>
 801815e:	b922      	cbnz	r2, 801816a <_realloc_r+0x20>
 8018160:	f7ff f80a 	bl	8017178 <_free_r>
 8018164:	4625      	mov	r5, r4
 8018166:	4628      	mov	r0, r5
 8018168:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801816a:	f000 f814 	bl	8018196 <_malloc_usable_size_r>
 801816e:	42a0      	cmp	r0, r4
 8018170:	d20f      	bcs.n	8018192 <_realloc_r+0x48>
 8018172:	4621      	mov	r1, r4
 8018174:	4638      	mov	r0, r7
 8018176:	f7ff f84d 	bl	8017214 <_malloc_r>
 801817a:	4605      	mov	r5, r0
 801817c:	2800      	cmp	r0, #0
 801817e:	d0f2      	beq.n	8018166 <_realloc_r+0x1c>
 8018180:	4631      	mov	r1, r6
 8018182:	4622      	mov	r2, r4
 8018184:	f7fb f8f0 	bl	8013368 <memcpy>
 8018188:	4631      	mov	r1, r6
 801818a:	4638      	mov	r0, r7
 801818c:	f7fe fff4 	bl	8017178 <_free_r>
 8018190:	e7e9      	b.n	8018166 <_realloc_r+0x1c>
 8018192:	4635      	mov	r5, r6
 8018194:	e7e7      	b.n	8018166 <_realloc_r+0x1c>

08018196 <_malloc_usable_size_r>:
 8018196:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801819a:	1f18      	subs	r0, r3, #4
 801819c:	2b00      	cmp	r3, #0
 801819e:	bfbc      	itt	lt
 80181a0:	580b      	ldrlt	r3, [r1, r0]
 80181a2:	18c0      	addlt	r0, r0, r3
 80181a4:	4770      	bx	lr
	...

080181a8 <_init>:
 80181a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80181aa:	bf00      	nop
 80181ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80181ae:	bc08      	pop	{r3}
 80181b0:	469e      	mov	lr, r3
 80181b2:	4770      	bx	lr

080181b4 <_fini>:
 80181b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80181b6:	bf00      	nop
 80181b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80181ba:	bc08      	pop	{r3}
 80181bc:	469e      	mov	lr, r3
 80181be:	4770      	bx	lr
