{"vcs1":{"timestamp_begin":1696262621.489168390, "rt":16.45, "ut":14.51, "st":0.76}}
{"vcselab":{"timestamp_begin":1696262638.036554219, "rt":1.96, "ut":0.46, "st":0.17}}
{"link":{"timestamp_begin":1696262640.069636709, "rt":0.47, "ut":0.28, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696262620.627002818}
{"VCS_COMP_START_TIME": 1696262620.627002818}
{"VCS_COMP_END_TIME": 1696262640.727207793}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390644}}
{"stitch_vcselab": {"peak_mem": 227828}}
