INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clkDiv' is not allowed [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sources_1/new/clockDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sources_1/new/hexTo7Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexTo7Segment
WARNING: [VRFC 10-3676] redeclaration of ansi port 'segments' is not allowed [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sources_1/new/hexTo7Segment.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sources_1/new/nanocpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nanocpu
INFO: [VRFC 10-2458] undeclared symbol c_flag, assumed default net type wire [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sources_1/new/nanocpu.v:68]
ERROR: [VRFC 10-2938] 'c_flag' is already implicitly declared on line 68 [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sources_1/new/nanocpu.v:79]
ERROR: [VRFC 10-2865] module 'nanocpu' ignored due to previous errors [C:/Users/margi/Code/school/2110363-HW-SYN-LAB-I/lab05/lab05.srcs/sources_1/new/nanocpu.v:10]
