Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto efd9ce3fd8a0407e9a83c457dfb1afeb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cpu_top_behav xil_defaultlib.test_cpu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu_ctr
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.ie
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.next_pc
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.mux_alu_bsrc
Compiling module xil_defaultlib.mux_alu_asrc
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.test_cpu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cpu_top_behav
