<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3876" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3876{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3876{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3876{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3876{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_3876{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t6_3876{left:69px;bottom:1045px;}
#t7_3876{left:95px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_3876{left:396px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3876{left:95px;bottom:1031px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ta_3876{left:69px;bottom:1005px;}
#tb_3876{left:95px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tc_3876{left:689px;bottom:1008px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_3876{left:95px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3876{left:95px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tf_3876{left:95px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_3876{left:69px;bottom:932px;}
#th_3876{left:95px;bottom:935px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ti_3876{left:818px;bottom:935px;}
#tj_3876{left:95px;bottom:918px;letter-spacing:-0.15px;}
#tk_3876{left:157px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_3876{left:349px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_3876{left:95px;bottom:901px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3876{left:95px;bottom:885px;letter-spacing:-0.15px;}
#to_3876{left:440px;bottom:844px;letter-spacing:-0.13px;}
#tp_3876{left:122px;bottom:823px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_3876{left:122px;bottom:807px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_3876{left:122px;bottom:790px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#ts_3876{left:69px;bottom:765px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#tt_3876{left:69px;bottom:749px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_3876{left:69px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tv_3876{left:69px;bottom:705px;}
#tw_3876{left:95px;bottom:709px;letter-spacing:-0.16px;word-spacing:-1.23px;}
#tx_3876{left:485px;bottom:709px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#ty_3876{left:95px;bottom:692px;letter-spacing:-0.21px;word-spacing:-0.43px;}
#tz_3876{left:69px;bottom:666px;}
#t10_3876{left:95px;bottom:669px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#t11_3876{left:513px;bottom:669px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#t12_3876{left:95px;bottom:652px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t13_3876{left:95px;bottom:635px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t14_3876{left:69px;bottom:609px;}
#t15_3876{left:95px;bottom:613px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t16_3876{left:465px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_3876{left:95px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_3876{left:69px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t19_3876{left:69px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1a_3876{left:69px;bottom:496px;letter-spacing:0.13px;}
#t1b_3876{left:151px;bottom:496px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1c_3876{left:69px;bottom:472px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1d_3876{left:69px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t1e_3876{left:69px;bottom:438px;letter-spacing:-0.16px;word-spacing:-0.98px;}
#t1f_3876{left:69px;bottom:422px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t1g_3876{left:69px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_3876{left:69px;bottom:388px;letter-spacing:-0.2px;}
#t1i_3876{left:69px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t1j_3876{left:69px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t1k_3876{left:69px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t1l_3876{left:69px;bottom:313px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_3876{left:69px;bottom:263px;letter-spacing:-0.1px;}
#t1n_3876{left:154px;bottom:263px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1o_3876{left:69px;bottom:239px;letter-spacing:-0.16px;word-spacing:-1.32px;}
#t1p_3876{left:69px;bottom:222px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1q_3876{left:69px;bottom:205px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1r_3876{left:69px;bottom:181px;letter-spacing:-0.15px;}
#t1s_3876{left:95px;bottom:181px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1t_3876{left:69px;bottom:157px;letter-spacing:-0.15px;}
#t1u_3876{left:95px;bottom:157px;letter-spacing:-0.19px;word-spacing:-0.7px;}
#t1v_3876{left:95px;bottom:140px;letter-spacing:-0.15px;word-spacing:-0.4px;}

.s1_3876{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3876{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3876{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3876{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3876{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3876{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3876{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3876" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3876Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3876" style="-webkit-user-select: none;"><object width="935" height="1210" data="3876/3876.svg" type="image/svg+xml" id="pdf3876" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3876" class="t s1_3876">21-12 </span><span id="t2_3876" class="t s1_3876">Vol. 3B </span>
<span id="t3_3876" class="t s2_3876">8086 EMULATION </span>
<span id="t4_3876" class="t s3_3876">Register”). This field also controls the enabling of the VIF and VIP flags in the EFLAGS register when the VME </span>
<span id="t5_3876" class="t s3_3876">flag is set. The VIF and VIP flags are provided to assist in the handling of class 2 maskable hardware interrupts. </span>
<span id="t6_3876" class="t s4_3876">• </span><span id="t7_3876" class="t s5_3876">VME flag (bit 0 in control register CR4) </span><span id="t8_3876" class="t s3_3876">— Enables the virtual mode extension for the processor when set </span>
<span id="t9_3876" class="t s3_3876">(see Section 2.5, “Control Registers”). </span>
<span id="ta_3876" class="t s4_3876">• </span><span id="tb_3876" class="t s5_3876">Software interrupt redirection bit map (32 bytes in the TSS, see Figure 21-5) </span><span id="tc_3876" class="t s3_3876">— Contains 256 flags </span>
<span id="td_3876" class="t s3_3876">that indicates how class 3 software interrupts should be handled when they occur in virtual-8086 mode. A </span>
<span id="te_3876" class="t s3_3876">software interrupt can be directed either to the interrupt and exception handlers in the currently running 8086 </span>
<span id="tf_3876" class="t s3_3876">program or to the protected-mode interrupt and exception handlers. </span>
<span id="tg_3876" class="t s4_3876">• </span><span id="th_3876" class="t s5_3876">The virtual interrupt flag (VIF) and virtual interrupt pending flag (VIP) in the EFLAGS register </span><span id="ti_3876" class="t s3_3876">— </span>
<span id="tj_3876" class="t s3_3876">Provides </span><span id="tk_3876" class="t s5_3876">virtual interrupt support </span><span id="tl_3876" class="t s3_3876">for the handling of class 2 maskable hardware interrupts (see Section </span>
<span id="tm_3876" class="t s3_3876">21.3.2, “Class 2—Maskable Hardware Interrupt Handling in Virtual-8086 Mode Using the Virtual Interrupt </span>
<span id="tn_3876" class="t s3_3876">Mechanism”). </span>
<span id="to_3876" class="t s6_3876">NOTE </span>
<span id="tp_3876" class="t s3_3876">The VME flag, software interrupt redirection bit map, and VIF and VIP flags are only available in </span>
<span id="tq_3876" class="t s3_3876">IA-32 processors that support the virtual mode extensions. These extensions were introduced in </span>
<span id="tr_3876" class="t s3_3876">the IA-32 architecture with the Pentium processor. </span>
<span id="ts_3876" class="t s3_3876">The following sections describe the actions that processor takes and the possible actions of interrupt and exception </span>
<span id="tt_3876" class="t s3_3876">handlers for the two classes of interrupts described in the previous paragraphs. These sections describe three </span>
<span id="tu_3876" class="t s3_3876">possible types of interrupt and exception handlers: </span>
<span id="tv_3876" class="t s4_3876">• </span><span id="tw_3876" class="t s5_3876">Protected-mode interrupt and exceptions handlers </span><span id="tx_3876" class="t s3_3876">— These are the standard handlers that the processor </span>
<span id="ty_3876" class="t s3_3876">calls through the protected-mode IDT. </span>
<span id="tz_3876" class="t s4_3876">• </span><span id="t10_3876" class="t s5_3876">Virtual-8086 monitor interrupt and exception handlers </span><span id="t11_3876" class="t s3_3876">— These handlers are resident in the virtual-8086 </span>
<span id="t12_3876" class="t s3_3876">monitor, and they are commonly accessed through a general-protection exception (#GP, interrupt 13) that is </span>
<span id="t13_3876" class="t s3_3876">directed to the protected-mode general-protection exception handler. </span>
<span id="t14_3876" class="t s4_3876">• </span><span id="t15_3876" class="t s5_3876">8086 program interrupt and exception handlers </span><span id="t16_3876" class="t s3_3876">— These handlers are part of the 8086 program that is </span>
<span id="t17_3876" class="t s3_3876">running in virtual-8086 mode. </span>
<span id="t18_3876" class="t s3_3876">The following sections describe how these handlers are used, depending on the selected class and method of inter- </span>
<span id="t19_3876" class="t s3_3876">rupt and exception handling. </span>
<span id="t1a_3876" class="t s7_3876">21.3.1 </span><span id="t1b_3876" class="t s7_3876">Class 1—Hardware Interrupt and Exception Handling in Virtual-8086 Mode </span>
<span id="t1c_3876" class="t s3_3876">In virtual-8086 mode, the Pentium, P6 family, Pentium 4, and Intel Xeon processors handle hardware interrupts </span>
<span id="t1d_3876" class="t s3_3876">and exceptions in the same manner as they are handled by the Intel486 and Intel386 processors. They invoke the </span>
<span id="t1e_3876" class="t s3_3876">protected-mode interrupt or exception handler that the interrupt or exception vector points to in the IDT. Here, the </span>
<span id="t1f_3876" class="t s3_3876">IDT entry must contain either a 32-bit trap or interrupt gate or a task gate. The following sections describe various </span>
<span id="t1g_3876" class="t s3_3876">ways that a virtual-8086 mode interrupt or exception can be handled after the protected-mode handler has been </span>
<span id="t1h_3876" class="t s3_3876">invoked. </span>
<span id="t1i_3876" class="t s3_3876">See Section 21.3.2, “Class 2—Maskable Hardware Interrupt Handling in Virtual-8086 Mode Using the Virtual Inter- </span>
<span id="t1j_3876" class="t s3_3876">rupt Mechanism,” for a description of the virtual interrupt mechanism that is available for handling maskable hard- </span>
<span id="t1k_3876" class="t s3_3876">ware interrupts while in virtual-8086 mode. When this mechanism is either not available or not enabled, maskable </span>
<span id="t1l_3876" class="t s3_3876">hardware interrupts are handled in the same manner as exceptions, as described in the following sections. </span>
<span id="t1m_3876" class="t s6_3876">21.3.1.1 </span><span id="t1n_3876" class="t s6_3876">Handling an Interrupt or Exception Through a Protected-Mode Trap or Interrupt Gate </span>
<span id="t1o_3876" class="t s3_3876">When an interrupt or exception vector points to a 32-bit trap or interrupt gate in the IDT, the gate must in turn point </span>
<span id="t1p_3876" class="t s3_3876">to a nonconforming, privilege-level 0, code segment. When accessing this code segment, processor performs the </span>
<span id="t1q_3876" class="t s3_3876">following steps. </span>
<span id="t1r_3876" class="t s3_3876">1. </span><span id="t1s_3876" class="t s3_3876">Switches to 32-bit protected mode and privilege level 0. </span>
<span id="t1t_3876" class="t s3_3876">2. </span><span id="t1u_3876" class="t s3_3876">Saves the state of the processor on the privilege-level 0 stack. The states of the EIP, CS, EFLAGS, ESP, SS, ES, </span>
<span id="t1v_3876" class="t s3_3876">DS, FS, and GS registers are saved (see Figure 21-4). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
