{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 18:53:56 2019 " "Info: Processing started: Tue Nov 05 18:53:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sigcon -c sigcon " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sigcon -c sigcon" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigcon.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sigcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sigcon-lyh " "Info: Found design unit 1: sigcon-lyh" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sigcon " "Info: Found entity 1: sigcon" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sigcon " "Info: Elaborating entity \"sigcon\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld sigcon.vhd(7) " "Warning (10541): VHDL Signal Declaration warning at sigcon.vhd(7): used implicit default value for signal \"ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "w_e sigcon.vhd(7) " "Warning (10541): VHDL Signal Declaration warning at sigcon.vhd(7): used implicit default value for signal \"w_e\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ld GND " "Warning (13410): Pin \"ld\" is stuck at GND" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "w_e GND " "Warning (13410): Pin \"w_e\" is stuck at GND" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning: Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "z " "Warning (15610): No output dependent on input pin \"z\"" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c " "Warning (15610): No output dependent on input pin \"c\"" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sub " "Warning (15610): No output dependent on input pin \"sub\"" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "orr " "Warning (15610): No output dependent on input pin \"orr\"" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jz " "Warning (15610): No output dependent on input pin \"jz\"" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jc " "Warning (15610): No output dependent on input pin \"jc\"" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inn " "Warning (15610): No output dependent on input pin \"inn\"" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "outt " "Warning (15610): No output dependent on input pin \"outt\"" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nop " "Warning (15610): No output dependent on input pin \"nop\"" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "halt " "Warning (15610): No output dependent on input pin \"halt\"" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[7\] " "Warning (15610): No output dependent on input pin \"ir\[7\]\"" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[6\] " "Warning (15610): No output dependent on input pin \"ir\[6\]\"" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[5\] " "Warning (15610): No output dependent on input pin \"ir\[5\]\"" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[4\] " "Warning (15610): No output dependent on input pin \"ir\[4\]\"" {  } { { "sigcon.vhd" "" { Text "C:/altera/90sp1/quartus/experiment/ex2/sigcon/sigcon.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Info: Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Info: Implemented 28 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Info: Implemented 12 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 18:53:58 2019 " "Info: Processing ended: Tue Nov 05 18:53:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
