#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec  7 23:03:15 2023
# Process ID: 18076
# Current directory: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14696 E:\Xilinx\FPGA_Prjs\dzy\referance\22_lcd_rgb_char\prj\lcd_rgb_char.xpr
# Log file: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/vivado.log
# Journal file: E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj\vivado.jou
# Running On: xyh, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16889 MB
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.xpr
update_compile_order -fileset sources_1
set_property -dict [list \
  CONFIG.Coe_File {E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/doc/pic.coe} \
  CONFIG.Memory_Type {Dual_Port_ROM} \
  CONFIG.Write_Depth_A {171600} \
] [get_ips blk_mem_gen_0]
generate_target all [get_files  E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_synth_1 -jobs 12
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.ip_user_files/sim_scripts -ip_user_files_dir E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.ip_user_files -ipstatic_source_dir E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/modelsim} {questa=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/questa} {riviera=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/riviera} {activehdl=E:/Xilinx/FPGA_Prjs/dzy/referance/22_lcd_rgb_char/prj/lcd_rgb_char.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
