<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>High Violations</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Rule name</TH>
<TH>Name</TH>
</TR>
</thead><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >AS_O_</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0"</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0"</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s16</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s24</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s28</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s24</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_o</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0"</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 10</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0"</TD>
<TD >registers:u_registers|A1</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 11</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 12</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_d</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_d</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNI_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNO_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 13</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|INCBO_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 14</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s28</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 15</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_d</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_o</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 16</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_d</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_d</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNI_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNO_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 17</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 18</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0"</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 19</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0"</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 20</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 21</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s28</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 22</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 23</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 24</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 25</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 26</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 27</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 28</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 29</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 30</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Destination node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 31</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 31</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 32</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 32</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 33</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 33</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 34</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 34</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 35</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 35</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 36</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 36</TD>
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 37</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 37</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 38</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 38</TD>
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 39</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 39</TD>
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 40</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 40</TD>
<TD >CPU_SM:u_CPU_SM|DREQ_</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 41</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 41</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 42</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 42</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_d</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 43</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 43</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s19</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 44</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 44</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 45</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 45</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 46</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 46</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 47</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 47</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 48</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 48</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 49</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 49</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 50</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 50</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 51</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 51</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNO_o</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 52</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 52</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 53</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 53</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 54</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 54</TD>
<TD >CPU_SM:u_CPU_SM|INCNI</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 55</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 55</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 56</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 56</TD>
<TD >SCSI_SM:u_SCSI_SM|INCNI_o</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 57</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 57</TD>
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 58</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 58</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 59</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 59</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 60</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 60</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 61</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 61</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEIN</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 62</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 62</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 63</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 63</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 64</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 64</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 65</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 65</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 66</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 66</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 67</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 67</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 68</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 68</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 69</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 69</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 70</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 70</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 71</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 71</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 72</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 72</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 73</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 73</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 74</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 74</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 75</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 75</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 76</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 76</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 77</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Structure 77</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 1</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0"</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s24</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s4</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s28</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s2</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 2</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s24</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s4</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0"</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|FF</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0"</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[1]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 3</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s28</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s2</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 4</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "SCLK"</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s28</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s2</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0"</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|FE</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0"</TD>
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[0]</TD>
</TR>
</tbody><tbody><TR >
<TD >Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 5</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"</TD>
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s24</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;Synchronizer node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s4</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
