<div align="center">

# SRAM Interface with RISC-V SoC

[![English](https://img.shields.io/badge/Language-English-blue?style=for-the-badge)](#-english-version)
[![Vietnamese](https://img.shields.io/badge/Ng√¥n%20Ng·ªØ-Ti·∫øng%20Vi·ªát-red?style=for-the-badge)](#-phi√™n-b·∫£n-ti·∫øng-vi·ªát)

</div>

---

<div id="english"></div>

## üá∫üá∏ English Version

### üìñ Introduction
This project is part of the **Logic Design Course** at **Ho Chi Minh City University of Technology (HCMUT)**.

The goal is to design a complete **System-on-Chip (SoC)** on FPGA, integrating a **RISC-V processor** (PicoRV32), a custom **SRAM Controller** interfacing with Block RAM, and **UART** communication for data transfer between the FPGA and a PC.

* **Instructor:** M.S. Pham Kieu Nhat Anh
* **Team Members:**
  * Pham Le Minh Khoi - 2352622
  * Le Chuong Quyen - 2353034
  * Nguyen Tuan Ngoc - 2352815

### üèóÔ∏è System Architecture
The system is built around the **PicoRV32** core, connected to peripherals via a simple memory bus.

#### Block Diagram
The figure below illustrates the high-level architecture, including the CPU, SRAM Controller, UART, and Memory-Mapped I/O (MMIO).

![System Block Diagram](TOP%20LEVEL%20.png)
*(Figure 4.1: SoC Implementation Block Diagram)*

#### Key Components:
1.  **PicoRV32 RISC-V Core:**
    * ISA: RV32I (32-bit integer).
    * Role: Central processing unit executing C firmware to manage data flow.
2.  **SRAM Controller (Custom Design):**
    * Interfaces with FPGA Block RAM.
    * Uses a **2-stage pipeline** (Request -> Access) to ensure timing closure.
    * Implements a Handshake mechanism (`mem_ready`) to stall the CPU during memory access.
3.  **UART Interface (RX/TX):**
    * Baudrate: 115200 (8N1).
    * Features internal FIFO buffering and hardware flow control, ensuring reliable data transfer without complex interrupts.

### ‚öôÔ∏è Implementation & RTL
#### 1. Top Level RTL Schematic
Synthesis result of the entire system (Level-0 Wrapper):

![Top Level RTL Schematic](TOP%20LEVEL%20SCHEMATIC.png)
*(Figure 4.2: Post-synthesis RTL Schematic of picorv32_top)*

#### 2. MMIO Bus & Address Decoding
The `picorv32_mmio_bus` module handles address decoding and routes data between the CPU and peripherals (SRAM, UART, LED).

![MMIO Bus Schematic](MIMO%20BUS%20AND%20ADDRESS%20DECODING%20SCHEMATIC.png)
*(Figure 4.3: Detailed RTL Schematic of MMIO Bus and Address Decoder)*

### üîÑ Operation Flow (Loopback Test)
The firmware performs a "Loopback" test to verify system integrity:

1.  **Startup:** Write `0x55` to LEDs.
2.  **Receive:** Wait for bytes from PC via UART RX and store them in SRAM.
3.  **Store & Signal:** Once completed, write `0xCC` to LEDs.
4.  **Transmit:** Read data back from SRAM and send it to PC via UART TX.
5.  **Finish:** Write `0xAA` to LEDs.

![Firmware Processing Flow](Processing%20flow%20.png)
*(Figure 4.7: Firmware Processing Flowchart)*

### üìä FPGA Resource Utilization
Post-synthesis resource usage:

![FPGA Resource Utilization](FPGA%20RESOURCE%20UTILISATION%20AFTER%20SYNTHESIS.png)
*(Table 1: FPGA Resource Utilization after Synthesis)*

* **PicoRV32 CPU:** Consumes the majority of logic resources (927 LUTs).
* **SRAM Controller & UART:** highly optimized, using minimal resources.
* **Block RAM:** Uses 64 tiles for Instruction/Data memory.

### üöÄ Getting Started
#### Requirements
* **Hardware:** FPGA Development Board (with Block RAM and UART support).
* **Software:** Vivado/Quartus (for bitstream), RISC-V GCC Toolchain (for firmware).

#### Running the Demo
1.  **Clone the repository:**
    ```bash
    git clone [https://github.com/MKHZ2108/SDRAM-CONTROLLER-FOR-RISC-V-CPU.git](https://github.com/MKHZ2108/SDRAM-CONTROLLER-FOR-RISC-V-CPU.git)
    ```
2.  **Upload Bitstream:** Flash the design to your FPGA.
3.  **Connect UART:** Connect Serial cable to PC (Baud 115200).
4.  **Run Test Script:** Use the provided Python script to send an image and verify the loopback.

<div align="right">
    <a href="#sram-interface-with-risc-v-soc">‚¨ÜÔ∏è Back to Top</a>
</div>

---

<div id="vietnamese"></div>

## üáªüá≥ Phi√™n b·∫£n Ti·∫øng Vi·ªát

### üìñ Gi·ªõi thi·ªáu
D·ª± √°n n√†y l√† ƒë·ªì √°n m√¥n h·ªçc **Thi·∫øt k·∫ø Logic (Logic Design)** t·∫°i **Tr∆∞·ªùng ƒê·∫°i h·ªçc B√°ch Khoa ƒêHQG-HCM (HCMUT)**.

M·ª•c ti√™u c·ªßa d·ª± √°n l√† x√¢y d·ª±ng m·ªôt h·ªá th·ªëng **SoC (System-on-Chip)** ho√†n ch·ªânh tr√™n FPGA, t√≠ch h·ª£p vi x·ª≠ l√Ω **RISC-V** (PicoRV32) v√† b·ªô ƒëi·ªÅu khi·ªÉn **SRAM Controller** t√πy bi·∫øn ƒë·ªÉ giao ti·∫øp v·ªõi Block RAM, c√πng v·ªõi giao ti·∫øp **UART** ƒë·ªÉ truy·ªÅn nh·∫≠n d·ªØ li·ªáu v·ªõi m√°y t√≠nh.

* **Gi·∫£ng vi√™n h∆∞·ªõng d·∫´n:** ThS. Ph·∫°m Ki·ªÅu Nh·∫≠t Anh
* **Sinh vi√™n th·ª±c hi·ªán:**
  * Ph·∫°m L√™ Minh Kh√¥i - 2352622
  * L√™ Ch∆∞∆°ng Quy·ªÅn - 2353034
  * Nguy·ªÖn Tu·∫•n Ng·ªçc - 2352815

### üèóÔ∏è Ki·∫øn tr√∫c h·ªá th·ªëng
H·ªá th·ªëng ƒë∆∞·ª£c thi·∫øt k·∫ø xoay quanh l√µi **PicoRV32**, k·∫øt n·ªëi v·ªõi c√°c ngo·∫°i vi qua bus b·ªô nh·ªõ ƒë∆°n gi·∫£n.

#### S∆° ƒë·ªì kh·ªëi t·ªïng qu√°t
H√¨nh d∆∞·ªõi ƒë√¢y m√¥ t·∫£ c·∫•u tr√∫c m·ª©c h·ªá th·ªëng c·ªßa SoC, bao g·ªìm PicoRV32 Core, SRAM Controller, UART v√† c√°c thanh ghi ngo·∫°i vi (MMIO):

![System Block Diagram](TOP%20LEVEL%20.png)
*(H√¨nh 4.1: S∆° ƒë·ªì kh·ªëi h·ªá th·ªëng th·ª±c thi tr√™n FPGA)*

#### C√°c th√†nh ph·∫ßn ch√≠nh:
1.  **PicoRV32 RISC-V Core:**
    * T·∫≠p l·ªánh: RV32I (32-bit integer).
    * Vai tr√≤: ƒêi·ªÅu khi·ªÉn trung t√¢m, ch·∫°y firmware C ƒë·ªÉ qu·∫£n l√Ω lu·ªìng d·ªØ li·ªáu.
2.  **SRAM Controller (Custom Design):**
    * Giao ti·∫øp v·ªõi FPGA Block RAM.
    * S·ª≠ d·ª•ng **Pipeline 2 t·∫ßng** (Request -> Access) ƒë·ªÉ ƒë·∫£m b·∫£o ƒë·ªìng b·ªô timing.
    * C∆° ch·∫ø Handshake (`mem_ready`) gi√∫p CPU t·ª± ƒë·ªông ƒë·ª£i (stall) khi b·ªô nh·ªõ ƒëang truy xu·∫•t.
3.  **UART Interface (RX/TX):**
    * Baudrate: 115200 (8N1).
    * T√≠ch h·ª£p b·ªô ƒë·ªám (FIFO) v√† flow control ph·∫ßn c·ª©ng, gi√∫p truy·ªÅn nh·∫≠n d·ªØ li·ªáu tin c·∫≠y m√† kh√¥ng c·∫ßn ng·∫Øt (interrupt) ph·ª©c t·∫°p.

### ‚öôÔ∏è Thi·∫øt k·∫ø chi ti·∫øt & RTL
#### 1. S∆° ƒë·ªì RTL t·ªïng qu√°t
K·∫øt qu·∫£ t·ªïng h·ª£p m·∫°ch (Synthesis) c·ªßa to√†n b·ªô h·ªá th·ªëng (Level-0 Wrapper):

![Top Level RTL Schematic](TOP%20LEVEL%20SCHEMATIC.png)
*(H√¨nh 4.2: S∆° ƒë·ªì RTL sau khi t·ªïng h·ª£p module picorv32_top)*

#### 2. Chi ti·∫øt Bus MMIO v√† Gi·∫£i m√£ ƒë·ªãa ch·ªâ
Module `picorv32_mmio_bus` ch·ªãu tr√°ch nhi·ªám gi·∫£i m√£ ƒë·ªãa ch·ªâ v√† ƒëi·ªÅu h∆∞·ªõng d·ªØ li·ªáu gi·ªØa CPU v√† c√°c ngo·∫°i vi (SRAM, UART, LED):

![MMIO Bus Schematic](MIMO%20BUS%20AND%20ADDRESS%20DECODING%20SCHEMATIC.png)
*(H√¨nh 4.3: S∆° ƒë·ªì RTL chi ti·∫øt c·ªßa Bus MMIO v√† Logic gi·∫£i m√£ ƒë·ªãa ch·ªâ)*

### üîÑ Lu·ªìng ho·∫°t ƒë·ªông (Ki·ªÉm tra Loopback)
H·ªá th·ªëng ho·∫°t ƒë·ªông theo quy tr√¨nh "Loopback" ƒë·ªÉ ki·ªÉm ch·ª©ng ƒë·ªô tin c·∫≠y. Firmware ch·∫°y tr√™n RISC-V th·ª±c hi·ªán c√°c b∆∞·ªõc sau:

1.  **Kh·ªüi ƒë·ªông:** Ghi `0x55` ra LED.
2.  **Nh·∫≠n d·ªØ li·ªáu:** Ch·ªù nh·∫≠n bytes t·ª´ PC qua UART RX v√† l∆∞u v√†o SRAM.
3.  **L∆∞u tr·ªØ & B√°o hi·ªáu:** Sau khi nh·∫≠n ƒë·ªß, ghi `0xCC` ra LED.
4.  **G·ª≠i l·∫°i:** ƒê·ªçc d·ªØ li·ªáu t·ª´ SRAM v√† g·ª≠i ng∆∞·ª£c v·ªÅ PC qua UART TX.
5.  **K·∫øt th√∫c:** Ghi `0xAA` ra LED.

![Firmware Processing Flow](Processing%20flow%20.png)
*(H√¨nh 4.7: L∆∞u ƒë·ªì thu·∫≠t to√°n x·ª≠ l√Ω c·ªßa Firmware)*

### üìä T√†i nguy√™n FPGA
B·∫£ng d∆∞·ªõi ƒë√¢y th·ªëng k√™ t√†i nguy√™n s·ª≠ d·ª•ng tr√™n FPGA sau khi t·ªïng h·ª£p:

![FPGA Resource Utilization](FPGA%20RESOURCE%20UTILISATION%20AFTER%20SYNTHESIS.png)
*(B·∫£ng 1: Th·ªëng k√™ t√†i nguy√™n FPGA sau khi Synthesis)*

* **PicoRV32 CPU:** Chi·∫øm ph·∫ßn l·ªõn t√†i nguy√™n Logic (927 LUTs).
* **SRAM Controller & UART:** S·ª≠ d·ª•ng r·∫•t √≠t t√†i nguy√™n, t·ªëi ∆∞u cho c√°c thi·∫øt k·∫ø nh·ªè g·ªçn.
* **Block RAM:** S·ª≠ d·ª•ng 64 tiles cho b·ªô nh·ªõ Instruction/Data.

### üöÄ H∆∞·ªõng d·∫´n s·ª≠ d·ª•ng
#### Y√™u c·∫ßu
* **Ph·∫ßn c·ª©ng:** FPGA Development Board (c√≥ h·ªó tr·ª£ Block RAM v√† UART).
* **Ph·∫ßn m·ªÅm:** Vivado/Quartus (n·∫°p m·∫°ch), RISC-V GCC Toolchain (bi√™n d·ªãch C).

#### C√°c b∆∞·ªõc ch·∫°y demo
1.  **Clone d·ª± √°n:**
    ```bash
    git clone [https://github.com/MKHZ2108/SDRAM-CONTROLLER-FOR-RISC-V-CPU.git](https://github.com/MKHZ2108/SDRAM-CONTROLLER-FOR-RISC-V-CPU.git)
    ```
2.  **N·∫°p Bitstream:** M·ªü project v√† n·∫°p file bitstream xu·ªëng FPGA.
3.  **K·∫øt n·ªëi UART:** K·∫øt n·ªëi c√°p Serial v·ªõi m√°y t√≠nh (Baud 115200).
4.  **Ch·∫°y script test:** D√πng script Python ƒë·ªÉ g·ª≠i file ·∫£nh m·∫´u v√† ki·ªÉm tra k·∫øt qu·∫£ loopback.

<div align="right">
    <a href="#sram-interface-with-risc-v-soc">‚¨ÜÔ∏è V·ªÅ ƒë·∫ßu trang</a>
</div>

---
¬© 2026 Logic Design Project - HCMUT
