// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgInput_data_dout,
        imgInput_data_num_data_valid,
        imgInput_data_fifo_cap,
        imgInput_data_empty_n,
        imgInput_data_read,
        imgOutput_data_din,
        imgOutput_data_num_data_valid,
        imgOutput_data_fifo_cap,
        imgOutput_data_full_n,
        imgOutput_data_write,
        imgheight,
        imgwidth
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] imgInput_data_dout;
input  [1:0] imgInput_data_num_data_valid;
input  [1:0] imgInput_data_fifo_cap;
input   imgInput_data_empty_n;
output   imgInput_data_read;
output  [23:0] imgOutput_data_din;
input  [1:0] imgOutput_data_num_data_valid;
input  [1:0] imgOutput_data_fifo_cap;
input   imgOutput_data_full_n;
output   imgOutput_data_write;
input  [15:0] imgheight;
input  [15:0] imgwidth;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg imgInput_data_read;
reg imgOutput_data_write;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state3;
wire   [13:0] empty_fu_474_p1;
reg   [13:0] empty_reg_894;
wire   [2:0] trunc_ln421_fu_499_p1;
reg   [2:0] trunc_ln421_reg_920;
wire   [63:0] zext_ln421_1_fu_507_p1;
reg   [63:0] zext_ln421_1_reg_925;
wire   [2:0] trunc_ln421_1_fu_524_p1;
reg   [2:0] trunc_ln421_1_reg_933;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln421_fu_519_p2;
wire   [16:0] add_i_i104_i_fu_576_p2;
reg   [16:0] add_i_i104_i_reg_994;
wire    ap_CS_fsm_state6;
wire   [13:0] add17_i_i_cast_fu_582_p2;
reg   [13:0] add17_i_i_cast_reg_999;
wire   [16:0] sub333_i_i_fu_587_p2;
reg   [16:0] sub333_i_i_reg_1004;
wire   [2:0] trunc_ln450_fu_617_p1;
reg   [2:0] trunc_ln450_reg_1010;
wire    ap_CS_fsm_state7;
wire   [2:0] trunc_ln450_1_fu_621_p1;
reg   [2:0] trunc_ln450_1_reg_1015;
wire   [2:0] trunc_ln450_2_fu_625_p1;
reg   [2:0] trunc_ln450_2_reg_1020;
wire   [2:0] trunc_ln450_3_fu_629_p1;
reg   [2:0] trunc_ln450_3_reg_1025;
wire   [2:0] trunc_ln450_4_fu_633_p1;
reg   [2:0] trunc_ln450_4_reg_1030;
wire   [2:0] trunc_ln450_5_fu_637_p1;
reg   [2:0] trunc_ln450_5_reg_1035;
wire   [2:0] trunc_ln450_6_fu_641_p1;
reg   [2:0] trunc_ln450_6_reg_1040;
wire   [0:0] cmp_i_i65_i_i_fu_658_p2;
reg   [0:0] cmp_i_i65_i_i_reg_1048;
wire   [0:0] icmp_ln450_fu_653_p2;
wire   [0:0] cmp_i_i330_i_i_fu_663_p2;
reg   [0:0] cmp_i_i330_i_i_reg_1053;
wire   [2:0] empty_46_fu_683_p1;
reg   [2:0] empty_46_reg_1064;
reg   [0:0] tmp_reg_1069;
wire   [0:0] cmp_i_i254_i_i_1_fu_695_p2;
reg   [0:0] cmp_i_i254_i_i_1_reg_1074;
wire   [0:0] icmp_fu_711_p2;
reg   [0:0] icmp_reg_1079;
wire   [0:0] cmp_i_i254_i_i_3_fu_717_p2;
reg   [0:0] cmp_i_i254_i_i_3_reg_1084;
wire   [0:0] icmp883_fu_733_p2;
reg   [0:0] icmp883_reg_1089;
wire   [0:0] cmp_i_i254_i_i_5_fu_739_p2;
reg   [0:0] cmp_i_i254_i_i_5_reg_1094;
wire   [0:0] cmp_i_i254_i_i_6_fu_745_p2;
reg   [0:0] cmp_i_i254_i_i_6_reg_1099;
wire   [0:0] spec_select3216_fu_797_p2;
reg   [0:0] spec_select3216_reg_1104;
wire    ap_CS_fsm_state8;
wire   [0:0] spec_select3220_fu_802_p2;
reg   [0:0] spec_select3220_reg_1109;
wire   [0:0] spec_select3224_fu_807_p2;
reg   [0:0] spec_select3224_reg_1114;
wire   [0:0] spec_select3228_fu_812_p2;
reg   [0:0] spec_select3228_reg_1119;
wire   [0:0] spec_select3232_fu_817_p2;
reg   [0:0] spec_select3232_reg_1124;
wire   [0:0] spec_select3236_fu_822_p2;
reg   [0:0] spec_select3236_reg_1129;
wire   [0:0] spec_select3240_fu_827_p2;
reg   [0:0] spec_select3240_reg_1134;
reg   [11:0] buf_address0;
reg    buf_ce0;
wire   [23:0] buf_q0;
reg   [11:0] buf_address1;
reg    buf_ce1;
reg    buf_we1;
reg   [23:0] buf_d1;
reg   [11:0] buf_1_address0;
reg    buf_1_ce0;
wire   [23:0] buf_1_q0;
reg   [11:0] buf_1_address1;
reg    buf_1_ce1;
reg    buf_1_we1;
reg   [23:0] buf_1_d1;
reg   [11:0] buf_2_address0;
reg    buf_2_ce0;
wire   [23:0] buf_2_q0;
reg   [11:0] buf_2_address1;
reg    buf_2_ce1;
reg    buf_2_we1;
reg   [23:0] buf_2_d1;
reg   [11:0] buf_3_address0;
reg    buf_3_ce0;
wire   [23:0] buf_3_q0;
reg   [11:0] buf_3_address1;
reg    buf_3_ce1;
reg    buf_3_we1;
reg   [23:0] buf_3_d1;
reg   [11:0] buf_4_address0;
reg    buf_4_ce0;
wire   [23:0] buf_4_q0;
reg   [11:0] buf_4_address1;
reg    buf_4_ce1;
reg    buf_4_we1;
reg   [23:0] buf_4_d1;
reg   [11:0] buf_5_address0;
reg    buf_5_ce0;
wire   [23:0] buf_5_q0;
reg   [11:0] buf_5_address1;
reg    buf_5_ce1;
reg    buf_5_we1;
reg   [23:0] buf_5_d1;
reg   [11:0] buf_6_address0;
reg    buf_6_ce0;
wire   [23:0] buf_6_q0;
reg   [11:0] buf_6_address1;
reg    buf_6_ce1;
reg    buf_6_we1;
reg   [23:0] buf_6_d1;
reg   [9:0] exp_lut_sigma_color_address0;
reg    exp_lut_sigma_color_ce0;
reg    exp_lut_sigma_color_we0;
wire   [15:0] exp_lut_sigma_color_q0;
reg   [9:0] exp_lut_sigma_color_1_address0;
reg    exp_lut_sigma_color_1_ce0;
reg    exp_lut_sigma_color_1_we0;
wire   [15:0] exp_lut_sigma_color_1_q0;
reg   [9:0] exp_lut_sigma_color_2_address0;
reg    exp_lut_sigma_color_2_ce0;
reg    exp_lut_sigma_color_2_we0;
wire   [15:0] exp_lut_sigma_color_2_q0;
reg   [9:0] exp_lut_sigma_color_3_address0;
reg    exp_lut_sigma_color_3_ce0;
reg    exp_lut_sigma_color_3_we0;
wire   [15:0] exp_lut_sigma_color_3_q0;
reg   [9:0] exp_lut_sigma_color_4_address0;
reg    exp_lut_sigma_color_4_ce0;
reg    exp_lut_sigma_color_4_we0;
wire   [15:0] exp_lut_sigma_color_4_q0;
reg   [9:0] exp_lut_sigma_color_5_address0;
reg    exp_lut_sigma_color_5_ce0;
reg    exp_lut_sigma_color_5_we0;
wire   [15:0] exp_lut_sigma_color_5_q0;
reg   [9:0] exp_lut_sigma_color_6_address0;
reg    exp_lut_sigma_color_6_ce0;
reg    exp_lut_sigma_color_6_we0;
wire   [15:0] exp_lut_sigma_color_6_q0;
reg   [9:0] exp_lut_sigma_color_7_address0;
reg    exp_lut_sigma_color_7_ce0;
reg    exp_lut_sigma_color_7_we0;
wire   [15:0] exp_lut_sigma_color_7_q0;
reg   [9:0] exp_lut_sigma_color_8_address0;
reg    exp_lut_sigma_color_8_ce0;
reg    exp_lut_sigma_color_8_we0;
wire   [15:0] exp_lut_sigma_color_8_q0;
reg   [9:0] exp_lut_sigma_color_9_address0;
reg    exp_lut_sigma_color_9_ce0;
reg    exp_lut_sigma_color_9_we0;
wire   [15:0] exp_lut_sigma_color_9_q0;
reg   [9:0] exp_lut_sigma_color_10_address0;
reg    exp_lut_sigma_color_10_ce0;
reg    exp_lut_sigma_color_10_we0;
wire   [15:0] exp_lut_sigma_color_10_q0;
reg   [9:0] exp_lut_sigma_color_11_address0;
reg    exp_lut_sigma_color_11_ce0;
reg    exp_lut_sigma_color_11_we0;
wire   [15:0] exp_lut_sigma_color_11_q0;
reg   [9:0] exp_lut_sigma_color_12_address0;
reg    exp_lut_sigma_color_12_ce0;
reg    exp_lut_sigma_color_12_we0;
wire   [15:0] exp_lut_sigma_color_12_q0;
reg   [9:0] exp_lut_sigma_color_13_address0;
reg    exp_lut_sigma_color_13_ce0;
reg    exp_lut_sigma_color_13_we0;
wire   [15:0] exp_lut_sigma_color_13_q0;
reg   [9:0] exp_lut_sigma_color_14_address0;
reg    exp_lut_sigma_color_14_ce0;
reg    exp_lut_sigma_color_14_we0;
wire   [15:0] exp_lut_sigma_color_14_q0;
reg   [9:0] exp_lut_sigma_color_15_address0;
reg    exp_lut_sigma_color_15_ce0;
reg    exp_lut_sigma_color_15_we0;
wire   [15:0] exp_lut_sigma_color_15_q0;
reg   [9:0] exp_lut_sigma_color_16_address0;
reg    exp_lut_sigma_color_16_ce0;
reg    exp_lut_sigma_color_16_we0;
wire   [15:0] exp_lut_sigma_color_16_q0;
reg   [9:0] exp_lut_sigma_color_17_address0;
reg    exp_lut_sigma_color_17_ce0;
reg    exp_lut_sigma_color_17_we0;
wire   [15:0] exp_lut_sigma_color_17_q0;
reg   [9:0] exp_lut_sigma_color_18_address0;
reg    exp_lut_sigma_color_18_ce0;
reg    exp_lut_sigma_color_18_we0;
wire   [15:0] exp_lut_sigma_color_18_q0;
reg   [9:0] exp_lut_sigma_color_19_address0;
reg    exp_lut_sigma_color_19_ce0;
reg    exp_lut_sigma_color_19_we0;
wire   [15:0] exp_lut_sigma_color_19_q0;
reg   [9:0] exp_lut_sigma_color_20_address0;
reg    exp_lut_sigma_color_20_ce0;
reg    exp_lut_sigma_color_20_we0;
wire   [15:0] exp_lut_sigma_color_20_q0;
reg   [9:0] exp_lut_sigma_color_21_address0;
reg    exp_lut_sigma_color_21_ce0;
reg    exp_lut_sigma_color_21_we0;
wire   [15:0] exp_lut_sigma_color_21_q0;
reg   [9:0] exp_lut_sigma_color_22_address0;
reg    exp_lut_sigma_color_22_ce0;
reg    exp_lut_sigma_color_22_we0;
wire   [15:0] exp_lut_sigma_color_22_q0;
reg   [9:0] exp_lut_sigma_color_23_address0;
reg    exp_lut_sigma_color_23_ce0;
reg    exp_lut_sigma_color_23_we0;
wire   [15:0] exp_lut_sigma_color_23_q0;
reg   [9:0] exp_lut_sigma_color_24_address0;
reg    exp_lut_sigma_color_24_ce0;
reg    exp_lut_sigma_color_24_we0;
wire   [15:0] exp_lut_sigma_color_24_q0;
reg   [9:0] exp_lut_sigma_color_25_address0;
reg    exp_lut_sigma_color_25_ce0;
reg    exp_lut_sigma_color_25_we0;
wire   [15:0] exp_lut_sigma_color_25_q0;
reg   [9:0] exp_lut_sigma_color_26_address0;
reg    exp_lut_sigma_color_26_ce0;
reg    exp_lut_sigma_color_26_we0;
wire   [15:0] exp_lut_sigma_color_26_q0;
reg   [9:0] exp_lut_sigma_color_27_address0;
reg    exp_lut_sigma_color_27_ce0;
reg    exp_lut_sigma_color_27_we0;
wire   [15:0] exp_lut_sigma_color_27_q0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_start;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_done;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_idle;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_ready;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_14_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_14_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_14_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_14_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_8_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_8_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_8_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_8_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_12_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_12_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_12_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_12_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_19_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_19_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_19_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_19_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_27_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_27_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_27_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_27_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_26_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_26_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_26_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_26_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_25_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_25_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_25_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_25_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_24_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_24_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_24_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_24_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_23_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_23_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_23_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_23_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_22_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_22_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_22_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_22_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_21_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_21_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_21_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_21_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_20_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_20_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_20_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_20_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_18_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_18_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_18_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_18_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_17_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_17_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_17_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_17_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_16_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_16_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_16_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_16_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_15_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_15_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_15_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_15_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_13_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_13_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_13_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_13_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_11_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_11_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_11_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_11_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_10_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_10_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_10_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_10_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_9_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_9_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_9_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_9_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_7_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_7_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_7_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_7_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_6_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_6_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_6_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_6_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_5_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_5_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_5_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_5_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_4_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_4_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_4_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_4_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_3_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_3_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_3_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_3_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_2_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_2_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_2_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_2_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_1_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_1_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_1_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_1_d0;
wire   [9:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_ce0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_we0;
wire   [15:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_d0;
wire   [31:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_grp_fu_1139_p_din0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_grp_fu_1139_p_ce;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_start;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_done;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_idle;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_ready;
wire   [12:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_6_out;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_6_out_ap_vld;
wire   [12:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_5_out;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_5_out_ap_vld;
wire   [12:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_4_out;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_4_out_ap_vld;
wire   [12:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_3_out;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_3_out_ap_vld;
wire   [12:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_2_out;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_2_out_ap_vld;
wire   [12:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_1_out;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_1_out_ap_vld;
wire   [12:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_out;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_out_ap_vld;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_start;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_done;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_idle;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_ready;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_imgInput_data_read;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_6_address1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_6_ce1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_6_we1;
wire   [23:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_6_d1;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_5_address1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_5_ce1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_5_we1;
wire   [23:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_5_d1;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_4_address1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_4_ce1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_4_we1;
wire   [23:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_4_d1;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_3_address1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_3_ce1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_3_we1;
wire   [23:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_3_d1;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_2_address1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_2_ce1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_2_we1;
wire   [23:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_2_d1;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_1_address1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_1_ce1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_1_we1;
wire   [23:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_1_d1;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_r_address1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_r_ce1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_r_we1;
wire   [23:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_r_d1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_start;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_done;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_idle;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_ready;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_address1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_ce1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_we1;
wire   [23:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_d1;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_address1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_ce1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_we1;
wire   [23:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_d1;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_address1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_ce1;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_we1;
wire   [23:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_d1;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_3_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_3_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_4_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_4_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_5_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_5_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_6_address0;
wire    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_6_ce0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_start;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_done;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_idle;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_ready;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_imgInput_data_read;
wire   [23:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_imgOutput_data_din;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_imgOutput_data_write;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_address1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_ce1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_we1;
wire   [23:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_d1;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_address1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_ce1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_we1;
wire   [23:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_d1;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_address1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_ce1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_we1;
wire   [23:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_d1;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_address1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_ce1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_we1;
wire   [23:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_d1;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_address1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_ce1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_we1;
wire   [23:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_d1;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_address1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_ce1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_we1;
wire   [23:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_d1;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_ce0;
wire   [11:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_address1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_ce1;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_we1;
wire   [23:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_d1;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_1_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_1_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_3_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_3_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_2_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_2_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_4_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_4_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_5_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_5_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_7_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_7_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_6_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_6_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_8_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_8_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_9_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_9_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_10_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_10_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_11_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_11_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_13_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_13_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_12_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_12_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_14_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_14_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_15_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_15_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_16_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_16_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_18_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_18_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_17_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_17_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_19_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_19_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_20_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_20_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_21_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_21_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_22_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_22_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_24_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_24_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_23_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_23_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_25_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_25_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_26_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_26_ce0;
wire   [9:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_27_address0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_27_ce0;
wire   [31:0] grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_grp_fu_1139_p_din0;
wire    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_grp_fu_1139_p_ce;
reg    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_start_reg;
reg    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_start_reg;
reg    grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_start_reg;
wire    ap_CS_fsm_state9;
reg   [63:0] init_buf_fu_98;
wire   [63:0] add_ln421_fu_529_p2;
wire   [63:0] zext_ln421_fu_503_p1;
reg   [12:0] row_fu_270;
wire   [12:0] row_3_fu_751_p2;
reg   [12:0] row_ind_fu_274;
reg   [12:0] row_ind_10_fu_278;
reg   [12:0] row_ind_11_fu_282;
reg   [12:0] row_ind_12_fu_286;
reg   [12:0] row_ind_13_fu_290;
reg   [12:0] row_ind_14_fu_294;
reg   [12:0] row_ind_15_fu_298;
wire   [16:0] conv3_i_i_i99_i_fu_573_p1;
wire   [16:0] zext_ln450_1_fu_649_p1;
wire   [15:0] zext_ln450_fu_645_p1;
wire  signed [16:0] sub_i_i298_i_i_fu_668_p2;
wire  signed [17:0] sub_i_i298_i_i_cast_fu_673_p1;
wire   [17:0] sub_i274_i_i_fu_677_p2;
wire   [16:0] tmp_119_fu_701_p4;
wire   [15:0] tmp_120_fu_723_p4;
wire   [63:0] grp_fu_1139_p1;
reg   [31:0] grp_fu_1139_p0;
reg    grp_fu_1139_ce;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_start_reg = 1'b0;
#0 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_start_reg = 1'b0;
#0 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_start_reg = 1'b0;
#0 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_start_reg = 1'b0;
#0 grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_start_reg = 1'b0;
end

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_address0),
    .ce0(buf_ce0),
    .q0(buf_q0),
    .address1(buf_address1),
    .ce1(buf_ce1),
    .we1(buf_we1),
    .d1(buf_d1)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_1_address0),
    .ce0(buf_1_ce0),
    .q0(buf_1_q0),
    .address1(buf_1_address1),
    .ce1(buf_1_ce1),
    .we1(buf_1_we1),
    .d1(buf_1_d1)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2_address0),
    .ce0(buf_2_ce0),
    .q0(buf_2_q0),
    .address1(buf_2_address1),
    .ce1(buf_2_ce1),
    .we1(buf_2_we1),
    .d1(buf_2_d1)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_3_address0),
    .ce0(buf_3_ce0),
    .q0(buf_3_q0),
    .address1(buf_3_address1),
    .ce1(buf_3_ce1),
    .we1(buf_3_we1),
    .d1(buf_3_d1)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_4_address0),
    .ce0(buf_4_ce0),
    .q0(buf_4_q0),
    .address1(buf_4_address1),
    .ce1(buf_4_ce1),
    .we1(buf_4_we1),
    .d1(buf_4_d1)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_5_address0),
    .ce0(buf_5_ce0),
    .q0(buf_5_q0),
    .address1(buf_5_address1),
    .ce1(buf_5_ce1),
    .we1(buf_5_we1),
    .d1(buf_5_d1)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_buf_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2160 ),
    .AddressWidth( 12 ))
buf_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_6_address0),
    .ce0(buf_6_ce0),
    .q0(buf_6_q0),
    .address1(buf_6_address1),
    .ce1(buf_6_ce1),
    .we1(buf_6_we1),
    .d1(buf_6_d1)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_address0),
    .ce0(exp_lut_sigma_color_ce0),
    .we0(exp_lut_sigma_color_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_d0),
    .q0(exp_lut_sigma_color_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_1_address0),
    .ce0(exp_lut_sigma_color_1_ce0),
    .we0(exp_lut_sigma_color_1_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_1_d0),
    .q0(exp_lut_sigma_color_1_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_2_address0),
    .ce0(exp_lut_sigma_color_2_ce0),
    .we0(exp_lut_sigma_color_2_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_2_d0),
    .q0(exp_lut_sigma_color_2_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_3_address0),
    .ce0(exp_lut_sigma_color_3_ce0),
    .we0(exp_lut_sigma_color_3_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_3_d0),
    .q0(exp_lut_sigma_color_3_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_4_address0),
    .ce0(exp_lut_sigma_color_4_ce0),
    .we0(exp_lut_sigma_color_4_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_4_d0),
    .q0(exp_lut_sigma_color_4_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_5_address0),
    .ce0(exp_lut_sigma_color_5_ce0),
    .we0(exp_lut_sigma_color_5_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_5_d0),
    .q0(exp_lut_sigma_color_5_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_6_address0),
    .ce0(exp_lut_sigma_color_6_ce0),
    .we0(exp_lut_sigma_color_6_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_6_d0),
    .q0(exp_lut_sigma_color_6_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_7_address0),
    .ce0(exp_lut_sigma_color_7_ce0),
    .we0(exp_lut_sigma_color_7_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_7_d0),
    .q0(exp_lut_sigma_color_7_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_8_address0),
    .ce0(exp_lut_sigma_color_8_ce0),
    .we0(exp_lut_sigma_color_8_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_8_d0),
    .q0(exp_lut_sigma_color_8_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_9_address0),
    .ce0(exp_lut_sigma_color_9_ce0),
    .we0(exp_lut_sigma_color_9_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_9_d0),
    .q0(exp_lut_sigma_color_9_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_10_address0),
    .ce0(exp_lut_sigma_color_10_ce0),
    .we0(exp_lut_sigma_color_10_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_10_d0),
    .q0(exp_lut_sigma_color_10_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_11_address0),
    .ce0(exp_lut_sigma_color_11_ce0),
    .we0(exp_lut_sigma_color_11_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_11_d0),
    .q0(exp_lut_sigma_color_11_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_12_address0),
    .ce0(exp_lut_sigma_color_12_ce0),
    .we0(exp_lut_sigma_color_12_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_12_d0),
    .q0(exp_lut_sigma_color_12_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_13_address0),
    .ce0(exp_lut_sigma_color_13_ce0),
    .we0(exp_lut_sigma_color_13_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_13_d0),
    .q0(exp_lut_sigma_color_13_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_14_address0),
    .ce0(exp_lut_sigma_color_14_ce0),
    .we0(exp_lut_sigma_color_14_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_14_d0),
    .q0(exp_lut_sigma_color_14_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_15_address0),
    .ce0(exp_lut_sigma_color_15_ce0),
    .we0(exp_lut_sigma_color_15_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_15_d0),
    .q0(exp_lut_sigma_color_15_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_16_address0),
    .ce0(exp_lut_sigma_color_16_ce0),
    .we0(exp_lut_sigma_color_16_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_16_d0),
    .q0(exp_lut_sigma_color_16_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_17_address0),
    .ce0(exp_lut_sigma_color_17_ce0),
    .we0(exp_lut_sigma_color_17_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_17_d0),
    .q0(exp_lut_sigma_color_17_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_18_address0),
    .ce0(exp_lut_sigma_color_18_ce0),
    .we0(exp_lut_sigma_color_18_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_18_d0),
    .q0(exp_lut_sigma_color_18_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_19_address0),
    .ce0(exp_lut_sigma_color_19_ce0),
    .we0(exp_lut_sigma_color_19_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_19_d0),
    .q0(exp_lut_sigma_color_19_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_20_address0),
    .ce0(exp_lut_sigma_color_20_ce0),
    .we0(exp_lut_sigma_color_20_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_20_d0),
    .q0(exp_lut_sigma_color_20_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_21_address0),
    .ce0(exp_lut_sigma_color_21_ce0),
    .we0(exp_lut_sigma_color_21_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_21_d0),
    .q0(exp_lut_sigma_color_21_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_22_address0),
    .ce0(exp_lut_sigma_color_22_ce0),
    .we0(exp_lut_sigma_color_22_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_22_d0),
    .q0(exp_lut_sigma_color_22_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_23_address0),
    .ce0(exp_lut_sigma_color_23_ce0),
    .we0(exp_lut_sigma_color_23_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_23_d0),
    .q0(exp_lut_sigma_color_23_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_24_address0),
    .ce0(exp_lut_sigma_color_24_ce0),
    .we0(exp_lut_sigma_color_24_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_24_d0),
    .q0(exp_lut_sigma_color_24_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_25_address0),
    .ce0(exp_lut_sigma_color_25_ce0),
    .we0(exp_lut_sigma_color_25_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_25_d0),
    .q0(exp_lut_sigma_color_25_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_26_address0),
    .ce0(exp_lut_sigma_color_26_ce0),
    .we0(exp_lut_sigma_color_26_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_26_d0),
    .q0(exp_lut_sigma_color_26_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s_exp_lut_sigma_color_RAbkb #(
    .DataWidth( 16 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
exp_lut_sigma_color_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_sigma_color_27_address0),
    .ce0(exp_lut_sigma_color_27_ce0),
    .we0(exp_lut_sigma_color_27_we0),
    .d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_27_d0),
    .q0(exp_lut_sigma_color_27_q0)
);

bilateral_filter_accel_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_start),
    .ap_done(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_done),
    .ap_idle(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_idle),
    .ap_ready(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_ready),
    .exp_lut_sigma_color_14_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_14_address0),
    .exp_lut_sigma_color_14_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_14_ce0),
    .exp_lut_sigma_color_14_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_14_we0),
    .exp_lut_sigma_color_14_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_14_d0),
    .exp_lut_sigma_color_8_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_8_address0),
    .exp_lut_sigma_color_8_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_8_ce0),
    .exp_lut_sigma_color_8_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_8_we0),
    .exp_lut_sigma_color_8_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_8_d0),
    .exp_lut_sigma_color_12_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_12_address0),
    .exp_lut_sigma_color_12_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_12_ce0),
    .exp_lut_sigma_color_12_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_12_we0),
    .exp_lut_sigma_color_12_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_12_d0),
    .exp_lut_sigma_color_19_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_19_address0),
    .exp_lut_sigma_color_19_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_19_ce0),
    .exp_lut_sigma_color_19_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_19_we0),
    .exp_lut_sigma_color_19_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_19_d0),
    .exp_lut_sigma_color_27_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_27_address0),
    .exp_lut_sigma_color_27_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_27_ce0),
    .exp_lut_sigma_color_27_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_27_we0),
    .exp_lut_sigma_color_27_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_27_d0),
    .exp_lut_sigma_color_26_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_26_address0),
    .exp_lut_sigma_color_26_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_26_ce0),
    .exp_lut_sigma_color_26_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_26_we0),
    .exp_lut_sigma_color_26_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_26_d0),
    .exp_lut_sigma_color_25_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_25_address0),
    .exp_lut_sigma_color_25_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_25_ce0),
    .exp_lut_sigma_color_25_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_25_we0),
    .exp_lut_sigma_color_25_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_25_d0),
    .exp_lut_sigma_color_24_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_24_address0),
    .exp_lut_sigma_color_24_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_24_ce0),
    .exp_lut_sigma_color_24_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_24_we0),
    .exp_lut_sigma_color_24_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_24_d0),
    .exp_lut_sigma_color_23_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_23_address0),
    .exp_lut_sigma_color_23_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_23_ce0),
    .exp_lut_sigma_color_23_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_23_we0),
    .exp_lut_sigma_color_23_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_23_d0),
    .exp_lut_sigma_color_22_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_22_address0),
    .exp_lut_sigma_color_22_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_22_ce0),
    .exp_lut_sigma_color_22_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_22_we0),
    .exp_lut_sigma_color_22_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_22_d0),
    .exp_lut_sigma_color_21_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_21_address0),
    .exp_lut_sigma_color_21_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_21_ce0),
    .exp_lut_sigma_color_21_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_21_we0),
    .exp_lut_sigma_color_21_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_21_d0),
    .exp_lut_sigma_color_20_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_20_address0),
    .exp_lut_sigma_color_20_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_20_ce0),
    .exp_lut_sigma_color_20_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_20_we0),
    .exp_lut_sigma_color_20_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_20_d0),
    .exp_lut_sigma_color_18_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_18_address0),
    .exp_lut_sigma_color_18_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_18_ce0),
    .exp_lut_sigma_color_18_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_18_we0),
    .exp_lut_sigma_color_18_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_18_d0),
    .exp_lut_sigma_color_17_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_17_address0),
    .exp_lut_sigma_color_17_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_17_ce0),
    .exp_lut_sigma_color_17_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_17_we0),
    .exp_lut_sigma_color_17_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_17_d0),
    .exp_lut_sigma_color_16_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_16_address0),
    .exp_lut_sigma_color_16_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_16_ce0),
    .exp_lut_sigma_color_16_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_16_we0),
    .exp_lut_sigma_color_16_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_16_d0),
    .exp_lut_sigma_color_15_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_15_address0),
    .exp_lut_sigma_color_15_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_15_ce0),
    .exp_lut_sigma_color_15_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_15_we0),
    .exp_lut_sigma_color_15_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_15_d0),
    .exp_lut_sigma_color_13_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_13_address0),
    .exp_lut_sigma_color_13_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_13_ce0),
    .exp_lut_sigma_color_13_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_13_we0),
    .exp_lut_sigma_color_13_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_13_d0),
    .exp_lut_sigma_color_11_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_11_address0),
    .exp_lut_sigma_color_11_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_11_ce0),
    .exp_lut_sigma_color_11_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_11_we0),
    .exp_lut_sigma_color_11_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_11_d0),
    .exp_lut_sigma_color_10_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_10_address0),
    .exp_lut_sigma_color_10_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_10_ce0),
    .exp_lut_sigma_color_10_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_10_we0),
    .exp_lut_sigma_color_10_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_10_d0),
    .exp_lut_sigma_color_9_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_9_address0),
    .exp_lut_sigma_color_9_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_9_ce0),
    .exp_lut_sigma_color_9_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_9_we0),
    .exp_lut_sigma_color_9_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_9_d0),
    .exp_lut_sigma_color_7_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_7_address0),
    .exp_lut_sigma_color_7_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_7_ce0),
    .exp_lut_sigma_color_7_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_7_we0),
    .exp_lut_sigma_color_7_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_7_d0),
    .exp_lut_sigma_color_6_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_6_address0),
    .exp_lut_sigma_color_6_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_6_ce0),
    .exp_lut_sigma_color_6_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_6_we0),
    .exp_lut_sigma_color_6_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_6_d0),
    .exp_lut_sigma_color_5_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_5_address0),
    .exp_lut_sigma_color_5_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_5_ce0),
    .exp_lut_sigma_color_5_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_5_we0),
    .exp_lut_sigma_color_5_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_5_d0),
    .exp_lut_sigma_color_4_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_4_address0),
    .exp_lut_sigma_color_4_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_4_ce0),
    .exp_lut_sigma_color_4_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_4_we0),
    .exp_lut_sigma_color_4_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_4_d0),
    .exp_lut_sigma_color_3_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_3_address0),
    .exp_lut_sigma_color_3_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_3_ce0),
    .exp_lut_sigma_color_3_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_3_we0),
    .exp_lut_sigma_color_3_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_3_d0),
    .exp_lut_sigma_color_2_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_2_address0),
    .exp_lut_sigma_color_2_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_2_ce0),
    .exp_lut_sigma_color_2_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_2_we0),
    .exp_lut_sigma_color_2_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_2_d0),
    .exp_lut_sigma_color_1_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_1_address0),
    .exp_lut_sigma_color_1_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_1_ce0),
    .exp_lut_sigma_color_1_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_1_we0),
    .exp_lut_sigma_color_1_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_1_d0),
    .exp_lut_sigma_color_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_address0),
    .exp_lut_sigma_color_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_ce0),
    .exp_lut_sigma_color_we0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_we0),
    .exp_lut_sigma_color_d0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_d0),
    .grp_fu_1139_p_din0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_grp_fu_1139_p_din0),
    .grp_fu_1139_p_dout0(grp_fu_1139_p1),
    .grp_fu_1139_p_ce(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_grp_fu_1139_p_ce)
);

bilateral_filter_accel_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_start),
    .ap_done(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_done),
    .ap_idle(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_idle),
    .ap_ready(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_ready),
    .row_ind_6_out(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_6_out),
    .row_ind_6_out_ap_vld(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_6_out_ap_vld),
    .row_ind_5_out(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_5_out),
    .row_ind_5_out_ap_vld(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_5_out_ap_vld),
    .row_ind_4_out(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_4_out),
    .row_ind_4_out_ap_vld(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_4_out_ap_vld),
    .row_ind_3_out(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_3_out),
    .row_ind_3_out_ap_vld(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_3_out_ap_vld),
    .row_ind_2_out(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_2_out),
    .row_ind_2_out_ap_vld(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_2_out_ap_vld),
    .row_ind_1_out(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_1_out),
    .row_ind_1_out_ap_vld(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_1_out_ap_vld),
    .row_ind_out(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_out),
    .row_ind_out_ap_vld(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_out_ap_vld)
);

bilateral_filter_accel_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_start),
    .ap_done(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_done),
    .ap_idle(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_idle),
    .ap_ready(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_ready),
    .imgInput_data_dout(imgInput_data_dout),
    .imgInput_data_num_data_valid(2'd0),
    .imgInput_data_fifo_cap(2'd0),
    .imgInput_data_empty_n(imgInput_data_empty_n),
    .imgInput_data_read(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_imgInput_data_read),
    .imgwidth(imgwidth),
    .buf_6_address1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_6_address1),
    .buf_6_ce1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_6_ce1),
    .buf_6_we1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_6_we1),
    .buf_6_d1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_6_d1),
    .buf_5_address1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_5_address1),
    .buf_5_ce1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_5_ce1),
    .buf_5_we1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_5_we1),
    .buf_5_d1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_5_d1),
    .buf_4_address1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_4_address1),
    .buf_4_ce1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_4_ce1),
    .buf_4_we1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_4_we1),
    .buf_4_d1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_4_d1),
    .buf_3_address1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_3_address1),
    .buf_3_ce1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_3_ce1),
    .buf_3_we1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_3_we1),
    .buf_3_d1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_3_d1),
    .buf_2_address1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_2_address1),
    .buf_2_ce1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_2_ce1),
    .buf_2_we1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_2_we1),
    .buf_2_d1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_2_d1),
    .buf_1_address1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_1_address1),
    .buf_1_ce1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_1_ce1),
    .buf_1_we1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_1_we1),
    .buf_1_d1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_1_d1),
    .buf_r_address1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_r_address1),
    .buf_r_ce1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_r_ce1),
    .buf_r_we1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_r_we1),
    .buf_r_d1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_r_d1),
    .trunc_ln421_1(trunc_ln421_1_reg_933)
);

bilateral_filter_accel_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3 grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_start),
    .ap_done(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_done),
    .ap_idle(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_idle),
    .ap_ready(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_ready),
    .imgwidth(imgwidth),
    .buf_r_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_address0),
    .buf_r_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_address1),
    .buf_r_ce1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_ce1),
    .buf_r_we1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_we1),
    .buf_r_d1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_d1),
    .buf_1_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_address0),
    .buf_1_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_address1),
    .buf_1_ce1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_ce1),
    .buf_1_we1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_we1),
    .buf_1_d1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_d1),
    .buf_2_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_address0),
    .buf_2_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_address1),
    .buf_2_ce1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_ce1),
    .buf_2_we1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_we1),
    .buf_2_d1(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_d1),
    .buf_3_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_3_address0),
    .buf_3_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_3_ce0),
    .buf_3_q0(buf_3_q0),
    .buf_4_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_4_address0),
    .buf_4_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_4_ce0),
    .buf_4_q0(buf_4_q0),
    .buf_5_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_5_address0),
    .buf_5_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_5_ce0),
    .buf_5_q0(buf_5_q0),
    .buf_6_address0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_6_address0),
    .buf_6_ce0(grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_6_ce0),
    .buf_6_q0(buf_6_q0),
    .trunc_ln1(trunc_ln421_reg_920)
);

bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_start),
    .ap_done(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_done),
    .ap_idle(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_idle),
    .ap_ready(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_ready),
    .imgInput_data_dout(imgInput_data_dout),
    .imgInput_data_num_data_valid(2'd0),
    .imgInput_data_fifo_cap(2'd0),
    .imgInput_data_empty_n(imgInput_data_empty_n),
    .imgInput_data_read(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_imgInput_data_read),
    .imgOutput_data_din(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_imgOutput_data_din),
    .imgOutput_data_num_data_valid(2'd0),
    .imgOutput_data_fifo_cap(2'd0),
    .imgOutput_data_full_n(imgOutput_data_full_n),
    .imgOutput_data_write(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_imgOutput_data_write),
    .add17_i_i_cast(add17_i_i_cast_reg_999),
    .buf_6_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_address0),
    .buf_6_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_ce0),
    .buf_6_q0(buf_6_q0),
    .buf_6_address1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_address1),
    .buf_6_ce1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_ce1),
    .buf_6_we1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_we1),
    .buf_6_d1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_d1),
    .buf_r_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_address0),
    .buf_r_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_ce0),
    .buf_r_q0(buf_q0),
    .buf_r_address1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_address1),
    .buf_r_ce1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_ce1),
    .buf_r_we1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_we1),
    .buf_r_d1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_d1),
    .buf_1_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_address0),
    .buf_1_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_ce0),
    .buf_1_q0(buf_1_q0),
    .buf_1_address1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_address1),
    .buf_1_ce1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_ce1),
    .buf_1_we1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_we1),
    .buf_1_d1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_d1),
    .buf_2_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_address0),
    .buf_2_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_ce0),
    .buf_2_q0(buf_2_q0),
    .buf_2_address1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_address1),
    .buf_2_ce1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_ce1),
    .buf_2_we1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_we1),
    .buf_2_d1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_d1),
    .buf_3_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_address0),
    .buf_3_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_ce0),
    .buf_3_q0(buf_3_q0),
    .buf_3_address1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_address1),
    .buf_3_ce1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_ce1),
    .buf_3_we1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_we1),
    .buf_3_d1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_d1),
    .buf_4_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_address0),
    .buf_4_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_ce0),
    .buf_4_q0(buf_4_q0),
    .buf_4_address1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_address1),
    .buf_4_ce1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_ce1),
    .buf_4_we1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_we1),
    .buf_4_d1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_d1),
    .buf_5_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_address0),
    .buf_5_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_ce0),
    .buf_5_q0(buf_5_q0),
    .buf_5_address1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_address1),
    .buf_5_ce1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_ce1),
    .buf_5_we1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_we1),
    .buf_5_d1(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_d1),
    .row_ind_21(trunc_ln450_6_reg_1040),
    .row_ind_20(trunc_ln450_5_reg_1035),
    .row_ind_19(trunc_ln450_4_reg_1030),
    .row_ind_18(trunc_ln450_3_reg_1025),
    .row_ind_17(trunc_ln450_2_reg_1020),
    .row_ind_16(trunc_ln450_1_reg_1015),
    .row_ind_15(trunc_ln450_reg_1010),
    .sub_i274_i_i_cast(empty_46_reg_1064),
    .spec_select3216(spec_select3216_reg_1104),
    .spec_select3220(spec_select3220_reg_1109),
    .spec_select3224(spec_select3224_reg_1114),
    .spec_select3228(spec_select3228_reg_1119),
    .spec_select3232(spec_select3232_reg_1124),
    .spec_select3236(spec_select3236_reg_1129),
    .spec_select3240(spec_select3240_reg_1134),
    .exp_lut_sigma_color_1_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_1_address0),
    .exp_lut_sigma_color_1_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_1_ce0),
    .exp_lut_sigma_color_1_q0(exp_lut_sigma_color_1_q0),
    .exp_lut_sigma_color_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_address0),
    .exp_lut_sigma_color_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_ce0),
    .exp_lut_sigma_color_q0(exp_lut_sigma_color_q0),
    .exp_lut_sigma_color_3_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_3_address0),
    .exp_lut_sigma_color_3_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_3_ce0),
    .exp_lut_sigma_color_3_q0(exp_lut_sigma_color_3_q0),
    .exp_lut_sigma_color_2_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_2_address0),
    .exp_lut_sigma_color_2_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_2_ce0),
    .exp_lut_sigma_color_2_q0(exp_lut_sigma_color_2_q0),
    .exp_lut_sigma_color_4_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_4_address0),
    .exp_lut_sigma_color_4_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_4_ce0),
    .exp_lut_sigma_color_4_q0(exp_lut_sigma_color_4_q0),
    .exp_lut_sigma_color_5_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_5_address0),
    .exp_lut_sigma_color_5_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_5_ce0),
    .exp_lut_sigma_color_5_q0(exp_lut_sigma_color_5_q0),
    .exp_lut_sigma_color_7_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_7_address0),
    .exp_lut_sigma_color_7_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_7_ce0),
    .exp_lut_sigma_color_7_q0(exp_lut_sigma_color_7_q0),
    .exp_lut_sigma_color_6_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_6_address0),
    .exp_lut_sigma_color_6_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_6_ce0),
    .exp_lut_sigma_color_6_q0(exp_lut_sigma_color_6_q0),
    .exp_lut_sigma_color_8_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_8_address0),
    .exp_lut_sigma_color_8_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_8_ce0),
    .exp_lut_sigma_color_8_q0(exp_lut_sigma_color_8_q0),
    .exp_lut_sigma_color_9_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_9_address0),
    .exp_lut_sigma_color_9_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_9_ce0),
    .exp_lut_sigma_color_9_q0(exp_lut_sigma_color_9_q0),
    .exp_lut_sigma_color_10_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_10_address0),
    .exp_lut_sigma_color_10_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_10_ce0),
    .exp_lut_sigma_color_10_q0(exp_lut_sigma_color_10_q0),
    .exp_lut_sigma_color_11_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_11_address0),
    .exp_lut_sigma_color_11_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_11_ce0),
    .exp_lut_sigma_color_11_q0(exp_lut_sigma_color_11_q0),
    .exp_lut_sigma_color_13_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_13_address0),
    .exp_lut_sigma_color_13_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_13_ce0),
    .exp_lut_sigma_color_13_q0(exp_lut_sigma_color_13_q0),
    .exp_lut_sigma_color_12_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_12_address0),
    .exp_lut_sigma_color_12_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_12_ce0),
    .exp_lut_sigma_color_12_q0(exp_lut_sigma_color_12_q0),
    .exp_lut_sigma_color_14_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_14_address0),
    .exp_lut_sigma_color_14_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_14_ce0),
    .exp_lut_sigma_color_14_q0(exp_lut_sigma_color_14_q0),
    .exp_lut_sigma_color_15_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_15_address0),
    .exp_lut_sigma_color_15_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_15_ce0),
    .exp_lut_sigma_color_15_q0(exp_lut_sigma_color_15_q0),
    .exp_lut_sigma_color_16_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_16_address0),
    .exp_lut_sigma_color_16_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_16_ce0),
    .exp_lut_sigma_color_16_q0(exp_lut_sigma_color_16_q0),
    .exp_lut_sigma_color_18_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_18_address0),
    .exp_lut_sigma_color_18_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_18_ce0),
    .exp_lut_sigma_color_18_q0(exp_lut_sigma_color_18_q0),
    .exp_lut_sigma_color_17_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_17_address0),
    .exp_lut_sigma_color_17_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_17_ce0),
    .exp_lut_sigma_color_17_q0(exp_lut_sigma_color_17_q0),
    .exp_lut_sigma_color_19_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_19_address0),
    .exp_lut_sigma_color_19_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_19_ce0),
    .exp_lut_sigma_color_19_q0(exp_lut_sigma_color_19_q0),
    .exp_lut_sigma_color_20_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_20_address0),
    .exp_lut_sigma_color_20_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_20_ce0),
    .exp_lut_sigma_color_20_q0(exp_lut_sigma_color_20_q0),
    .exp_lut_sigma_color_21_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_21_address0),
    .exp_lut_sigma_color_21_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_21_ce0),
    .exp_lut_sigma_color_21_q0(exp_lut_sigma_color_21_q0),
    .exp_lut_sigma_color_22_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_22_address0),
    .exp_lut_sigma_color_22_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_22_ce0),
    .exp_lut_sigma_color_22_q0(exp_lut_sigma_color_22_q0),
    .exp_lut_sigma_color_24_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_24_address0),
    .exp_lut_sigma_color_24_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_24_ce0),
    .exp_lut_sigma_color_24_q0(exp_lut_sigma_color_24_q0),
    .exp_lut_sigma_color_23_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_23_address0),
    .exp_lut_sigma_color_23_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_23_ce0),
    .exp_lut_sigma_color_23_q0(exp_lut_sigma_color_23_q0),
    .exp_lut_sigma_color_25_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_25_address0),
    .exp_lut_sigma_color_25_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_25_ce0),
    .exp_lut_sigma_color_25_q0(exp_lut_sigma_color_25_q0),
    .exp_lut_sigma_color_26_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_26_address0),
    .exp_lut_sigma_color_26_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_26_ce0),
    .exp_lut_sigma_color_26_q0(exp_lut_sigma_color_26_q0),
    .exp_lut_sigma_color_27_address0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_27_address0),
    .exp_lut_sigma_color_27_ce0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_27_ce0),
    .exp_lut_sigma_color_27_q0(exp_lut_sigma_color_27_q0),
    .imgwidth(imgwidth),
    .cmp_i_i65_i_i(cmp_i_i65_i_i_reg_1048),
    .grp_fu_1139_p_din0(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_grp_fu_1139_p_din0),
    .grp_fu_1139_p_dout0(grp_fu_1139_p1),
    .grp_fu_1139_p_ce(grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_grp_fu_1139_p_ce)
);

bilateral_filter_accel_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U269(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1139_p0),
    .ce(grp_fu_1139_ce),
    .dout(grp_fu_1139_p1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_start_reg <= 1'b1;
        end else if ((grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_ready == 1'b1)) begin
            grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_start_reg <= 1'b1;
        end else if ((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_ready == 1'b1)) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln421_fu_519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_start_reg <= 1'b1;
        end else if ((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_ready == 1'b1)) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln421_fu_519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_start_reg <= 1'b1;
        end else if ((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_ready == 1'b1)) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_start_reg <= 1'b1;
        end else if ((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_ready == 1'b1)) begin
            grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        init_buf_fu_98 <= zext_ln421_fu_503_p1;
    end else if (((icmp_ln421_fu_519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        init_buf_fu_98 <= add_ln421_fu_529_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_fu_519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_fu_270 <= 13'd3;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln450_fu_653_p2 == 1'd1))) begin
        row_fu_270 <= row_3_fu_751_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_fu_519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_10_fu_278 <= grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_1_out;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln450_fu_653_p2 == 1'd1))) begin
        row_ind_10_fu_278 <= row_ind_11_fu_282;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_fu_519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_11_fu_282 <= grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_2_out;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln450_fu_653_p2 == 1'd1))) begin
        row_ind_11_fu_282 <= row_ind_12_fu_286;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_fu_519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_12_fu_286 <= grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_3_out;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln450_fu_653_p2 == 1'd1))) begin
        row_ind_12_fu_286 <= row_ind_13_fu_290;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_fu_519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_13_fu_290 <= grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_4_out;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln450_fu_653_p2 == 1'd1))) begin
        row_ind_13_fu_290 <= row_ind_14_fu_294;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_fu_519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_14_fu_294 <= grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_5_out;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln450_fu_653_p2 == 1'd1))) begin
        row_ind_14_fu_294 <= row_ind_15_fu_298;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_fu_519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_15_fu_298 <= grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_6_out;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln450_fu_653_p2 == 1'd1))) begin
        row_ind_15_fu_298 <= row_ind_fu_274;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_fu_519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_fu_274 <= grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_out;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln450_fu_653_p2 == 1'd1))) begin
        row_ind_fu_274 <= row_ind_10_fu_278;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add17_i_i_cast_reg_999 <= add17_i_i_cast_fu_582_p2;
        add_i_i104_i_reg_994 <= add_i_i104_i_fu_576_p2;
        sub333_i_i_reg_1004 <= sub333_i_i_fu_587_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln450_fu_653_p2 == 1'd1))) begin
        cmp_i_i254_i_i_1_reg_1074 <= cmp_i_i254_i_i_1_fu_695_p2;
        cmp_i_i254_i_i_3_reg_1084 <= cmp_i_i254_i_i_3_fu_717_p2;
        cmp_i_i254_i_i_5_reg_1094 <= cmp_i_i254_i_i_5_fu_739_p2;
        cmp_i_i254_i_i_6_reg_1099 <= cmp_i_i254_i_i_6_fu_745_p2;
        cmp_i_i330_i_i_reg_1053 <= cmp_i_i330_i_i_fu_663_p2;
        cmp_i_i65_i_i_reg_1048 <= cmp_i_i65_i_i_fu_658_p2;
        empty_46_reg_1064 <= empty_46_fu_683_p1;
        icmp883_reg_1089 <= icmp883_fu_733_p2;
        icmp_reg_1079 <= icmp_fu_711_p2;
        tmp_reg_1069 <= sub_i274_i_i_fu_677_p2[32'd17];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        empty_reg_894 <= empty_fu_474_p1;
        trunc_ln421_reg_920 <= trunc_ln421_fu_499_p1;
        zext_ln421_1_reg_925[12 : 0] <= zext_ln421_1_fu_507_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        spec_select3216_reg_1104 <= spec_select3216_fu_797_p2;
        spec_select3220_reg_1109 <= spec_select3220_fu_802_p2;
        spec_select3224_reg_1114 <= spec_select3224_fu_807_p2;
        spec_select3228_reg_1119 <= spec_select3228_fu_812_p2;
        spec_select3232_reg_1124 <= spec_select3232_fu_817_p2;
        spec_select3236_reg_1129 <= spec_select3236_fu_822_p2;
        spec_select3240_reg_1134 <= spec_select3240_fu_827_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln421_fu_519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        trunc_ln421_1_reg_933 <= trunc_ln421_1_fu_524_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln450_1_reg_1015 <= trunc_ln450_1_fu_621_p1;
        trunc_ln450_2_reg_1020 <= trunc_ln450_2_fu_625_p1;
        trunc_ln450_3_reg_1025 <= trunc_ln450_3_fu_629_p1;
        trunc_ln450_4_reg_1030 <= trunc_ln450_4_fu_633_p1;
        trunc_ln450_5_reg_1035 <= trunc_ln450_5_fu_637_p1;
        trunc_ln450_6_reg_1040 <= trunc_ln450_6_fu_641_p1;
        trunc_ln450_reg_1010 <= trunc_ln450_fu_617_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & (icmp_ln450_fu_653_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln450_fu_653_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_address0;
    end else begin
        buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_address1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_address1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_address1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_1_address1;
    end else begin
        buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_ce0;
    end else begin
        buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_ce1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_ce1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_ce1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_1_ce1;
    end else begin
        buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_d1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_d1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_d1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_1_d1;
    end else begin
        buf_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_1_we1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_1_we1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_1_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_1_we1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_1_we1;
    end else begin
        buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_2_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_address0;
    end else begin
        buf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_address1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_2_address1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_address1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_2_address1;
    end else begin
        buf_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_2_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_ce0;
    end else begin
        buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_ce1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_2_ce1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_ce1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_2_ce1;
    end else begin
        buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_d1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_2_d1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_d1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_2_d1;
    end else begin
        buf_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_2_we1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_2_we1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_2_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_2_we1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_2_we1;
    end else begin
        buf_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_3_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_3_address0;
    end else begin
        buf_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_address1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_3_address1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_3_address1;
    end else begin
        buf_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_3_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_3_ce0;
    end else begin
        buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_ce1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_3_ce1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_3_ce1;
    end else begin
        buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_d1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_3_d1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_3_d1;
    end else begin
        buf_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_3_we1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_3_we1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_3_we1;
    end else begin
        buf_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_4_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_4_address0;
    end else begin
        buf_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_address1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_4_address1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_4_address1;
    end else begin
        buf_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_4_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_4_ce0;
    end else begin
        buf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_ce1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_4_ce1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_4_ce1;
    end else begin
        buf_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_d1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_4_d1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_4_d1;
    end else begin
        buf_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_4_we1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_4_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_4_we1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_4_we1;
    end else begin
        buf_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_5_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_5_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_5_address0;
    end else begin
        buf_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_5_address1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_5_address1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_5_address1;
    end else begin
        buf_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_5_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_5_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_5_ce0;
    end else begin
        buf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_5_ce1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_5_ce1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_5_ce1;
    end else begin
        buf_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_5_d1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_5_d1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_5_d1;
    end else begin
        buf_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_5_we1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_5_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_5_we1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_5_we1;
    end else begin
        buf_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_6_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_6_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_6_address0;
    end else begin
        buf_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_6_address1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_6_address1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_6_address1;
    end else begin
        buf_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_6_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_6_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_6_ce0;
    end else begin
        buf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_6_ce1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_6_ce1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_6_ce1;
    end else begin
        buf_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_6_d1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_6_d1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_6_d1;
    end else begin
        buf_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_6_we1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_6_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_6_we1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_6_we1;
    end else begin
        buf_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_address0;
    end else begin
        buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_address1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_address1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_address1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_r_address1;
    end else begin
        buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_ce0;
    end else begin
        buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_ce1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_ce1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_ce1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_r_ce1;
    end else begin
        buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_d1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_d1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_d1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_r_d1;
    end else begin
        buf_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        buf_we1 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_we1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_buf_r_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_we1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_buf_r_we1;
    end else begin
        buf_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_10_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_10_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_10_address0;
    end else begin
        exp_lut_sigma_color_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_10_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_10_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_10_ce0;
    end else begin
        exp_lut_sigma_color_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_10_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_10_we0;
    end else begin
        exp_lut_sigma_color_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_11_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_11_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_11_address0;
    end else begin
        exp_lut_sigma_color_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_11_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_11_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_11_ce0;
    end else begin
        exp_lut_sigma_color_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_11_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_11_we0;
    end else begin
        exp_lut_sigma_color_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_12_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_12_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_12_address0;
    end else begin
        exp_lut_sigma_color_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_12_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_12_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_12_ce0;
    end else begin
        exp_lut_sigma_color_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_12_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_12_we0;
    end else begin
        exp_lut_sigma_color_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_13_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_13_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_13_address0;
    end else begin
        exp_lut_sigma_color_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_13_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_13_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_13_ce0;
    end else begin
        exp_lut_sigma_color_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_13_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_13_we0;
    end else begin
        exp_lut_sigma_color_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_14_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_14_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_14_address0;
    end else begin
        exp_lut_sigma_color_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_14_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_14_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_14_ce0;
    end else begin
        exp_lut_sigma_color_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_14_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_14_we0;
    end else begin
        exp_lut_sigma_color_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_15_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_15_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_15_address0;
    end else begin
        exp_lut_sigma_color_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_15_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_15_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_15_ce0;
    end else begin
        exp_lut_sigma_color_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_15_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_15_we0;
    end else begin
        exp_lut_sigma_color_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_16_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_16_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_16_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_16_address0;
    end else begin
        exp_lut_sigma_color_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_16_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_16_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_16_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_16_ce0;
    end else begin
        exp_lut_sigma_color_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_16_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_16_we0;
    end else begin
        exp_lut_sigma_color_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_17_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_17_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_17_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_17_address0;
    end else begin
        exp_lut_sigma_color_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_17_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_17_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_17_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_17_ce0;
    end else begin
        exp_lut_sigma_color_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_17_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_17_we0;
    end else begin
        exp_lut_sigma_color_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_18_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_18_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_18_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_18_address0;
    end else begin
        exp_lut_sigma_color_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_18_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_18_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_18_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_18_ce0;
    end else begin
        exp_lut_sigma_color_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_18_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_18_we0;
    end else begin
        exp_lut_sigma_color_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_19_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_19_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_19_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_19_address0;
    end else begin
        exp_lut_sigma_color_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_19_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_19_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_19_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_19_ce0;
    end else begin
        exp_lut_sigma_color_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_19_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_19_we0;
    end else begin
        exp_lut_sigma_color_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_1_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_1_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_1_address0;
    end else begin
        exp_lut_sigma_color_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_1_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_1_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_1_ce0;
    end else begin
        exp_lut_sigma_color_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_1_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_1_we0;
    end else begin
        exp_lut_sigma_color_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_20_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_20_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_20_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_20_address0;
    end else begin
        exp_lut_sigma_color_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_20_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_20_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_20_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_20_ce0;
    end else begin
        exp_lut_sigma_color_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_20_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_20_we0;
    end else begin
        exp_lut_sigma_color_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_21_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_21_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_21_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_21_address0;
    end else begin
        exp_lut_sigma_color_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_21_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_21_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_21_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_21_ce0;
    end else begin
        exp_lut_sigma_color_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_21_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_21_we0;
    end else begin
        exp_lut_sigma_color_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_22_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_22_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_22_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_22_address0;
    end else begin
        exp_lut_sigma_color_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_22_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_22_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_22_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_22_ce0;
    end else begin
        exp_lut_sigma_color_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_22_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_22_we0;
    end else begin
        exp_lut_sigma_color_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_23_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_23_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_23_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_23_address0;
    end else begin
        exp_lut_sigma_color_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_23_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_23_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_23_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_23_ce0;
    end else begin
        exp_lut_sigma_color_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_23_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_23_we0;
    end else begin
        exp_lut_sigma_color_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_24_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_24_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_24_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_24_address0;
    end else begin
        exp_lut_sigma_color_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_24_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_24_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_24_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_24_ce0;
    end else begin
        exp_lut_sigma_color_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_24_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_24_we0;
    end else begin
        exp_lut_sigma_color_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_25_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_25_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_25_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_25_address0;
    end else begin
        exp_lut_sigma_color_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_25_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_25_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_25_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_25_ce0;
    end else begin
        exp_lut_sigma_color_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_25_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_25_we0;
    end else begin
        exp_lut_sigma_color_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_26_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_26_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_26_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_26_address0;
    end else begin
        exp_lut_sigma_color_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_26_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_26_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_26_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_26_ce0;
    end else begin
        exp_lut_sigma_color_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_26_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_26_we0;
    end else begin
        exp_lut_sigma_color_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_27_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_27_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_27_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_27_address0;
    end else begin
        exp_lut_sigma_color_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_27_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_27_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_27_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_27_ce0;
    end else begin
        exp_lut_sigma_color_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_27_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_27_we0;
    end else begin
        exp_lut_sigma_color_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_2_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_2_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_2_address0;
    end else begin
        exp_lut_sigma_color_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_2_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_2_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_2_ce0;
    end else begin
        exp_lut_sigma_color_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_2_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_2_we0;
    end else begin
        exp_lut_sigma_color_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_3_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_3_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_3_address0;
    end else begin
        exp_lut_sigma_color_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_3_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_3_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_3_ce0;
    end else begin
        exp_lut_sigma_color_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_3_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_3_we0;
    end else begin
        exp_lut_sigma_color_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_4_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_4_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_4_address0;
    end else begin
        exp_lut_sigma_color_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_4_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_4_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_4_ce0;
    end else begin
        exp_lut_sigma_color_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_4_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_4_we0;
    end else begin
        exp_lut_sigma_color_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_5_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_5_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_5_address0;
    end else begin
        exp_lut_sigma_color_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_5_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_5_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_5_ce0;
    end else begin
        exp_lut_sigma_color_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_5_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_5_we0;
    end else begin
        exp_lut_sigma_color_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_6_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_6_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_6_address0;
    end else begin
        exp_lut_sigma_color_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_6_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_6_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_6_ce0;
    end else begin
        exp_lut_sigma_color_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_6_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_6_we0;
    end else begin
        exp_lut_sigma_color_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_7_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_7_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_7_address0;
    end else begin
        exp_lut_sigma_color_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_7_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_7_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_7_ce0;
    end else begin
        exp_lut_sigma_color_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_7_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_7_we0;
    end else begin
        exp_lut_sigma_color_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_8_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_8_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_8_address0;
    end else begin
        exp_lut_sigma_color_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_8_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_8_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_8_ce0;
    end else begin
        exp_lut_sigma_color_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_8_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_8_we0;
    end else begin
        exp_lut_sigma_color_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_9_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_9_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_9_address0;
    end else begin
        exp_lut_sigma_color_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_9_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_9_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_9_ce0;
    end else begin
        exp_lut_sigma_color_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_9_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_9_we0;
    end else begin
        exp_lut_sigma_color_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_address0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_address0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_address0;
    end else begin
        exp_lut_sigma_color_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        exp_lut_sigma_color_ce0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_exp_lut_sigma_color_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_ce0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_ce0;
    end else begin
        exp_lut_sigma_color_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_lut_sigma_color_we0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_exp_lut_sigma_color_we0;
    end else begin
        exp_lut_sigma_color_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1139_ce = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_grp_fu_1139_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1139_ce = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_grp_fu_1139_p_ce;
    end else begin
        grp_fu_1139_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_1139_p0 = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_grp_fu_1139_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_1139_p0 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_grp_fu_1139_p_din0;
    end else begin
        grp_fu_1139_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        imgInput_data_read = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_imgInput_data_read;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        imgInput_data_read = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_imgInput_data_read;
    end else begin
        imgInput_data_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        imgOutput_data_write = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_imgOutput_data_write;
    end else begin
        imgOutput_data_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln421_fu_519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln450_fu_653_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add17_i_i_cast_fu_582_p2 = (empty_reg_894 + 14'd3);

assign add_i_i104_i_fu_576_p2 = (conv3_i_i_i99_i_fu_573_p1 + 17'd3);

assign add_ln421_fu_529_p2 = (init_buf_fu_98 + 64'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_done == 1'b0) | (grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_done == 1'b0));
end

assign cmp_i_i254_i_i_1_fu_695_p2 = (($signed(sub_i274_i_i_fu_677_p2) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign cmp_i_i254_i_i_3_fu_717_p2 = (($signed(sub_i274_i_i_fu_677_p2) < $signed(18'd3)) ? 1'b1 : 1'b0);

assign cmp_i_i254_i_i_5_fu_739_p2 = (($signed(sub_i274_i_i_fu_677_p2) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign cmp_i_i254_i_i_6_fu_745_p2 = (($signed(sub_i_i298_i_i_fu_668_p2) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign cmp_i_i330_i_i_fu_663_p2 = (($signed(sub333_i_i_reg_1004) < $signed(zext_ln450_1_fu_649_p1)) ? 1'b1 : 1'b0);

assign cmp_i_i65_i_i_fu_658_p2 = ((zext_ln450_fu_645_p1 < imgheight) ? 1'b1 : 1'b0);

assign conv3_i_i_i99_i_fu_573_p1 = imgheight;

assign empty_46_fu_683_p1 = sub_i274_i_i_fu_677_p2[2:0];

assign empty_fu_474_p1 = imgwidth[13:0];

assign grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_start = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_ap_start_reg;

assign grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_start = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_ap_start_reg;

assign grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_start = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_425_2_fu_385_ap_start_reg;

assign grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_start = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_436_3_fu_400_ap_start_reg;

assign grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_start = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_585_6_VITIS_LOOP_587_7_fu_314_ap_start_reg;

assign icmp883_fu_733_p2 = (($signed(tmp_120_fu_723_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_fu_711_p2 = (($signed(tmp_119_fu_701_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln421_fu_519_p2 = ((init_buf_fu_98 < zext_ln421_1_reg_925) ? 1'b1 : 1'b0);

assign icmp_ln450_fu_653_p2 = ((zext_ln450_1_fu_649_p1 < add_i_i104_i_reg_994) ? 1'b1 : 1'b0);

assign imgOutput_data_din = grp_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_Pipeline_Col_Loop_fu_413_imgOutput_data_din;

assign row_3_fu_751_p2 = (row_fu_270 + 13'd1);

assign spec_select3216_fu_797_p2 = (tmp_reg_1069 & cmp_i_i330_i_i_reg_1053);

assign spec_select3220_fu_802_p2 = (cmp_i_i330_i_i_reg_1053 & cmp_i_i254_i_i_1_reg_1074);

assign spec_select3224_fu_807_p2 = (icmp_reg_1079 & cmp_i_i330_i_i_reg_1053);

assign spec_select3228_fu_812_p2 = (cmp_i_i330_i_i_reg_1053 & cmp_i_i254_i_i_3_reg_1084);

assign spec_select3232_fu_817_p2 = (icmp883_reg_1089 & cmp_i_i330_i_i_reg_1053);

assign spec_select3236_fu_822_p2 = (cmp_i_i330_i_i_reg_1053 & cmp_i_i254_i_i_5_reg_1094);

assign spec_select3240_fu_827_p2 = (cmp_i_i330_i_i_reg_1053 & cmp_i_i254_i_i_6_reg_1099);

assign sub333_i_i_fu_587_p2 = ($signed(conv3_i_i_i99_i_fu_573_p1) + $signed(17'd131071));

assign sub_i274_i_i_fu_677_p2 = ($signed(18'd6) - $signed(sub_i_i298_i_i_cast_fu_673_p1));

assign sub_i_i298_i_i_cast_fu_673_p1 = sub_i_i298_i_i_fu_668_p2;

assign sub_i_i298_i_i_fu_668_p2 = (zext_ln450_1_fu_649_p1 - sub333_i_i_reg_1004);

assign tmp_119_fu_701_p4 = {{sub_i274_i_i_fu_677_p2[17:1]}};

assign tmp_120_fu_723_p4 = {{sub_i274_i_i_fu_677_p2[17:2]}};

assign trunc_ln421_1_fu_524_p1 = init_buf_fu_98[2:0];

assign trunc_ln421_fu_499_p1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_3_out[2:0];

assign trunc_ln450_1_fu_621_p1 = row_ind_10_fu_278[2:0];

assign trunc_ln450_2_fu_625_p1 = row_ind_11_fu_282[2:0];

assign trunc_ln450_3_fu_629_p1 = row_ind_12_fu_286[2:0];

assign trunc_ln450_4_fu_633_p1 = row_ind_13_fu_290[2:0];

assign trunc_ln450_5_fu_637_p1 = row_ind_14_fu_294[2:0];

assign trunc_ln450_6_fu_641_p1 = row_ind_15_fu_298[2:0];

assign trunc_ln450_fu_617_p1 = row_ind_fu_274[2:0];

assign zext_ln421_1_fu_507_p1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_6_out;

assign zext_ln421_fu_503_p1 = grp_xFbilateralFilterKernel_Pipeline_VITIS_LOOP_413_1_fu_374_row_ind_3_out;

assign zext_ln450_1_fu_649_p1 = row_fu_270;

assign zext_ln450_fu_645_p1 = row_fu_270;

always @ (posedge ap_clk) begin
    zext_ln421_1_reg_925[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //bilateral_filter_accel_xFbilateralFilterKernel_16_3840_2160_3_16_1_2_2_16_7_s
