

##### Adder(State Machine IP)
```diff prompt
//________IEEE Floating Point Adder (Single Precision)________//


/////////////////////////////________Block Diagram________////////////////////////////////////////////////////////////////////////////////////////////



//                        +-------------------+
//          input_a     =>|                   |=> output_sum
//          input_b     =>|                   |
//                        |      adder        |=> adder_output_STB
//      adder_input_STB =>|                   |<= output_module_BUSY
//           adder_BUSY <=|                   |
//                        +--------^-|--------+
//                clk______________| |
//              rst__________________|



/////////////////////////////________Specification________////////////////////////////////////////////////////////////////////////////////////////////

//1. A transaction takes place any time the input STB line (adder_input_STB) is true and the output BUSY line (adder_BUSY) is false.
//2. Adder needs to be careful not to ever lower the output BUSY line (adder_BUSY), unless it is ready to receive data.
//3. The input STB (adder_input_STB) line should be raised any time input data is ready for sending. The data source must not wait for adder BUSY (adder_BUSY) to be false before raising the input STB line (adder_input_STB).
//4. Busy should be IDLE or 0 (adder_BUSY) when adder is not busy.
//5. Once input STB (adder_input_STB) is raised, the data being transferred cannot be changed until the clock after the transaction takes place.
//6. The Data lines (output_sum) hold the previous valid output any time output STB (adder_output_STB) is false.
//7. At Reset output adder_BUSY=0, output adder_output_STB=0, and output data lines will be in don't care.


/////////////////////////////________Port_____List________/////////////////////////////////////////////////////////////////////////////////////////////


//       +_____________________________________________________________________________________________________________________________________________________+
//       |#Port Name           | #Direction  | #Width   |  #Description                                                                                        |
//       |_____________________|_____________|__________|______________________________________________________________________________________________________|
//       |  input_a            |     input   |     32   |  Input operand a                                                                                     |
//       |  input_b            |     input   |     32   |  Input operand b                                                                                     |
//       |  adder_input_STB    |     input   |     1    |  Input valid signal, indicates input is valid                                                        |
//       |  adder_BUSY         |     output  |     1    |  Output busy signal, indicates adder is busy and cannot process next input until current one is done |
//       |  clk                |     input   |     1    |  Clock sample                                                                                        |
//       |  rst                |     input   |     1    |  Active high reset                                                                                   |
//       |  output_sum         |     output  |     32   |  Output summation result                                                                             |
//       |  adder_output_STB   |     output  |     1    |  Output valid signal, indicates output is valid                                                      |
//       |  output_module_BUSY |     input   |     1    |  Input busy signal, indicates output module is busy, cannot take next input                          |
//       |_____________________|_____________|__________|______________________________________________________________________________________________________|


```


##### __Simple Handshake Diagram__

<p align="center">
  <img src="./Simple_handsake.PNG?raw=true" alt="Waveform"/>
</p>


##### ___Block Diagram___

<p align="center">
  <img src="./Block_Diagram.jpg?raw=true" alt="Block_Diagram"/>
</p>



##### ___Specification___

```diff prompt
1. A transaction takes place any time the input STB line (adder_input_STB) is true and the output BUSY line (adder_BUSY) is false.
2. Adder needs to be careful not to ever lower the output BUSY line (adder_BUSY), unless it is ready to receive data.
3. The input STB (adder_input_STB) line should be raised any time input data is ready for sending. The data source must not wait for adder BUSY (adder_BUSY)
to be false before raising the input STB line (adder_input_STB).
4. Busy should be IDLE or 0 (adder_BUSY) when full adder is not busy.
5. Once input STB (adder_input_STB) is raised, the data being transferred cannot be changed until the clock after the transaction takes place.
6. The Data lines (output_sum) hold the previous valid output any time output STB (adder_output_STB) is false.
7. At Reset output adder_BUSY=0, output adder_output_STB=0, and output data lines will be in don't care.
```


##### __Data Flow FSM__

<p align="center">
  <img src="./FSM.jpg?raw=true" alt="Data_Flow_FSM"/>
</p>



##### __Waveform__

<p align="center">
  <img src="./wave.PNG?raw=true" alt="Waveform"/>
</p>




##### Waveform description:

```diff prompt
1. At reset(rst), output signal adder_BUSY=0, output signal adder_output_STB=0, and output data lines(output sum) will be in don't care. Note that it gets the value at positive edge of clock so it is a little later.

2. Next input_a and input_b are given and adder_input_STB is made 1. But the data is accepted by the adder only when (adder_input_STB==1) and (adder_BUSY==0) i.e., (STB) && (!BUSY) determines when adder will accept the given valid data (look at (a) and (b)) which is indicated by (transaction) signal in waveform.

3. Next input_a and input_b are given after small delay . But note that adder is still BUSY so it cannot accept data even if it is valid (indicated by adder_input_STB).So if you see the state signal , the adder operates on first input data and stages from (0 to 10-hexadecimal_a) are excercised and BUSY signal is turned off. 
   Only then inputs given are accepted by adder indicated by (transaction) line being high.

4. Next input STB to adder is made low indicating that no more valid inputs. The adder processes on existing inputs and excercises from state (0-10-hexadecimal_a) and BUSY signal is turned off.

5. Output sum validity is indicated by output (adder_output_STB) signal when valid results are given.

6. At first 2 and 3 is given, so result is 5. And at second 4 and 5 is given, so result is 9.

7. Note that all through out the operation, input (output_module_BUSY) signal is low indicating that output module that is connected to adder is ready to accept whenever valid output sum is given.
```