// Seed: 4237585931
module module_0 (
    input id_0
);
  type_3(
      1'b0, id_0, id_0 & id_0, 1
  );
  reg id_1, id_2;
  if (1) always id_2 <= 1;
  else begin
    assign id_1 = 1 | 1;
  end
endmodule
