

================================================================
== Vitis HLS Report for 'compute_tile_Block_entry87_proc'
================================================================
* Date:           Tue Oct 21 03:22:15 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.772 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     100|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     144|    -|
|Register         |        -|     -|      87|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      87|     244|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln110_1_fu_196_p2   |         +|   0|  0|  16|           9|           2|
    |add_ln110_fu_186_p2     |         +|   0|  0|  16|           9|           2|
    |add_ln529_fu_138_p2     |         +|   0|  0|  16|           9|           5|
    |add_ln532_fu_110_p2     |         +|   0|  0|  16|           9|           5|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |select_ln529_fu_162_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln532_fu_130_p3  |    select|   0|  0|   8|           1|           8|
    |xor_ln529_fu_156_p2     |       xor|   0|  0|   8|           8|           2|
    |xor_ln532_fu_124_p2     |       xor|   0|  0|   8|           8|           2|
    |xor_ln538_fu_104_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 100|          56|          37|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_done        |   9|          2|    1|          2|
    |ap_return_0    |   9|          2|    1|          2|
    |ap_return_1    |   9|          2|    1|          2|
    |ap_return_2    |   9|          2|    8|         16|
    |ap_return_3    |   9|          2|    8|         16|
    |ap_return_4    |   9|          2|    9|         18|
    |ap_return_5    |   9|          2|    9|         18|
    |ap_return_6    |   9|          2|   32|         64|
    |ap_return_7    |   9|          2|    8|         16|
    |ap_return_8    |   9|          2|    9|         18|
    |h0_blk_n       |   9|          2|    1|          2|
    |h0_c_blk_n     |   9|          2|    1|          2|
    |phase_blk_n    |   9|          2|    1|          2|
    |phase_c_blk_n  |   9|          2|    1|          2|
    |w0_blk_n       |   9|          2|    1|          2|
    |w0_c_blk_n     |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 144|         32|   92|        184|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |   1|   0|   64|         63|
    |ap_return_1_preg  |   1|   0|   64|         63|
    |ap_return_2_preg  |   8|   0|    9|          1|
    |ap_return_3_preg  |   8|   0|    9|          1|
    |ap_return_4_preg  |   9|   0|   10|          1|
    |ap_return_5_preg  |   9|   0|   10|          1|
    |ap_return_6_preg  |  32|   0|   32|          0|
    |ap_return_7_preg  |   8|   0|   10|          2|
    |ap_return_8_preg  |   9|   0|   11|          2|
    +------------------+----+----+-----+-----------+
    |Total             |  87|   0|  221|        134|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|                        RTL Ports                        | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+---------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                                                   |   in|    1|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|ap_rst                                                   |   in|    1|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|ap_start                                                 |   in|    1|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|ap_done                                                  |  out|    1|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|ap_continue                                              |   in|    1|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|ap_idle                                                  |  out|    1|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|ap_ready                                                 |  out|    1|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|ap_return_0                                              |  out|   64|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|ap_return_1                                              |  out|   64|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|ap_return_2                                              |  out|    9|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|ap_return_3                                              |  out|    9|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|ap_return_4                                              |  out|   10|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|ap_return_5                                              |  out|   10|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|ap_return_6                                              |  out|   32|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|ap_return_7                                              |  out|   10|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|ap_return_8                                              |  out|   11|  ap_ctrl_hs|                          compute_tile_Block_entry87_proc|  return value|
|phase_dout                                               |   in|    1|     ap_fifo|                                                    phase|       pointer|
|phase_num_data_valid                                     |   in|    2|     ap_fifo|                                                    phase|       pointer|
|phase_fifo_cap                                           |   in|    2|     ap_fifo|                                                    phase|       pointer|
|phase_empty_n                                            |   in|    1|     ap_fifo|                                                    phase|       pointer|
|phase_read                                               |  out|    1|     ap_fifo|                                                    phase|       pointer|
|w0_dout                                                  |   in|    8|     ap_fifo|                                                       w0|       pointer|
|w0_num_data_valid                                        |   in|    2|     ap_fifo|                                                       w0|       pointer|
|w0_fifo_cap                                              |   in|    2|     ap_fifo|                                                       w0|       pointer|
|w0_empty_n                                               |   in|    1|     ap_fifo|                                                       w0|       pointer|
|w0_read                                                  |  out|    1|     ap_fifo|                                                       w0|       pointer|
|h0_dout                                                  |   in|    9|     ap_fifo|                                                       h0|       pointer|
|h0_num_data_valid                                        |   in|    2|     ap_fifo|                                                       h0|       pointer|
|h0_fifo_cap                                              |   in|    2|     ap_fifo|                                                       h0|       pointer|
|h0_empty_n                                               |   in|    1|     ap_fifo|                                                       h0|       pointer|
|h0_read                                                  |  out|    1|     ap_fifo|                                                       h0|       pointer|
|h0_c_din                                                 |  out|    9|     ap_fifo|                                                     h0_c|       pointer|
|h0_c_num_data_valid                                      |   in|    2|     ap_fifo|                                                     h0_c|       pointer|
|h0_c_fifo_cap                                            |   in|    2|     ap_fifo|                                                     h0_c|       pointer|
|h0_c_full_n                                              |   in|    1|     ap_fifo|                                                     h0_c|       pointer|
|h0_c_write                                               |  out|    1|     ap_fifo|                                                     h0_c|       pointer|
|w0_c_din                                                 |  out|    8|     ap_fifo|                                                     w0_c|       pointer|
|w0_c_num_data_valid                                      |   in|    2|     ap_fifo|                                                     w0_c|       pointer|
|w0_c_fifo_cap                                            |   in|    2|     ap_fifo|                                                     w0_c|       pointer|
|w0_c_full_n                                              |   in|    1|     ap_fifo|                                                     w0_c|       pointer|
|w0_c_write                                               |  out|    1|     ap_fifo|                                                     w0_c|       pointer|
|phase_c_din                                              |  out|    1|     ap_fifo|                                                  phase_c|       pointer|
|phase_c_num_data_valid                                   |   in|    2|     ap_fifo|                                                  phase_c|       pointer|
|phase_c_fifo_cap                                         |   in|    2|     ap_fifo|                                                  phase_c|       pointer|
|phase_c_full_n                                           |   in|    1|     ap_fifo|                                                  phase_c|       pointer|
|phase_c_write                                            |  out|    1|     ap_fifo|                                                  phase_c|       pointer|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14  |   in|   32|   ap_stable|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14|       pointer|
+---------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

