(S (S (NP (DT Every) (JJ logical) (NN circuit)) (VP (VBZ has) (NP (NP (DT a) (JJ maximum) (NN delay)) (SBAR (WHPP (IN on) (WHNP (WDT which))) (S (NP (NP (DT the) (NN timing)) (PP (IN of) (NP (DT the) (NN circuit)))) (VP (VBZ is) (ADJP (JJ dependent)))))))) (CC and) (S (NP (NP (DT the) (NN path)) (, ,) (VP (VBG causing) (NP (DT the) (JJ maximum) (NN delay)))) (VP (VBZ is) (VP (VBN known) (PP (IN as) (NP (DT the) (JJ critical) (NN path)))))) (. .))
