// Seed: 3344807796
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5, id_6;
  logic [7:0] id_7;
  assign id_3 = id_6;
  wire id_8, id_9;
  wire id_10 = ~id_7[1];
  assign module_1.id_6 = 0;
  wire id_11, id_12;
endmodule
module module_1 #(
    parameter id_5 = 32'd66,
    parameter id_6 = 32'd78
) (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3 = id_2;
  wor  id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3
  );
  defparam id_5.id_6 = id_4;
endmodule
