--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml demmy_disp.twx demmy_disp.ncd -o demmy_disp.twr
demmy_disp.pcf -ucf demmy_disp_spartan_3an.ucf

Design file:              demmy_disp.ncd
Physical constraint file: demmy_disp.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLOCK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3548 paths analyzed, 140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.327ns.
--------------------------------------------------------------------------------

Paths for end point state_1 (SLICE_X48Y18.CE), 299 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_3 (FF)
  Destination:          state_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.314ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.033 - 0.046)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_3 to state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y21.XQ      Tcko                  0.631   state<3>
                                                       state_3
    SLICE_X44Y17.F4      net (fanout=28)       1.786   state<3>
    SLICE_X44Y17.X       Tilo                  0.692   N19
                                                       wait_time<4>1_SW0_SW0
    SLICE_X48Y16.F2      net (fanout=2)        0.403   N19
    SLICE_X48Y16.X       Tilo                  0.692   wait_time<13>
                                                       wait_time<4>1
    SLICE_X44Y21.F2      net (fanout=10)       0.954   wait_time<13>
    SLICE_X44Y21.X       Tilo                  0.692   wait_time<5>
                                                       wait_time<5>1
    SLICE_X45Y23.G1      net (fanout=2)        0.799   wait_time<5>
    SLICE_X45Y23.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<7>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.XB      Tcinxb                0.296   wait_time<16>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.G1      net (fanout=2)        0.722   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.Y       Tilo                  0.707   state_not0002
                                                       state_not00021
    SLICE_X48Y18.CE      net (fanout=5)        1.191   state_not0002
    SLICE_X48Y18.CLK     Tceck                 0.311   state<1>
                                                       state_1
    -------------------------------------------------  ---------------------------
    Total                                     11.314ns (5.459ns logic, 5.855ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_4 (FF)
  Destination:          state_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.175ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.033 - 0.049)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_4 to state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y22.XQ      Tcko                  0.591   state<4>
                                                       state_4
    SLICE_X44Y17.F1      net (fanout=21)       1.687   state<4>
    SLICE_X44Y17.X       Tilo                  0.692   N19
                                                       wait_time<4>1_SW0_SW0
    SLICE_X48Y16.F2      net (fanout=2)        0.403   N19
    SLICE_X48Y16.X       Tilo                  0.692   wait_time<13>
                                                       wait_time<4>1
    SLICE_X44Y21.F2      net (fanout=10)       0.954   wait_time<13>
    SLICE_X44Y21.X       Tilo                  0.692   wait_time<5>
                                                       wait_time<5>1
    SLICE_X45Y23.G1      net (fanout=2)        0.799   wait_time<5>
    SLICE_X45Y23.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<7>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.XB      Tcinxb                0.296   wait_time<16>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.G1      net (fanout=2)        0.722   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.Y       Tilo                  0.707   state_not0002
                                                       state_not00021
    SLICE_X48Y18.CE      net (fanout=5)        1.191   state_not0002
    SLICE_X48Y18.CLK     Tceck                 0.311   state<1>
                                                       state_1
    -------------------------------------------------  ---------------------------
    Total                                     11.175ns (5.419ns logic, 5.756ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_3 (FF)
  Destination:          state_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.149ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.033 - 0.046)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_3 to state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y21.XQ      Tcko                  0.631   state<3>
                                                       state_3
    SLICE_X44Y17.F4      net (fanout=28)       1.786   state<3>
    SLICE_X44Y17.X       Tilo                  0.692   N19
                                                       wait_time<4>1_SW0_SW0
    SLICE_X48Y16.F2      net (fanout=2)        0.403   N19
    SLICE_X48Y16.X       Tilo                  0.692   wait_time<13>
                                                       wait_time<4>1
    SLICE_X44Y16.F3      net (fanout=10)       0.849   wait_time<13>
    SLICE_X44Y16.X       Tilo                  0.692   wait_time<4>
                                                       wait_time<4>2
    SLICE_X45Y23.F1      net (fanout=1)        0.722   wait_time<4>
    SLICE_X45Y23.COUT    Topcyf                1.195   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<6>
                                                       Mcompar_process_cmp_eq0002_cy<6>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.XB      Tcinxb                0.296   wait_time<16>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.G1      net (fanout=2)        0.722   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.Y       Tilo                  0.707   state_not0002
                                                       state_not00021
    SLICE_X48Y18.CE      net (fanout=5)        1.191   state_not0002
    SLICE_X48Y18.CLK     Tceck                 0.311   state<1>
                                                       state_1
    -------------------------------------------------  ---------------------------
    Total                                     11.149ns (5.476ns logic, 5.673ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point state_0 (SLICE_X48Y18.CE), 299 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_3 (FF)
  Destination:          state_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.314ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.033 - 0.046)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_3 to state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y21.XQ      Tcko                  0.631   state<3>
                                                       state_3
    SLICE_X44Y17.F4      net (fanout=28)       1.786   state<3>
    SLICE_X44Y17.X       Tilo                  0.692   N19
                                                       wait_time<4>1_SW0_SW0
    SLICE_X48Y16.F2      net (fanout=2)        0.403   N19
    SLICE_X48Y16.X       Tilo                  0.692   wait_time<13>
                                                       wait_time<4>1
    SLICE_X44Y21.F2      net (fanout=10)       0.954   wait_time<13>
    SLICE_X44Y21.X       Tilo                  0.692   wait_time<5>
                                                       wait_time<5>1
    SLICE_X45Y23.G1      net (fanout=2)        0.799   wait_time<5>
    SLICE_X45Y23.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<7>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.XB      Tcinxb                0.296   wait_time<16>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.G1      net (fanout=2)        0.722   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.Y       Tilo                  0.707   state_not0002
                                                       state_not00021
    SLICE_X48Y18.CE      net (fanout=5)        1.191   state_not0002
    SLICE_X48Y18.CLK     Tceck                 0.311   state<1>
                                                       state_0
    -------------------------------------------------  ---------------------------
    Total                                     11.314ns (5.459ns logic, 5.855ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_4 (FF)
  Destination:          state_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.175ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.033 - 0.049)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_4 to state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y22.XQ      Tcko                  0.591   state<4>
                                                       state_4
    SLICE_X44Y17.F1      net (fanout=21)       1.687   state<4>
    SLICE_X44Y17.X       Tilo                  0.692   N19
                                                       wait_time<4>1_SW0_SW0
    SLICE_X48Y16.F2      net (fanout=2)        0.403   N19
    SLICE_X48Y16.X       Tilo                  0.692   wait_time<13>
                                                       wait_time<4>1
    SLICE_X44Y21.F2      net (fanout=10)       0.954   wait_time<13>
    SLICE_X44Y21.X       Tilo                  0.692   wait_time<5>
                                                       wait_time<5>1
    SLICE_X45Y23.G1      net (fanout=2)        0.799   wait_time<5>
    SLICE_X45Y23.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<7>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.XB      Tcinxb                0.296   wait_time<16>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.G1      net (fanout=2)        0.722   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.Y       Tilo                  0.707   state_not0002
                                                       state_not00021
    SLICE_X48Y18.CE      net (fanout=5)        1.191   state_not0002
    SLICE_X48Y18.CLK     Tceck                 0.311   state<1>
                                                       state_0
    -------------------------------------------------  ---------------------------
    Total                                     11.175ns (5.419ns logic, 5.756ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_3 (FF)
  Destination:          state_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.149ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.033 - 0.046)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_3 to state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y21.XQ      Tcko                  0.631   state<3>
                                                       state_3
    SLICE_X44Y17.F4      net (fanout=28)       1.786   state<3>
    SLICE_X44Y17.X       Tilo                  0.692   N19
                                                       wait_time<4>1_SW0_SW0
    SLICE_X48Y16.F2      net (fanout=2)        0.403   N19
    SLICE_X48Y16.X       Tilo                  0.692   wait_time<13>
                                                       wait_time<4>1
    SLICE_X44Y16.F3      net (fanout=10)       0.849   wait_time<13>
    SLICE_X44Y16.X       Tilo                  0.692   wait_time<4>
                                                       wait_time<4>2
    SLICE_X45Y23.F1      net (fanout=1)        0.722   wait_time<4>
    SLICE_X45Y23.COUT    Topcyf                1.195   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<6>
                                                       Mcompar_process_cmp_eq0002_cy<6>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.XB      Tcinxb                0.296   wait_time<16>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.G1      net (fanout=2)        0.722   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.Y       Tilo                  0.707   state_not0002
                                                       state_not00021
    SLICE_X48Y18.CE      net (fanout=5)        1.191   state_not0002
    SLICE_X48Y18.CLK     Tceck                 0.311   state<1>
                                                       state_0
    -------------------------------------------------  ---------------------------
    Total                                     11.149ns (5.476ns logic, 5.673ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point state_5 (SLICE_X49Y21.CE), 299 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_3 (FF)
  Destination:          state_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.058ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.039 - 0.046)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_3 to state_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y21.XQ      Tcko                  0.631   state<3>
                                                       state_3
    SLICE_X44Y17.F4      net (fanout=28)       1.786   state<3>
    SLICE_X44Y17.X       Tilo                  0.692   N19
                                                       wait_time<4>1_SW0_SW0
    SLICE_X48Y16.F2      net (fanout=2)        0.403   N19
    SLICE_X48Y16.X       Tilo                  0.692   wait_time<13>
                                                       wait_time<4>1
    SLICE_X44Y21.F2      net (fanout=10)       0.954   wait_time<13>
    SLICE_X44Y21.X       Tilo                  0.692   wait_time<5>
                                                       wait_time<5>1
    SLICE_X45Y23.G1      net (fanout=2)        0.799   wait_time<5>
    SLICE_X45Y23.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<7>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.XB      Tcinxb                0.296   wait_time<16>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.G1      net (fanout=2)        0.722   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.Y       Tilo                  0.707   state_not0002
                                                       state_not00021
    SLICE_X49Y21.CE      net (fanout=5)        0.935   state_not0002
    SLICE_X49Y21.CLK     Tceck                 0.311   state<5>
                                                       state_5
    -------------------------------------------------  ---------------------------
    Total                                     11.058ns (5.459ns logic, 5.599ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_4 (FF)
  Destination:          state_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.919ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.039 - 0.049)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_4 to state_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y22.XQ      Tcko                  0.591   state<4>
                                                       state_4
    SLICE_X44Y17.F1      net (fanout=21)       1.687   state<4>
    SLICE_X44Y17.X       Tilo                  0.692   N19
                                                       wait_time<4>1_SW0_SW0
    SLICE_X48Y16.F2      net (fanout=2)        0.403   N19
    SLICE_X48Y16.X       Tilo                  0.692   wait_time<13>
                                                       wait_time<4>1
    SLICE_X44Y21.F2      net (fanout=10)       0.954   wait_time<13>
    SLICE_X44Y21.X       Tilo                  0.692   wait_time<5>
                                                       wait_time<5>1
    SLICE_X45Y23.G1      net (fanout=2)        0.799   wait_time<5>
    SLICE_X45Y23.COUT    Topcyg                1.178   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<7>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.XB      Tcinxb                0.296   wait_time<16>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.G1      net (fanout=2)        0.722   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.Y       Tilo                  0.707   state_not0002
                                                       state_not00021
    SLICE_X49Y21.CE      net (fanout=5)        0.935   state_not0002
    SLICE_X49Y21.CLK     Tceck                 0.311   state<5>
                                                       state_5
    -------------------------------------------------  ---------------------------
    Total                                     10.919ns (5.419ns logic, 5.500ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_3 (FF)
  Destination:          state_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.893ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.039 - 0.046)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_3 to state_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y21.XQ      Tcko                  0.631   state<3>
                                                       state_3
    SLICE_X44Y17.F4      net (fanout=28)       1.786   state<3>
    SLICE_X44Y17.X       Tilo                  0.692   N19
                                                       wait_time<4>1_SW0_SW0
    SLICE_X48Y16.F2      net (fanout=2)        0.403   N19
    SLICE_X48Y16.X       Tilo                  0.692   wait_time<13>
                                                       wait_time<4>1
    SLICE_X44Y16.F3      net (fanout=10)       0.849   wait_time<13>
    SLICE_X44Y16.X       Tilo                  0.692   wait_time<4>
                                                       wait_time<4>2
    SLICE_X45Y23.F1      net (fanout=1)        0.722   wait_time<4>
    SLICE_X45Y23.COUT    Topcyf                1.195   Mcompar_process_cmp_eq0002_cy<7>
                                                       Mcompar_process_cmp_eq0002_lut<6>
                                                       Mcompar_process_cmp_eq0002_cy<6>
                                                       Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<7>
    SLICE_X45Y24.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<9>
                                                       Mcompar_process_cmp_eq0002_cy<8>
                                                       Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<9>
    SLICE_X45Y25.COUT    Tbyp                  0.130   Mcompar_process_cmp_eq0002_cy<11>
                                                       Mcompar_process_cmp_eq0002_cy<10>
                                                       Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_eq0002_cy<11>
    SLICE_X45Y26.XB      Tcinxb                0.296   wait_time<16>
                                                       Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.G1      net (fanout=2)        0.722   Mcompar_process_cmp_eq0002_cy<12>
    SLICE_X42Y23.Y       Tilo                  0.707   state_not0002
                                                       state_not00021
    SLICE_X49Y21.CE      net (fanout=5)        0.935   state_not0002
    SLICE_X49Y21.CLK     Tceck                 0.311   state<5>
                                                       state_5
    -------------------------------------------------  ---------------------------
    Total                                     10.893ns (5.476ns logic, 5.417ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLOCK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point lcd_e (SLICE_X43Y23.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_e (FF)
  Destination:          lcd_e (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: lcd_e to lcd_e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y23.YQ      Tcko                  0.464   process_FSM_FFd1
                                                       lcd_e
    SLICE_X43Y23.G4      net (fanout=2)        0.308   lcd_e
    SLICE_X43Y23.CLK     Tckg        (-Th)    -0.470   process_FSM_FFd1
                                                       lcd_e_mux00001
                                                       lcd_e
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.934ns logic, 0.308ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point lcd_e (SLICE_X43Y23.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               process_FSM_FFd2 (FF)
  Destination:          lcd_e (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: process_FSM_FFd2 to lcd_e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y22.XQ      Tcko                  0.473   process_FSM_FFd2
                                                       process_FSM_FFd2
    SLICE_X43Y23.G2      net (fanout=5)        0.371   process_FSM_FFd2
    SLICE_X43Y23.CLK     Tckg        (-Th)    -0.470   process_FSM_FFd1
                                                       lcd_e_mux00001
                                                       lcd_e
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.943ns logic, 0.371ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Paths for end point state_7 (SLICE_X49Y20.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_6 (FF)
  Destination:          state_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.380ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.046 - 0.039)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state_6 to state_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y21.YQ      Tcko                  0.464   state<5>
                                                       state_6
    SLICE_X49Y20.F2      net (fanout=7)        0.450   state<6>
    SLICE_X49Y20.CLK     Tckf        (-Th)    -0.466   state<7>
                                                       state_transition_1_state_transition<7>
                                                       state_7
    -------------------------------------------------  ---------------------------
    Total                                      1.380ns (0.930ns logic, 0.450ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLOCK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.997ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: debug_disp<1>/CLK
  Logical resource: debug_disp_1/CK
  Location pin: SLICE_X62Y25.CLK
  Clock network: CLOCK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 17.997ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: debug_disp<1>/CLK
  Logical resource: debug_disp_0/CK
  Location pin: SLICE_X62Y25.CLK
  Clock network: CLOCK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 17.997ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: debug_disp<7>/CLK
  Logical resource: debug_disp_7/CK
  Location pin: SLICE_X60Y12.CLK
  Clock network: CLOCK_50MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_50MHZ    |   11.327|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3548 paths, 0 nets, and 396 connections

Design statistics:
   Minimum period:  11.327ns{1}   (Maximum frequency:  88.285MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 29 11:33:43 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



