-- Copyright (C) 2024  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

-- DATE "05/07/2025 10:24:03"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	I2C_MASTER_ALL IS
    PORT (
	CLK : IN std_logic;
	RST : IN std_logic;
	chipselect : IN std_logic;
	wr : IN std_logic;
	rd : IN std_logic;
	address : IN std_logic_vector(2 DOWNTO 0);
	writedata : IN std_logic_vector(31 DOWNTO 0);
	readdata : OUT std_logic_vector(31 DOWNTO 0);
	scl : OUT std_logic;
	sda : INOUT std_logic
	);
END I2C_MASTER_ALL;

-- Design Ports Information
-- writedata[10]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[11]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[12]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[13]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[14]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[15]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[16]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[17]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[18]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[19]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[20]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[21]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[22]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[23]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[24]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[25]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[26]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[27]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[28]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[29]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[30]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[3]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[4]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[5]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[7]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[8]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[9]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[10]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[11]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[12]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[13]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[14]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[15]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[16]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[17]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[18]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[19]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[20]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[21]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[22]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[23]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[24]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[25]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[26]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[27]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[28]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[29]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[30]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- readdata[31]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- scl	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sda	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rd	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- chipselect	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- wr	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RST	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[2]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[0]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- address[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[0]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[31]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[2]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[3]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[4]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[5]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[6]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[7]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[8]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- writedata[9]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF I2C_MASTER_ALL IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_RST : std_logic;
SIGNAL ww_chipselect : std_logic;
SIGNAL ww_wr : std_logic;
SIGNAL ww_rd : std_logic;
SIGNAL ww_address : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_writedata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_readdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_scl : std_logic;
SIGNAL \CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \writedata[10]~input_o\ : std_logic;
SIGNAL \writedata[11]~input_o\ : std_logic;
SIGNAL \writedata[12]~input_o\ : std_logic;
SIGNAL \writedata[13]~input_o\ : std_logic;
SIGNAL \writedata[14]~input_o\ : std_logic;
SIGNAL \writedata[15]~input_o\ : std_logic;
SIGNAL \writedata[16]~input_o\ : std_logic;
SIGNAL \writedata[17]~input_o\ : std_logic;
SIGNAL \writedata[18]~input_o\ : std_logic;
SIGNAL \writedata[19]~input_o\ : std_logic;
SIGNAL \writedata[20]~input_o\ : std_logic;
SIGNAL \writedata[21]~input_o\ : std_logic;
SIGNAL \writedata[22]~input_o\ : std_logic;
SIGNAL \writedata[23]~input_o\ : std_logic;
SIGNAL \writedata[24]~input_o\ : std_logic;
SIGNAL \writedata[25]~input_o\ : std_logic;
SIGNAL \writedata[26]~input_o\ : std_logic;
SIGNAL \writedata[27]~input_o\ : std_logic;
SIGNAL \writedata[28]~input_o\ : std_logic;
SIGNAL \writedata[29]~input_o\ : std_logic;
SIGNAL \writedata[30]~input_o\ : std_logic;
SIGNAL \sda~output_o\ : std_logic;
SIGNAL \readdata[0]~output_o\ : std_logic;
SIGNAL \readdata[1]~output_o\ : std_logic;
SIGNAL \readdata[2]~output_o\ : std_logic;
SIGNAL \readdata[3]~output_o\ : std_logic;
SIGNAL \readdata[4]~output_o\ : std_logic;
SIGNAL \readdata[5]~output_o\ : std_logic;
SIGNAL \readdata[6]~output_o\ : std_logic;
SIGNAL \readdata[7]~output_o\ : std_logic;
SIGNAL \readdata[8]~output_o\ : std_logic;
SIGNAL \readdata[9]~output_o\ : std_logic;
SIGNAL \readdata[10]~output_o\ : std_logic;
SIGNAL \readdata[11]~output_o\ : std_logic;
SIGNAL \readdata[12]~output_o\ : std_logic;
SIGNAL \readdata[13]~output_o\ : std_logic;
SIGNAL \readdata[14]~output_o\ : std_logic;
SIGNAL \readdata[15]~output_o\ : std_logic;
SIGNAL \readdata[16]~output_o\ : std_logic;
SIGNAL \readdata[17]~output_o\ : std_logic;
SIGNAL \readdata[18]~output_o\ : std_logic;
SIGNAL \readdata[19]~output_o\ : std_logic;
SIGNAL \readdata[20]~output_o\ : std_logic;
SIGNAL \readdata[21]~output_o\ : std_logic;
SIGNAL \readdata[22]~output_o\ : std_logic;
SIGNAL \readdata[23]~output_o\ : std_logic;
SIGNAL \readdata[24]~output_o\ : std_logic;
SIGNAL \readdata[25]~output_o\ : std_logic;
SIGNAL \readdata[26]~output_o\ : std_logic;
SIGNAL \readdata[27]~output_o\ : std_logic;
SIGNAL \readdata[28]~output_o\ : std_logic;
SIGNAL \readdata[29]~output_o\ : std_logic;
SIGNAL \readdata[30]~output_o\ : std_logic;
SIGNAL \readdata[31]~output_o\ : std_logic;
SIGNAL \scl~output_o\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \CLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \RST~input_o\ : std_logic;
SIGNAL \c_i2c_master|STATE.sIDLE~0_combout\ : std_logic;
SIGNAL \c_i2c_master|STATE.sIDLE~q\ : std_logic;
SIGNAL \c_i2c_master|PHASE~7_combout\ : std_logic;
SIGNAL \c_i2c_master|baud_cnt[0]~8_combout\ : std_logic;
SIGNAL \c_i2c_master|p_BAUD~1_combout\ : std_logic;
SIGNAL \c_i2c_master|baud_cnt[0]~9\ : std_logic;
SIGNAL \c_i2c_master|baud_cnt[1]~10_combout\ : std_logic;
SIGNAL \c_i2c_master|baud_cnt[1]~11\ : std_logic;
SIGNAL \c_i2c_master|baud_cnt[2]~12_combout\ : std_logic;
SIGNAL \c_i2c_master|baud_cnt[2]~13\ : std_logic;
SIGNAL \c_i2c_master|baud_cnt[3]~14_combout\ : std_logic;
SIGNAL \c_i2c_master|baud_cnt[3]~15\ : std_logic;
SIGNAL \c_i2c_master|baud_cnt[4]~16_combout\ : std_logic;
SIGNAL \c_i2c_master|baud_cnt[4]~17\ : std_logic;
SIGNAL \c_i2c_master|baud_cnt[5]~18_combout\ : std_logic;
SIGNAL \c_i2c_master|baud_cnt[5]~19\ : std_logic;
SIGNAL \c_i2c_master|baud_cnt[6]~20_combout\ : std_logic;
SIGNAL \c_i2c_master|baud_cnt[6]~21\ : std_logic;
SIGNAL \c_i2c_master|baud_cnt[7]~22_combout\ : std_logic;
SIGNAL \writedata[31]~input_o\ : std_logic;
SIGNAL \writedata[8]~input_o\ : std_logic;
SIGNAL \wr~input_o\ : std_logic;
SIGNAL \chipselect~input_o\ : std_logic;
SIGNAL \writedata[9]~input_o\ : std_logic;
SIGNAL \address[2]~input_o\ : std_logic;
SIGNAL \address[1]~input_o\ : std_logic;
SIGNAL \address[0]~input_o\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE~15_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE~16_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE.mCTRL~q\ : std_logic;
SIGNAL \c_i2c_master_reg|standard_mode~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|standard_mode~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fast_mode~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fast_mode~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[3]~2_combout\ : std_logic;
SIGNAL \c_i2c_master|STATE~15_combout\ : std_logic;
SIGNAL \c_i2c_master|STATE.sHOLD~q\ : std_logic;
SIGNAL \c_i2c_master|Selector2~0_combout\ : std_logic;
SIGNAL \c_i2c_master|STATE~14_combout\ : std_logic;
SIGNAL \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~0_combout\ : std_logic;
SIGNAL \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ : std_logic;
SIGNAL \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~1_combout\ : std_logic;
SIGNAL \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~0_combout\ : std_logic;
SIGNAL \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ : std_logic;
SIGNAL \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~0_combout\ : std_logic;
SIGNAL \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\ : std_logic;
SIGNAL \c_i2c_master|STATE~17_combout\ : std_logic;
SIGNAL \c_i2c_master|Selector2~1_combout\ : std_logic;
SIGNAL \c_i2c_master|STATE.sTRANSFER~q\ : std_logic;
SIGNAL \c_i2c_master|STATE~16_combout\ : std_logic;
SIGNAL \c_i2c_master|STATE~18_combout\ : std_logic;
SIGNAL \c_i2c_master|STATE.sACK~q\ : std_logic;
SIGNAL \c_i2c_master|Selector23~0_combout\ : std_logic;
SIGNAL \c_i2c_master|Selector23~1_combout\ : std_logic;
SIGNAL \c_i2c_master|DONE~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~179_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE~18_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE.mTFR_CMD~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector119~1_combout\ : std_logic;
SIGNAL \writedata[0]~input_o\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_index[0]~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_index_int~3_combout\ : std_logic;
SIGNAL \writedata[1]~input_o\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_index_int~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Add2~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Add1~0_combout\ : std_logic;
SIGNAL \writedata[2]~input_o\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_index_int~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Add2~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[15][5]~21_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~182_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[15][9]~202_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~19_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[15][5]~50_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[15][5]~51_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[15][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~186_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~187_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[14][0]~38_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[14][0]~39_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[14][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~200_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~201_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[13][3]~47_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[13][3]~48_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[13][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~184_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~185_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[12][4]~35_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[12][4]~36_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[12][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~198_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~199_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[11][4]~44_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[11][4]~45_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[11][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~181_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~183_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[10][2]~32_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[10][2]~33_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[10][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~203_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~14_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~204_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[9][2]~53_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[9][2]~54_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[9][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~188_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~189_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[8][7]~41_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[8][7]~42_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[8][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~194_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~195_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[7][7]~26_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[7][7]~27_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[7][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~209_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~210_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[6][4]~62_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[6][4]~63_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[6][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~192_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~193_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[5][0]~17_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[5][0]~20_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[5][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~207_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~208_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[4][1]~56_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[4][1]~57_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[4][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~190_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~191_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[3][6]~23_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[3][6]~24_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[3][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~205_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~206_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[2][7]~59_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[2][7]~60_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[2][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~196_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~197_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[1][4]~29_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[1][4]~30_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[1][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~211_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~212_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[0][6]~65_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[0][6]~66_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[0][9]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|WR_N~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|WR_N~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt_int[0]~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt_int[0]~_wirecell_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\ : std_logic;
SIGNAL \rd~input_o\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE~17_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE.mRX_DATA~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~16_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt_int[0]~9\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt_int[1]~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Add5~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt_int[1]~11\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt_int[2]~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Add5~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt_int[2]~13\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~14_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Add5~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|p_main~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Add1~1_combout\ : std_logic;
SIGNAL \writedata[3]~input_o\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_index_int~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Add2~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Decoder1~15_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|stop_amnts[0]~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector23~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector23~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector23~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~180_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[15][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector55~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector55~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector55~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[14][8]~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[14][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector87~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector87~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector87~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[13][8]~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[13][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector119~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector119~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector119~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[12][8]~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[12][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector151~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector151~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector151~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[11][8]~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[11][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector183~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector183~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector183~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[10][8]~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[10][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector215~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector215~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector215~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[9][8]~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[9][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector247~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector247~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector247~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[8][8]~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[8][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector279~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector279~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector279~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[7][8]~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[7][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector311~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector311~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector311~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[6][8]~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[6][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector343~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector343~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector343~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[5][8]~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[5][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector375~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector375~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector375~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[4][8]~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[4][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector407~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector407~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector407~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[3][8]~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[3][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector439~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector439~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector439~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[2][8]~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[2][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector471~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector471~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector471~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[1][8]~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[1][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector503~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector503~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector503~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[0][8]~14_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[0][8]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|stop_internal~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|stop_internal~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector551~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|STATE.sSTOP~q\ : std_logic;
SIGNAL \c_i2c_master_reg|stop_amnts[0]~17_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|stop_amnts[0]~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|stop_amnts[1]~8_cout\ : std_logic;
SIGNAL \c_i2c_master_reg|stop_amnts[1]~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|stop_amnts[3]~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|stop_amnts[3]~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|stop_amnts[1]~10\ : std_logic;
SIGNAL \c_i2c_master_reg|stop_amnts[2]~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|stop_amnts[2]~14\ : std_logic;
SIGNAL \c_i2c_master_reg|stop_amnts[3]~15_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|LessThan0~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|STATE.sIDLE~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|STATE.sIDLE~q\ : std_logic;
SIGNAL \c_i2c_master_reg|STATE~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|STATE~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|STATE.sWAITING~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector549~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector549~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|STATE.sSETTING~q\ : std_logic;
SIGNAL \c_i2c_master_reg|stop_internal~0_combout\ : std_logic;
SIGNAL \c_i2c_master|baud_limit[7]~0_combout\ : std_logic;
SIGNAL \c_i2c_master|baud_limit[6]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master|LessThan0~1_combout\ : std_logic;
SIGNAL \c_i2c_master|baud_limit[4]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master|baud_limit[3]~1_combout\ : std_logic;
SIGNAL \c_i2c_master|LessThan0~0_combout\ : std_logic;
SIGNAL \c_i2c_master|LessThan0~2_combout\ : std_logic;
SIGNAL \c_i2c_master|LessThan0~3_combout\ : std_logic;
SIGNAL \c_i2c_master|LessThan0~4_combout\ : std_logic;
SIGNAL \c_i2c_master|LessThan0~5_combout\ : std_logic;
SIGNAL \c_i2c_master|LessThan0~6_combout\ : std_logic;
SIGNAL \c_i2c_master|PHASE~6_combout\ : std_logic;
SIGNAL \c_i2c_master|PHASE.pFIRST~q\ : std_logic;
SIGNAL \c_i2c_master|PHASE~5_combout\ : std_logic;
SIGNAL \c_i2c_master|PHASE.pMID~q\ : std_logic;
SIGNAL \c_i2c_master|PHASE~8_combout\ : std_logic;
SIGNAL \c_i2c_master|PHASE.pEND~q\ : std_logic;
SIGNAL \c_i2c_master|Selector1~0_combout\ : std_logic;
SIGNAL \c_i2c_master|STATE.sSTART~q\ : std_logic;
SIGNAL \writedata[7]~input_o\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~169_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[15][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~177_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[14][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~173_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[13][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~164_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[12][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~168_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[11][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~176_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[10][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~172_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[9][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~163_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[8][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~167_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[7][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~175_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[6][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~171_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[5][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~166_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[4][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~170_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[3][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~178_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[2][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~174_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[1][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~165_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[0][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|WR_BYTE[7]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master|w_byte[7]~feeder_combout\ : std_logic;
SIGNAL \writedata[5]~input_o\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~141_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[15][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~133_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[14][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~139_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[13][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~131_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[12][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~137_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[11][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~145_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[10][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~135_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[9][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~143_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[8][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~140_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[7][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~132_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[6][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~142_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[5][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~134_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[4][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~136_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[3][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~144_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[2][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~138_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[1][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~146_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[0][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|WR_BYTE[5]~feeder_combout\ : std_logic;
SIGNAL \writedata[6]~input_o\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~157_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[15][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~149_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[14][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~156_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[13][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~148_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[12][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~155_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[11][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~147_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[10][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~158_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[9][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~150_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[8][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~153_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[7][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~161_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[6][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~152_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[5][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~160_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[4][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~151_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[3][6]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[3][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~159_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[2][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~154_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[1][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~162_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[0][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|WR_BYTE[6]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master|w_byte[6]~feeder_combout\ : std_logic;
SIGNAL \writedata[4]~input_o\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~121_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[15][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~117_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[14][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~125_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[13][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~129_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[12][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~120_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[11][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~116_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[10][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~124_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[9][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~128_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[8][4]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[8][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~119_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[7][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~115_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[6][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~123_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[5][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~127_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[4][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~122_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[3][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~118_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[2][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~126_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[1][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~130_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[0][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|WR_BYTE[4]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master|Mux0~0_combout\ : std_logic;
SIGNAL \c_i2c_master|Mux0~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~93_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[15][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~85_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[14][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~91_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[13][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~83_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[12][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~89_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[11][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~97_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[10][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~88_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[9][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~96_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[8][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~92_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[7][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~84_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[6][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~94_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[5][2]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[5][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~86_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[4][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~87_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[3][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~95_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[2][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~90_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[1][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~98_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[0][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|WR_BYTE[2]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master|w_byte[2]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~105_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[15][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~101_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[14][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~104_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[13][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~100_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[12][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~103_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[11][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~99_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[10][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~106_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[9][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~102_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[8][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~109_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[7][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~113_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[6][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~108_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[5][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~111_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[4][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~107_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[3][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~112_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[2][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~110_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[1][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~114_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[0][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|WR_BYTE[3]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~73_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[15][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~69_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[14][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~77_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[13][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~81_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[12][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~72_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[11][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~68_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[10][1]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[10][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~76_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[9][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~80_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[8][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~71_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[7][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~67_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[6][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~75_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[5][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~79_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[4][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~74_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[3][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~70_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[2][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~78_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[1][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~82_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[0][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|WR_BYTE[1]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master|w_byte[1]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~49_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[15][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~37_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[14][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~46_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[13][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~34_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[12][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~43_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[11][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~31_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[10][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~52_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[9][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~40_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[8][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~25_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[7][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~61_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[6][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~15_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[5][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~55_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[4][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~22_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[3][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~58_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[2][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~28_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[1][0]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[1][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd~64_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd[0][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|WR_BYTE[0]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master|Mux0~2_combout\ : std_logic;
SIGNAL \c_i2c_master|Mux0~3_combout\ : std_logic;
SIGNAL \c_i2c_master|Selector31~0_combout\ : std_logic;
SIGNAL \c_i2c_master|Selector31~1_combout\ : std_logic;
SIGNAL \c_i2c_master|MODE~q\ : std_logic;
SIGNAL \c_i2c_master|SDA~1_combout\ : std_logic;
SIGNAL \c_i2c_master|SDA~2_combout\ : std_logic;
SIGNAL \c_i2c_master|SDA~3_combout\ : std_logic;
SIGNAL \c_i2c_master|SDA~reg0_q\ : std_logic;
SIGNAL \c_i2c_master|Selector32~0_combout\ : std_logic;
SIGNAL \c_i2c_master|SDA~en_q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt[0]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector547~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE~14_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE.mSTATUS~q\ : std_logic;
SIGNAL \c_i2c_master|ack_n~4_combout\ : std_logic;
SIGNAL \sda~input_o\ : std_logic;
SIGNAL \c_i2c_master|LessThan1~2_combout\ : std_logic;
SIGNAL \c_i2c_master|LessThan1~0_combout\ : std_logic;
SIGNAL \c_i2c_master|LessThan1~3_combout\ : std_logic;
SIGNAL \c_i2c_master|ack_n~1_combout\ : std_logic;
SIGNAL \c_i2c_master|ack_n~0_combout\ : std_logic;
SIGNAL \c_i2c_master|LessThan1~1_combout\ : std_logic;
SIGNAL \c_i2c_master|ack_n~2_combout\ : std_logic;
SIGNAL \c_i2c_master|ack_n~3_combout\ : std_logic;
SIGNAL \c_i2c_master|ack_n~5_combout\ : std_logic;
SIGNAL \c_i2c_master|ack_n~q\ : std_logic;
SIGNAL \c_i2c_master|NO_ACK~0_combout\ : std_logic;
SIGNAL \c_i2c_master|NO_ACK~q\ : std_logic;
SIGNAL \c_i2c_master_reg|errors_tot_int[0]~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt_int~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|errors_tot_int[0]~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|errors_tot_int[0]~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector547~1_combout\ : std_logic;
SIGNAL \c_i2c_master|c_dff_synk|dff1~q\ : std_logic;
SIGNAL \c_i2c_master|c_dff_synk|dff2~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master|c_dff_synk|dff2~q\ : std_logic;
SIGNAL \c_i2c_master|Decoder0~0_combout\ : std_logic;
SIGNAL \c_i2c_master|Decoder0~1_combout\ : std_logic;
SIGNAL \c_i2c_master|Decoder0~2_combout\ : std_logic;
SIGNAL \c_i2c_master|r_byte[0]~1_combout\ : std_logic;
SIGNAL \c_i2c_master|RD_BYTE[0]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master|RD_BYTE[0]~0_combout\ : std_logic;
SIGNAL \c_i2c_master|RD_BYTE[0]~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~50_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~32_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~27_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[15][7]~51_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[15][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~46_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[14][7]~47_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[14][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~44_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~23_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[13][1]~45_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[13][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~48_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~25_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[12][0]~49_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[12][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~26_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~20_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[11][1]~28_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[11][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~19_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[10][0]~21_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[10][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~22_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[9][2]~157_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[9][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~24_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[8][2]~158_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[8][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~36_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][0]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][7]~37_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~31_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[6][4]~33_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[6][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~29_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[5][7]~30_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[5][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~34_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[4][7]~35_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[4][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~42_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[3][3]~43_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[3][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~38_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[2][2]~39_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[2][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~40_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[1][6]~41_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[1][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[0][1]~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[0][0]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Add4~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Add4~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector547~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector547~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Add4~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector547~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector547~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector547~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector547~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector547~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector547~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector547~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector547~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector547~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector547~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|readdata[0]~0_combout\ : std_logic;
SIGNAL \c_i2c_master|Decoder0~3_combout\ : std_logic;
SIGNAL \c_i2c_master|r_byte[1]~2_combout\ : std_logic;
SIGNAL \c_i2c_master|RD_BYTE[1]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~66_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[15][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~55_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[14][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~59_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[13][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~62_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[12][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~63_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[11][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~53_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[10][1]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[10][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~56_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[9][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~61_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[8][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~64_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~52_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[6][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~57_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[5][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~60_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[4][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~65_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[3][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~54_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[2][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~58_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[1][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[0][1]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|errors_tot_int[0]~5\ : std_logic;
SIGNAL \c_i2c_master_reg|errors_tot_int[1]~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector546~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt[1]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector546~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector546~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector546~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector546~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector546~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector546~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector546~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector546~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector546~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector546~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector546~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector546~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector546~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|errors_tot_int[1]~9\ : std_logic;
SIGNAL \c_i2c_master_reg|errors_tot_int[2]~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector545~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt[2]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector545~0_combout\ : std_logic;
SIGNAL \c_i2c_master|Decoder0~4_combout\ : std_logic;
SIGNAL \c_i2c_master|r_byte[2]~3_combout\ : std_logic;
SIGNAL \c_i2c_master|RD_BYTE[2]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~81_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[15][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~78_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[14][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~79_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[13][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~80_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[12][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~74_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[11][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~72_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[10][2]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[10][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~71_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[9][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~73_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[8][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~70_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][2]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~67_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[6][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~68_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[5][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~69_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[4][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~77_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[3][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~76_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[2][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~75_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[1][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[0][2]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector545~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector545~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector545~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector545~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector545~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector545~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector545~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector545~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector545~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector545~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector545~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector545~13_combout\ : std_logic;
SIGNAL \c_i2c_master|Decoder0~5_combout\ : std_logic;
SIGNAL \c_i2c_master|r_byte[3]~4_combout\ : std_logic;
SIGNAL \c_i2c_master|RD_BYTE[3]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~96_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[15][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~89_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[14][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~85_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[13][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~92_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[12][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~94_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[11][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~86_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[10][3]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[10][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~83_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[9][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~90_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[8][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~93_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][3]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~87_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[6][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~82_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[5][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~91_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[4][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~95_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[3][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~88_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[2][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~84_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[1][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~14_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[0][3]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|errors_tot_int[2]~11\ : std_logic;
SIGNAL \c_i2c_master_reg|errors_tot_int[3]~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector544~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector544~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt[3]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector544~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector544~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector544~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector544~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector544~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector544~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector544~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector544~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector544~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector544~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector544~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector544~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_index[0]~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector543~0_combout\ : std_logic;
SIGNAL \c_i2c_master|Decoder0~6_combout\ : std_logic;
SIGNAL \c_i2c_master|r_byte[4]~5_combout\ : std_logic;
SIGNAL \c_i2c_master|RD_BYTE[4]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~111_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[15][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~109_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[14][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~108_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[13][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~110_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[12][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~100_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[11][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~97_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[10][4]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[10][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~98_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[9][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~99_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[8][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~104_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][4]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~102_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[6][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~101_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[5][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~103_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[4][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~107_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[3][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~105_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[2][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~106_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[1][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~15_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[0][4]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[0]~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Add7~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|errors_index_int~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|errors_index_int[0]~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector543~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector543~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector543~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector543~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector543~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector543~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector543~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector543~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector543~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector543~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector543~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector543~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector542~0_combout\ : std_logic;
SIGNAL \c_i2c_master|Decoder0~7_combout\ : std_logic;
SIGNAL \c_i2c_master|r_byte[5]~6_combout\ : std_logic;
SIGNAL \c_i2c_master|RD_BYTE[5]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~126_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[15][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~115_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[14][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~119_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[13][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~122_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[12][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~123_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[11][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~113_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[10][5]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[10][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~116_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[9][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~121_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[8][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~124_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][5]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~112_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[6][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~117_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[5][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~120_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[4][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~125_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[3][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~114_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[2][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~118_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[1][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~16_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[0][5]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Add7~1\ : std_logic;
SIGNAL \c_i2c_master_reg|Add7~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|errors_index_int~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector542~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector542~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector542~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector542~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector542~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector542~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector542~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector542~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector542~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector542~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector542~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector542~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector542~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector541~0_combout\ : std_logic;
SIGNAL \c_i2c_master|Decoder0~8_combout\ : std_logic;
SIGNAL \c_i2c_master|r_byte[6]~7_combout\ : std_logic;
SIGNAL \c_i2c_master|RD_BYTE[6]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~141_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[15][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~138_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[14][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~139_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[13][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~140_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[12][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~134_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[11][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~132_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[10][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~131_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[9][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~133_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[8][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~130_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][6]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~127_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[6][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~128_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[5][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~129_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[4][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~137_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[3][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~136_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[2][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~135_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[1][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~17_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[0][6]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Add7~3\ : std_logic;
SIGNAL \c_i2c_master_reg|Add7~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Add8~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector541~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector541~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector541~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector541~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector541~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector541~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector541~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector541~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector541~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector541~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector541~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector541~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector540~0_combout\ : std_logic;
SIGNAL \c_i2c_master|Decoder0~9_combout\ : std_logic;
SIGNAL \c_i2c_master|r_byte[7]~8_combout\ : std_logic;
SIGNAL \c_i2c_master|RD_BYTE[7]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~156_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[15][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~149_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[14][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~145_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[13][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~152_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[12][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~154_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[11][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~146_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[10][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~143_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[9][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~150_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[8][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~153_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][7]~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[7][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~147_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[6][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~142_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[5][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~151_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[4][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~155_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[3][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~148_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[2][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~144_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[1][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data~18_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data[0][7]~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Add7~5\ : std_logic;
SIGNAL \c_i2c_master_reg|Add7~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Add8~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector540~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector540~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector540~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector540~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector540~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector540~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector540~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector540~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector540~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector540~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector540~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector540~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector540~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|idle_internal~feeder_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|idle_internal~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~21_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~17_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~18_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~14_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~15_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~16_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~19_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_index_int~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_index_int~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_index_int~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|fifo_rx_data_index_int~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~20_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~29_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~30_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~22_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~23_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~24_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~25_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~26_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~27_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~28_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~31_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector539~32_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|done_internal~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~21_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~29_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~30_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~22_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~23_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~24_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~25_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~26_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~27_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~28_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~31_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~17_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~18_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~14_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~15_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~16_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~19_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~20_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector538~32_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|no_ack_internal~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|no_ack_internal~q\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux45~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux45~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux45~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux45~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux45~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux45~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux45~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux45~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux45~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux45~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux61~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux61~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux61~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux61~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux61~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux61~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux61~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux61~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux61~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Mux61~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector537~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector537~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE~19_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE~20_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|MODE.mOP_CNT~q\ : std_logic;
SIGNAL \c_i2c_master_reg|readdata[12]~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~21_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~20_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~14_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~15_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~16_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~17_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~18_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~19_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector536~22_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~17_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~18_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~14_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~15_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~16_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~19_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector535~20_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~17_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~18_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~14_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~15_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~16_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~19_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector534~20_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~17_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~18_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~14_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~15_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~16_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~19_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector533~20_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~12_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~13_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~14_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~15_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~16_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~11_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~17_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~18_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~19_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector532~20_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector531~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector531~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector531~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector531~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector531~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector531~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector531~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector531~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector531~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector531~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector531~10_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector530~0_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector530~1_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector530~7_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector530~8_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector530~2_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector530~3_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector530~4_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector530~5_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector530~6_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector530~9_combout\ : std_logic;
SIGNAL \c_i2c_master_reg|Selector530~10_combout\ : std_logic;
SIGNAL \c_i2c_master|Selector24~0_combout\ : std_logic;
SIGNAL \c_i2c_master|SCL~q\ : std_logic;
SIGNAL \c_i2c_master_reg|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt_int\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_i2c_master_reg|errors_tot_int\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_i2c_master_reg|errors_index_int\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_i2c_master_reg|fifo_rx_data_amnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_i2c_master|baud_cnt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_i2c_master_reg|stop_amnts\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_amnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_i2c_master_reg|errors_tot\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_i2c_master_reg|BAUD_RATE\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_i2c_master_reg|fifo_rx_data_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_i2c_master_reg|errors_index\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_i2c_master_reg|fifo_rx_data_index_int\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_index_int\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_i2c_master|RD_BYTE\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_i2c_master|baud_limit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_i2c_master|r_byte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c_i2c_master|w_byte\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \c_i2c_master_reg|WR_BYTE\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_chipselect~input_o\ : std_logic;
SIGNAL \ALT_INV_RST~input_o\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLK <= CLK;
ww_RST <= RST;
ww_chipselect <= chipselect;
ww_wr <= wr;
ww_rd <= rd;
ww_address <= address;
ww_writedata <= writedata;
readdata <= ww_readdata;
scl <= ww_scl;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK~input_o\);
\ALT_INV_chipselect~input_o\ <= NOT \chipselect~input_o\;
\ALT_INV_RST~input_o\ <= NOT \RST~input_o\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X47_Y73_N2
\sda~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master|SDA~reg0_q\,
	oe => \c_i2c_master|SDA~en_q\,
	devoe => ww_devoe,
	o => \sda~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\readdata[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(0),
	devoe => ww_devoe,
	o => \readdata[0]~output_o\);

-- Location: IOOBUF_X58_Y73_N16
\readdata[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(1),
	devoe => ww_devoe,
	o => \readdata[1]~output_o\);

-- Location: IOOBUF_X60_Y73_N2
\readdata[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(2),
	devoe => ww_devoe,
	o => \readdata[2]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\readdata[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(3),
	devoe => ww_devoe,
	o => \readdata[3]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\readdata[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(4),
	devoe => ww_devoe,
	o => \readdata[4]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\readdata[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(5),
	devoe => ww_devoe,
	o => \readdata[5]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\readdata[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(6),
	devoe => ww_devoe,
	o => \readdata[6]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\readdata[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(7),
	devoe => ww_devoe,
	o => \readdata[7]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\readdata[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(8),
	devoe => ww_devoe,
	o => \readdata[8]~output_o\);

-- Location: IOOBUF_X58_Y73_N23
\readdata[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(9),
	devoe => ww_devoe,
	o => \readdata[9]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\readdata[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(10),
	devoe => ww_devoe,
	o => \readdata[10]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\readdata[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(11),
	devoe => ww_devoe,
	o => \readdata[11]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\readdata[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(12),
	devoe => ww_devoe,
	o => \readdata[12]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\readdata[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(13),
	devoe => ww_devoe,
	o => \readdata[13]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\readdata[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(14),
	devoe => ww_devoe,
	o => \readdata[14]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\readdata[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(15),
	devoe => ww_devoe,
	o => \readdata[15]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\readdata[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(16),
	devoe => ww_devoe,
	o => \readdata[16]~output_o\);

-- Location: IOOBUF_X52_Y73_N9
\readdata[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master_reg|readdata\(17),
	devoe => ww_devoe,
	o => \readdata[17]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\readdata[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \readdata[18]~output_o\);

-- Location: IOOBUF_X96_Y73_N23
\readdata[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \readdata[19]~output_o\);

-- Location: IOOBUF_X0_Y10_N16
\readdata[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \readdata[20]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\readdata[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \readdata[21]~output_o\);

-- Location: IOOBUF_X16_Y73_N23
\readdata[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \readdata[22]~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\readdata[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \readdata[23]~output_o\);

-- Location: IOOBUF_X94_Y0_N9
\readdata[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \readdata[24]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\readdata[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \readdata[25]~output_o\);

-- Location: IOOBUF_X115_Y66_N16
\readdata[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \readdata[26]~output_o\);

-- Location: IOOBUF_X0_Y35_N16
\readdata[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \readdata[27]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\readdata[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \readdata[28]~output_o\);

-- Location: IOOBUF_X0_Y42_N9
\readdata[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \readdata[29]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\readdata[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \readdata[30]~output_o\);

-- Location: IOOBUF_X27_Y73_N16
\readdata[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \readdata[31]~output_o\);

-- Location: IOOBUF_X49_Y73_N16
\scl~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \c_i2c_master|SCL~q\,
	devoe => ww_devoe,
	o => \scl~output_o\);

-- Location: IOIBUF_X0_Y36_N8
\CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: CLKCTRL_G2
\CLK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~inputclkctrl_outclk\);

-- Location: IOIBUF_X52_Y73_N1
\RST~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RST,
	o => \RST~input_o\);

-- Location: LCCOMB_X58_Y63_N26
\c_i2c_master|STATE.sIDLE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|STATE.sIDLE~0_combout\ = !\RST~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RST~input_o\,
	combout => \c_i2c_master|STATE.sIDLE~0_combout\);

-- Location: FF_X58_Y63_N27
\c_i2c_master|STATE.sIDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|STATE.sIDLE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|STATE.sIDLE~q\);

-- Location: LCCOMB_X56_Y63_N26
\c_i2c_master|PHASE~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|PHASE~7_combout\ = (!\c_i2c_master|PHASE.pEND~q\ & !\RST~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master|PHASE.pEND~q\,
	datad => \RST~input_o\,
	combout => \c_i2c_master|PHASE~7_combout\);

-- Location: LCCOMB_X55_Y64_N2
\c_i2c_master|baud_cnt[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|baud_cnt[0]~8_combout\ = \c_i2c_master|baud_cnt\(0) $ (VCC)
-- \c_i2c_master|baud_cnt[0]~9\ = CARRY(\c_i2c_master|baud_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|baud_cnt\(0),
	datad => VCC,
	combout => \c_i2c_master|baud_cnt[0]~8_combout\,
	cout => \c_i2c_master|baud_cnt[0]~9\);

-- Location: LCCOMB_X55_Y64_N22
\c_i2c_master|p_BAUD~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|p_BAUD~1_combout\ = ((!\c_i2c_master|LessThan0~6_combout\) # (!\RST~input_o\)) # (!\c_i2c_master|STATE.sIDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|STATE.sIDLE~q\,
	datac => \RST~input_o\,
	datad => \c_i2c_master|LessThan0~6_combout\,
	combout => \c_i2c_master|p_BAUD~1_combout\);

-- Location: FF_X55_Y64_N3
\c_i2c_master|baud_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|baud_cnt[0]~8_combout\,
	sclr => \c_i2c_master|p_BAUD~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|baud_cnt\(0));

-- Location: LCCOMB_X55_Y64_N4
\c_i2c_master|baud_cnt[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|baud_cnt[1]~10_combout\ = (\c_i2c_master|baud_cnt\(1) & (!\c_i2c_master|baud_cnt[0]~9\)) # (!\c_i2c_master|baud_cnt\(1) & ((\c_i2c_master|baud_cnt[0]~9\) # (GND)))
-- \c_i2c_master|baud_cnt[1]~11\ = CARRY((!\c_i2c_master|baud_cnt[0]~9\) # (!\c_i2c_master|baud_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|baud_cnt\(1),
	datad => VCC,
	cin => \c_i2c_master|baud_cnt[0]~9\,
	combout => \c_i2c_master|baud_cnt[1]~10_combout\,
	cout => \c_i2c_master|baud_cnt[1]~11\);

-- Location: FF_X55_Y64_N5
\c_i2c_master|baud_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|baud_cnt[1]~10_combout\,
	sclr => \c_i2c_master|p_BAUD~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|baud_cnt\(1));

-- Location: LCCOMB_X55_Y64_N6
\c_i2c_master|baud_cnt[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|baud_cnt[2]~12_combout\ = (\c_i2c_master|baud_cnt\(2) & (\c_i2c_master|baud_cnt[1]~11\ $ (GND))) # (!\c_i2c_master|baud_cnt\(2) & (!\c_i2c_master|baud_cnt[1]~11\ & VCC))
-- \c_i2c_master|baud_cnt[2]~13\ = CARRY((\c_i2c_master|baud_cnt\(2) & !\c_i2c_master|baud_cnt[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|baud_cnt\(2),
	datad => VCC,
	cin => \c_i2c_master|baud_cnt[1]~11\,
	combout => \c_i2c_master|baud_cnt[2]~12_combout\,
	cout => \c_i2c_master|baud_cnt[2]~13\);

-- Location: FF_X55_Y64_N7
\c_i2c_master|baud_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|baud_cnt[2]~12_combout\,
	sclr => \c_i2c_master|p_BAUD~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|baud_cnt\(2));

-- Location: LCCOMB_X55_Y64_N8
\c_i2c_master|baud_cnt[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|baud_cnt[3]~14_combout\ = (\c_i2c_master|baud_cnt\(3) & (!\c_i2c_master|baud_cnt[2]~13\)) # (!\c_i2c_master|baud_cnt\(3) & ((\c_i2c_master|baud_cnt[2]~13\) # (GND)))
-- \c_i2c_master|baud_cnt[3]~15\ = CARRY((!\c_i2c_master|baud_cnt[2]~13\) # (!\c_i2c_master|baud_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|baud_cnt\(3),
	datad => VCC,
	cin => \c_i2c_master|baud_cnt[2]~13\,
	combout => \c_i2c_master|baud_cnt[3]~14_combout\,
	cout => \c_i2c_master|baud_cnt[3]~15\);

-- Location: FF_X55_Y64_N9
\c_i2c_master|baud_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|baud_cnt[3]~14_combout\,
	sclr => \c_i2c_master|p_BAUD~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|baud_cnt\(3));

-- Location: LCCOMB_X55_Y64_N10
\c_i2c_master|baud_cnt[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|baud_cnt[4]~16_combout\ = (\c_i2c_master|baud_cnt\(4) & (\c_i2c_master|baud_cnt[3]~15\ $ (GND))) # (!\c_i2c_master|baud_cnt\(4) & (!\c_i2c_master|baud_cnt[3]~15\ & VCC))
-- \c_i2c_master|baud_cnt[4]~17\ = CARRY((\c_i2c_master|baud_cnt\(4) & !\c_i2c_master|baud_cnt[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|baud_cnt\(4),
	datad => VCC,
	cin => \c_i2c_master|baud_cnt[3]~15\,
	combout => \c_i2c_master|baud_cnt[4]~16_combout\,
	cout => \c_i2c_master|baud_cnt[4]~17\);

-- Location: FF_X55_Y64_N11
\c_i2c_master|baud_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|baud_cnt[4]~16_combout\,
	sclr => \c_i2c_master|p_BAUD~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|baud_cnt\(4));

-- Location: LCCOMB_X55_Y64_N12
\c_i2c_master|baud_cnt[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|baud_cnt[5]~18_combout\ = (\c_i2c_master|baud_cnt\(5) & (!\c_i2c_master|baud_cnt[4]~17\)) # (!\c_i2c_master|baud_cnt\(5) & ((\c_i2c_master|baud_cnt[4]~17\) # (GND)))
-- \c_i2c_master|baud_cnt[5]~19\ = CARRY((!\c_i2c_master|baud_cnt[4]~17\) # (!\c_i2c_master|baud_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|baud_cnt\(5),
	datad => VCC,
	cin => \c_i2c_master|baud_cnt[4]~17\,
	combout => \c_i2c_master|baud_cnt[5]~18_combout\,
	cout => \c_i2c_master|baud_cnt[5]~19\);

-- Location: FF_X55_Y64_N13
\c_i2c_master|baud_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|baud_cnt[5]~18_combout\,
	sclr => \c_i2c_master|p_BAUD~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|baud_cnt\(5));

-- Location: LCCOMB_X55_Y64_N14
\c_i2c_master|baud_cnt[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|baud_cnt[6]~20_combout\ = (\c_i2c_master|baud_cnt\(6) & (\c_i2c_master|baud_cnt[5]~19\ $ (GND))) # (!\c_i2c_master|baud_cnt\(6) & (!\c_i2c_master|baud_cnt[5]~19\ & VCC))
-- \c_i2c_master|baud_cnt[6]~21\ = CARRY((\c_i2c_master|baud_cnt\(6) & !\c_i2c_master|baud_cnt[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|baud_cnt\(6),
	datad => VCC,
	cin => \c_i2c_master|baud_cnt[5]~19\,
	combout => \c_i2c_master|baud_cnt[6]~20_combout\,
	cout => \c_i2c_master|baud_cnt[6]~21\);

-- Location: FF_X55_Y64_N15
\c_i2c_master|baud_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|baud_cnt[6]~20_combout\,
	sclr => \c_i2c_master|p_BAUD~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|baud_cnt\(6));

-- Location: LCCOMB_X55_Y64_N16
\c_i2c_master|baud_cnt[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|baud_cnt[7]~22_combout\ = \c_i2c_master|baud_cnt[6]~21\ $ (\c_i2c_master|baud_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master|baud_cnt\(7),
	cin => \c_i2c_master|baud_cnt[6]~21\,
	combout => \c_i2c_master|baud_cnt[7]~22_combout\);

-- Location: FF_X55_Y64_N17
\c_i2c_master|baud_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|baud_cnt[7]~22_combout\,
	sclr => \c_i2c_master|p_BAUD~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|baud_cnt\(7));

-- Location: IOIBUF_X45_Y73_N1
\writedata[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(31),
	o => \writedata[31]~input_o\);

-- Location: IOIBUF_X47_Y73_N15
\writedata[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(8),
	o => \writedata[8]~input_o\);

-- Location: IOIBUF_X45_Y73_N8
\wr~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_wr,
	o => \wr~input_o\);

-- Location: IOIBUF_X67_Y73_N1
\chipselect~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_chipselect,
	o => \chipselect~input_o\);

-- Location: IOIBUF_X52_Y73_N22
\writedata[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(9),
	o => \writedata[9]~input_o\);

-- Location: IOIBUF_X72_Y73_N1
\address[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(2),
	o => \address[2]~input_o\);

-- Location: IOIBUF_X74_Y73_N15
\address[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(1),
	o => \address[1]~input_o\);

-- Location: IOIBUF_X67_Y73_N8
\address[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_address(0),
	o => \address[0]~input_o\);

-- Location: LCCOMB_X60_Y65_N24
\c_i2c_master_reg|MODE~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|MODE~12_combout\ = (\address[2]~input_o\ & (!\RST~input_o\ & (\address[1]~input_o\ & \address[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \RST~input_o\,
	datac => \address[1]~input_o\,
	datad => \address[0]~input_o\,
	combout => \c_i2c_master_reg|MODE~12_combout\);

-- Location: LCCOMB_X60_Y65_N6
\c_i2c_master_reg|MODE~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|MODE~15_combout\ = (!\address[2]~input_o\ & (!\RST~input_o\ & !\address[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datac => \RST~input_o\,
	datad => \address[0]~input_o\,
	combout => \c_i2c_master_reg|MODE~15_combout\);

-- Location: LCCOMB_X60_Y65_N4
\c_i2c_master_reg|MODE~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|MODE~16_combout\ = (\c_i2c_master_reg|MODE~12_combout\ & ((\c_i2c_master_reg|MODE.mCTRL~q\) # ((\address[1]~input_o\ & \c_i2c_master_reg|MODE~15_combout\)))) # (!\c_i2c_master_reg|MODE~12_combout\ & (\address[1]~input_o\ & 
-- ((\c_i2c_master_reg|MODE~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE~12_combout\,
	datab => \address[1]~input_o\,
	datac => \c_i2c_master_reg|MODE.mCTRL~q\,
	datad => \c_i2c_master_reg|MODE~15_combout\,
	combout => \c_i2c_master_reg|MODE~16_combout\);

-- Location: FF_X60_Y65_N5
\c_i2c_master_reg|MODE.mCTRL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|MODE~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|MODE.mCTRL~q\);

-- Location: LCCOMB_X56_Y67_N22
\c_i2c_master_reg|standard_mode~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|standard_mode~2_combout\ = (\c_i2c_master_reg|MODE.mCTRL~q\ & ((\writedata[31]~input_o\) # ((\writedata[8]~input_o\) # (\writedata[9]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[31]~input_o\,
	datab => \writedata[8]~input_o\,
	datac => \writedata[9]~input_o\,
	datad => \c_i2c_master_reg|MODE.mCTRL~q\,
	combout => \c_i2c_master_reg|standard_mode~2_combout\);

-- Location: LCCOMB_X56_Y67_N2
\c_i2c_master_reg|standard_mode~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|standard_mode~3_combout\ = (\wr~input_o\ & (\chipselect~input_o\ & (\c_i2c_master_reg|standard_mode~2_combout\ & !\RST~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wr~input_o\,
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|standard_mode~2_combout\,
	datad => \RST~input_o\,
	combout => \c_i2c_master_reg|standard_mode~3_combout\);

-- Location: LCCOMB_X56_Y67_N4
\c_i2c_master_reg|fast_mode~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fast_mode~0_combout\ = (\c_i2c_master_reg|standard_mode~3_combout\ & (!\writedata[31]~input_o\ & (!\writedata[8]~input_o\))) # (!\c_i2c_master_reg|standard_mode~3_combout\ & (((\c_i2c_master_reg|fast_mode~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[31]~input_o\,
	datab => \writedata[8]~input_o\,
	datac => \c_i2c_master_reg|fast_mode~q\,
	datad => \c_i2c_master_reg|standard_mode~3_combout\,
	combout => \c_i2c_master_reg|fast_mode~0_combout\);

-- Location: FF_X56_Y67_N5
\c_i2c_master_reg|fast_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fast_mode~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fast_mode~q\);

-- Location: LCCOMB_X54_Y64_N26
\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[3]~2_combout\ = (!\chipselect~input_o\ & !\RST~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \chipselect~input_o\,
	datad => \RST~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[3]~2_combout\);

-- Location: LCCOMB_X55_Y64_N0
\c_i2c_master|STATE~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|STATE~15_combout\ = (\c_i2c_master|STATE.sACK~q\ & (!\RST~input_o\ & (\c_i2c_master|PHASE.pEND~q\ & !\c_i2c_master|LessThan0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|STATE.sACK~q\,
	datab => \RST~input_o\,
	datac => \c_i2c_master|PHASE.pEND~q\,
	datad => \c_i2c_master|LessThan0~6_combout\,
	combout => \c_i2c_master|STATE~15_combout\);

-- Location: FF_X55_Y64_N1
\c_i2c_master|STATE.sHOLD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|STATE~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|STATE.sHOLD~q\);

-- Location: LCCOMB_X56_Y63_N18
\c_i2c_master|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Selector2~0_combout\ = (\c_i2c_master|STATE.sHOLD~q\) # ((\c_i2c_master|PHASE.pEND~q\ & (\c_i2c_master|STATE.sSTART~q\ & !\c_i2c_master|LessThan0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|PHASE.pEND~q\,
	datab => \c_i2c_master|STATE.sSTART~q\,
	datac => \c_i2c_master|STATE.sHOLD~q\,
	datad => \c_i2c_master|LessThan0~6_combout\,
	combout => \c_i2c_master|Selector2~0_combout\);

-- Location: LCCOMB_X56_Y63_N6
\c_i2c_master|STATE~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|STATE~14_combout\ = (\c_i2c_master|PHASE.pEND~q\ & !\c_i2c_master|LessThan0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|PHASE.pEND~q\,
	datad => \c_i2c_master|LessThan0~6_combout\,
	combout => \c_i2c_master|STATE~14_combout\);

-- Location: LCCOMB_X55_Y63_N26
\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~0_combout\ = \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ $ (((!\RST~input_o\ & (\c_i2c_master|STATE.sTRANSFER~q\ & \c_i2c_master|STATE~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \c_i2c_master|STATE.sTRANSFER~q\,
	datac => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\,
	datad => \c_i2c_master|STATE~14_combout\,
	combout => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~0_combout\);

-- Location: FF_X55_Y63_N27
\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\);

-- Location: LCCOMB_X55_Y63_N18
\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~1_combout\ = (\c_i2c_master|PHASE.pEND~q\ & (\c_i2c_master|STATE.sTRANSFER~q\ & (!\c_i2c_master|LessThan0~6_combout\ & !\RST~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|PHASE.pEND~q\,
	datab => \c_i2c_master|STATE.sTRANSFER~q\,
	datac => \c_i2c_master|LessThan0~6_combout\,
	datad => \RST~input_o\,
	combout => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~1_combout\);

-- Location: LCCOMB_X55_Y63_N12
\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~0_combout\ = \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ $ (((\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ & \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\,
	datac => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\,
	datad => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~1_combout\,
	combout => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~0_combout\);

-- Location: FF_X55_Y63_N13
\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\);

-- Location: LCCOMB_X55_Y63_N10
\c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~0_combout\ = \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\ $ (((\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ & (\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\,
	datab => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\,
	datac => \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\,
	datad => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~1_combout\,
	combout => \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~0_combout\);

-- Location: FF_X55_Y63_N11
\c_i2c_master|p_STATE_MACHINE:bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\);

-- Location: LCCOMB_X55_Y63_N2
\c_i2c_master|STATE~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|STATE~17_combout\ = (\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ & (\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & (\c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\ & \c_i2c_master|STATE~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\,
	datab => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\,
	datac => \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\,
	datad => \c_i2c_master|STATE~14_combout\,
	combout => \c_i2c_master|STATE~17_combout\);

-- Location: LCCOMB_X55_Y63_N4
\c_i2c_master|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Selector2~1_combout\ = (\c_i2c_master|Selector2~0_combout\) # ((\c_i2c_master|STATE.sTRANSFER~q\ & !\c_i2c_master|STATE~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|Selector2~0_combout\,
	datac => \c_i2c_master|STATE.sTRANSFER~q\,
	datad => \c_i2c_master|STATE~17_combout\,
	combout => \c_i2c_master|Selector2~1_combout\);

-- Location: FF_X55_Y63_N5
\c_i2c_master|STATE.sTRANSFER\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|Selector2~1_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|STATE.sTRANSFER~q\);

-- Location: LCCOMB_X56_Y63_N8
\c_i2c_master|STATE~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|STATE~16_combout\ = (\c_i2c_master|STATE.sIDLE~q\ & (\c_i2c_master|STATE.sACK~q\ & (!\c_i2c_master|STATE.sHOLD~q\ & !\c_i2c_master|STATE~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|STATE.sIDLE~q\,
	datab => \c_i2c_master|STATE.sACK~q\,
	datac => \c_i2c_master|STATE.sHOLD~q\,
	datad => \c_i2c_master|STATE~14_combout\,
	combout => \c_i2c_master|STATE~16_combout\);

-- Location: LCCOMB_X55_Y63_N30
\c_i2c_master|STATE~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|STATE~18_combout\ = (!\RST~input_o\ & ((\c_i2c_master|STATE~16_combout\) # ((\c_i2c_master|STATE.sTRANSFER~q\ & \c_i2c_master|STATE~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \c_i2c_master|STATE.sTRANSFER~q\,
	datac => \c_i2c_master|STATE~16_combout\,
	datad => \c_i2c_master|STATE~17_combout\,
	combout => \c_i2c_master|STATE~18_combout\);

-- Location: FF_X55_Y63_N31
\c_i2c_master|STATE.sACK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|STATE~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|STATE.sACK~q\);

-- Location: LCCOMB_X57_Y63_N14
\c_i2c_master|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Selector23~0_combout\ = ((\c_i2c_master|STATE.sACK~q\) # ((\c_i2c_master|STATE.sTRANSFER~q\) # (\c_i2c_master|STATE.sSTART~q\))) # (!\c_i2c_master|STATE.sIDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|STATE.sIDLE~q\,
	datab => \c_i2c_master|STATE.sACK~q\,
	datac => \c_i2c_master|STATE.sTRANSFER~q\,
	datad => \c_i2c_master|STATE.sSTART~q\,
	combout => \c_i2c_master|Selector23~0_combout\);

-- Location: LCCOMB_X56_Y64_N24
\c_i2c_master|Selector23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Selector23~1_combout\ = (\c_i2c_master|Selector23~0_combout\ & ((\c_i2c_master|DONE~q\) # ((\c_i2c_master|STATE.sACK~q\ & \c_i2c_master|STATE~14_combout\)))) # (!\c_i2c_master|Selector23~0_combout\ & (\c_i2c_master|STATE.sACK~q\ & 
-- ((\c_i2c_master|STATE~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|Selector23~0_combout\,
	datab => \c_i2c_master|STATE.sACK~q\,
	datac => \c_i2c_master|DONE~q\,
	datad => \c_i2c_master|STATE~14_combout\,
	combout => \c_i2c_master|Selector23~1_combout\);

-- Location: FF_X56_Y64_N25
\c_i2c_master|DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|Selector23~1_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|DONE~q\);

-- Location: LCCOMB_X56_Y67_N30
\c_i2c_master_reg|fifo_rx_data[0][1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\ = (\wr~input_o\ & \chipselect~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \wr~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\);

-- Location: LCCOMB_X56_Y66_N30
\c_i2c_master_reg|fifo_tfr_cmd~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~179_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd[15][8]~q\ & ((\chipselect~input_o\ & ((!\wr~input_o\))) # (!\chipselect~input_o\ & (!\c_i2c_master_reg|STATE.sSETTING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|STATE.sSETTING~q\,
	datab => \wr~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[15][8]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~179_combout\);

-- Location: LCCOMB_X60_Y65_N2
\c_i2c_master_reg|MODE~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|MODE~11_combout\ = (\RST~input_o\) # ((\address[2]~input_o\ & (\address[1]~input_o\ $ (!\address[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \RST~input_o\,
	datac => \address[1]~input_o\,
	datad => \address[0]~input_o\,
	combout => \c_i2c_master_reg|MODE~11_combout\);

-- Location: LCCOMB_X59_Y65_N24
\c_i2c_master_reg|MODE~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|MODE~13_combout\ = ((\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & \c_i2c_master_reg|MODE~12_combout\)) # (!\c_i2c_master_reg|MODE~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE~11_combout\,
	datac => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datad => \c_i2c_master_reg|MODE~12_combout\,
	combout => \c_i2c_master_reg|MODE~13_combout\);

-- Location: FF_X59_Y65_N25
\c_i2c_master_reg|MODE.mTFR_CMD_FIFO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|MODE~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\);

-- Location: LCCOMB_X59_Y65_N0
\c_i2c_master_reg|MODE~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|MODE~18_combout\ = (\c_i2c_master_reg|MODE~15_combout\ & (((\c_i2c_master_reg|MODE~12_combout\ & \c_i2c_master_reg|MODE.mTFR_CMD~q\)) # (!\address[1]~input_o\))) # (!\c_i2c_master_reg|MODE~15_combout\ & 
-- (\c_i2c_master_reg|MODE~12_combout\ & (\c_i2c_master_reg|MODE.mTFR_CMD~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE~15_combout\,
	datab => \c_i2c_master_reg|MODE~12_combout\,
	datac => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datad => \address[1]~input_o\,
	combout => \c_i2c_master_reg|MODE~18_combout\);

-- Location: FF_X59_Y65_N1
\c_i2c_master_reg|MODE.mTFR_CMD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|MODE~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|MODE.mTFR_CMD~q\);

-- Location: LCCOMB_X56_Y67_N6
\c_i2c_master_reg|Selector119~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector119~1_combout\ = (!\c_i2c_master_reg|MODE.mTFR_CMD~q\ & ((\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\) # (!\writedata[31]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[31]~input_o\,
	datac => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datad => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	combout => \c_i2c_master_reg|Selector119~1_combout\);

-- Location: IOIBUF_X49_Y73_N22
\writedata[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(0),
	o => \writedata[0]~input_o\);

-- Location: LCCOMB_X61_Y66_N26
\c_i2c_master_reg|fifo_tfr_cmd_index[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd_index[0]~0_combout\ = (!\RST~input_o\ & (!\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & (\c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\ & !\writedata[31]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\,
	datad => \writedata[31]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd_index[0]~0_combout\);

-- Location: FF_X62_Y67_N27
\c_i2c_master_reg|fifo_tfr_cmd_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \writedata[0]~input_o\,
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_tfr_cmd_index[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_index\(0));

-- Location: LCCOMB_X61_Y67_N18
\c_i2c_master_reg|fifo_tfr_cmd_index_int~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd_index_int~3_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index\(0) & (((\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\) # (!\writedata[31]~input_o\)) # (!\c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datac => \writedata[31]~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index\(0),
	combout => \c_i2c_master_reg|fifo_tfr_cmd_index_int~3_combout\);

-- Location: FF_X61_Y67_N19
\c_i2c_master_reg|fifo_tfr_cmd_index_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd_index_int~3_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0));

-- Location: IOIBUF_X54_Y73_N1
\writedata[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(1),
	o => \writedata[1]~input_o\);

-- Location: FF_X62_Y67_N15
\c_i2c_master_reg|fifo_tfr_cmd_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \writedata[1]~input_o\,
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_tfr_cmd_index[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_index\(1));

-- Location: LCCOMB_X61_Y67_N12
\c_i2c_master_reg|fifo_tfr_cmd_index_int~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd_index_int~2_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index\(1) & ((\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\) # ((!\c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\) # (!\writedata[31]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datab => \writedata[31]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index\(1),
	datad => \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd_index_int~2_combout\);

-- Location: FF_X61_Y67_N13
\c_i2c_master_reg|fifo_tfr_cmd_index_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd_index_int~2_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1));

-- Location: LCCOMB_X57_Y65_N26
\c_i2c_master_reg|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add2~0_combout\ = \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) $ (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	combout => \c_i2c_master_reg|Add2~0_combout\);

-- Location: LCCOMB_X57_Y65_N12
\c_i2c_master_reg|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add1~0_combout\ = \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) $ (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	combout => \c_i2c_master_reg|Add1~0_combout\);

-- Location: IOIBUF_X54_Y73_N8
\writedata[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(2),
	o => \writedata[2]~input_o\);

-- Location: FF_X62_Y67_N31
\c_i2c_master_reg|fifo_tfr_cmd_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \writedata[2]~input_o\,
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_tfr_cmd_index[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_index\(2));

-- Location: LCCOMB_X61_Y67_N24
\c_i2c_master_reg|fifo_tfr_cmd_index_int~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd_index_int~0_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index\(2) & (((\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\) # (!\c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\)) # (!\writedata[31]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index\(2),
	datab => \writedata[31]~input_o\,
	datac => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datad => \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd_index_int~0_combout\);

-- Location: FF_X61_Y67_N25
\c_i2c_master_reg|fifo_tfr_cmd_index_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd_index_int~0_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2));

-- Location: LCCOMB_X57_Y65_N18
\c_i2c_master_reg|Add2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add2~1_combout\ = \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) $ (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	combout => \c_i2c_master_reg|Add2~1_combout\);

-- Location: LCCOMB_X57_Y65_N28
\c_i2c_master_reg|fifo_tfr_cmd[15][5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[15][5]~21_combout\ = (!\RST~input_o\ & \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RST~input_o\,
	datad => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~21_combout\);

-- Location: LCCOMB_X57_Y65_N16
\c_i2c_master_reg|fifo_tfr_cmd_amnt_int~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~7_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd[15][5]~21_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Add1~0_combout\)) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- ((\c_i2c_master_reg|Add2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add1~0_combout\,
	datab => \c_i2c_master_reg|Add2~1_combout\,
	datac => \c_i2c_master_reg|p_main~0_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~21_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~7_combout\);

-- Location: LCCOMB_X60_Y65_N28
\c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]~3_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)) # (!\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & ((!\writedata[31]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \writedata[31]~input_o\,
	datad => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]~3_combout\);

-- Location: LCCOMB_X59_Y65_N22
\c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]~9_combout\ = (\RST~input_o\) # ((\chipselect~input_o\ & (\wr~input_o\ & !\c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \chipselect~input_o\,
	datac => \wr~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]~3_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]~9_combout\);

-- Location: FF_X58_Y65_N21
\c_i2c_master_reg|fifo_tfr_cmd_amnt_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~7_combout\,
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2));

-- Location: LCCOMB_X59_Y65_N14
\c_i2c_master_reg|fifo_tfr_cmd_amnt_int~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~4_combout\ = (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & \c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datad => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~4_combout\);

-- Location: LCCOMB_X59_Y65_N28
\c_i2c_master_reg|fifo_tfr_cmd_amnt_int~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~5_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (((!\c_i2c_master_reg|p_main~0_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (!\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & ((\writedata[31]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datab => \c_i2c_master_reg|p_main~0_combout\,
	datac => \writedata[31]~input_o\,
	datad => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~5_combout\);

-- Location: LCCOMB_X59_Y65_N12
\c_i2c_master_reg|fifo_tfr_cmd_amnt_int~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~6_combout\ = (\c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int~5_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int~4_combout\)) # 
-- (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int~5_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0)))))) # (!\c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~4_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~5_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~6_combout\);

-- Location: FF_X59_Y65_N13
\c_i2c_master_reg|fifo_tfr_cmd_amnt_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~6_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0));

-- Location: LCCOMB_X57_Y65_N8
\c_i2c_master_reg|Decoder1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~7_combout\ = (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & !\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	combout => \c_i2c_master_reg|Decoder1~7_combout\);

-- Location: LCCOMB_X57_Y65_N6
\c_i2c_master_reg|Decoder1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~2_combout\ = (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	combout => \c_i2c_master_reg|Decoder1~2_combout\);

-- Location: LCCOMB_X55_Y69_N12
\c_i2c_master_reg|fifo_tfr_cmd~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~182_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & !\RST~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datad => \RST~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\);

-- Location: LCCOMB_X58_Y65_N2
\c_i2c_master_reg|Decoder1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~1_combout\ = (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	combout => \c_i2c_master_reg|Decoder1~1_combout\);

-- Location: LCCOMB_X57_Y65_N22
\c_i2c_master_reg|Decoder1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~4_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	combout => \c_i2c_master_reg|Decoder1~4_combout\);

-- Location: LCCOMB_X58_Y65_N16
\c_i2c_master_reg|Decoder1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~10_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	combout => \c_i2c_master_reg|Decoder1~10_combout\);

-- Location: LCCOMB_X59_Y67_N20
\c_i2c_master_reg|Decoder1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~12_combout\ = (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2) & \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	combout => \c_i2c_master_reg|Decoder1~12_combout\);

-- Location: LCCOMB_X59_Y65_N30
\c_i2c_master_reg|Decoder1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~13_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) & \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	combout => \c_i2c_master_reg|Decoder1~13_combout\);

-- Location: LCCOMB_X59_Y67_N4
\c_i2c_master_reg|fifo_tfr_cmd[15][9]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[15][9]~202_combout\ = (\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & \c_i2c_master_reg|Decoder1~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datad => \c_i2c_master_reg|Decoder1~13_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[15][9]~202_combout\);

-- Location: LCCOMB_X59_Y67_N22
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X59_Y65_N16
\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\) # (!\writedata[31]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \writedata[31]~input_o\,
	datad => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\);

-- Location: LCCOMB_X56_Y67_N18
\c_i2c_master_reg|fifo_tfr_cmd~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~19_combout\ = (\chipselect~input_o\ & (!\wr~input_o\)) # (!\chipselect~input_o\ & ((!\c_i2c_master_reg|STATE.sSETTING~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \wr~input_o\,
	datad => \c_i2c_master_reg|STATE.sSETTING~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\);

-- Location: LCCOMB_X59_Y67_N18
\c_i2c_master_reg|fifo_tfr_cmd[15][5]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[15][5]~50_combout\ = ((!\c_i2c_master_reg|Decoder1~15_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~13_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~13_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|p_main~0_combout\,
	datad => \c_i2c_master_reg|Decoder1~15_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~50_combout\);

-- Location: LCCOMB_X59_Y67_N8
\c_i2c_master_reg|fifo_tfr_cmd[15][5]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[15][5]~51_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[15][5]~50_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~50_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~51_combout\);

-- Location: FF_X59_Y67_N5
\c_i2c_master_reg|fifo_tfr_cmd[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[15][9]~202_combout\,
	asdata => \~GND~combout\,
	sclr => \RST~input_o\,
	sload => \ALT_INV_chipselect~input_o\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[15][9]~q\);

-- Location: LCCOMB_X59_Y67_N26
\c_i2c_master_reg|fifo_tfr_cmd~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~186_combout\ = (!\RST~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][9]~q\ & !\chipselect~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[15][9]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~186_combout\);

-- Location: LCCOMB_X59_Y67_N30
\c_i2c_master_reg|fifo_tfr_cmd~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~187_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd~186_combout\) # ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Decoder1~12_combout\ & \c_i2c_master_reg|fifo_tfr_cmd~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|Decoder1~12_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~186_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~187_combout\);

-- Location: LCCOMB_X59_Y67_N6
\c_i2c_master_reg|fifo_tfr_cmd[14][0]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[14][0]~38_combout\ = ((!\c_i2c_master_reg|Decoder1~13_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~12_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~12_combout\,
	datac => \c_i2c_master_reg|p_main~0_combout\,
	datad => \c_i2c_master_reg|Decoder1~13_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~38_combout\);

-- Location: LCCOMB_X59_Y67_N0
\c_i2c_master_reg|fifo_tfr_cmd[14][0]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[14][0]~39_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[14][0]~38_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~38_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~39_combout\);

-- Location: FF_X59_Y67_N31
\c_i2c_master_reg|fifo_tfr_cmd[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~187_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[14][9]~q\);

-- Location: LCCOMB_X59_Y67_N24
\c_i2c_master_reg|fifo_tfr_cmd~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~200_combout\ = (!\RST~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][9]~q\ & !\chipselect~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[14][9]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~200_combout\);

-- Location: LCCOMB_X59_Y65_N8
\c_i2c_master_reg|Decoder1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~11_combout\ = (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) & \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	combout => \c_i2c_master_reg|Decoder1~11_combout\);

-- Location: LCCOMB_X58_Y67_N12
\c_i2c_master_reg|fifo_tfr_cmd~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~201_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd~200_combout\) # ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Decoder1~11_combout\ & \c_i2c_master_reg|fifo_tfr_cmd~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd~200_combout\,
	datac => \c_i2c_master_reg|Decoder1~11_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~201_combout\);

-- Location: LCCOMB_X58_Y67_N2
\c_i2c_master_reg|fifo_tfr_cmd[13][3]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[13][3]~47_combout\ = ((!\c_i2c_master_reg|Decoder1~12_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~11_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~11_combout\,
	datac => \c_i2c_master_reg|Decoder1~12_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~47_combout\);

-- Location: LCCOMB_X58_Y67_N24
\c_i2c_master_reg|fifo_tfr_cmd[13][3]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[13][3]~48_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[13][3]~47_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~47_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~48_combout\);

-- Location: FF_X58_Y67_N13
\c_i2c_master_reg|fifo_tfr_cmd[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~201_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[13][9]~q\);

-- Location: LCCOMB_X58_Y67_N14
\c_i2c_master_reg|fifo_tfr_cmd~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~184_combout\ = (!\RST~input_o\ & (!\chipselect~input_o\ & \c_i2c_master_reg|fifo_tfr_cmd[13][9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[13][9]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~184_combout\);

-- Location: LCCOMB_X58_Y67_N30
\c_i2c_master_reg|fifo_tfr_cmd~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~185_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd~184_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd~182_combout\ & (\c_i2c_master_reg|Decoder1~10_combout\ & \c_i2c_master_reg|p_main~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\,
	datab => \c_i2c_master_reg|Decoder1~10_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~184_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~185_combout\);

-- Location: LCCOMB_X58_Y67_N10
\c_i2c_master_reg|fifo_tfr_cmd[12][4]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[12][4]~35_combout\ = ((!\c_i2c_master_reg|Decoder1~11_combout\ & ((!\c_i2c_master_reg|Decoder1~10_combout\) # (!\c_i2c_master_reg|p_main~0_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~11_combout\,
	datac => \c_i2c_master_reg|p_main~0_combout\,
	datad => \c_i2c_master_reg|Decoder1~10_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~35_combout\);

-- Location: LCCOMB_X58_Y67_N20
\c_i2c_master_reg|fifo_tfr_cmd[12][4]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[12][4]~36_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[12][4]~35_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~35_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~36_combout\);

-- Location: FF_X58_Y67_N31
\c_i2c_master_reg|fifo_tfr_cmd[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~185_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[12][9]~q\);

-- Location: LCCOMB_X57_Y66_N22
\c_i2c_master_reg|fifo_tfr_cmd~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~198_combout\ = (!\RST~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[12][9]~q\ & !\chipselect~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[12][9]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~198_combout\);

-- Location: LCCOMB_X58_Y65_N20
\c_i2c_master_reg|Decoder1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~9_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2) & !\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	combout => \c_i2c_master_reg|Decoder1~9_combout\);

-- Location: LCCOMB_X57_Y66_N30
\c_i2c_master_reg|fifo_tfr_cmd~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~199_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd~198_combout\) # ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd~182_combout\ & \c_i2c_master_reg|Decoder1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd~198_combout\,
	datab => \c_i2c_master_reg|p_main~0_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\,
	datad => \c_i2c_master_reg|Decoder1~9_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~199_combout\);

-- Location: LCCOMB_X57_Y69_N18
\c_i2c_master_reg|fifo_tfr_cmd[11][4]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[11][4]~44_combout\ = ((!\c_i2c_master_reg|Decoder1~10_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~9_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~10_combout\,
	datac => \c_i2c_master_reg|Decoder1~9_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~44_combout\);

-- Location: LCCOMB_X57_Y69_N4
\c_i2c_master_reg|fifo_tfr_cmd[11][4]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[11][4]~45_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[11][4]~44_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~44_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~45_combout\);

-- Location: FF_X57_Y66_N31
\c_i2c_master_reg|fifo_tfr_cmd[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~199_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[11][9]~q\);

-- Location: LCCOMB_X56_Y66_N28
\c_i2c_master_reg|fifo_tfr_cmd~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~181_combout\ = (!\chipselect~input_o\ & (!\RST~input_o\ & \c_i2c_master_reg|fifo_tfr_cmd[11][9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[11][9]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~181_combout\);

-- Location: LCCOMB_X55_Y65_N16
\c_i2c_master_reg|Decoder1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~8_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2) & \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	combout => \c_i2c_master_reg|Decoder1~8_combout\);

-- Location: LCCOMB_X55_Y69_N18
\c_i2c_master_reg|fifo_tfr_cmd~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~183_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd~181_combout\) # ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Decoder1~8_combout\ & \c_i2c_master_reg|fifo_tfr_cmd~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd~181_combout\,
	datac => \c_i2c_master_reg|Decoder1~8_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~183_combout\);

-- Location: LCCOMB_X55_Y69_N8
\c_i2c_master_reg|fifo_tfr_cmd[10][2]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[10][2]~32_combout\ = ((!\c_i2c_master_reg|Decoder1~9_combout\ & ((!\c_i2c_master_reg|Decoder1~8_combout\) # (!\c_i2c_master_reg|p_main~0_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~9_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|p_main~0_combout\,
	datad => \c_i2c_master_reg|Decoder1~8_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~32_combout\);

-- Location: LCCOMB_X55_Y69_N6
\c_i2c_master_reg|fifo_tfr_cmd[10][2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[10][2]~33_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[10][2]~32_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~32_combout\,
	datad => \RST~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~33_combout\);

-- Location: FF_X55_Y69_N19
\c_i2c_master_reg|fifo_tfr_cmd[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~183_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[10][9]~q\);

-- Location: LCCOMB_X55_Y69_N14
\c_i2c_master_reg|fifo_tfr_cmd~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~203_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd[10][9]~q\ & (!\RST~input_o\ & !\chipselect~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_tfr_cmd[10][9]~q\,
	datac => \RST~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~203_combout\);

-- Location: LCCOMB_X55_Y65_N10
\c_i2c_master_reg|Decoder1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~14_combout\ = (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2) & \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	combout => \c_i2c_master_reg|Decoder1~14_combout\);

-- Location: LCCOMB_X56_Y69_N14
\c_i2c_master_reg|fifo_tfr_cmd~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~204_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd~203_combout\) # ((\c_i2c_master_reg|Decoder1~14_combout\ & (\c_i2c_master_reg|p_main~0_combout\ & \c_i2c_master_reg|fifo_tfr_cmd~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd~203_combout\,
	datab => \c_i2c_master_reg|Decoder1~14_combout\,
	datac => \c_i2c_master_reg|p_main~0_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~204_combout\);

-- Location: LCCOMB_X56_Y69_N12
\c_i2c_master_reg|fifo_tfr_cmd[9][2]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[9][2]~53_combout\ = ((!\c_i2c_master_reg|Decoder1~8_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~14_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~14_combout\,
	datac => \c_i2c_master_reg|p_main~0_combout\,
	datad => \c_i2c_master_reg|Decoder1~8_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~53_combout\);

-- Location: LCCOMB_X56_Y69_N10
\c_i2c_master_reg|fifo_tfr_cmd[9][2]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[9][2]~54_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[9][2]~53_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~53_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~54_combout\);

-- Location: FF_X56_Y69_N15
\c_i2c_master_reg|fifo_tfr_cmd[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~204_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[9][9]~q\);

-- Location: LCCOMB_X56_Y69_N2
\c_i2c_master_reg|fifo_tfr_cmd~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~188_combout\ = (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[9][9]~q\ & !\RST~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[9][9]~q\,
	datad => \RST~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~188_combout\);

-- Location: LCCOMB_X58_Y65_N30
\c_i2c_master_reg|Decoder1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~5_combout\ = (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	combout => \c_i2c_master_reg|Decoder1~5_combout\);

-- Location: LCCOMB_X54_Y69_N18
\c_i2c_master_reg|fifo_tfr_cmd~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~189_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd~188_combout\) # ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd~182_combout\ & \c_i2c_master_reg|Decoder1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd~188_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\,
	datad => \c_i2c_master_reg|Decoder1~5_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~189_combout\);

-- Location: LCCOMB_X54_Y69_N16
\c_i2c_master_reg|fifo_tfr_cmd[8][7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[8][7]~41_combout\ = ((!\c_i2c_master_reg|Decoder1~14_combout\ & ((!\c_i2c_master_reg|Decoder1~5_combout\) # (!\c_i2c_master_reg|p_main~0_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~14_combout\,
	datac => \c_i2c_master_reg|p_main~0_combout\,
	datad => \c_i2c_master_reg|Decoder1~5_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~41_combout\);

-- Location: LCCOMB_X54_Y69_N22
\c_i2c_master_reg|fifo_tfr_cmd[8][7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[8][7]~42_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[8][7]~41_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~41_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~42_combout\);

-- Location: FF_X54_Y69_N19
\c_i2c_master_reg|fifo_tfr_cmd[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~189_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[8][9]~q\);

-- Location: LCCOMB_X57_Y68_N30
\c_i2c_master_reg|fifo_tfr_cmd~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~194_combout\ = (!\RST~input_o\ & (!\chipselect~input_o\ & \c_i2c_master_reg|fifo_tfr_cmd[8][9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RST~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[8][9]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~194_combout\);

-- Location: LCCOMB_X57_Y68_N0
\c_i2c_master_reg|fifo_tfr_cmd~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~195_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd~194_combout\) # ((\c_i2c_master_reg|Decoder1~4_combout\ & (\c_i2c_master_reg|p_main~0_combout\ & \c_i2c_master_reg|fifo_tfr_cmd~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~4_combout\,
	datab => \c_i2c_master_reg|p_main~0_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~194_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~195_combout\);

-- Location: LCCOMB_X57_Y68_N2
\c_i2c_master_reg|fifo_tfr_cmd[7][7]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[7][7]~26_combout\ = ((!\c_i2c_master_reg|Decoder1~5_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~4_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~4_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|Decoder1~5_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~26_combout\);

-- Location: LCCOMB_X57_Y68_N16
\c_i2c_master_reg|fifo_tfr_cmd[7][7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[7][7]~27_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[7][7]~26_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~26_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~27_combout\);

-- Location: FF_X57_Y68_N1
\c_i2c_master_reg|fifo_tfr_cmd[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~195_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[7][9]~q\);

-- Location: LCCOMB_X58_Y68_N12
\c_i2c_master_reg|fifo_tfr_cmd~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~209_combout\ = (!\RST~input_o\ & (!\chipselect~input_o\ & \c_i2c_master_reg|fifo_tfr_cmd[7][9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[7][9]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~209_combout\);

-- Location: LCCOMB_X59_Y68_N22
\c_i2c_master_reg|fifo_tfr_cmd~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~210_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd~209_combout\) # ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd~182_combout\ & \c_i2c_master_reg|Decoder1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\,
	datac => \c_i2c_master_reg|Decoder1~1_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd~209_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~210_combout\);

-- Location: LCCOMB_X55_Y68_N18
\c_i2c_master_reg|fifo_tfr_cmd[6][4]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[6][4]~62_combout\ = ((!\c_i2c_master_reg|Decoder1~4_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~1_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~1_combout\,
	datac => \c_i2c_master_reg|p_main~0_combout\,
	datad => \c_i2c_master_reg|Decoder1~4_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~62_combout\);

-- Location: LCCOMB_X55_Y68_N24
\c_i2c_master_reg|fifo_tfr_cmd[6][4]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[6][4]~63_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[6][4]~62_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~62_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~63_combout\);

-- Location: FF_X59_Y68_N23
\c_i2c_master_reg|fifo_tfr_cmd[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~210_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[6][9]~q\);

-- Location: LCCOMB_X58_Y68_N2
\c_i2c_master_reg|fifo_tfr_cmd~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~192_combout\ = (!\RST~input_o\ & (!\chipselect~input_o\ & \c_i2c_master_reg|fifo_tfr_cmd[6][9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[6][9]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~192_combout\);

-- Location: LCCOMB_X58_Y65_N28
\c_i2c_master_reg|Decoder1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~0_combout\ = (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & !\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	combout => \c_i2c_master_reg|Decoder1~0_combout\);

-- Location: LCCOMB_X57_Y68_N14
\c_i2c_master_reg|fifo_tfr_cmd~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~193_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd~192_combout\) # ((\c_i2c_master_reg|Decoder1~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd~182_combout\ & \c_i2c_master_reg|p_main~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd~192_combout\,
	datab => \c_i2c_master_reg|Decoder1~0_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~193_combout\);

-- Location: LCCOMB_X57_Y68_N6
\c_i2c_master_reg|fifo_tfr_cmd[5][0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[5][0]~17_combout\ = ((!\c_i2c_master_reg|Decoder1~1_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~0_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~0_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|p_main~0_combout\,
	datad => \c_i2c_master_reg|Decoder1~1_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~17_combout\);

-- Location: LCCOMB_X57_Y68_N8
\c_i2c_master_reg|fifo_tfr_cmd[5][0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[5][0]~20_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~17_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~17_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~20_combout\);

-- Location: FF_X57_Y68_N15
\c_i2c_master_reg|fifo_tfr_cmd[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~193_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[5][9]~q\);

-- Location: LCCOMB_X58_Y68_N10
\c_i2c_master_reg|fifo_tfr_cmd~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~207_combout\ = (!\RST~input_o\ & (!\chipselect~input_o\ & \c_i2c_master_reg|fifo_tfr_cmd[5][9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[5][9]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~207_combout\);

-- Location: LCCOMB_X58_Y65_N8
\c_i2c_master_reg|Decoder1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~3_combout\ = (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	combout => \c_i2c_master_reg|Decoder1~3_combout\);

-- Location: LCCOMB_X59_Y68_N4
\c_i2c_master_reg|fifo_tfr_cmd~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~208_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd~207_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd~182_combout\ & (\c_i2c_master_reg|Decoder1~3_combout\ & \c_i2c_master_reg|p_main~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd~207_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\,
	datac => \c_i2c_master_reg|Decoder1~3_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~208_combout\);

-- Location: LCCOMB_X59_Y68_N16
\c_i2c_master_reg|fifo_tfr_cmd[4][1]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[4][1]~56_combout\ = ((!\c_i2c_master_reg|Decoder1~0_combout\ & ((!\c_i2c_master_reg|Decoder1~3_combout\) # (!\c_i2c_master_reg|p_main~0_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|Decoder1~3_combout\,
	datad => \c_i2c_master_reg|Decoder1~0_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~56_combout\);

-- Location: LCCOMB_X59_Y68_N10
\c_i2c_master_reg|fifo_tfr_cmd[4][1]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[4][1]~57_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[4][1]~56_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~56_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~57_combout\);

-- Location: FF_X59_Y68_N5
\c_i2c_master_reg|fifo_tfr_cmd[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~208_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[4][9]~q\);

-- Location: LCCOMB_X58_Y68_N24
\c_i2c_master_reg|fifo_tfr_cmd~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~190_combout\ = (!\RST~input_o\ & (!\chipselect~input_o\ & \c_i2c_master_reg|fifo_tfr_cmd[4][9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[4][9]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~190_combout\);

-- Location: LCCOMB_X56_Y68_N24
\c_i2c_master_reg|fifo_tfr_cmd~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~191_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd~190_combout\) # ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Decoder1~2_combout\ & \c_i2c_master_reg|fifo_tfr_cmd~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|Decoder1~2_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~190_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~191_combout\);

-- Location: LCCOMB_X56_Y68_N16
\c_i2c_master_reg|fifo_tfr_cmd[3][6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[3][6]~23_combout\ = ((!\c_i2c_master_reg|Decoder1~3_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~2_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~2_combout\,
	datac => \c_i2c_master_reg|Decoder1~3_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~23_combout\);

-- Location: LCCOMB_X56_Y68_N26
\c_i2c_master_reg|fifo_tfr_cmd[3][6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[3][6]~24_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[3][6]~23_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~23_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~24_combout\);

-- Location: FF_X56_Y68_N25
\c_i2c_master_reg|fifo_tfr_cmd[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~191_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[3][9]~q\);

-- Location: LCCOMB_X55_Y68_N6
\c_i2c_master_reg|fifo_tfr_cmd~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~205_combout\ = (!\chipselect~input_o\ & (!\RST~input_o\ & \c_i2c_master_reg|fifo_tfr_cmd[3][9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \RST~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[3][9]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~205_combout\);

-- Location: LCCOMB_X56_Y68_N2
\c_i2c_master_reg|fifo_tfr_cmd~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~206_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd~205_combout\) # ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Decoder1~7_combout\ & \c_i2c_master_reg|fifo_tfr_cmd~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|Decoder1~7_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~205_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~206_combout\);

-- Location: LCCOMB_X56_Y68_N12
\c_i2c_master_reg|fifo_tfr_cmd[2][7]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[2][7]~59_combout\ = ((!\c_i2c_master_reg|Decoder1~2_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~7_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~2_combout\,
	datac => \c_i2c_master_reg|Decoder1~7_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~59_combout\);

-- Location: LCCOMB_X56_Y68_N10
\c_i2c_master_reg|fifo_tfr_cmd[2][7]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[2][7]~60_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[2][7]~59_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~59_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~60_combout\);

-- Location: FF_X56_Y68_N3
\c_i2c_master_reg|fifo_tfr_cmd[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~206_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[2][9]~q\);

-- Location: LCCOMB_X58_Y68_N20
\c_i2c_master_reg|fifo_tfr_cmd~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~196_combout\ = (!\RST~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[2][9]~q\ & !\chipselect~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[2][9]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~196_combout\);

-- Location: LCCOMB_X58_Y65_N12
\c_i2c_master_reg|Decoder1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~6_combout\ = (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & !\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	combout => \c_i2c_master_reg|Decoder1~6_combout\);

-- Location: LCCOMB_X58_Y68_N26
\c_i2c_master_reg|fifo_tfr_cmd~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~197_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd~196_combout\) # ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Decoder1~6_combout\ & \c_i2c_master_reg|fifo_tfr_cmd~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd~196_combout\,
	datab => \c_i2c_master_reg|p_main~0_combout\,
	datac => \c_i2c_master_reg|Decoder1~6_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~197_combout\);

-- Location: LCCOMB_X57_Y68_N10
\c_i2c_master_reg|fifo_tfr_cmd[1][4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[1][4]~29_combout\ = ((!\c_i2c_master_reg|Decoder1~7_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~6_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~6_combout\,
	datac => \c_i2c_master_reg|Decoder1~7_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~29_combout\);

-- Location: LCCOMB_X57_Y68_N24
\c_i2c_master_reg|fifo_tfr_cmd[1][4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[1][4]~30_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[1][4]~29_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~29_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~30_combout\);

-- Location: FF_X58_Y68_N27
\c_i2c_master_reg|fifo_tfr_cmd[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~197_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[1][9]~q\);

-- Location: LCCOMB_X58_Y68_N18
\c_i2c_master_reg|fifo_tfr_cmd~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~211_combout\ = (!\RST~input_o\ & (!\chipselect~input_o\ & \c_i2c_master_reg|fifo_tfr_cmd[1][9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[1][9]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~211_combout\);

-- Location: LCCOMB_X57_Y67_N4
\c_i2c_master_reg|fifo_tfr_cmd~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~212_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd~211_combout\) # ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Decoder1~15_combout\ & \c_i2c_master_reg|fifo_tfr_cmd~182_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd~211_combout\,
	datab => \c_i2c_master_reg|p_main~0_combout\,
	datac => \c_i2c_master_reg|Decoder1~15_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd~182_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~212_combout\);

-- Location: LCCOMB_X57_Y67_N6
\c_i2c_master_reg|fifo_tfr_cmd[0][6]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[0][6]~65_combout\ = ((!\c_i2c_master_reg|Decoder1~6_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~15_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~15_combout\,
	datac => \c_i2c_master_reg|p_main~0_combout\,
	datad => \c_i2c_master_reg|Decoder1~6_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~65_combout\);

-- Location: LCCOMB_X57_Y67_N0
\c_i2c_master_reg|fifo_tfr_cmd[0][6]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[0][6]~66_combout\ = (\RST~input_o\) # ((!\c_i2c_master_reg|fifo_tfr_cmd~19_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd[0][6]~65_combout\) # (!\c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~18_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	datac => \RST~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~65_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~66_combout\);

-- Location: FF_X57_Y67_N5
\c_i2c_master_reg|fifo_tfr_cmd[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~212_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[0][9]~q\);

-- Location: LCCOMB_X59_Y64_N6
\c_i2c_master_reg|WR_N~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|WR_N~feeder_combout\ = \c_i2c_master_reg|fifo_tfr_cmd[0][9]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|fifo_tfr_cmd[0][9]~q\,
	combout => \c_i2c_master_reg|WR_N~feeder_combout\);

-- Location: FF_X59_Y64_N7
\c_i2c_master_reg|WR_N\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|WR_N~feeder_combout\,
	ena => \c_i2c_master_reg|stop_internal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|WR_N~q\);

-- Location: LCCOMB_X58_Y64_N20
\c_i2c_master_reg|fifo_rx_data_amnt_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_amnt_int[0]~8_combout\ = (\c_i2c_master_reg|WR_N~q\ & (\c_i2c_master_reg|fifo_rx_data_amnt_int\(0) $ (VCC))) # (!\c_i2c_master_reg|WR_N~q\ & (\c_i2c_master_reg|fifo_rx_data_amnt_int\(0) & VCC))
-- \c_i2c_master_reg|fifo_rx_data_amnt_int[0]~9\ = CARRY((\c_i2c_master_reg|WR_N~q\ & \c_i2c_master_reg|fifo_rx_data_amnt_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|WR_N~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(0),
	datad => VCC,
	combout => \c_i2c_master_reg|fifo_rx_data_amnt_int[0]~8_combout\,
	cout => \c_i2c_master_reg|fifo_rx_data_amnt_int[0]~9\);

-- Location: LCCOMB_X58_Y64_N12
\c_i2c_master_reg|fifo_rx_data_amnt_int[0]~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_amnt_int[0]~_wirecell_combout\ = !\c_i2c_master_reg|fifo_rx_data_amnt_int\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(0),
	combout => \c_i2c_master_reg|fifo_rx_data_amnt_int[0]~_wirecell_combout\);

-- Location: LCCOMB_X58_Y64_N30
\c_i2c_master_reg|fifo_rx_data[0][1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\ = (\RST~input_o\) # ((\chipselect~input_o\ & \wr~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \wr~input_o\,
	datac => \RST~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\);

-- Location: IOIBUF_X52_Y73_N15
\rd~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rd,
	o => \rd~input_o\);

-- Location: LCCOMB_X60_Y65_N20
\c_i2c_master_reg|MODE~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|MODE~9_combout\ = (!\RST~input_o\ & \address[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RST~input_o\,
	datad => \address[0]~input_o\,
	combout => \c_i2c_master_reg|MODE~9_combout\);

-- Location: LCCOMB_X59_Y65_N10
\c_i2c_master_reg|MODE~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|MODE~17_combout\ = (\c_i2c_master_reg|MODE~9_combout\ & ((\address[2]~input_o\ & (\c_i2c_master_reg|MODE.mRX_DATA~q\ & \address[1]~input_o\)) # (!\address[2]~input_o\ & ((!\address[1]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE~9_combout\,
	datab => \address[2]~input_o\,
	datac => \c_i2c_master_reg|MODE.mRX_DATA~q\,
	datad => \address[1]~input_o\,
	combout => \c_i2c_master_reg|MODE~17_combout\);

-- Location: FF_X59_Y65_N11
\c_i2c_master_reg|MODE.mRX_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|MODE~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|MODE.mRX_DATA~q\);

-- Location: LCCOMB_X59_Y65_N4
\c_i2c_master_reg|fifo_rx_data~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~9_combout\ = (\rd~input_o\ & (!\wr~input_o\ & \c_i2c_master_reg|MODE.mRX_DATA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rd~input_o\,
	datac => \wr~input_o\,
	datad => \c_i2c_master_reg|MODE.mRX_DATA~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~9_combout\);

-- Location: LCCOMB_X59_Y65_N6
\c_i2c_master_reg|MODE~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|MODE~10_combout\ = (\c_i2c_master_reg|MODE~9_combout\ & (\address[2]~input_o\ & ((\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\) # (!\address[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE~9_combout\,
	datab => \address[2]~input_o\,
	datac => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	datad => \address[1]~input_o\,
	combout => \c_i2c_master_reg|MODE~10_combout\);

-- Location: FF_X59_Y65_N7
\c_i2c_master_reg|MODE.mRX_DATA_FIFO\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|MODE~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\);

-- Location: LCCOMB_X59_Y65_N2
\c_i2c_master_reg|fifo_rx_data~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~10_combout\ = (\wr~input_o\ & (\writedata[31]~input_o\ & \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \wr~input_o\,
	datac => \writedata[31]~input_o\,
	datad => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~10_combout\);

-- Location: LCCOMB_X59_Y65_N20
\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\ = (!\RST~input_o\ & (((!\c_i2c_master_reg|fifo_rx_data~9_combout\ & !\c_i2c_master_reg|fifo_rx_data~10_combout\)) # (!\chipselect~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_rx_data~9_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data~10_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\);

-- Location: LCCOMB_X58_Y64_N6
\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~16_combout\ = ((\c_i2c_master|DONE~q\ & (!\chipselect~input_o\ & \c_i2c_master_reg|STATE.sWAITING~q\))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	datab => \c_i2c_master|DONE~q\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|STATE.sWAITING~q\,
	combout => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~16_combout\);

-- Location: FF_X58_Y64_N21
\c_i2c_master_reg|fifo_rx_data_amnt_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data_amnt_int[0]~8_combout\,
	asdata => \c_i2c_master_reg|fifo_rx_data_amnt_int[0]~_wirecell_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	sload => \chipselect~input_o\,
	ena => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_amnt_int\(0));

-- Location: LCCOMB_X58_Y64_N22
\c_i2c_master_reg|fifo_rx_data_amnt_int[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_amnt_int[1]~10_combout\ = (\c_i2c_master_reg|fifo_rx_data_amnt_int\(1) & (!\c_i2c_master_reg|fifo_rx_data_amnt_int[0]~9\)) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int\(1) & ((\c_i2c_master_reg|fifo_rx_data_amnt_int[0]~9\) # 
-- (GND)))
-- \c_i2c_master_reg|fifo_rx_data_amnt_int[1]~11\ = CARRY((!\c_i2c_master_reg|fifo_rx_data_amnt_int[0]~9\) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1),
	datad => VCC,
	cin => \c_i2c_master_reg|fifo_rx_data_amnt_int[0]~9\,
	combout => \c_i2c_master_reg|fifo_rx_data_amnt_int[1]~10_combout\,
	cout => \c_i2c_master_reg|fifo_rx_data_amnt_int[1]~11\);

-- Location: LCCOMB_X58_Y64_N14
\c_i2c_master_reg|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add5~2_combout\ = \c_i2c_master_reg|fifo_rx_data_amnt_int\(0) $ (!\c_i2c_master_reg|fifo_rx_data_amnt_int\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int\(0),
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1),
	combout => \c_i2c_master_reg|Add5~2_combout\);

-- Location: FF_X58_Y64_N23
\c_i2c_master_reg|fifo_rx_data_amnt_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data_amnt_int[1]~10_combout\,
	asdata => \c_i2c_master_reg|Add5~2_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	sload => \chipselect~input_o\,
	ena => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1));

-- Location: LCCOMB_X58_Y64_N24
\c_i2c_master_reg|fifo_rx_data_amnt_int[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_amnt_int[2]~12_combout\ = (\c_i2c_master_reg|fifo_rx_data_amnt_int\(2) & (\c_i2c_master_reg|fifo_rx_data_amnt_int[1]~11\ $ (GND))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int\(2) & 
-- (!\c_i2c_master_reg|fifo_rx_data_amnt_int[1]~11\ & VCC))
-- \c_i2c_master_reg|fifo_rx_data_amnt_int[2]~13\ = CARRY((\c_i2c_master_reg|fifo_rx_data_amnt_int\(2) & !\c_i2c_master_reg|fifo_rx_data_amnt_int[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(2),
	datad => VCC,
	cin => \c_i2c_master_reg|fifo_rx_data_amnt_int[1]~11\,
	combout => \c_i2c_master_reg|fifo_rx_data_amnt_int[2]~12_combout\,
	cout => \c_i2c_master_reg|fifo_rx_data_amnt_int[2]~13\);

-- Location: LCCOMB_X58_Y64_N10
\c_i2c_master_reg|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add5~0_combout\ = \c_i2c_master_reg|fifo_rx_data_amnt_int\(2) $ (((!\c_i2c_master_reg|fifo_rx_data_amnt_int\(1) & !\c_i2c_master_reg|fifo_rx_data_amnt_int\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int\(2),
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1),
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int\(0),
	combout => \c_i2c_master_reg|Add5~0_combout\);

-- Location: FF_X58_Y64_N25
\c_i2c_master_reg|fifo_rx_data_amnt_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data_amnt_int[2]~12_combout\,
	asdata => \c_i2c_master_reg|Add5~0_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	sload => \chipselect~input_o\,
	ena => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_amnt_int\(2));

-- Location: LCCOMB_X58_Y64_N26
\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~14_combout\ = \c_i2c_master_reg|fifo_rx_data_amnt_int[2]~13\ $ (\c_i2c_master_reg|fifo_rx_data_amnt_int\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3),
	cin => \c_i2c_master_reg|fifo_rx_data_amnt_int[2]~13\,
	combout => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~14_combout\);

-- Location: LCCOMB_X58_Y64_N4
\c_i2c_master_reg|Add5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add5~1_combout\ = \c_i2c_master_reg|fifo_rx_data_amnt_int\(3) $ (((!\c_i2c_master_reg|fifo_rx_data_amnt_int\(2) & (!\c_i2c_master_reg|fifo_rx_data_amnt_int\(0) & !\c_i2c_master_reg|fifo_rx_data_amnt_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int\(2),
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(0),
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1),
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3),
	combout => \c_i2c_master_reg|Add5~1_combout\);

-- Location: FF_X58_Y64_N27
\c_i2c_master_reg|fifo_rx_data_amnt_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~14_combout\,
	asdata => \c_i2c_master_reg|Add5~1_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	sload => \chipselect~input_o\,
	ena => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3));

-- Location: LCCOMB_X58_Y64_N18
\c_i2c_master_reg|fifo_rx_data~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~4_combout\ = (!\c_i2c_master_reg|fifo_rx_data_amnt_int\(3) & !\c_i2c_master_reg|fifo_rx_data_amnt_int\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3),
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int\(2),
	combout => \c_i2c_master_reg|fifo_rx_data~4_combout\);

-- Location: LCCOMB_X58_Y64_N0
\c_i2c_master_reg|p_main~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|p_main~0_combout\ = (\writedata[0]~input_o\ & (!\c_i2c_master_reg|fifo_rx_data_amnt_int\(0) & (!\c_i2c_master_reg|fifo_rx_data_amnt_int\(1) & \c_i2c_master_reg|fifo_rx_data~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[0]~input_o\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(0),
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1),
	datad => \c_i2c_master_reg|fifo_rx_data~4_combout\,
	combout => \c_i2c_master_reg|p_main~0_combout\);

-- Location: LCCOMB_X57_Y65_N4
\c_i2c_master_reg|fifo_tfr_cmd_amnt_int~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~2_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd[15][5]~21_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & ((!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1)))) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- (\c_i2c_master_reg|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add2~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datac => \c_i2c_master_reg|p_main~0_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~21_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~2_combout\);

-- Location: FF_X58_Y65_N17
\c_i2c_master_reg|fifo_tfr_cmd_amnt_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~2_combout\,
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1));

-- Location: LCCOMB_X59_Y65_N18
\c_i2c_master_reg|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add1~1_combout\ = \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) $ (((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	combout => \c_i2c_master_reg|Add1~1_combout\);

-- Location: IOIBUF_X62_Y73_N22
\writedata[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(3),
	o => \writedata[3]~input_o\);

-- Location: FF_X62_Y67_N19
\c_i2c_master_reg|fifo_tfr_cmd_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \writedata[3]~input_o\,
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_tfr_cmd_index[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_index\(3));

-- Location: LCCOMB_X61_Y67_N2
\c_i2c_master_reg|fifo_tfr_cmd_index_int~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd_index_int~1_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index\(3) & (((\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\) # (!\writedata[31]~input_o\)) # (!\c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datac => \writedata[31]~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index\(3),
	combout => \c_i2c_master_reg|fifo_tfr_cmd_index_int~1_combout\);

-- Location: FF_X61_Y67_N3
\c_i2c_master_reg|fifo_tfr_cmd_index_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd_index_int~1_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3));

-- Location: LCCOMB_X59_Y66_N14
\c_i2c_master_reg|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add2~2_combout\ = \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) $ (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	combout => \c_i2c_master_reg|Add2~2_combout\);

-- Location: LCCOMB_X58_Y65_N26
\c_i2c_master_reg|fifo_tfr_cmd_amnt_int~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~8_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd[15][5]~21_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Add1~1_combout\)) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- ((\c_i2c_master_reg|Add2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add1~1_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~21_combout\,
	datac => \c_i2c_master_reg|Add2~2_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~8_combout\);

-- Location: FF_X58_Y65_N27
\c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int~8_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3));

-- Location: LCCOMB_X58_Y65_N22
\c_i2c_master_reg|Decoder1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Decoder1~15_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	combout => \c_i2c_master_reg|Decoder1~15_combout\);

-- Location: LCCOMB_X56_Y67_N20
\c_i2c_master_reg|stop_amnts[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|stop_amnts[0]~5_combout\ = (\writedata[8]~input_o\ & \c_i2c_master_reg|MODE.mTFR_CMD~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \writedata[8]~input_o\,
	datad => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	combout => \c_i2c_master_reg|stop_amnts[0]~5_combout\);

-- Location: LCCOMB_X56_Y66_N8
\c_i2c_master_reg|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector23~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & ((\c_i2c_master_reg|Decoder1~13_combout\))) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- (\c_i2c_master_reg|Decoder1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~15_combout\,
	datab => \c_i2c_master_reg|Decoder1~13_combout\,
	datac => \c_i2c_master_reg|p_main~0_combout\,
	datad => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	combout => \c_i2c_master_reg|Selector23~0_combout\);

-- Location: LCCOMB_X57_Y66_N6
\c_i2c_master_reg|Selector23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector23~1_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (!\c_i2c_master_reg|Decoder1~15_combout\ & ((!\c_i2c_master_reg|Decoder1~13_combout\) # (!\c_i2c_master_reg|p_main~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|Decoder1~15_combout\,
	datad => \c_i2c_master_reg|Decoder1~13_combout\,
	combout => \c_i2c_master_reg|Selector23~1_combout\);

-- Location: LCCOMB_X56_Y66_N18
\c_i2c_master_reg|Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector23~2_combout\ = (\c_i2c_master_reg|Selector23~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[15][8]~q\ & ((\c_i2c_master_reg|Selector119~1_combout\) # (\c_i2c_master_reg|Selector23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[15][8]~q\,
	datab => \c_i2c_master_reg|Selector119~1_combout\,
	datac => \c_i2c_master_reg|Selector23~0_combout\,
	datad => \c_i2c_master_reg|Selector23~1_combout\,
	combout => \c_i2c_master_reg|Selector23~2_combout\);

-- Location: LCCOMB_X56_Y66_N0
\c_i2c_master_reg|fifo_tfr_cmd~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~180_combout\ = (!\RST~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd~179_combout\) # ((\c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\ & \c_i2c_master_reg|Selector23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\,
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd~179_combout\,
	datad => \c_i2c_master_reg|Selector23~2_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~180_combout\);

-- Location: FF_X56_Y66_N1
\c_i2c_master_reg|fifo_tfr_cmd[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~180_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[15][8]~q\);

-- Location: LCCOMB_X58_Y67_N4
\c_i2c_master_reg|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector55~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & ((\c_i2c_master_reg|Decoder1~12_combout\))) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- (\c_i2c_master_reg|Decoder1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~13_combout\,
	datab => \c_i2c_master_reg|p_main~0_combout\,
	datac => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	datad => \c_i2c_master_reg|Decoder1~12_combout\,
	combout => \c_i2c_master_reg|Selector55~0_combout\);

-- Location: LCCOMB_X59_Y67_N10
\c_i2c_master_reg|Selector55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector55~1_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (!\c_i2c_master_reg|Decoder1~13_combout\ & ((!\c_i2c_master_reg|Decoder1~12_combout\) # (!\c_i2c_master_reg|p_main~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|Decoder1~12_combout\,
	datac => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datad => \c_i2c_master_reg|Decoder1~13_combout\,
	combout => \c_i2c_master_reg|Selector55~1_combout\);

-- Location: LCCOMB_X59_Y67_N28
\c_i2c_master_reg|Selector55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector55~2_combout\ = (\c_i2c_master_reg|Selector55~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[14][8]~q\ & ((\c_i2c_master_reg|Selector119~1_combout\) # (\c_i2c_master_reg|Selector55~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[14][8]~q\,
	datab => \c_i2c_master_reg|Selector119~1_combout\,
	datac => \c_i2c_master_reg|Selector55~0_combout\,
	datad => \c_i2c_master_reg|Selector55~1_combout\,
	combout => \c_i2c_master_reg|Selector55~2_combout\);

-- Location: LCCOMB_X60_Y67_N4
\c_i2c_master_reg|fifo_tfr_cmd[14][8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[14][8]~2_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|Selector55~2_combout\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[15][8]~q\,
	datab => \chipselect~input_o\,
	datad => \c_i2c_master_reg|Selector55~2_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[14][8]~2_combout\);

-- Location: FF_X60_Y67_N5
\c_i2c_master_reg|fifo_tfr_cmd[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[14][8]~2_combout\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd[14][8]~q\,
	sclr => \RST~input_o\,
	sload => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[14][8]~q\);

-- Location: LCCOMB_X58_Y67_N26
\c_i2c_master_reg|Selector87~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector87~1_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (!\c_i2c_master_reg|Decoder1~12_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~11_combout\,
	datac => \c_i2c_master_reg|Decoder1~12_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|Selector87~1_combout\);

-- Location: LCCOMB_X58_Y67_N0
\c_i2c_master_reg|Selector87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector87~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Decoder1~11_combout\)) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- ((\c_i2c_master_reg|Decoder1~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|Decoder1~11_combout\,
	datac => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	datad => \c_i2c_master_reg|Decoder1~12_combout\,
	combout => \c_i2c_master_reg|Selector87~0_combout\);

-- Location: LCCOMB_X58_Y67_N28
\c_i2c_master_reg|Selector87~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector87~2_combout\ = (\c_i2c_master_reg|Selector87~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[13][8]~q\ & ((\c_i2c_master_reg|Selector87~1_combout\) # (\c_i2c_master_reg|Selector119~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector87~1_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[13][8]~q\,
	datac => \c_i2c_master_reg|Selector119~1_combout\,
	datad => \c_i2c_master_reg|Selector87~0_combout\,
	combout => \c_i2c_master_reg|Selector87~2_combout\);

-- Location: LCCOMB_X57_Y67_N20
\c_i2c_master_reg|fifo_tfr_cmd[13][8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[13][8]~8_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|Selector87~2_combout\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[14][8]~q\,
	datad => \c_i2c_master_reg|Selector87~2_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[13][8]~8_combout\);

-- Location: FF_X57_Y67_N21
\c_i2c_master_reg|fifo_tfr_cmd[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[13][8]~8_combout\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd[13][8]~q\,
	sclr => \RST~input_o\,
	sload => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[13][8]~q\);

-- Location: LCCOMB_X58_Y67_N22
\c_i2c_master_reg|Selector119~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector119~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Decoder1~10_combout\)) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- ((\c_i2c_master_reg|Decoder1~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	datab => \c_i2c_master_reg|Decoder1~10_combout\,
	datac => \c_i2c_master_reg|Decoder1~11_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|Selector119~0_combout\);

-- Location: LCCOMB_X58_Y67_N16
\c_i2c_master_reg|Selector119~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector119~2_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (!\c_i2c_master_reg|Decoder1~11_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~10_combout\,
	datac => \c_i2c_master_reg|Decoder1~11_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|Selector119~2_combout\);

-- Location: LCCOMB_X58_Y67_N6
\c_i2c_master_reg|Selector119~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector119~3_combout\ = (\c_i2c_master_reg|Selector119~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[12][8]~q\ & ((\c_i2c_master_reg|Selector119~1_combout\) # (\c_i2c_master_reg|Selector119~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[12][8]~q\,
	datab => \c_i2c_master_reg|Selector119~1_combout\,
	datac => \c_i2c_master_reg|Selector119~0_combout\,
	datad => \c_i2c_master_reg|Selector119~2_combout\,
	combout => \c_i2c_master_reg|Selector119~3_combout\);

-- Location: LCCOMB_X57_Y67_N16
\c_i2c_master_reg|fifo_tfr_cmd[12][8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[12][8]~0_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|Selector119~3_combout\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[13][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[13][8]~q\,
	datad => \c_i2c_master_reg|Selector119~3_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[12][8]~0_combout\);

-- Location: FF_X57_Y67_N17
\c_i2c_master_reg|fifo_tfr_cmd[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[12][8]~0_combout\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd[12][8]~q\,
	sclr => \RST~input_o\,
	sload => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[12][8]~q\);

-- Location: LCCOMB_X55_Y67_N12
\c_i2c_master_reg|Selector151~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector151~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Decoder1~9_combout\)) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- ((\c_i2c_master_reg|Decoder1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~9_combout\,
	datab => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	datac => \c_i2c_master_reg|Decoder1~10_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|Selector151~0_combout\);

-- Location: LCCOMB_X54_Y67_N4
\c_i2c_master_reg|Selector151~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector151~1_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (!\c_i2c_master_reg|Decoder1~10_combout\ & ((!\c_i2c_master_reg|Decoder1~9_combout\) # (!\c_i2c_master_reg|p_main~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|Decoder1~9_combout\,
	datad => \c_i2c_master_reg|Decoder1~10_combout\,
	combout => \c_i2c_master_reg|Selector151~1_combout\);

-- Location: LCCOMB_X55_Y67_N2
\c_i2c_master_reg|Selector151~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector151~2_combout\ = (\c_i2c_master_reg|Selector151~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[11][8]~q\ & ((\c_i2c_master_reg|Selector151~1_combout\) # (\c_i2c_master_reg|Selector119~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector151~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[11][8]~q\,
	datac => \c_i2c_master_reg|Selector151~1_combout\,
	datad => \c_i2c_master_reg|Selector119~1_combout\,
	combout => \c_i2c_master_reg|Selector151~2_combout\);

-- Location: LCCOMB_X55_Y67_N20
\c_i2c_master_reg|fifo_tfr_cmd[11][8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[11][8]~6_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|Selector151~2_combout\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[12][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[12][8]~q\,
	datad => \c_i2c_master_reg|Selector151~2_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[11][8]~6_combout\);

-- Location: FF_X55_Y67_N21
\c_i2c_master_reg|fifo_tfr_cmd[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[11][8]~6_combout\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd[11][8]~q\,
	sclr => \RST~input_o\,
	sload => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[11][8]~q\);

-- Location: LCCOMB_X54_Y67_N26
\c_i2c_master_reg|Selector183~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector183~1_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (!\c_i2c_master_reg|Decoder1~9_combout\ & ((!\c_i2c_master_reg|Decoder1~8_combout\) # (!\c_i2c_master_reg|p_main~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|Decoder1~9_combout\,
	datad => \c_i2c_master_reg|Decoder1~8_combout\,
	combout => \c_i2c_master_reg|Selector183~1_combout\);

-- Location: LCCOMB_X55_Y67_N0
\c_i2c_master_reg|Selector183~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector183~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & ((\c_i2c_master_reg|Decoder1~8_combout\))) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- (\c_i2c_master_reg|Decoder1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~9_combout\,
	datab => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	datac => \c_i2c_master_reg|Decoder1~8_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|Selector183~0_combout\);

-- Location: LCCOMB_X55_Y67_N18
\c_i2c_master_reg|Selector183~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector183~2_combout\ = (\c_i2c_master_reg|Selector183~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[10][8]~q\ & ((\c_i2c_master_reg|Selector119~1_combout\) # (\c_i2c_master_reg|Selector183~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector119~1_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[10][8]~q\,
	datac => \c_i2c_master_reg|Selector183~1_combout\,
	datad => \c_i2c_master_reg|Selector183~0_combout\,
	combout => \c_i2c_master_reg|Selector183~2_combout\);

-- Location: LCCOMB_X55_Y67_N14
\c_i2c_master_reg|fifo_tfr_cmd[10][8]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[10][8]~13_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|Selector183~2_combout\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[11][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[11][8]~q\,
	datad => \c_i2c_master_reg|Selector183~2_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[10][8]~13_combout\);

-- Location: FF_X55_Y67_N15
\c_i2c_master_reg|fifo_tfr_cmd[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[10][8]~13_combout\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd[10][8]~q\,
	sclr => \RST~input_o\,
	sload => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[10][8]~q\);

-- Location: LCCOMB_X55_Y65_N20
\c_i2c_master_reg|Selector215~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector215~1_combout\ = (!\c_i2c_master_reg|Decoder1~8_combout\ & (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~14_combout\,
	datab => \c_i2c_master_reg|Decoder1~8_combout\,
	datac => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|Selector215~1_combout\);

-- Location: LCCOMB_X55_Y67_N28
\c_i2c_master_reg|Selector215~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector215~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Decoder1~14_combout\)) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- ((\c_i2c_master_reg|Decoder1~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~14_combout\,
	datab => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	datac => \c_i2c_master_reg|Decoder1~8_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|Selector215~0_combout\);

-- Location: LCCOMB_X55_Y67_N10
\c_i2c_master_reg|Selector215~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector215~2_combout\ = (\c_i2c_master_reg|Selector215~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[9][8]~q\ & ((\c_i2c_master_reg|Selector119~1_combout\) # (\c_i2c_master_reg|Selector215~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector119~1_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[9][8]~q\,
	datac => \c_i2c_master_reg|Selector215~1_combout\,
	datad => \c_i2c_master_reg|Selector215~0_combout\,
	combout => \c_i2c_master_reg|Selector215~2_combout\);

-- Location: LCCOMB_X55_Y67_N26
\c_i2c_master_reg|fifo_tfr_cmd[9][8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[9][8]~4_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|Selector215~2_combout\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[10][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[10][8]~q\,
	datad => \c_i2c_master_reg|Selector215~2_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[9][8]~4_combout\);

-- Location: FF_X55_Y67_N27
\c_i2c_master_reg|fifo_tfr_cmd[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[9][8]~4_combout\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd[9][8]~q\,
	sclr => \RST~input_o\,
	sload => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[9][8]~q\);

-- Location: LCCOMB_X54_Y67_N16
\c_i2c_master_reg|Selector247~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector247~1_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (!\c_i2c_master_reg|Decoder1~14_combout\ & ((!\c_i2c_master_reg|Decoder1~5_combout\) # (!\c_i2c_master_reg|p_main~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|Decoder1~14_combout\,
	datad => \c_i2c_master_reg|Decoder1~5_combout\,
	combout => \c_i2c_master_reg|Selector247~1_combout\);

-- Location: LCCOMB_X54_Y67_N18
\c_i2c_master_reg|Selector247~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector247~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & ((\c_i2c_master_reg|Decoder1~5_combout\))) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- (\c_i2c_master_reg|Decoder1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|Decoder1~14_combout\,
	datac => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	datad => \c_i2c_master_reg|Decoder1~5_combout\,
	combout => \c_i2c_master_reg|Selector247~0_combout\);

-- Location: LCCOMB_X55_Y67_N6
\c_i2c_master_reg|Selector247~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector247~2_combout\ = (\c_i2c_master_reg|Selector247~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[8][8]~q\ & ((\c_i2c_master_reg|Selector119~1_combout\) # (\c_i2c_master_reg|Selector247~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector119~1_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[8][8]~q\,
	datac => \c_i2c_master_reg|Selector247~1_combout\,
	datad => \c_i2c_master_reg|Selector247~0_combout\,
	combout => \c_i2c_master_reg|Selector247~2_combout\);

-- Location: LCCOMB_X55_Y67_N30
\c_i2c_master_reg|fifo_tfr_cmd[8][8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[8][8]~11_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|Selector247~2_combout\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[9][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[9][8]~q\,
	datad => \c_i2c_master_reg|Selector247~2_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[8][8]~11_combout\);

-- Location: FF_X55_Y67_N31
\c_i2c_master_reg|fifo_tfr_cmd[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[8][8]~11_combout\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd[8][8]~q\,
	sclr => \RST~input_o\,
	sload => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[8][8]~q\);

-- Location: LCCOMB_X54_Y67_N24
\c_i2c_master_reg|Selector279~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector279~1_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (!\c_i2c_master_reg|Decoder1~5_combout\ & ((!\c_i2c_master_reg|Decoder1~4_combout\) # (!\c_i2c_master_reg|p_main~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|Decoder1~4_combout\,
	datad => \c_i2c_master_reg|Decoder1~5_combout\,
	combout => \c_i2c_master_reg|Selector279~1_combout\);

-- Location: LCCOMB_X54_Y67_N14
\c_i2c_master_reg|Selector279~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector279~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Decoder1~4_combout\)) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- ((\c_i2c_master_reg|Decoder1~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|Decoder1~4_combout\,
	datac => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	datad => \c_i2c_master_reg|Decoder1~5_combout\,
	combout => \c_i2c_master_reg|Selector279~0_combout\);

-- Location: LCCOMB_X55_Y67_N16
\c_i2c_master_reg|Selector279~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector279~2_combout\ = (\c_i2c_master_reg|Selector279~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[7][8]~q\ & ((\c_i2c_master_reg|Selector119~1_combout\) # (\c_i2c_master_reg|Selector279~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector119~1_combout\,
	datab => \c_i2c_master_reg|Selector279~1_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[7][8]~q\,
	datad => \c_i2c_master_reg|Selector279~0_combout\,
	combout => \c_i2c_master_reg|Selector279~2_combout\);

-- Location: LCCOMB_X55_Y67_N22
\c_i2c_master_reg|fifo_tfr_cmd[7][8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[7][8]~9_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|Selector279~2_combout\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[8][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[8][8]~q\,
	datad => \c_i2c_master_reg|Selector279~2_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[7][8]~9_combout\);

-- Location: FF_X55_Y67_N23
\c_i2c_master_reg|fifo_tfr_cmd[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[7][8]~9_combout\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd[7][8]~q\,
	sclr => \RST~input_o\,
	sload => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[7][8]~q\);

-- Location: LCCOMB_X56_Y67_N8
\c_i2c_master_reg|Selector311~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector311~1_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (!\c_i2c_master_reg|Decoder1~4_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~1_combout\,
	datac => \c_i2c_master_reg|Decoder1~4_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|Selector311~1_combout\);

-- Location: LCCOMB_X56_Y67_N0
\c_i2c_master_reg|Selector311~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector311~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Decoder1~1_combout\)) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- ((\c_i2c_master_reg|Decoder1~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	datab => \c_i2c_master_reg|Decoder1~1_combout\,
	datac => \c_i2c_master_reg|Decoder1~4_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|Selector311~0_combout\);

-- Location: LCCOMB_X56_Y67_N24
\c_i2c_master_reg|Selector311~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector311~2_combout\ = (\c_i2c_master_reg|Selector311~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[6][8]~q\ & ((\c_i2c_master_reg|Selector119~1_combout\) # (\c_i2c_master_reg|Selector311~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector119~1_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[6][8]~q\,
	datac => \c_i2c_master_reg|Selector311~1_combout\,
	datad => \c_i2c_master_reg|Selector311~0_combout\,
	combout => \c_i2c_master_reg|Selector311~2_combout\);

-- Location: LCCOMB_X55_Y67_N24
\c_i2c_master_reg|fifo_tfr_cmd[6][8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[6][8]~1_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|Selector311~2_combout\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[7][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[7][8]~q\,
	datad => \c_i2c_master_reg|Selector311~2_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[6][8]~1_combout\);

-- Location: FF_X55_Y67_N25
\c_i2c_master_reg|fifo_tfr_cmd[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[6][8]~1_combout\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd[6][8]~q\,
	sclr => \RST~input_o\,
	sload => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[6][8]~q\);

-- Location: LCCOMB_X56_Y67_N26
\c_i2c_master_reg|Selector343~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector343~1_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (!\c_i2c_master_reg|Decoder1~1_combout\ & ((!\c_i2c_master_reg|Decoder1~0_combout\) # (!\c_i2c_master_reg|p_main~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|p_main~0_combout\,
	datac => \c_i2c_master_reg|Decoder1~0_combout\,
	datad => \c_i2c_master_reg|Decoder1~1_combout\,
	combout => \c_i2c_master_reg|Selector343~1_combout\);

-- Location: LCCOMB_X56_Y67_N10
\c_i2c_master_reg|Selector343~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector343~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & ((\c_i2c_master_reg|Decoder1~0_combout\))) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- (\c_i2c_master_reg|Decoder1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	datab => \c_i2c_master_reg|Decoder1~1_combout\,
	datac => \c_i2c_master_reg|Decoder1~0_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|Selector343~0_combout\);

-- Location: LCCOMB_X56_Y67_N16
\c_i2c_master_reg|Selector343~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector343~2_combout\ = (\c_i2c_master_reg|Selector343~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[5][8]~q\ & ((\c_i2c_master_reg|Selector119~1_combout\) # (\c_i2c_master_reg|Selector343~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[5][8]~q\,
	datab => \c_i2c_master_reg|Selector119~1_combout\,
	datac => \c_i2c_master_reg|Selector343~1_combout\,
	datad => \c_i2c_master_reg|Selector343~0_combout\,
	combout => \c_i2c_master_reg|Selector343~2_combout\);

-- Location: LCCOMB_X55_Y67_N8
\c_i2c_master_reg|fifo_tfr_cmd[5][8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[5][8]~10_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|Selector343~2_combout\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[6][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[6][8]~q\,
	datad => \c_i2c_master_reg|Selector343~2_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[5][8]~10_combout\);

-- Location: FF_X55_Y67_N9
\c_i2c_master_reg|fifo_tfr_cmd[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[5][8]~10_combout\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd[5][8]~q\,
	sclr => \RST~input_o\,
	sload => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[5][8]~q\);

-- Location: LCCOMB_X57_Y67_N26
\c_i2c_master_reg|Selector375~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector375~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Decoder1~3_combout\)) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- ((\c_i2c_master_reg|Decoder1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~3_combout\,
	datab => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	datac => \c_i2c_master_reg|p_main~0_combout\,
	datad => \c_i2c_master_reg|Decoder1~0_combout\,
	combout => \c_i2c_master_reg|Selector375~0_combout\);

-- Location: LCCOMB_X58_Y67_N18
\c_i2c_master_reg|Selector375~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector375~1_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (!\c_i2c_master_reg|Decoder1~0_combout\ & ((!\c_i2c_master_reg|Decoder1~3_combout\) # (!\c_i2c_master_reg|p_main~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|Decoder1~0_combout\,
	datad => \c_i2c_master_reg|Decoder1~3_combout\,
	combout => \c_i2c_master_reg|Selector375~1_combout\);

-- Location: LCCOMB_X57_Y67_N28
\c_i2c_master_reg|Selector375~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector375~2_combout\ = (\c_i2c_master_reg|Selector375~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[4][8]~q\ & ((\c_i2c_master_reg|Selector119~1_combout\) # (\c_i2c_master_reg|Selector375~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[4][8]~q\,
	datab => \c_i2c_master_reg|Selector119~1_combout\,
	datac => \c_i2c_master_reg|Selector375~0_combout\,
	datad => \c_i2c_master_reg|Selector375~1_combout\,
	combout => \c_i2c_master_reg|Selector375~2_combout\);

-- Location: LCCOMB_X57_Y67_N22
\c_i2c_master_reg|fifo_tfr_cmd[4][8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[4][8]~3_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|Selector375~2_combout\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[5][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][8]~q\,
	datad => \c_i2c_master_reg|Selector375~2_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[4][8]~3_combout\);

-- Location: FF_X57_Y67_N23
\c_i2c_master_reg|fifo_tfr_cmd[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[4][8]~3_combout\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd[4][8]~q\,
	sclr => \RST~input_o\,
	sload => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[4][8]~q\);

-- Location: LCCOMB_X56_Y68_N4
\c_i2c_master_reg|Selector407~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector407~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & ((\c_i2c_master_reg|Decoder1~2_combout\))) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- (\c_i2c_master_reg|Decoder1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|Decoder1~3_combout\,
	datac => \c_i2c_master_reg|Decoder1~2_combout\,
	datad => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	combout => \c_i2c_master_reg|Selector407~0_combout\);

-- Location: LCCOMB_X56_Y68_N6
\c_i2c_master_reg|Selector407~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector407~1_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (!\c_i2c_master_reg|Decoder1~3_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~3_combout\,
	datac => \c_i2c_master_reg|Decoder1~2_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|Selector407~1_combout\);

-- Location: LCCOMB_X56_Y68_N20
\c_i2c_master_reg|Selector407~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector407~2_combout\ = (\c_i2c_master_reg|Selector407~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[3][8]~q\ & ((\c_i2c_master_reg|Selector119~1_combout\) # (\c_i2c_master_reg|Selector407~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[3][8]~q\,
	datab => \c_i2c_master_reg|Selector119~1_combout\,
	datac => \c_i2c_master_reg|Selector407~0_combout\,
	datad => \c_i2c_master_reg|Selector407~1_combout\,
	combout => \c_i2c_master_reg|Selector407~2_combout\);

-- Location: LCCOMB_X57_Y67_N8
\c_i2c_master_reg|fifo_tfr_cmd[3][8]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[3][8]~5_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|Selector407~2_combout\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[4][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[4][8]~q\,
	datad => \c_i2c_master_reg|Selector407~2_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[3][8]~5_combout\);

-- Location: FF_X57_Y67_N9
\c_i2c_master_reg|fifo_tfr_cmd[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[3][8]~5_combout\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd[3][8]~q\,
	sclr => \RST~input_o\,
	sload => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[3][8]~q\);

-- Location: LCCOMB_X56_Y68_N14
\c_i2c_master_reg|Selector439~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector439~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & ((\c_i2c_master_reg|Decoder1~7_combout\))) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- (\c_i2c_master_reg|Decoder1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|p_main~0_combout\,
	datab => \c_i2c_master_reg|Decoder1~2_combout\,
	datac => \c_i2c_master_reg|Decoder1~7_combout\,
	datad => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	combout => \c_i2c_master_reg|Selector439~0_combout\);

-- Location: LCCOMB_X56_Y68_N28
\c_i2c_master_reg|Selector439~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector439~1_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (!\c_i2c_master_reg|Decoder1~2_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Decoder1~2_combout\,
	datac => \c_i2c_master_reg|Decoder1~7_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|Selector439~1_combout\);

-- Location: LCCOMB_X56_Y68_N30
\c_i2c_master_reg|Selector439~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector439~2_combout\ = (\c_i2c_master_reg|Selector439~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[2][8]~q\ & ((\c_i2c_master_reg|Selector119~1_combout\) # (\c_i2c_master_reg|Selector439~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[2][8]~q\,
	datab => \c_i2c_master_reg|Selector119~1_combout\,
	datac => \c_i2c_master_reg|Selector439~0_combout\,
	datad => \c_i2c_master_reg|Selector439~1_combout\,
	combout => \c_i2c_master_reg|Selector439~2_combout\);

-- Location: LCCOMB_X55_Y67_N4
\c_i2c_master_reg|fifo_tfr_cmd[2][8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[2][8]~12_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|Selector439~2_combout\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[3][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[3][8]~q\,
	datad => \c_i2c_master_reg|Selector439~2_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[2][8]~12_combout\);

-- Location: FF_X55_Y67_N5
\c_i2c_master_reg|fifo_tfr_cmd[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[2][8]~12_combout\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd[2][8]~q\,
	sclr => \RST~input_o\,
	sload => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[2][8]~q\);

-- Location: LCCOMB_X57_Y67_N30
\c_i2c_master_reg|Selector471~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector471~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & (\c_i2c_master_reg|Decoder1~6_combout\)) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- ((\c_i2c_master_reg|Decoder1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~6_combout\,
	datab => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	datac => \c_i2c_master_reg|Decoder1~7_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|Selector471~0_combout\);

-- Location: LCCOMB_X57_Y67_N24
\c_i2c_master_reg|Selector471~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector471~1_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & (!\c_i2c_master_reg|Decoder1~7_combout\ & ((!\c_i2c_master_reg|p_main~0_combout\) # (!\c_i2c_master_reg|Decoder1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~6_combout\,
	datab => \c_i2c_master_reg|p_main~0_combout\,
	datac => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datad => \c_i2c_master_reg|Decoder1~7_combout\,
	combout => \c_i2c_master_reg|Selector471~1_combout\);

-- Location: LCCOMB_X57_Y67_N18
\c_i2c_master_reg|Selector471~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector471~2_combout\ = (\c_i2c_master_reg|Selector471~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[1][8]~q\ & ((\c_i2c_master_reg|Selector119~1_combout\) # (\c_i2c_master_reg|Selector471~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector471~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[1][8]~q\,
	datac => \c_i2c_master_reg|Selector119~1_combout\,
	datad => \c_i2c_master_reg|Selector471~1_combout\,
	combout => \c_i2c_master_reg|Selector471~2_combout\);

-- Location: LCCOMB_X57_Y67_N2
\c_i2c_master_reg|fifo_tfr_cmd[1][8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[1][8]~7_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|Selector471~2_combout\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[2][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[2][8]~q\,
	datad => \c_i2c_master_reg|Selector471~2_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[1][8]~7_combout\);

-- Location: FF_X57_Y67_N3
\c_i2c_master_reg|fifo_tfr_cmd[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[1][8]~7_combout\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd[1][8]~q\,
	sclr => \RST~input_o\,
	sload => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[1][8]~q\);

-- Location: LCCOMB_X57_Y67_N12
\c_i2c_master_reg|Selector503~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector503~0_combout\ = (\c_i2c_master_reg|stop_amnts[0]~5_combout\ & ((\c_i2c_master_reg|p_main~0_combout\ & ((\c_i2c_master_reg|Decoder1~15_combout\))) # (!\c_i2c_master_reg|p_main~0_combout\ & 
-- (\c_i2c_master_reg|Decoder1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~6_combout\,
	datab => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	datac => \c_i2c_master_reg|Decoder1~15_combout\,
	datad => \c_i2c_master_reg|p_main~0_combout\,
	combout => \c_i2c_master_reg|Selector503~0_combout\);

-- Location: LCCOMB_X57_Y66_N0
\c_i2c_master_reg|Selector503~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector503~1_combout\ = (!\c_i2c_master_reg|Decoder1~6_combout\ & (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & ((!\c_i2c_master_reg|Decoder1~15_combout\) # (!\c_i2c_master_reg|p_main~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Decoder1~6_combout\,
	datab => \c_i2c_master_reg|p_main~0_combout\,
	datac => \c_i2c_master_reg|Decoder1~15_combout\,
	datad => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	combout => \c_i2c_master_reg|Selector503~1_combout\);

-- Location: LCCOMB_X57_Y67_N10
\c_i2c_master_reg|Selector503~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector503~2_combout\ = (\c_i2c_master_reg|Selector503~0_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd[0][8]~q\ & ((\c_i2c_master_reg|Selector119~1_combout\) # (\c_i2c_master_reg|Selector503~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector503~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[0][8]~q\,
	datac => \c_i2c_master_reg|Selector119~1_combout\,
	datad => \c_i2c_master_reg|Selector503~1_combout\,
	combout => \c_i2c_master_reg|Selector503~2_combout\);

-- Location: LCCOMB_X57_Y67_N14
\c_i2c_master_reg|fifo_tfr_cmd[0][8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[0][8]~14_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|Selector503~2_combout\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[1][8]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[1][8]~q\,
	datad => \c_i2c_master_reg|Selector503~2_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[0][8]~14_combout\);

-- Location: FF_X57_Y67_N15
\c_i2c_master_reg|fifo_tfr_cmd[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[0][8]~14_combout\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd[0][8]~q\,
	sclr => \RST~input_o\,
	sload => \c_i2c_master_reg|fifo_tfr_cmd~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[0][8]~q\);

-- Location: LCCOMB_X59_Y64_N20
\c_i2c_master_reg|stop_internal~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|stop_internal~feeder_combout\ = \c_i2c_master_reg|fifo_tfr_cmd[0][8]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|fifo_tfr_cmd[0][8]~q\,
	combout => \c_i2c_master_reg|stop_internal~feeder_combout\);

-- Location: FF_X59_Y64_N21
\c_i2c_master_reg|stop_internal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|stop_internal~feeder_combout\,
	ena => \c_i2c_master_reg|stop_internal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|stop_internal~q\);

-- Location: LCCOMB_X57_Y64_N4
\c_i2c_master_reg|Selector551~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector551~0_combout\ = (\c_i2c_master_reg|stop_internal~q\ & (\c_i2c_master_reg|STATE.sWAITING~q\ & \c_i2c_master|DONE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|stop_internal~q\,
	datac => \c_i2c_master_reg|STATE.sWAITING~q\,
	datad => \c_i2c_master|DONE~q\,
	combout => \c_i2c_master_reg|Selector551~0_combout\);

-- Location: FF_X57_Y64_N5
\c_i2c_master_reg|STATE.sSTOP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector551~0_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|STATE.sSTOP~q\);

-- Location: LCCOMB_X56_Y66_N10
\c_i2c_master_reg|stop_amnts[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|stop_amnts[0]~17_combout\ = (\chipselect~input_o\ & (\wr~input_o\ & ((\c_i2c_master_reg|stop_amnts[0]~5_combout\)))) # (!\chipselect~input_o\ & (((\c_i2c_master_reg|STATE.sSTOP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \wr~input_o\,
	datac => \c_i2c_master_reg|STATE.sSTOP~q\,
	datad => \c_i2c_master_reg|stop_amnts[0]~5_combout\,
	combout => \c_i2c_master_reg|stop_amnts[0]~17_combout\);

-- Location: LCCOMB_X56_Y66_N6
\c_i2c_master_reg|stop_amnts[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|stop_amnts[0]~6_combout\ = \c_i2c_master_reg|stop_amnts\(0) $ (((!\RST~input_o\ & \c_i2c_master_reg|stop_amnts[0]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|stop_amnts\(0),
	datad => \c_i2c_master_reg|stop_amnts[0]~17_combout\,
	combout => \c_i2c_master_reg|stop_amnts[0]~6_combout\);

-- Location: FF_X56_Y66_N7
\c_i2c_master_reg|stop_amnts[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|stop_amnts[0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|stop_amnts\(0));

-- Location: LCCOMB_X56_Y66_N20
\c_i2c_master_reg|stop_amnts[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|stop_amnts[1]~8_cout\ = CARRY(\c_i2c_master_reg|stop_amnts\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|stop_amnts\(0),
	datad => VCC,
	cout => \c_i2c_master_reg|stop_amnts[1]~8_cout\);

-- Location: LCCOMB_X56_Y66_N22
\c_i2c_master_reg|stop_amnts[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|stop_amnts[1]~9_combout\ = (\c_i2c_master_reg|stop_amnts\(1) & ((\chipselect~input_o\ & (!\c_i2c_master_reg|stop_amnts[1]~8_cout\)) # (!\chipselect~input_o\ & (\c_i2c_master_reg|stop_amnts[1]~8_cout\ & VCC)))) # 
-- (!\c_i2c_master_reg|stop_amnts\(1) & ((\chipselect~input_o\ & ((\c_i2c_master_reg|stop_amnts[1]~8_cout\) # (GND))) # (!\chipselect~input_o\ & (!\c_i2c_master_reg|stop_amnts[1]~8_cout\))))
-- \c_i2c_master_reg|stop_amnts[1]~10\ = CARRY((\c_i2c_master_reg|stop_amnts\(1) & (\chipselect~input_o\ & !\c_i2c_master_reg|stop_amnts[1]~8_cout\)) # (!\c_i2c_master_reg|stop_amnts\(1) & ((\chipselect~input_o\) # 
-- (!\c_i2c_master_reg|stop_amnts[1]~8_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|stop_amnts\(1),
	datab => \chipselect~input_o\,
	datad => VCC,
	cin => \c_i2c_master_reg|stop_amnts[1]~8_cout\,
	combout => \c_i2c_master_reg|stop_amnts[1]~9_combout\,
	cout => \c_i2c_master_reg|stop_amnts[1]~10\);

-- Location: LCCOMB_X56_Y66_N2
\c_i2c_master_reg|stop_amnts[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|stop_amnts[3]~11_combout\ = (\chipselect~input_o\ & (((!\c_i2c_master_reg|MODE.mTFR_CMD~q\) # (!\writedata[8]~input_o\)) # (!\wr~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \wr~input_o\,
	datac => \writedata[8]~input_o\,
	datad => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	combout => \c_i2c_master_reg|stop_amnts[3]~11_combout\);

-- Location: LCCOMB_X56_Y66_N4
\c_i2c_master_reg|stop_amnts[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|stop_amnts[3]~12_combout\ = (!\RST~input_o\ & (!\c_i2c_master_reg|stop_amnts[3]~11_combout\ & ((\c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\) # (\c_i2c_master_reg|STATE.sSTOP~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\,
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|STATE.sSTOP~q\,
	datad => \c_i2c_master_reg|stop_amnts[3]~11_combout\,
	combout => \c_i2c_master_reg|stop_amnts[3]~12_combout\);

-- Location: FF_X56_Y66_N23
\c_i2c_master_reg|stop_amnts[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|stop_amnts[1]~9_combout\,
	ena => \c_i2c_master_reg|stop_amnts[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|stop_amnts\(1));

-- Location: LCCOMB_X56_Y66_N24
\c_i2c_master_reg|stop_amnts[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|stop_amnts[2]~13_combout\ = ((\chipselect~input_o\ $ (\c_i2c_master_reg|stop_amnts\(2) $ (\c_i2c_master_reg|stop_amnts[1]~10\)))) # (GND)
-- \c_i2c_master_reg|stop_amnts[2]~14\ = CARRY((\chipselect~input_o\ & (\c_i2c_master_reg|stop_amnts\(2) & !\c_i2c_master_reg|stop_amnts[1]~10\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|stop_amnts\(2)) # (!\c_i2c_master_reg|stop_amnts[1]~10\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|stop_amnts\(2),
	datad => VCC,
	cin => \c_i2c_master_reg|stop_amnts[1]~10\,
	combout => \c_i2c_master_reg|stop_amnts[2]~13_combout\,
	cout => \c_i2c_master_reg|stop_amnts[2]~14\);

-- Location: FF_X56_Y66_N25
\c_i2c_master_reg|stop_amnts[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|stop_amnts[2]~13_combout\,
	ena => \c_i2c_master_reg|stop_amnts[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|stop_amnts\(2));

-- Location: LCCOMB_X56_Y66_N26
\c_i2c_master_reg|stop_amnts[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|stop_amnts[3]~15_combout\ = \c_i2c_master_reg|stop_amnts\(3) $ (\c_i2c_master_reg|stop_amnts[2]~14\ $ (!\chipselect~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|stop_amnts\(3),
	datad => \chipselect~input_o\,
	cin => \c_i2c_master_reg|stop_amnts[2]~14\,
	combout => \c_i2c_master_reg|stop_amnts[3]~15_combout\);

-- Location: FF_X56_Y66_N27
\c_i2c_master_reg|stop_amnts[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|stop_amnts[3]~15_combout\,
	ena => \c_i2c_master_reg|stop_amnts[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|stop_amnts\(3));

-- Location: LCCOMB_X56_Y66_N12
\c_i2c_master_reg|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|LessThan0~0_combout\ = (\c_i2c_master_reg|stop_amnts\(3)) # ((\c_i2c_master_reg|stop_amnts\(2)) # ((\c_i2c_master_reg|stop_amnts\(1)) # (\c_i2c_master_reg|stop_amnts\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|stop_amnts\(3),
	datab => \c_i2c_master_reg|stop_amnts\(2),
	datac => \c_i2c_master_reg|stop_amnts\(1),
	datad => \c_i2c_master_reg|stop_amnts\(0),
	combout => \c_i2c_master_reg|LessThan0~0_combout\);

-- Location: LCCOMB_X57_Y64_N0
\c_i2c_master_reg|STATE.sIDLE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|STATE.sIDLE~0_combout\ = !\c_i2c_master_reg|STATE.sSTOP~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|STATE.sSTOP~q\,
	combout => \c_i2c_master_reg|STATE.sIDLE~0_combout\);

-- Location: FF_X57_Y64_N1
\c_i2c_master_reg|STATE.sIDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|STATE.sIDLE~0_combout\,
	ena => \c_i2c_master_reg|STATE~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|STATE.sIDLE~q\);

-- Location: LCCOMB_X57_Y64_N2
\c_i2c_master_reg|STATE~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|STATE~10_combout\ = (!\c_i2c_master_reg|STATE.sWAITING~q\ & (!\c_i2c_master_reg|LessThan0~0_combout\ & !\c_i2c_master_reg|STATE.sIDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|STATE.sWAITING~q\,
	datac => \c_i2c_master_reg|LessThan0~0_combout\,
	datad => \c_i2c_master_reg|STATE.sIDLE~q\,
	combout => \c_i2c_master_reg|STATE~10_combout\);

-- Location: LCCOMB_X57_Y64_N24
\c_i2c_master_reg|STATE~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|STATE~11_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[3]~2_combout\ & (!\c_i2c_master_reg|STATE~10_combout\ & ((\c_i2c_master|DONE~q\) # (!\c_i2c_master_reg|STATE.sWAITING~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[3]~2_combout\,
	datab => \c_i2c_master|DONE~q\,
	datac => \c_i2c_master_reg|STATE.sWAITING~q\,
	datad => \c_i2c_master_reg|STATE~10_combout\,
	combout => \c_i2c_master_reg|STATE~11_combout\);

-- Location: FF_X57_Y64_N9
\c_i2c_master_reg|STATE.sWAITING\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|STATE.sSETTING~q\,
	sload => VCC,
	ena => \c_i2c_master_reg|STATE~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|STATE.sWAITING~q\);

-- Location: LCCOMB_X57_Y64_N8
\c_i2c_master_reg|Selector549~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector549~0_combout\ = (\c_i2c_master_reg|STATE.sWAITING~q\ & \c_i2c_master|DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|STATE.sWAITING~q\,
	datad => \c_i2c_master|DONE~q\,
	combout => \c_i2c_master_reg|Selector549~0_combout\);

-- Location: LCCOMB_X57_Y64_N26
\c_i2c_master_reg|Selector549~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector549~1_combout\ = (\c_i2c_master_reg|Selector549~0_combout\ & (((!\c_i2c_master_reg|STATE.sIDLE~q\ & \c_i2c_master_reg|LessThan0~0_combout\)) # (!\c_i2c_master_reg|stop_internal~q\))) # (!\c_i2c_master_reg|Selector549~0_combout\ & 
-- (!\c_i2c_master_reg|STATE.sIDLE~q\ & (\c_i2c_master_reg|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector549~0_combout\,
	datab => \c_i2c_master_reg|STATE.sIDLE~q\,
	datac => \c_i2c_master_reg|LessThan0~0_combout\,
	datad => \c_i2c_master_reg|stop_internal~q\,
	combout => \c_i2c_master_reg|Selector549~1_combout\);

-- Location: FF_X57_Y64_N27
\c_i2c_master_reg|STATE.sSETTING\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector549~1_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|STATE.sSETTING~q\);

-- Location: LCCOMB_X56_Y67_N12
\c_i2c_master_reg|stop_internal~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|stop_internal~0_combout\ = (!\RST~input_o\ & (!\chipselect~input_o\ & \c_i2c_master_reg|STATE.sSETTING~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \chipselect~input_o\,
	datad => \c_i2c_master_reg|STATE.sSETTING~q\,
	combout => \c_i2c_master_reg|stop_internal~0_combout\);

-- Location: FF_X56_Y67_N15
\c_i2c_master_reg|BAUD_RATE[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fast_mode~q\,
	sload => VCC,
	ena => \c_i2c_master_reg|stop_internal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|BAUD_RATE\(7));

-- Location: LCCOMB_X56_Y64_N18
\c_i2c_master|baud_limit[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|baud_limit[7]~0_combout\ = (!\RST~input_o\ & ((\c_i2c_master|STATE.sHOLD~q\) # (!\c_i2c_master|STATE.sIDLE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|STATE.sHOLD~q\,
	datab => \RST~input_o\,
	datad => \c_i2c_master|STATE.sIDLE~q\,
	combout => \c_i2c_master|baud_limit[7]~0_combout\);

-- Location: FF_X56_Y64_N23
\c_i2c_master|baud_limit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|BAUD_RATE\(7),
	sload => VCC,
	ena => \c_i2c_master|baud_limit[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|baud_limit\(7));

-- Location: LCCOMB_X55_Y64_N26
\c_i2c_master|baud_limit[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|baud_limit[6]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_i2c_master|baud_limit[6]~feeder_combout\);

-- Location: FF_X55_Y64_N27
\c_i2c_master|baud_limit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|baud_limit[6]~feeder_combout\,
	ena => \c_i2c_master|baud_limit[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|baud_limit\(6));

-- Location: FF_X56_Y67_N13
\c_i2c_master_reg|BAUD_RATE[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fast_mode~q\,
	sload => VCC,
	ena => \c_i2c_master_reg|stop_internal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|BAUD_RATE\(0));

-- Location: FF_X56_Y64_N19
\c_i2c_master|baud_limit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|BAUD_RATE\(0),
	sload => VCC,
	ena => \c_i2c_master|baud_limit[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|baud_limit\(0));

-- Location: LCCOMB_X56_Y64_N4
\c_i2c_master|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|LessThan0~1_combout\ = ((!\c_i2c_master|baud_limit\(0) & !\c_i2c_master|baud_cnt\(0))) # (!\c_i2c_master|baud_cnt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|baud_limit\(0),
	datac => \c_i2c_master|baud_cnt\(1),
	datad => \c_i2c_master|baud_cnt\(0),
	combout => \c_i2c_master|LessThan0~1_combout\);

-- Location: FF_X56_Y67_N31
\c_i2c_master_reg|BAUD_RATE[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fast_mode~q\,
	sload => VCC,
	ena => \c_i2c_master_reg|stop_internal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|BAUD_RATE\(2));

-- Location: FF_X56_Y64_N31
\c_i2c_master|baud_limit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|BAUD_RATE\(2),
	sload => VCC,
	ena => \c_i2c_master|baud_limit[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|baud_limit\(2));

-- Location: LCCOMB_X56_Y64_N10
\c_i2c_master|baud_limit[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|baud_limit[4]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_i2c_master|baud_limit[4]~feeder_combout\);

-- Location: FF_X56_Y64_N11
\c_i2c_master|baud_limit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|baud_limit[4]~feeder_combout\,
	ena => \c_i2c_master|baud_limit[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|baud_limit\(4));

-- Location: FF_X56_Y67_N29
\c_i2c_master_reg|BAUD_RATE[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fast_mode~q\,
	sload => VCC,
	ena => \c_i2c_master_reg|stop_internal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|BAUD_RATE\(3));

-- Location: LCCOMB_X56_Y64_N28
\c_i2c_master|baud_limit[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|baud_limit[3]~1_combout\ = !\c_i2c_master_reg|BAUD_RATE\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|BAUD_RATE\(3),
	combout => \c_i2c_master|baud_limit[3]~1_combout\);

-- Location: FF_X56_Y64_N29
\c_i2c_master|baud_limit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|baud_limit[3]~1_combout\,
	ena => \c_i2c_master|baud_limit[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|baud_limit\(3));

-- Location: LCCOMB_X56_Y64_N0
\c_i2c_master|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|LessThan0~0_combout\ = (\c_i2c_master|baud_limit\(4) & (!\c_i2c_master|baud_cnt\(4) & (\c_i2c_master|baud_limit\(3) $ (\c_i2c_master|baud_cnt\(3))))) # (!\c_i2c_master|baud_limit\(4) & (\c_i2c_master|baud_cnt\(4) & 
-- (\c_i2c_master|baud_limit\(3) $ (\c_i2c_master|baud_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|baud_limit\(4),
	datab => \c_i2c_master|baud_limit\(3),
	datac => \c_i2c_master|baud_cnt\(4),
	datad => \c_i2c_master|baud_cnt\(3),
	combout => \c_i2c_master|LessThan0~0_combout\);

-- Location: LCCOMB_X56_Y64_N30
\c_i2c_master|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|LessThan0~2_combout\ = (\c_i2c_master|LessThan0~0_combout\ & ((\c_i2c_master|baud_cnt\(2) & (\c_i2c_master|LessThan0~1_combout\ & !\c_i2c_master|baud_limit\(2))) # (!\c_i2c_master|baud_cnt\(2) & ((\c_i2c_master|LessThan0~1_combout\) # 
-- (!\c_i2c_master|baud_limit\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|baud_cnt\(2),
	datab => \c_i2c_master|LessThan0~1_combout\,
	datac => \c_i2c_master|baud_limit\(2),
	datad => \c_i2c_master|LessThan0~0_combout\,
	combout => \c_i2c_master|LessThan0~2_combout\);

-- Location: LCCOMB_X56_Y63_N28
\c_i2c_master|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|LessThan0~3_combout\ = (\c_i2c_master|baud_limit\(4) & (!\c_i2c_master|baud_limit\(3) & (!\c_i2c_master|baud_cnt\(3) & !\c_i2c_master|baud_cnt\(4)))) # (!\c_i2c_master|baud_limit\(4) & (((!\c_i2c_master|baud_limit\(3) & 
-- !\c_i2c_master|baud_cnt\(3))) # (!\c_i2c_master|baud_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|baud_limit\(3),
	datab => \c_i2c_master|baud_cnt\(3),
	datac => \c_i2c_master|baud_limit\(4),
	datad => \c_i2c_master|baud_cnt\(4),
	combout => \c_i2c_master|LessThan0~3_combout\);

-- Location: LCCOMB_X56_Y63_N2
\c_i2c_master|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|LessThan0~4_combout\ = (\c_i2c_master|LessThan0~3_combout\) # (!\c_i2c_master|baud_cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|baud_cnt\(5),
	datad => \c_i2c_master|LessThan0~3_combout\,
	combout => \c_i2c_master|LessThan0~4_combout\);

-- Location: LCCOMB_X56_Y63_N0
\c_i2c_master|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|LessThan0~5_combout\ = (\c_i2c_master|baud_cnt\(6) & (!\c_i2c_master|baud_limit\(6) & ((\c_i2c_master|LessThan0~2_combout\) # (\c_i2c_master|LessThan0~4_combout\)))) # (!\c_i2c_master|baud_cnt\(6) & (((\c_i2c_master|LessThan0~2_combout\) # 
-- (\c_i2c_master|LessThan0~4_combout\)) # (!\c_i2c_master|baud_limit\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|baud_cnt\(6),
	datab => \c_i2c_master|baud_limit\(6),
	datac => \c_i2c_master|LessThan0~2_combout\,
	datad => \c_i2c_master|LessThan0~4_combout\,
	combout => \c_i2c_master|LessThan0~5_combout\);

-- Location: LCCOMB_X56_Y63_N10
\c_i2c_master|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|LessThan0~6_combout\ = (\c_i2c_master|baud_cnt\(7) & (!\c_i2c_master|baud_limit\(7) & \c_i2c_master|LessThan0~5_combout\)) # (!\c_i2c_master|baud_cnt\(7) & ((\c_i2c_master|LessThan0~5_combout\) # (!\c_i2c_master|baud_limit\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|baud_cnt\(7),
	datac => \c_i2c_master|baud_limit\(7),
	datad => \c_i2c_master|LessThan0~5_combout\,
	combout => \c_i2c_master|LessThan0~6_combout\);

-- Location: LCCOMB_X56_Y63_N12
\c_i2c_master|PHASE~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|PHASE~6_combout\ = (\RST~input_o\) # (!\c_i2c_master|LessThan0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RST~input_o\,
	datad => \c_i2c_master|LessThan0~6_combout\,
	combout => \c_i2c_master|PHASE~6_combout\);

-- Location: FF_X56_Y63_N27
\c_i2c_master|PHASE.pFIRST\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|PHASE~7_combout\,
	ena => \c_i2c_master|PHASE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|PHASE.pFIRST~q\);

-- Location: LCCOMB_X56_Y63_N20
\c_i2c_master|PHASE~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|PHASE~5_combout\ = (!\c_i2c_master|PHASE.pFIRST~q\ & !\RST~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master|PHASE.pFIRST~q\,
	datad => \RST~input_o\,
	combout => \c_i2c_master|PHASE~5_combout\);

-- Location: FF_X56_Y63_N21
\c_i2c_master|PHASE.pMID\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|PHASE~5_combout\,
	ena => \c_i2c_master|PHASE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|PHASE.pMID~q\);

-- Location: LCCOMB_X56_Y63_N30
\c_i2c_master|PHASE~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|PHASE~8_combout\ = (!\RST~input_o\ & \c_i2c_master|PHASE.pMID~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RST~input_o\,
	datad => \c_i2c_master|PHASE.pMID~q\,
	combout => \c_i2c_master|PHASE~8_combout\);

-- Location: FF_X56_Y63_N31
\c_i2c_master|PHASE.pEND\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|PHASE~8_combout\,
	ena => \c_i2c_master|PHASE~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|PHASE.pEND~q\);

-- Location: LCCOMB_X57_Y63_N24
\c_i2c_master|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Selector1~0_combout\ = ((\c_i2c_master|STATE.sSTART~q\ & ((\c_i2c_master|LessThan0~6_combout\) # (!\c_i2c_master|PHASE.pEND~q\)))) # (!\c_i2c_master|STATE.sIDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|STATE.sIDLE~q\,
	datab => \c_i2c_master|PHASE.pEND~q\,
	datac => \c_i2c_master|STATE.sSTART~q\,
	datad => \c_i2c_master|LessThan0~6_combout\,
	combout => \c_i2c_master|Selector1~0_combout\);

-- Location: FF_X57_Y63_N25
\c_i2c_master|STATE.sSTART\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|Selector1~0_combout\,
	sclr => \RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|STATE.sSTART~q\);

-- Location: IOIBUF_X60_Y73_N8
\writedata[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(7),
	o => \writedata[7]~input_o\);

-- Location: LCCOMB_X59_Y67_N12
\c_i2c_master_reg|fifo_tfr_cmd~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~169_combout\ = (\writedata[7]~input_o\ & (\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & (\chipselect~input_o\ & !\RST~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[7]~input_o\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datac => \chipselect~input_o\,
	datad => \RST~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~169_combout\);

-- Location: FF_X59_Y67_N13
\c_i2c_master_reg|fifo_tfr_cmd[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~169_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[15][7]~q\);

-- Location: LCCOMB_X61_Y69_N22
\c_i2c_master_reg|fifo_tfr_cmd~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~177_combout\ = (\chipselect~input_o\ & (\writedata[7]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[15][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[7]~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[15][7]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~177_combout\);

-- Location: LCCOMB_X59_Y68_N30
\c_i2c_master_reg|fifo_tfr_cmd[1][4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\ = (\RST~input_o\) # ((\chipselect~input_o\ & !\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \chipselect~input_o\,
	datad => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\);

-- Location: FF_X61_Y69_N23
\c_i2c_master_reg|fifo_tfr_cmd[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~177_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[14][7]~q\);

-- Location: LCCOMB_X61_Y69_N20
\c_i2c_master_reg|fifo_tfr_cmd~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~173_combout\ = (\chipselect~input_o\ & ((\writedata[7]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[14][7]~q\,
	datab => \chipselect~input_o\,
	datad => \writedata[7]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~173_combout\);

-- Location: FF_X61_Y69_N21
\c_i2c_master_reg|fifo_tfr_cmd[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~173_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[13][7]~q\);

-- Location: LCCOMB_X59_Y69_N4
\c_i2c_master_reg|fifo_tfr_cmd~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~164_combout\ = (\chipselect~input_o\ & (\writedata[7]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[13][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[7]~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[13][7]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~164_combout\);

-- Location: FF_X59_Y69_N5
\c_i2c_master_reg|fifo_tfr_cmd[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~164_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[12][7]~q\);

-- Location: LCCOMB_X57_Y69_N14
\c_i2c_master_reg|fifo_tfr_cmd~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~168_combout\ = (\chipselect~input_o\ & (\writedata[7]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[12][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[7]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[12][7]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~168_combout\);

-- Location: FF_X57_Y69_N15
\c_i2c_master_reg|fifo_tfr_cmd[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~168_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[11][7]~q\);

-- Location: LCCOMB_X55_Y69_N16
\c_i2c_master_reg|fifo_tfr_cmd~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~176_combout\ = (\chipselect~input_o\ & (\writedata[7]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[11][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[7]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[11][7]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~176_combout\);

-- Location: FF_X55_Y69_N17
\c_i2c_master_reg|fifo_tfr_cmd[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~176_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[10][7]~q\);

-- Location: LCCOMB_X56_Y69_N24
\c_i2c_master_reg|fifo_tfr_cmd~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~172_combout\ = (\chipselect~input_o\ & (\writedata[7]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[10][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[7]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[10][7]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~172_combout\);

-- Location: FF_X56_Y69_N25
\c_i2c_master_reg|fifo_tfr_cmd[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~172_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[9][7]~q\);

-- Location: LCCOMB_X54_Y69_N8
\c_i2c_master_reg|fifo_tfr_cmd~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~163_combout\ = (\chipselect~input_o\ & ((\writedata[7]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[9][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[9][7]~q\,
	datac => \writedata[7]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~163_combout\);

-- Location: FF_X54_Y69_N9
\c_i2c_master_reg|fifo_tfr_cmd[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~163_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~q\);

-- Location: LCCOMB_X57_Y68_N18
\c_i2c_master_reg|fifo_tfr_cmd~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~167_combout\ = (\chipselect~input_o\ & (\writedata[7]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[8][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[7]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~167_combout\);

-- Location: FF_X57_Y68_N19
\c_i2c_master_reg|fifo_tfr_cmd[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~167_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~q\);

-- Location: LCCOMB_X55_Y68_N0
\c_i2c_master_reg|fifo_tfr_cmd~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~175_combout\ = (\chipselect~input_o\ & (\writedata[7]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[7][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[7]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~175_combout\);

-- Location: FF_X55_Y68_N1
\c_i2c_master_reg|fifo_tfr_cmd[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~175_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[6][7]~q\);

-- Location: LCCOMB_X57_Y68_N20
\c_i2c_master_reg|fifo_tfr_cmd~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~171_combout\ = (\chipselect~input_o\ & (\writedata[7]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[6][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[7]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[6][7]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~171_combout\);

-- Location: FF_X57_Y68_N21
\c_i2c_master_reg|fifo_tfr_cmd[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~171_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[5][7]~q\);

-- Location: LCCOMB_X59_Y68_N0
\c_i2c_master_reg|fifo_tfr_cmd~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~166_combout\ = (\chipselect~input_o\ & (\writedata[7]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[5][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[7]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[5][7]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~166_combout\);

-- Location: FF_X59_Y68_N1
\c_i2c_master_reg|fifo_tfr_cmd[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~166_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[4][7]~q\);

-- Location: LCCOMB_X56_Y68_N22
\c_i2c_master_reg|fifo_tfr_cmd~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~170_combout\ = (\chipselect~input_o\ & ((\writedata[7]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[4][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[4][7]~q\,
	datad => \writedata[7]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~170_combout\);

-- Location: FF_X56_Y68_N23
\c_i2c_master_reg|fifo_tfr_cmd[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~170_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[3][7]~q\);

-- Location: LCCOMB_X61_Y68_N26
\c_i2c_master_reg|fifo_tfr_cmd~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~178_combout\ = (\chipselect~input_o\ & ((\writedata[7]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[3][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_tfr_cmd[3][7]~q\,
	datac => \chipselect~input_o\,
	datad => \writedata[7]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~178_combout\);

-- Location: FF_X61_Y68_N27
\c_i2c_master_reg|fifo_tfr_cmd[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~178_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~q\);

-- Location: LCCOMB_X61_Y68_N12
\c_i2c_master_reg|fifo_tfr_cmd~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~174_combout\ = (\chipselect~input_o\ & ((\writedata[7]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[2][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~q\,
	datac => \chipselect~input_o\,
	datad => \writedata[7]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~174_combout\);

-- Location: FF_X61_Y68_N13
\c_i2c_master_reg|fifo_tfr_cmd[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~174_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[1][7]~q\);

-- Location: LCCOMB_X60_Y69_N0
\c_i2c_master_reg|fifo_tfr_cmd~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~165_combout\ = (\chipselect~input_o\ & ((\writedata[7]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[1][7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[1][7]~q\,
	datac => \writedata[7]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~165_combout\);

-- Location: FF_X60_Y69_N1
\c_i2c_master_reg|fifo_tfr_cmd[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~165_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[0][7]~q\);

-- Location: LCCOMB_X60_Y69_N22
\c_i2c_master_reg|WR_BYTE[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|WR_BYTE[7]~feeder_combout\ = \c_i2c_master_reg|fifo_tfr_cmd[0][7]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_tfr_cmd[0][7]~q\,
	combout => \c_i2c_master_reg|WR_BYTE[7]~feeder_combout\);

-- Location: FF_X60_Y69_N23
\c_i2c_master_reg|WR_BYTE[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|WR_BYTE[7]~feeder_combout\,
	ena => \c_i2c_master_reg|stop_internal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|WR_BYTE\(7));

-- Location: LCCOMB_X59_Y64_N28
\c_i2c_master|w_byte[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|w_byte[7]~feeder_combout\ = \c_i2c_master_reg|WR_BYTE\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|WR_BYTE\(7),
	combout => \c_i2c_master|w_byte[7]~feeder_combout\);

-- Location: FF_X59_Y64_N29
\c_i2c_master|w_byte[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|w_byte[7]~feeder_combout\,
	ena => \c_i2c_master|baud_limit[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|w_byte\(7));

-- Location: IOIBUF_X58_Y73_N8
\writedata[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(5),
	o => \writedata[5]~input_o\);

-- Location: LCCOMB_X62_Y69_N24
\c_i2c_master_reg|fifo_tfr_cmd~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~141_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & (!\RST~input_o\ & (\writedata[5]~input_o\ & \chipselect~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datab => \RST~input_o\,
	datac => \writedata[5]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~141_combout\);

-- Location: FF_X62_Y69_N25
\c_i2c_master_reg|fifo_tfr_cmd[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~141_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~q\);

-- Location: LCCOMB_X59_Y70_N30
\c_i2c_master_reg|fifo_tfr_cmd~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~133_combout\ = (\chipselect~input_o\ & (\writedata[5]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[15][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[5]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~133_combout\);

-- Location: FF_X59_Y70_N31
\c_i2c_master_reg|fifo_tfr_cmd[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~133_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[14][5]~q\);

-- Location: LCCOMB_X59_Y70_N16
\c_i2c_master_reg|fifo_tfr_cmd~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~139_combout\ = (\chipselect~input_o\ & (\writedata[5]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[14][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[5]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[14][5]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~139_combout\);

-- Location: FF_X59_Y70_N17
\c_i2c_master_reg|fifo_tfr_cmd[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~139_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[13][5]~q\);

-- Location: LCCOMB_X59_Y69_N20
\c_i2c_master_reg|fifo_tfr_cmd~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~131_combout\ = (\chipselect~input_o\ & (\writedata[5]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[13][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[5]~input_o\,
	datab => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[13][5]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~131_combout\);

-- Location: FF_X59_Y69_N21
\c_i2c_master_reg|fifo_tfr_cmd[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~131_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[12][5]~q\);

-- Location: LCCOMB_X57_Y69_N22
\c_i2c_master_reg|fifo_tfr_cmd~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~137_combout\ = (\chipselect~input_o\ & ((\writedata[5]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[12][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_tfr_cmd[12][5]~q\,
	datac => \writedata[5]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~137_combout\);

-- Location: FF_X57_Y69_N23
\c_i2c_master_reg|fifo_tfr_cmd[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~137_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[11][5]~q\);

-- Location: LCCOMB_X55_Y69_N20
\c_i2c_master_reg|fifo_tfr_cmd~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~145_combout\ = (\chipselect~input_o\ & (\writedata[5]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[11][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[5]~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[11][5]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~145_combout\);

-- Location: FF_X55_Y69_N21
\c_i2c_master_reg|fifo_tfr_cmd[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~145_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[10][5]~q\);

-- Location: LCCOMB_X56_Y69_N28
\c_i2c_master_reg|fifo_tfr_cmd~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~135_combout\ = (\chipselect~input_o\ & ((\writedata[5]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[10][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_tfr_cmd[10][5]~q\,
	datac => \writedata[5]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~135_combout\);

-- Location: FF_X56_Y69_N29
\c_i2c_master_reg|fifo_tfr_cmd[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~135_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[9][5]~q\);

-- Location: LCCOMB_X59_Y69_N18
\c_i2c_master_reg|fifo_tfr_cmd~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~143_combout\ = (\chipselect~input_o\ & (\writedata[5]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[9][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[5]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[9][5]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~143_combout\);

-- Location: FF_X59_Y69_N19
\c_i2c_master_reg|fifo_tfr_cmd[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~143_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[8][5]~q\);

-- Location: LCCOMB_X62_Y68_N22
\c_i2c_master_reg|fifo_tfr_cmd~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~140_combout\ = (\chipselect~input_o\ & (\writedata[5]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[8][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[5]~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[8][5]~q\,
	datac => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~140_combout\);

-- Location: FF_X62_Y68_N23
\c_i2c_master_reg|fifo_tfr_cmd[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~140_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[7][5]~q\);

-- Location: LCCOMB_X55_Y68_N20
\c_i2c_master_reg|fifo_tfr_cmd~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~132_combout\ = (\chipselect~input_o\ & ((\writedata[5]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[7][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[7][5]~q\,
	datac => \chipselect~input_o\,
	datad => \writedata[5]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~132_combout\);

-- Location: FF_X55_Y68_N21
\c_i2c_master_reg|fifo_tfr_cmd[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~132_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[6][5]~q\);

-- Location: LCCOMB_X62_Y68_N0
\c_i2c_master_reg|fifo_tfr_cmd~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~142_combout\ = (\chipselect~input_o\ & (\writedata[5]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[6][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[5]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[6][5]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~142_combout\);

-- Location: FF_X62_Y68_N1
\c_i2c_master_reg|fifo_tfr_cmd[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~142_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[5][5]~q\);

-- Location: LCCOMB_X59_Y68_N26
\c_i2c_master_reg|fifo_tfr_cmd~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~134_combout\ = (\chipselect~input_o\ & ((\writedata[5]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[5][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][5]~q\,
	datac => \chipselect~input_o\,
	datad => \writedata[5]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~134_combout\);

-- Location: FF_X59_Y68_N27
\c_i2c_master_reg|fifo_tfr_cmd[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~134_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[4][5]~q\);

-- Location: LCCOMB_X56_Y68_N8
\c_i2c_master_reg|fifo_tfr_cmd~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~136_combout\ = (\chipselect~input_o\ & ((\writedata[5]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[4][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[4][5]~q\,
	datad => \writedata[5]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~136_combout\);

-- Location: FF_X56_Y68_N9
\c_i2c_master_reg|fifo_tfr_cmd[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~136_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[3][5]~q\);

-- Location: LCCOMB_X61_Y68_N18
\c_i2c_master_reg|fifo_tfr_cmd~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~144_combout\ = (\chipselect~input_o\ & (\writedata[5]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[3][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[5]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[3][5]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~144_combout\);

-- Location: FF_X61_Y68_N19
\c_i2c_master_reg|fifo_tfr_cmd[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~144_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[2][5]~q\);

-- Location: LCCOMB_X58_Y68_N14
\c_i2c_master_reg|fifo_tfr_cmd~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~138_combout\ = (\chipselect~input_o\ & (\writedata[5]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[2][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[5]~input_o\,
	datab => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[2][5]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~138_combout\);

-- Location: FF_X58_Y68_N15
\c_i2c_master_reg|fifo_tfr_cmd[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~138_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[1][5]~q\);

-- Location: LCCOMB_X58_Y68_N8
\c_i2c_master_reg|fifo_tfr_cmd~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~146_combout\ = (\chipselect~input_o\ & (\writedata[5]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[1][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[5]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[1][5]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~146_combout\);

-- Location: FF_X58_Y68_N9
\c_i2c_master_reg|fifo_tfr_cmd[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~146_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[0][5]~q\);

-- Location: LCCOMB_X59_Y64_N14
\c_i2c_master_reg|WR_BYTE[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|WR_BYTE[5]~feeder_combout\ = \c_i2c_master_reg|fifo_tfr_cmd[0][5]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_tfr_cmd[0][5]~q\,
	combout => \c_i2c_master_reg|WR_BYTE[5]~feeder_combout\);

-- Location: FF_X59_Y64_N15
\c_i2c_master_reg|WR_BYTE[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|WR_BYTE[5]~feeder_combout\,
	ena => \c_i2c_master_reg|stop_internal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|WR_BYTE\(5));

-- Location: FF_X59_Y64_N9
\c_i2c_master|w_byte[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|WR_BYTE\(5),
	sload => VCC,
	ena => \c_i2c_master|baud_limit[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|w_byte\(5));

-- Location: IOIBUF_X65_Y73_N15
\writedata[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(6),
	o => \writedata[6]~input_o\);

-- Location: LCCOMB_X59_Y67_N14
\c_i2c_master_reg|fifo_tfr_cmd~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~157_combout\ = (\writedata[6]~input_o\ & (\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & (\chipselect~input_o\ & !\RST~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[6]~input_o\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datac => \chipselect~input_o\,
	datad => \RST~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~157_combout\);

-- Location: FF_X59_Y67_N15
\c_i2c_master_reg|fifo_tfr_cmd[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~157_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[15][6]~q\);

-- Location: LCCOMB_X59_Y70_N26
\c_i2c_master_reg|fifo_tfr_cmd~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~149_combout\ = (\chipselect~input_o\ & ((\writedata[6]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[15][6]~q\,
	datad => \writedata[6]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~149_combout\);

-- Location: FF_X59_Y70_N27
\c_i2c_master_reg|fifo_tfr_cmd[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~149_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[14][6]~q\);

-- Location: LCCOMB_X59_Y70_N24
\c_i2c_master_reg|fifo_tfr_cmd~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~156_combout\ = (\chipselect~input_o\ & (\writedata[6]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[14][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[6]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[14][6]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~156_combout\);

-- Location: FF_X59_Y70_N25
\c_i2c_master_reg|fifo_tfr_cmd[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~156_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[13][6]~q\);

-- Location: LCCOMB_X59_Y69_N24
\c_i2c_master_reg|fifo_tfr_cmd~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~148_combout\ = (\chipselect~input_o\ & ((\writedata[6]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[13][6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[13][6]~q\,
	datad => \writedata[6]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~148_combout\);

-- Location: FF_X59_Y69_N25
\c_i2c_master_reg|fifo_tfr_cmd[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~148_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[12][6]~q\);

-- Location: LCCOMB_X57_Y69_N24
\c_i2c_master_reg|fifo_tfr_cmd~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~155_combout\ = (\chipselect~input_o\ & (\writedata[6]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[12][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[6]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[12][6]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~155_combout\);

-- Location: FF_X57_Y69_N25
\c_i2c_master_reg|fifo_tfr_cmd[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~155_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[11][6]~q\);

-- Location: LCCOMB_X55_Y69_N30
\c_i2c_master_reg|fifo_tfr_cmd~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~147_combout\ = (\chipselect~input_o\ & (\writedata[6]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[11][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \writedata[6]~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[11][6]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~147_combout\);

-- Location: FF_X55_Y69_N31
\c_i2c_master_reg|fifo_tfr_cmd[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~147_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[10][6]~q\);

-- Location: LCCOMB_X56_Y69_N6
\c_i2c_master_reg|fifo_tfr_cmd~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~158_combout\ = (\chipselect~input_o\ & (\writedata[6]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[10][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[6]~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[10][6]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~158_combout\);

-- Location: FF_X56_Y69_N7
\c_i2c_master_reg|fifo_tfr_cmd[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~158_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[9][6]~q\);

-- Location: LCCOMB_X59_Y69_N6
\c_i2c_master_reg|fifo_tfr_cmd~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~150_combout\ = (\chipselect~input_o\ & (\writedata[6]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[9][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[6]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[9][6]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~150_combout\);

-- Location: FF_X59_Y69_N7
\c_i2c_master_reg|fifo_tfr_cmd[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~150_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[8][6]~q\);

-- Location: LCCOMB_X62_Y68_N4
\c_i2c_master_reg|fifo_tfr_cmd~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~153_combout\ = (\chipselect~input_o\ & (\writedata[6]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[8][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \writedata[6]~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[8][6]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~153_combout\);

-- Location: FF_X62_Y68_N5
\c_i2c_master_reg|fifo_tfr_cmd[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~153_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[7][6]~q\);

-- Location: LCCOMB_X55_Y68_N26
\c_i2c_master_reg|fifo_tfr_cmd~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~161_combout\ = (\chipselect~input_o\ & ((\writedata[6]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[7][6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[7][6]~q\,
	datad => \writedata[6]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~161_combout\);

-- Location: FF_X55_Y68_N27
\c_i2c_master_reg|fifo_tfr_cmd[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~161_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[6][6]~q\);

-- Location: LCCOMB_X62_Y68_N14
\c_i2c_master_reg|fifo_tfr_cmd~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~152_combout\ = (\chipselect~input_o\ & (\writedata[6]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[6][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \writedata[6]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[6][6]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~152_combout\);

-- Location: FF_X62_Y68_N15
\c_i2c_master_reg|fifo_tfr_cmd[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~152_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[5][6]~q\);

-- Location: LCCOMB_X60_Y70_N4
\c_i2c_master_reg|fifo_tfr_cmd~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~160_combout\ = (\chipselect~input_o\ & (\writedata[6]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[5][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[6]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[5][6]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~160_combout\);

-- Location: FF_X60_Y70_N5
\c_i2c_master_reg|fifo_tfr_cmd[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~160_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[4][6]~q\);

-- Location: LCCOMB_X60_Y70_N12
\c_i2c_master_reg|fifo_tfr_cmd~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~151_combout\ = (\chipselect~input_o\ & (\writedata[6]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[4][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[6]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[4][6]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~151_combout\);

-- Location: LCCOMB_X57_Y70_N28
\c_i2c_master_reg|fifo_tfr_cmd[3][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[3][6]~feeder_combout\ = \c_i2c_master_reg|fifo_tfr_cmd~151_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_tfr_cmd~151_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~feeder_combout\);

-- Location: FF_X57_Y70_N29
\c_i2c_master_reg|fifo_tfr_cmd[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~q\);

-- Location: LCCOMB_X61_Y68_N6
\c_i2c_master_reg|fifo_tfr_cmd~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~159_combout\ = (\chipselect~input_o\ & (\writedata[6]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[3][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[6]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~159_combout\);

-- Location: FF_X61_Y68_N7
\c_i2c_master_reg|fifo_tfr_cmd[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~159_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[2][6]~q\);

-- Location: LCCOMB_X61_Y68_N28
\c_i2c_master_reg|fifo_tfr_cmd~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~154_combout\ = (\chipselect~input_o\ & ((\writedata[6]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[2][6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[2][6]~q\,
	datab => \chipselect~input_o\,
	datac => \writedata[6]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~154_combout\);

-- Location: FF_X61_Y68_N29
\c_i2c_master_reg|fifo_tfr_cmd[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~154_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[1][6]~q\);

-- Location: LCCOMB_X60_Y69_N14
\c_i2c_master_reg|fifo_tfr_cmd~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~162_combout\ = (\chipselect~input_o\ & (\writedata[6]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[1][6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[6]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[1][6]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~162_combout\);

-- Location: FF_X60_Y69_N15
\c_i2c_master_reg|fifo_tfr_cmd[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~162_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~q\);

-- Location: LCCOMB_X59_Y64_N16
\c_i2c_master_reg|WR_BYTE[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|WR_BYTE[6]~feeder_combout\ = \c_i2c_master_reg|fifo_tfr_cmd[0][6]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~q\,
	combout => \c_i2c_master_reg|WR_BYTE[6]~feeder_combout\);

-- Location: FF_X59_Y64_N17
\c_i2c_master_reg|WR_BYTE[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|WR_BYTE[6]~feeder_combout\,
	ena => \c_i2c_master_reg|stop_internal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|WR_BYTE\(6));

-- Location: LCCOMB_X59_Y64_N24
\c_i2c_master|w_byte[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|w_byte[6]~feeder_combout\ = \c_i2c_master_reg|WR_BYTE\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|WR_BYTE\(6),
	combout => \c_i2c_master|w_byte[6]~feeder_combout\);

-- Location: FF_X59_Y64_N25
\c_i2c_master|w_byte[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|w_byte[6]~feeder_combout\,
	ena => \c_i2c_master|baud_limit[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|w_byte\(6));

-- Location: IOIBUF_X62_Y73_N15
\writedata[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(4),
	o => \writedata[4]~input_o\);

-- Location: LCCOMB_X59_Y67_N16
\c_i2c_master_reg|fifo_tfr_cmd~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~121_combout\ = (\writedata[4]~input_o\ & (\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & (\chipselect~input_o\ & !\RST~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[4]~input_o\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datac => \chipselect~input_o\,
	datad => \RST~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~121_combout\);

-- Location: FF_X59_Y67_N17
\c_i2c_master_reg|fifo_tfr_cmd[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~121_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[15][4]~q\);

-- Location: LCCOMB_X59_Y70_N10
\c_i2c_master_reg|fifo_tfr_cmd~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~117_combout\ = (\chipselect~input_o\ & ((\writedata[4]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_tfr_cmd[15][4]~q\,
	datac => \writedata[4]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~117_combout\);

-- Location: FF_X59_Y70_N11
\c_i2c_master_reg|fifo_tfr_cmd[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~117_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[14][4]~q\);

-- Location: LCCOMB_X59_Y70_N20
\c_i2c_master_reg|fifo_tfr_cmd~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~125_combout\ = (\chipselect~input_o\ & ((\writedata[4]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[14][4]~q\,
	datac => \writedata[4]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~125_combout\);

-- Location: FF_X59_Y70_N21
\c_i2c_master_reg|fifo_tfr_cmd[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~125_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[13][4]~q\);

-- Location: LCCOMB_X59_Y69_N26
\c_i2c_master_reg|fifo_tfr_cmd~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~129_combout\ = (\chipselect~input_o\ & ((\writedata[4]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[13][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[13][4]~q\,
	datac => \writedata[4]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~129_combout\);

-- Location: FF_X59_Y69_N27
\c_i2c_master_reg|fifo_tfr_cmd[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~129_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~q\);

-- Location: LCCOMB_X57_Y69_N6
\c_i2c_master_reg|fifo_tfr_cmd~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~120_combout\ = (\chipselect~input_o\ & (\writedata[4]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[12][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[4]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~120_combout\);

-- Location: FF_X57_Y69_N7
\c_i2c_master_reg|fifo_tfr_cmd[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~120_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~q\);

-- Location: LCCOMB_X55_Y69_N26
\c_i2c_master_reg|fifo_tfr_cmd~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~116_combout\ = (\chipselect~input_o\ & (\writedata[4]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[11][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[4]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~116_combout\);

-- Location: FF_X55_Y69_N27
\c_i2c_master_reg|fifo_tfr_cmd[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~116_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[10][4]~q\);

-- Location: LCCOMB_X56_Y69_N30
\c_i2c_master_reg|fifo_tfr_cmd~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~124_combout\ = (\chipselect~input_o\ & ((\writedata[4]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[10][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[10][4]~q\,
	datab => \chipselect~input_o\,
	datad => \writedata[4]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~124_combout\);

-- Location: FF_X56_Y69_N31
\c_i2c_master_reg|fifo_tfr_cmd[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~124_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[9][4]~q\);

-- Location: LCCOMB_X56_Y69_N4
\c_i2c_master_reg|fifo_tfr_cmd~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~128_combout\ = (\chipselect~input_o\ & ((\writedata[4]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[9][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[9][4]~q\,
	datab => \chipselect~input_o\,
	datad => \writedata[4]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~128_combout\);

-- Location: LCCOMB_X54_Y69_N6
\c_i2c_master_reg|fifo_tfr_cmd[8][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[8][4]~feeder_combout\ = \c_i2c_master_reg|fifo_tfr_cmd~128_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_tfr_cmd~128_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[8][4]~feeder_combout\);

-- Location: FF_X54_Y69_N7
\c_i2c_master_reg|fifo_tfr_cmd[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[8][4]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[8][4]~q\);

-- Location: LCCOMB_X57_Y68_N28
\c_i2c_master_reg|fifo_tfr_cmd~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~119_combout\ = (\chipselect~input_o\ & (\writedata[4]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[8][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[4]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[8][4]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~119_combout\);

-- Location: FF_X57_Y68_N29
\c_i2c_master_reg|fifo_tfr_cmd[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~119_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[7][4]~q\);

-- Location: LCCOMB_X55_Y68_N30
\c_i2c_master_reg|fifo_tfr_cmd~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~115_combout\ = (\chipselect~input_o\ & ((\writedata[4]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[7][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[7][4]~q\,
	datac => \chipselect~input_o\,
	datad => \writedata[4]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~115_combout\);

-- Location: FF_X55_Y68_N31
\c_i2c_master_reg|fifo_tfr_cmd[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~115_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~q\);

-- Location: LCCOMB_X62_Y68_N16
\c_i2c_master_reg|fifo_tfr_cmd~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~123_combout\ = (\chipselect~input_o\ & (\writedata[4]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[6][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[4]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~123_combout\);

-- Location: FF_X62_Y68_N17
\c_i2c_master_reg|fifo_tfr_cmd[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~123_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[5][4]~q\);

-- Location: LCCOMB_X60_Y70_N30
\c_i2c_master_reg|fifo_tfr_cmd~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~127_combout\ = (\chipselect~input_o\ & ((\writedata[4]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[5][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][4]~q\,
	datac => \chipselect~input_o\,
	datad => \writedata[4]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~127_combout\);

-- Location: FF_X60_Y70_N31
\c_i2c_master_reg|fifo_tfr_cmd[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~127_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[4][4]~q\);

-- Location: LCCOMB_X57_Y69_N28
\c_i2c_master_reg|fifo_tfr_cmd~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~122_combout\ = (\chipselect~input_o\ & (\writedata[4]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[4][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[4]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[4][4]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~122_combout\);

-- Location: FF_X57_Y69_N29
\c_i2c_master_reg|fifo_tfr_cmd[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~122_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[3][4]~q\);

-- Location: LCCOMB_X61_Y68_N2
\c_i2c_master_reg|fifo_tfr_cmd~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~118_combout\ = (\chipselect~input_o\ & (\writedata[4]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[3][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[4]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[3][4]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~118_combout\);

-- Location: FF_X61_Y68_N3
\c_i2c_master_reg|fifo_tfr_cmd[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~118_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[2][4]~q\);

-- Location: LCCOMB_X61_Y68_N0
\c_i2c_master_reg|fifo_tfr_cmd~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~126_combout\ = (\chipselect~input_o\ & (\writedata[4]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[2][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[4]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[2][4]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~126_combout\);

-- Location: FF_X61_Y68_N1
\c_i2c_master_reg|fifo_tfr_cmd[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~126_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~q\);

-- Location: LCCOMB_X58_Y68_N16
\c_i2c_master_reg|fifo_tfr_cmd~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~130_combout\ = (\chipselect~input_o\ & ((\writedata[4]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[1][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~q\,
	datad => \writedata[4]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~130_combout\);

-- Location: FF_X58_Y68_N17
\c_i2c_master_reg|fifo_tfr_cmd[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~130_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[0][4]~q\);

-- Location: LCCOMB_X59_Y64_N26
\c_i2c_master_reg|WR_BYTE[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|WR_BYTE[4]~feeder_combout\ = \c_i2c_master_reg|fifo_tfr_cmd[0][4]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|fifo_tfr_cmd[0][4]~q\,
	combout => \c_i2c_master_reg|WR_BYTE[4]~feeder_combout\);

-- Location: FF_X59_Y64_N27
\c_i2c_master_reg|WR_BYTE[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|WR_BYTE[4]~feeder_combout\,
	ena => \c_i2c_master_reg|stop_internal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|WR_BYTE\(4));

-- Location: FF_X59_Y64_N3
\c_i2c_master|w_byte[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|WR_BYTE\(4),
	sload => VCC,
	ena => \c_i2c_master|baud_limit[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|w_byte\(4));

-- Location: LCCOMB_X59_Y64_N2
\c_i2c_master|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Mux0~0_combout\ = (\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & ((\c_i2c_master|w_byte\(6)) # ((\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\)))) # (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & (((\c_i2c_master|w_byte\(4) & 
-- !\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|w_byte\(6),
	datab => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\,
	datac => \c_i2c_master|w_byte\(4),
	datad => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\,
	combout => \c_i2c_master|Mux0~0_combout\);

-- Location: LCCOMB_X59_Y64_N8
\c_i2c_master|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Mux0~1_combout\ = (\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ & ((\c_i2c_master|Mux0~0_combout\ & (\c_i2c_master|w_byte\(7))) # (!\c_i2c_master|Mux0~0_combout\ & ((\c_i2c_master|w_byte\(5)))))) # 
-- (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ & (((\c_i2c_master|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\,
	datab => \c_i2c_master|w_byte\(7),
	datac => \c_i2c_master|w_byte\(5),
	datad => \c_i2c_master|Mux0~0_combout\,
	combout => \c_i2c_master|Mux0~1_combout\);

-- Location: LCCOMB_X61_Y70_N30
\c_i2c_master_reg|fifo_tfr_cmd~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~93_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & (!\RST~input_o\ & (\chipselect~input_o\ & \writedata[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datab => \RST~input_o\,
	datac => \chipselect~input_o\,
	datad => \writedata[2]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~93_combout\);

-- Location: FF_X61_Y70_N31
\c_i2c_master_reg|fifo_tfr_cmd[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~93_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[15][2]~q\);

-- Location: LCCOMB_X59_Y70_N22
\c_i2c_master_reg|fifo_tfr_cmd~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~85_combout\ = (\chipselect~input_o\ & ((\writedata[2]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_tfr_cmd[15][2]~q\,
	datac => \writedata[2]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~85_combout\);

-- Location: FF_X59_Y70_N23
\c_i2c_master_reg|fifo_tfr_cmd[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~85_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[14][2]~q\);

-- Location: LCCOMB_X59_Y70_N4
\c_i2c_master_reg|fifo_tfr_cmd~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~91_combout\ = (\chipselect~input_o\ & ((\writedata[2]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[14][2]~q\,
	datac => \writedata[2]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~91_combout\);

-- Location: FF_X59_Y70_N5
\c_i2c_master_reg|fifo_tfr_cmd[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~91_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[13][2]~q\);

-- Location: LCCOMB_X59_Y69_N28
\c_i2c_master_reg|fifo_tfr_cmd~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~83_combout\ = (\chipselect~input_o\ & (\writedata[2]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[13][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[2]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[13][2]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~83_combout\);

-- Location: FF_X59_Y69_N29
\c_i2c_master_reg|fifo_tfr_cmd[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~83_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[12][2]~q\);

-- Location: LCCOMB_X57_Y69_N2
\c_i2c_master_reg|fifo_tfr_cmd~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~89_combout\ = (\chipselect~input_o\ & ((\writedata[2]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[12][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_tfr_cmd[12][2]~q\,
	datac => \writedata[2]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~89_combout\);

-- Location: FF_X57_Y69_N3
\c_i2c_master_reg|fifo_tfr_cmd[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~89_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[11][2]~q\);

-- Location: LCCOMB_X55_Y69_N24
\c_i2c_master_reg|fifo_tfr_cmd~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~97_combout\ = (\chipselect~input_o\ & (\writedata[2]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[11][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[2]~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[11][2]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~97_combout\);

-- Location: FF_X55_Y69_N25
\c_i2c_master_reg|fifo_tfr_cmd[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~97_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~q\);

-- Location: LCCOMB_X56_Y69_N8
\c_i2c_master_reg|fifo_tfr_cmd~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~88_combout\ = (\chipselect~input_o\ & (\writedata[2]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[10][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \writedata[2]~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~88_combout\);

-- Location: FF_X56_Y69_N9
\c_i2c_master_reg|fifo_tfr_cmd[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~88_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~q\);

-- Location: LCCOMB_X54_Y69_N28
\c_i2c_master_reg|fifo_tfr_cmd~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~96_combout\ = (\chipselect~input_o\ & ((\writedata[2]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[9][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~q\,
	datac => \writedata[2]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~96_combout\);

-- Location: FF_X54_Y69_N29
\c_i2c_master_reg|fifo_tfr_cmd[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~96_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[8][2]~q\);

-- Location: LCCOMB_X55_Y68_N10
\c_i2c_master_reg|fifo_tfr_cmd~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~92_combout\ = (\chipselect~input_o\ & ((\writedata[2]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[8][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_tfr_cmd[8][2]~q\,
	datac => \chipselect~input_o\,
	datad => \writedata[2]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~92_combout\);

-- Location: FF_X55_Y68_N11
\c_i2c_master_reg|fifo_tfr_cmd[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~92_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[7][2]~q\);

-- Location: LCCOMB_X55_Y68_N28
\c_i2c_master_reg|fifo_tfr_cmd~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~84_combout\ = (\chipselect~input_o\ & ((\writedata[2]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[7][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[7][2]~q\,
	datac => \chipselect~input_o\,
	datad => \writedata[2]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~84_combout\);

-- Location: FF_X55_Y68_N29
\c_i2c_master_reg|fifo_tfr_cmd[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~84_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[6][2]~q\);

-- Location: LCCOMB_X61_Y70_N26
\c_i2c_master_reg|fifo_tfr_cmd~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~94_combout\ = (\chipselect~input_o\ & (\writedata[2]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[6][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[2]~input_o\,
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[6][2]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~94_combout\);

-- Location: LCCOMB_X58_Y70_N2
\c_i2c_master_reg|fifo_tfr_cmd[5][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[5][2]~feeder_combout\ = \c_i2c_master_reg|fifo_tfr_cmd~94_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_tfr_cmd~94_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[5][2]~feeder_combout\);

-- Location: FF_X58_Y70_N3
\c_i2c_master_reg|fifo_tfr_cmd[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[5][2]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[5][2]~q\);

-- Location: LCCOMB_X59_Y68_N20
\c_i2c_master_reg|fifo_tfr_cmd~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~86_combout\ = (\chipselect~input_o\ & ((\writedata[2]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[5][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[5][2]~q\,
	datab => \chipselect~input_o\,
	datac => \writedata[2]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~86_combout\);

-- Location: FF_X59_Y68_N21
\c_i2c_master_reg|fifo_tfr_cmd[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~86_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[4][2]~q\);

-- Location: LCCOMB_X57_Y70_N22
\c_i2c_master_reg|fifo_tfr_cmd~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~87_combout\ = (\chipselect~input_o\ & ((\writedata[2]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[4][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_tfr_cmd[4][2]~q\,
	datac => \writedata[2]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~87_combout\);

-- Location: FF_X57_Y70_N23
\c_i2c_master_reg|fifo_tfr_cmd[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~87_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[3][2]~q\);

-- Location: LCCOMB_X61_Y68_N20
\c_i2c_master_reg|fifo_tfr_cmd~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~95_combout\ = (\chipselect~input_o\ & (\writedata[2]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[3][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[2]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[3][2]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~95_combout\);

-- Location: FF_X61_Y68_N21
\c_i2c_master_reg|fifo_tfr_cmd[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~95_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[2][2]~q\);

-- Location: LCCOMB_X61_Y68_N10
\c_i2c_master_reg|fifo_tfr_cmd~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~90_combout\ = (\chipselect~input_o\ & (\writedata[2]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[2]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[2][2]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~90_combout\);

-- Location: FF_X61_Y68_N11
\c_i2c_master_reg|fifo_tfr_cmd[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~90_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[1][2]~q\);

-- Location: LCCOMB_X60_Y69_N4
\c_i2c_master_reg|fifo_tfr_cmd~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~98_combout\ = (\chipselect~input_o\ & ((\writedata[2]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[1][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[1][2]~q\,
	datad => \writedata[2]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~98_combout\);

-- Location: FF_X60_Y69_N5
\c_i2c_master_reg|fifo_tfr_cmd[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~98_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[0][2]~q\);

-- Location: LCCOMB_X60_Y69_N20
\c_i2c_master_reg|WR_BYTE[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|WR_BYTE[2]~feeder_combout\ = \c_i2c_master_reg|fifo_tfr_cmd[0][2]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|fifo_tfr_cmd[0][2]~q\,
	combout => \c_i2c_master_reg|WR_BYTE[2]~feeder_combout\);

-- Location: FF_X60_Y69_N21
\c_i2c_master_reg|WR_BYTE[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|WR_BYTE[2]~feeder_combout\,
	ena => \c_i2c_master_reg|stop_internal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|WR_BYTE\(2));

-- Location: LCCOMB_X59_Y64_N12
\c_i2c_master|w_byte[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|w_byte[2]~feeder_combout\ = \c_i2c_master_reg|WR_BYTE\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|WR_BYTE\(2),
	combout => \c_i2c_master|w_byte[2]~feeder_combout\);

-- Location: FF_X59_Y64_N13
\c_i2c_master|w_byte[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|w_byte[2]~feeder_combout\,
	ena => \c_i2c_master|baud_limit[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|w_byte\(2));

-- Location: LCCOMB_X59_Y67_N2
\c_i2c_master_reg|fifo_tfr_cmd~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~105_combout\ = (\writedata[3]~input_o\ & (\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & (\chipselect~input_o\ & !\RST~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[3]~input_o\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datac => \chipselect~input_o\,
	datad => \RST~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~105_combout\);

-- Location: FF_X59_Y67_N3
\c_i2c_master_reg|fifo_tfr_cmd[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~105_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[15][3]~q\);

-- Location: LCCOMB_X59_Y70_N18
\c_i2c_master_reg|fifo_tfr_cmd~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~101_combout\ = (\chipselect~input_o\ & ((\writedata[3]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[15][3]~q\,
	datab => \chipselect~input_o\,
	datad => \writedata[3]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~101_combout\);

-- Location: FF_X59_Y70_N19
\c_i2c_master_reg|fifo_tfr_cmd[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~101_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[14][3]~q\);

-- Location: LCCOMB_X59_Y70_N8
\c_i2c_master_reg|fifo_tfr_cmd~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~104_combout\ = (\chipselect~input_o\ & (\writedata[3]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[14][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[3]~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[14][3]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~104_combout\);

-- Location: FF_X59_Y70_N9
\c_i2c_master_reg|fifo_tfr_cmd[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~104_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~q\);

-- Location: LCCOMB_X59_Y69_N30
\c_i2c_master_reg|fifo_tfr_cmd~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~100_combout\ = (\chipselect~input_o\ & (\writedata[3]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[13][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[3]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~100_combout\);

-- Location: FF_X59_Y69_N31
\c_i2c_master_reg|fifo_tfr_cmd[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~100_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[12][3]~q\);

-- Location: LCCOMB_X57_Y69_N12
\c_i2c_master_reg|fifo_tfr_cmd~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~103_combout\ = (\chipselect~input_o\ & (\writedata[3]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[12][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[3]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[12][3]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~103_combout\);

-- Location: FF_X57_Y69_N13
\c_i2c_master_reg|fifo_tfr_cmd[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~103_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[11][3]~q\);

-- Location: LCCOMB_X56_Y69_N26
\c_i2c_master_reg|fifo_tfr_cmd~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~99_combout\ = (\chipselect~input_o\ & (\writedata[3]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[11][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[3]~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[11][3]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~99_combout\);

-- Location: FF_X56_Y69_N27
\c_i2c_master_reg|fifo_tfr_cmd[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~99_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[10][3]~q\);

-- Location: LCCOMB_X56_Y69_N16
\c_i2c_master_reg|fifo_tfr_cmd~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~106_combout\ = (\chipselect~input_o\ & (\writedata[3]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[10][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[3]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[10][3]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~106_combout\);

-- Location: FF_X56_Y69_N17
\c_i2c_master_reg|fifo_tfr_cmd[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~106_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[9][3]~q\);

-- Location: LCCOMB_X59_Y69_N12
\c_i2c_master_reg|fifo_tfr_cmd~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~102_combout\ = (\chipselect~input_o\ & (\writedata[3]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[9][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[3]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[9][3]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~102_combout\);

-- Location: FF_X59_Y69_N13
\c_i2c_master_reg|fifo_tfr_cmd[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~102_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[8][3]~q\);

-- Location: LCCOMB_X57_Y68_N22
\c_i2c_master_reg|fifo_tfr_cmd~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~109_combout\ = (\chipselect~input_o\ & (\writedata[3]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[8][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[3]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[8][3]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~109_combout\);

-- Location: FF_X57_Y68_N23
\c_i2c_master_reg|fifo_tfr_cmd[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~109_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[7][3]~q\);

-- Location: LCCOMB_X55_Y68_N16
\c_i2c_master_reg|fifo_tfr_cmd~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~113_combout\ = (\chipselect~input_o\ & ((\writedata[3]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[7][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[7][3]~q\,
	datac => \chipselect~input_o\,
	datad => \writedata[3]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~113_combout\);

-- Location: FF_X55_Y68_N17
\c_i2c_master_reg|fifo_tfr_cmd[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~113_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[6][3]~q\);

-- Location: LCCOMB_X60_Y70_N18
\c_i2c_master_reg|fifo_tfr_cmd~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~108_combout\ = (\chipselect~input_o\ & ((\writedata[3]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[6][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[6][3]~q\,
	datad => \writedata[3]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~108_combout\);

-- Location: FF_X60_Y70_N19
\c_i2c_master_reg|fifo_tfr_cmd[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~108_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[5][3]~q\);

-- Location: LCCOMB_X60_Y70_N24
\c_i2c_master_reg|fifo_tfr_cmd~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~111_combout\ = (\chipselect~input_o\ & ((\writedata[3]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[5][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][3]~q\,
	datad => \writedata[3]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~111_combout\);

-- Location: FF_X60_Y70_N25
\c_i2c_master_reg|fifo_tfr_cmd[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~111_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[4][3]~q\);

-- Location: LCCOMB_X56_Y68_N18
\c_i2c_master_reg|fifo_tfr_cmd~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~107_combout\ = (\chipselect~input_o\ & (\writedata[3]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[4][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \writedata[3]~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[4][3]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~107_combout\);

-- Location: FF_X56_Y68_N19
\c_i2c_master_reg|fifo_tfr_cmd[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~107_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[3][3]~q\);

-- Location: LCCOMB_X61_Y68_N4
\c_i2c_master_reg|fifo_tfr_cmd~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~112_combout\ = (\chipselect~input_o\ & (\writedata[3]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[3][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[3]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[3][3]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~112_combout\);

-- Location: FF_X61_Y68_N5
\c_i2c_master_reg|fifo_tfr_cmd[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~112_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[2][3]~q\);

-- Location: LCCOMB_X61_Y68_N22
\c_i2c_master_reg|fifo_tfr_cmd~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~110_combout\ = (\chipselect~input_o\ & ((\writedata[3]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[2][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_tfr_cmd[2][3]~q\,
	datac => \writedata[3]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~110_combout\);

-- Location: FF_X61_Y68_N23
\c_i2c_master_reg|fifo_tfr_cmd[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~110_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[1][3]~q\);

-- Location: LCCOMB_X58_Y68_N30
\c_i2c_master_reg|fifo_tfr_cmd~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~114_combout\ = (\chipselect~input_o\ & (\writedata[3]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[1][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[3]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[1][3]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~114_combout\);

-- Location: FF_X58_Y68_N31
\c_i2c_master_reg|fifo_tfr_cmd[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~114_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[0][3]~q\);

-- Location: LCCOMB_X59_Y64_N22
\c_i2c_master_reg|WR_BYTE[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|WR_BYTE[3]~feeder_combout\ = \c_i2c_master_reg|fifo_tfr_cmd[0][3]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_tfr_cmd[0][3]~q\,
	combout => \c_i2c_master_reg|WR_BYTE[3]~feeder_combout\);

-- Location: FF_X59_Y64_N23
\c_i2c_master_reg|WR_BYTE[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|WR_BYTE[3]~feeder_combout\,
	ena => \c_i2c_master_reg|stop_internal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|WR_BYTE\(3));

-- Location: FF_X59_Y64_N31
\c_i2c_master|w_byte[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|WR_BYTE\(3),
	sload => VCC,
	ena => \c_i2c_master|baud_limit[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|w_byte\(3));

-- Location: LCCOMB_X58_Y69_N14
\c_i2c_master_reg|fifo_tfr_cmd~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~73_combout\ = (!\RST~input_o\ & (\writedata[1]~input_o\ & (\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & \chipselect~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \writedata[1]~input_o\,
	datac => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~73_combout\);

-- Location: FF_X58_Y69_N15
\c_i2c_master_reg|fifo_tfr_cmd[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~73_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[15][1]~q\);

-- Location: LCCOMB_X59_Y70_N12
\c_i2c_master_reg|fifo_tfr_cmd~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~69_combout\ = (\chipselect~input_o\ & ((\writedata[1]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[15][1]~q\,
	datac => \writedata[1]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~69_combout\);

-- Location: FF_X59_Y70_N13
\c_i2c_master_reg|fifo_tfr_cmd[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~69_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[14][1]~q\);

-- Location: LCCOMB_X58_Y67_N8
\c_i2c_master_reg|fifo_tfr_cmd~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~77_combout\ = (\chipselect~input_o\ & (\writedata[1]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[14][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \writedata[1]~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[14][1]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~77_combout\);

-- Location: FF_X58_Y67_N9
\c_i2c_master_reg|fifo_tfr_cmd[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~77_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[13][1]~q\);

-- Location: LCCOMB_X59_Y69_N14
\c_i2c_master_reg|fifo_tfr_cmd~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~81_combout\ = (\chipselect~input_o\ & ((\writedata[1]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[13][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[13][1]~q\,
	datac => \writedata[1]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~81_combout\);

-- Location: FF_X59_Y69_N15
\c_i2c_master_reg|fifo_tfr_cmd[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~81_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[12][1]~q\);

-- Location: LCCOMB_X57_Y69_N10
\c_i2c_master_reg|fifo_tfr_cmd~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~72_combout\ = (\chipselect~input_o\ & (\writedata[1]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[12][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[1]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[12][1]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~72_combout\);

-- Location: FF_X57_Y69_N11
\c_i2c_master_reg|fifo_tfr_cmd[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~72_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[11][1]~q\);

-- Location: LCCOMB_X57_Y69_N30
\c_i2c_master_reg|fifo_tfr_cmd~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~68_combout\ = (\chipselect~input_o\ & (\writedata[1]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[11][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[1]~input_o\,
	datab => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[11][1]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~68_combout\);

-- Location: LCCOMB_X55_Y69_N10
\c_i2c_master_reg|fifo_tfr_cmd[10][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[10][1]~feeder_combout\ = \c_i2c_master_reg|fifo_tfr_cmd~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_tfr_cmd~68_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[10][1]~feeder_combout\);

-- Location: FF_X55_Y69_N11
\c_i2c_master_reg|fifo_tfr_cmd[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[10][1]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[10][1]~q\);

-- Location: LCCOMB_X56_Y69_N22
\c_i2c_master_reg|fifo_tfr_cmd~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~76_combout\ = (\chipselect~input_o\ & ((\writedata[1]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[10][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[10][1]~q\,
	datab => \writedata[1]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~76_combout\);

-- Location: FF_X56_Y69_N23
\c_i2c_master_reg|fifo_tfr_cmd[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~76_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[9][1]~q\);

-- Location: LCCOMB_X54_Y69_N14
\c_i2c_master_reg|fifo_tfr_cmd~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~80_combout\ = (\chipselect~input_o\ & (\writedata[1]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[9][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[1]~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[9][1]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~80_combout\);

-- Location: FF_X54_Y69_N15
\c_i2c_master_reg|fifo_tfr_cmd[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~80_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[8][1]~q\);

-- Location: LCCOMB_X57_Y68_N4
\c_i2c_master_reg|fifo_tfr_cmd~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~71_combout\ = (\chipselect~input_o\ & (\writedata[1]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[8][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[1]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[8][1]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~71_combout\);

-- Location: FF_X57_Y68_N5
\c_i2c_master_reg|fifo_tfr_cmd[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~71_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[7][1]~q\);

-- Location: LCCOMB_X55_Y68_N22
\c_i2c_master_reg|fifo_tfr_cmd~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~67_combout\ = (\chipselect~input_o\ & (\writedata[1]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[7][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[1]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[7][1]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~67_combout\);

-- Location: FF_X55_Y68_N23
\c_i2c_master_reg|fifo_tfr_cmd[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~67_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[6][1]~q\);

-- Location: LCCOMB_X58_Y69_N8
\c_i2c_master_reg|fifo_tfr_cmd~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~75_combout\ = (\chipselect~input_o\ & (\writedata[1]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[6][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \writedata[1]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[6][1]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~75_combout\);

-- Location: FF_X58_Y69_N9
\c_i2c_master_reg|fifo_tfr_cmd[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~75_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[5][1]~q\);

-- Location: LCCOMB_X58_Y70_N4
\c_i2c_master_reg|fifo_tfr_cmd~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~79_combout\ = (\chipselect~input_o\ & (\writedata[1]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[5][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[1]~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][1]~q\,
	datac => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~79_combout\);

-- Location: FF_X58_Y70_N5
\c_i2c_master_reg|fifo_tfr_cmd[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~79_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~q\);

-- Location: LCCOMB_X57_Y69_N20
\c_i2c_master_reg|fifo_tfr_cmd~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~74_combout\ = (\chipselect~input_o\ & ((\writedata[1]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[4][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~q\,
	datac => \writedata[1]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~74_combout\);

-- Location: FF_X57_Y69_N21
\c_i2c_master_reg|fifo_tfr_cmd[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~74_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[3][1]~q\);

-- Location: LCCOMB_X56_Y68_N0
\c_i2c_master_reg|fifo_tfr_cmd~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~70_combout\ = (\chipselect~input_o\ & (\writedata[1]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[3][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[1]~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[3][1]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~70_combout\);

-- Location: FF_X56_Y68_N1
\c_i2c_master_reg|fifo_tfr_cmd[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~70_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[2][1]~q\);

-- Location: LCCOMB_X58_Y68_N6
\c_i2c_master_reg|fifo_tfr_cmd~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~78_combout\ = (\chipselect~input_o\ & ((\writedata[1]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[2][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[2][1]~q\,
	datab => \chipselect~input_o\,
	datad => \writedata[1]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~78_combout\);

-- Location: FF_X58_Y68_N7
\c_i2c_master_reg|fifo_tfr_cmd[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~78_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[1][1]~q\);

-- Location: LCCOMB_X58_Y68_N0
\c_i2c_master_reg|fifo_tfr_cmd~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~82_combout\ = (\chipselect~input_o\ & ((\writedata[1]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[1][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[1][1]~q\,
	datab => \chipselect~input_o\,
	datad => \writedata[1]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~82_combout\);

-- Location: FF_X58_Y68_N1
\c_i2c_master_reg|fifo_tfr_cmd[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~82_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[0][1]~q\);

-- Location: LCCOMB_X59_Y64_N18
\c_i2c_master_reg|WR_BYTE[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|WR_BYTE[1]~feeder_combout\ = \c_i2c_master_reg|fifo_tfr_cmd[0][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|fifo_tfr_cmd[0][1]~q\,
	combout => \c_i2c_master_reg|WR_BYTE[1]~feeder_combout\);

-- Location: FF_X59_Y64_N19
\c_i2c_master_reg|WR_BYTE[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|WR_BYTE[1]~feeder_combout\,
	ena => \c_i2c_master_reg|stop_internal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|WR_BYTE\(1));

-- Location: LCCOMB_X59_Y64_N10
\c_i2c_master|w_byte[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|w_byte[1]~feeder_combout\ = \c_i2c_master_reg|WR_BYTE\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|WR_BYTE\(1),
	combout => \c_i2c_master|w_byte[1]~feeder_combout\);

-- Location: FF_X59_Y64_N11
\c_i2c_master|w_byte[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|w_byte[1]~feeder_combout\,
	ena => \c_i2c_master|baud_limit[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|w_byte\(1));

-- Location: LCCOMB_X61_Y66_N2
\c_i2c_master_reg|fifo_tfr_cmd~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~49_combout\ = (!\RST~input_o\ & (\writedata[0]~input_o\ & (\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & \chipselect~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST~input_o\,
	datab => \writedata[0]~input_o\,
	datac => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~49_combout\);

-- Location: FF_X59_Y66_N1
\c_i2c_master_reg|fifo_tfr_cmd[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd~49_combout\,
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[15][0]~q\);

-- Location: LCCOMB_X59_Y70_N28
\c_i2c_master_reg|fifo_tfr_cmd~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~37_combout\ = (\chipselect~input_o\ & ((\writedata[0]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[15][0]~q\,
	datac => \writedata[0]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~37_combout\);

-- Location: FF_X59_Y70_N29
\c_i2c_master_reg|fifo_tfr_cmd[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~37_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~q\);

-- Location: LCCOMB_X59_Y70_N6
\c_i2c_master_reg|fifo_tfr_cmd~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~46_combout\ = (\chipselect~input_o\ & ((\writedata[0]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~q\,
	datac => \writedata[0]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~46_combout\);

-- Location: FF_X59_Y70_N7
\c_i2c_master_reg|fifo_tfr_cmd[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~46_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[13][0]~q\);

-- Location: LCCOMB_X59_Y69_N8
\c_i2c_master_reg|fifo_tfr_cmd~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~34_combout\ = (\chipselect~input_o\ & ((\writedata[0]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[13][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_tfr_cmd[13][0]~q\,
	datac => \writedata[0]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~34_combout\);

-- Location: FF_X59_Y69_N9
\c_i2c_master_reg|fifo_tfr_cmd[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~34_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[12][0]~q\);

-- Location: LCCOMB_X57_Y69_N8
\c_i2c_master_reg|fifo_tfr_cmd~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~43_combout\ = (\chipselect~input_o\ & ((\writedata[0]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[12][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[12][0]~q\,
	datab => \writedata[0]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~43_combout\);

-- Location: FF_X57_Y69_N9
\c_i2c_master_reg|fifo_tfr_cmd[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~43_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[11][0]~q\);

-- Location: LCCOMB_X55_Y69_N28
\c_i2c_master_reg|fifo_tfr_cmd~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~31_combout\ = (\chipselect~input_o\ & (\writedata[0]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[11][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[0]~input_o\,
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[11][0]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~31_combout\);

-- Location: FF_X55_Y69_N29
\c_i2c_master_reg|fifo_tfr_cmd[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~31_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[10][0]~q\);

-- Location: LCCOMB_X56_Y69_N20
\c_i2c_master_reg|fifo_tfr_cmd~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~52_combout\ = (\chipselect~input_o\ & (\writedata[0]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[10][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \writedata[0]~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[10][0]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~52_combout\);

-- Location: FF_X56_Y69_N21
\c_i2c_master_reg|fifo_tfr_cmd[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~52_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[9][0]~q\);

-- Location: LCCOMB_X54_Y69_N4
\c_i2c_master_reg|fifo_tfr_cmd~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~40_combout\ = (\chipselect~input_o\ & ((\writedata[0]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[9][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[9][0]~q\,
	datac => \writedata[0]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~40_combout\);

-- Location: FF_X54_Y69_N5
\c_i2c_master_reg|fifo_tfr_cmd[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~40_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[8][0]~q\);

-- Location: LCCOMB_X57_Y68_N26
\c_i2c_master_reg|fifo_tfr_cmd~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~25_combout\ = (\chipselect~input_o\ & (\writedata[0]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[8][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[0]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[8][0]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~25_combout\);

-- Location: FF_X57_Y68_N27
\c_i2c_master_reg|fifo_tfr_cmd[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~25_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[7][0]~q\);

-- Location: LCCOMB_X55_Y68_N4
\c_i2c_master_reg|fifo_tfr_cmd~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~61_combout\ = (\chipselect~input_o\ & (\writedata[0]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[7][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[0]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[7][0]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~61_combout\);

-- Location: FF_X55_Y68_N5
\c_i2c_master_reg|fifo_tfr_cmd[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~61_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[6][0]~q\);

-- Location: LCCOMB_X57_Y68_N12
\c_i2c_master_reg|fifo_tfr_cmd~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~15_combout\ = (\chipselect~input_o\ & (\writedata[0]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[6][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[0]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[6][0]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~15_combout\);

-- Location: FF_X57_Y68_N13
\c_i2c_master_reg|fifo_tfr_cmd[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~15_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~q\);

-- Location: LCCOMB_X60_Y70_N16
\c_i2c_master_reg|fifo_tfr_cmd~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~55_combout\ = (\chipselect~input_o\ & ((\writedata[0]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[5][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~q\,
	datac => \writedata[0]~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~55_combout\);

-- Location: FF_X60_Y70_N17
\c_i2c_master_reg|fifo_tfr_cmd[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~55_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[4][0]~q\);

-- Location: LCCOMB_X57_Y70_N16
\c_i2c_master_reg|fifo_tfr_cmd~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~22_combout\ = (\chipselect~input_o\ & ((\writedata[0]~input_o\))) # (!\chipselect~input_o\ & (\c_i2c_master_reg|fifo_tfr_cmd[4][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[4][0]~q\,
	datac => \writedata[0]~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~22_combout\);

-- Location: FF_X57_Y70_N17
\c_i2c_master_reg|fifo_tfr_cmd[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~22_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[3][0]~q\);

-- Location: LCCOMB_X61_Y68_N24
\c_i2c_master_reg|fifo_tfr_cmd~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~58_combout\ = (\chipselect~input_o\ & (\writedata[0]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[3][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[0]~input_o\,
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[3][0]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~58_combout\);

-- Location: FF_X61_Y68_N25
\c_i2c_master_reg|fifo_tfr_cmd[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd~58_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[2][0]~q\);

-- Location: LCCOMB_X61_Y68_N8
\c_i2c_master_reg|fifo_tfr_cmd~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~28_combout\ = (\chipselect~input_o\ & (\writedata[0]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[0]~input_o\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[2][0]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~28_combout\);

-- Location: LCCOMB_X58_Y68_N28
\c_i2c_master_reg|fifo_tfr_cmd[1][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd[1][0]~feeder_combout\ = \c_i2c_master_reg|fifo_tfr_cmd~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|fifo_tfr_cmd~28_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd[1][0]~feeder_combout\);

-- Location: FF_X58_Y68_N29
\c_i2c_master_reg|fifo_tfr_cmd[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_tfr_cmd[1][0]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[1][0]~q\);

-- Location: LCCOMB_X59_Y66_N0
\c_i2c_master_reg|fifo_tfr_cmd~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd~64_combout\ = (\chipselect~input_o\ & (\writedata[0]~input_o\)) # (!\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_tfr_cmd[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[0]~input_o\,
	datab => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[1][0]~q\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd~64_combout\);

-- Location: FF_X60_Y66_N1
\c_i2c_master_reg|fifo_tfr_cmd[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd~64_combout\,
	sclr => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~16_combout\,
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd[0][0]~q\);

-- Location: LCCOMB_X59_Y64_N4
\c_i2c_master_reg|WR_BYTE[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|WR_BYTE[0]~feeder_combout\ = \c_i2c_master_reg|fifo_tfr_cmd[0][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_tfr_cmd[0][0]~q\,
	combout => \c_i2c_master_reg|WR_BYTE[0]~feeder_combout\);

-- Location: FF_X59_Y64_N5
\c_i2c_master_reg|WR_BYTE[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|WR_BYTE[0]~feeder_combout\,
	ena => \c_i2c_master_reg|stop_internal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|WR_BYTE\(0));

-- Location: FF_X59_Y64_N1
\c_i2c_master|w_byte[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|WR_BYTE\(0),
	sload => VCC,
	ena => \c_i2c_master|baud_limit[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|w_byte\(0));

-- Location: LCCOMB_X59_Y64_N0
\c_i2c_master|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Mux0~2_combout\ = (\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & (((\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\)))) # (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & ((\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ & (\c_i2c_master|w_byte\(1))) 
-- # (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ & ((\c_i2c_master|w_byte\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|w_byte\(1),
	datab => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\,
	datac => \c_i2c_master|w_byte\(0),
	datad => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\,
	combout => \c_i2c_master|Mux0~2_combout\);

-- Location: LCCOMB_X59_Y64_N30
\c_i2c_master|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Mux0~3_combout\ = (\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & ((\c_i2c_master|Mux0~2_combout\ & ((\c_i2c_master|w_byte\(3)))) # (!\c_i2c_master|Mux0~2_combout\ & (\c_i2c_master|w_byte\(2))))) # 
-- (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & (((\c_i2c_master|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|w_byte\(2),
	datab => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\,
	datac => \c_i2c_master|w_byte\(3),
	datad => \c_i2c_master|Mux0~2_combout\,
	combout => \c_i2c_master|Mux0~3_combout\);

-- Location: LCCOMB_X56_Y63_N24
\c_i2c_master|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Selector31~0_combout\ = (\c_i2c_master|STATE.sTRANSFER~q\ & ((\c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\ & (\c_i2c_master|Mux0~1_combout\)) # (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\ & ((\c_i2c_master|Mux0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\,
	datab => \c_i2c_master|STATE.sTRANSFER~q\,
	datac => \c_i2c_master|Mux0~1_combout\,
	datad => \c_i2c_master|Mux0~3_combout\,
	combout => \c_i2c_master|Selector31~0_combout\);

-- Location: LCCOMB_X56_Y63_N4
\c_i2c_master|Selector31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Selector31~1_combout\ = (\c_i2c_master|Selector31~0_combout\) # ((\c_i2c_master|STATE.sSTART~q\ & !\c_i2c_master|PHASE.pFIRST~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|STATE.sSTART~q\,
	datac => \c_i2c_master|PHASE.pFIRST~q\,
	datad => \c_i2c_master|Selector31~0_combout\,
	combout => \c_i2c_master|Selector31~1_combout\);

-- Location: FF_X56_Y64_N17
\c_i2c_master|MODE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|WR_N~q\,
	sload => VCC,
	ena => \c_i2c_master|baud_limit[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|MODE~q\);

-- Location: LCCOMB_X56_Y63_N14
\c_i2c_master|SDA~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|SDA~1_combout\ = (\c_i2c_master|PHASE.pMID~q\ & (\c_i2c_master|STATE.sTRANSFER~q\ & !\c_i2c_master|MODE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|PHASE.pMID~q\,
	datac => \c_i2c_master|STATE.sTRANSFER~q\,
	datad => \c_i2c_master|MODE~q\,
	combout => \c_i2c_master|SDA~1_combout\);

-- Location: LCCOMB_X56_Y63_N16
\c_i2c_master|SDA~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|SDA~2_combout\ = (\c_i2c_master|STATE.sSTART~q\) # ((!\c_i2c_master|PHASE.pFIRST~q\ & ((\c_i2c_master|STATE.sACK~q\) # (\c_i2c_master|STATE.sTRANSFER~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|PHASE.pFIRST~q\,
	datab => \c_i2c_master|STATE.sACK~q\,
	datac => \c_i2c_master|STATE.sTRANSFER~q\,
	datad => \c_i2c_master|STATE.sSTART~q\,
	combout => \c_i2c_master|SDA~2_combout\);

-- Location: LCCOMB_X56_Y63_N22
\c_i2c_master|SDA~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|SDA~3_combout\ = (!\RST~input_o\ & ((\c_i2c_master|SDA~1_combout\) # (\c_i2c_master|SDA~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RST~input_o\,
	datac => \c_i2c_master|SDA~1_combout\,
	datad => \c_i2c_master|SDA~2_combout\,
	combout => \c_i2c_master|SDA~3_combout\);

-- Location: FF_X56_Y63_N5
\c_i2c_master|SDA~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|Selector31~1_combout\,
	ena => \c_i2c_master|SDA~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|SDA~reg0_q\);

-- Location: LCCOMB_X55_Y63_N22
\c_i2c_master|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Selector32~0_combout\ = (\c_i2c_master|MODE~q\ & (((\c_i2c_master|PHASE.pFIRST~q\) # (!\c_i2c_master|STATE.sTRANSFER~q\)))) # (!\c_i2c_master|MODE~q\ & (!\c_i2c_master|STATE.sACK~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|STATE.sACK~q\,
	datab => \c_i2c_master|STATE.sTRANSFER~q\,
	datac => \c_i2c_master|MODE~q\,
	datad => \c_i2c_master|PHASE.pFIRST~q\,
	combout => \c_i2c_master|Selector32~0_combout\);

-- Location: FF_X55_Y63_N23
\c_i2c_master|SDA~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|Selector32~0_combout\,
	ena => \c_i2c_master|SDA~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|SDA~en_q\);

-- Location: LCCOMB_X58_Y64_N8
\c_i2c_master_reg|fifo_rx_data_amnt[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_amnt[0]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data_amnt_int\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(0),
	combout => \c_i2c_master_reg|fifo_rx_data_amnt[0]~feeder_combout\);

-- Location: FF_X58_Y64_N9
\c_i2c_master_reg|fifo_rx_data_amnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data_amnt[0]~feeder_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_amnt\(0));

-- Location: FF_X58_Y66_N17
\c_i2c_master_reg|fifo_tfr_cmd_amnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	sload => VCC,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_amnt\(0));

-- Location: LCCOMB_X58_Y66_N16
\c_i2c_master_reg|Selector547~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector547~0_combout\ = (\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & ((\c_i2c_master_reg|fifo_rx_data_amnt\(0)) # ((\c_i2c_master_reg|fifo_tfr_cmd_amnt\(0) & !\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\)))) # 
-- (!\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & (((\c_i2c_master_reg|fifo_tfr_cmd_amnt\(0) & !\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt\(0),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt\(0),
	datad => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	combout => \c_i2c_master_reg|Selector547~0_combout\);

-- Location: LCCOMB_X60_Y65_N30
\c_i2c_master_reg|MODE~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|MODE~14_combout\ = (\address[1]~input_o\ & (\c_i2c_master_reg|MODE~9_combout\ & ((\c_i2c_master_reg|MODE.mSTATUS~q\) # (!\address[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \address[2]~input_o\,
	datab => \address[1]~input_o\,
	datac => \c_i2c_master_reg|MODE.mSTATUS~q\,
	datad => \c_i2c_master_reg|MODE~9_combout\,
	combout => \c_i2c_master_reg|MODE~14_combout\);

-- Location: FF_X60_Y65_N31
\c_i2c_master_reg|MODE.mSTATUS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|MODE~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|MODE.mSTATUS~q\);

-- Location: LCCOMB_X54_Y64_N22
\c_i2c_master|ack_n~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|ack_n~4_combout\ = (!\c_i2c_master|MODE~q\ & \c_i2c_master|STATE.sACK~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master|MODE~q\,
	datad => \c_i2c_master|STATE.sACK~q\,
	combout => \c_i2c_master|ack_n~4_combout\);

-- Location: IOIBUF_X47_Y73_N1
\sda~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => sda,
	o => \sda~input_o\);

-- Location: LCCOMB_X55_Y64_N30
\c_i2c_master|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|LessThan1~2_combout\ = ((!\c_i2c_master|baud_cnt\(1) & !\c_i2c_master|baud_limit\(0))) # (!\c_i2c_master|baud_cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|baud_cnt\(2),
	datac => \c_i2c_master|baud_cnt\(1),
	datad => \c_i2c_master|baud_limit\(0),
	combout => \c_i2c_master|LessThan1~2_combout\);

-- Location: LCCOMB_X55_Y64_N18
\c_i2c_master|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|LessThan1~0_combout\ = (\c_i2c_master|baud_limit\(6) & (!\c_i2c_master|baud_cnt\(7) & (\c_i2c_master|baud_limit\(4) $ (\c_i2c_master|baud_cnt\(5))))) # (!\c_i2c_master|baud_limit\(6) & (\c_i2c_master|baud_cnt\(7) & 
-- (\c_i2c_master|baud_limit\(4) $ (\c_i2c_master|baud_cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|baud_limit\(6),
	datab => \c_i2c_master|baud_cnt\(7),
	datac => \c_i2c_master|baud_limit\(4),
	datad => \c_i2c_master|baud_cnt\(5),
	combout => \c_i2c_master|LessThan1~0_combout\);

-- Location: LCCOMB_X54_Y64_N24
\c_i2c_master|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|LessThan1~3_combout\ = (\c_i2c_master|LessThan1~0_combout\ & ((\c_i2c_master|baud_limit\(2) & (!\c_i2c_master|baud_cnt\(3) & \c_i2c_master|LessThan1~2_combout\)) # (!\c_i2c_master|baud_limit\(2) & ((\c_i2c_master|LessThan1~2_combout\) # 
-- (!\c_i2c_master|baud_cnt\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|baud_limit\(2),
	datab => \c_i2c_master|baud_cnt\(3),
	datac => \c_i2c_master|LessThan1~2_combout\,
	datad => \c_i2c_master|LessThan1~0_combout\,
	combout => \c_i2c_master|LessThan1~3_combout\);

-- Location: LCCOMB_X56_Y64_N22
\c_i2c_master|ack_n~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|ack_n~1_combout\ = (\c_i2c_master|baud_limit\(7) & ((\c_i2c_master|baud_cnt\(6)) # (\c_i2c_master|baud_cnt\(7) $ (!\c_i2c_master|baud_limit\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|baud_cnt\(7),
	datab => \c_i2c_master|baud_limit\(6),
	datac => \c_i2c_master|baud_limit\(7),
	datad => \c_i2c_master|baud_cnt\(6),
	combout => \c_i2c_master|ack_n~1_combout\);

-- Location: LCCOMB_X55_Y64_N24
\c_i2c_master|ack_n~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|ack_n~0_combout\ = (\c_i2c_master|baud_limit\(6) & ((\c_i2c_master|baud_cnt\(7)) # ((\c_i2c_master|baud_limit\(4)) # (\c_i2c_master|baud_cnt\(5))))) # (!\c_i2c_master|baud_limit\(6) & (\c_i2c_master|baud_cnt\(7) & 
-- ((\c_i2c_master|baud_limit\(4)) # (\c_i2c_master|baud_cnt\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|baud_limit\(6),
	datab => \c_i2c_master|baud_cnt\(7),
	datac => \c_i2c_master|baud_limit\(4),
	datad => \c_i2c_master|baud_cnt\(5),
	combout => \c_i2c_master|ack_n~0_combout\);

-- Location: LCCOMB_X55_Y64_N20
\c_i2c_master|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|LessThan1~1_combout\ = (!\c_i2c_master|baud_cnt\(4) & (!\c_i2c_master|baud_limit\(3) & \c_i2c_master|LessThan1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|baud_cnt\(4),
	datac => \c_i2c_master|baud_limit\(3),
	datad => \c_i2c_master|LessThan1~0_combout\,
	combout => \c_i2c_master|LessThan1~1_combout\);

-- Location: LCCOMB_X56_Y64_N26
\c_i2c_master|ack_n~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|ack_n~2_combout\ = (\c_i2c_master|ack_n~1_combout\ & (\c_i2c_master|ack_n~0_combout\ & (\c_i2c_master|PHASE~8_combout\ & !\c_i2c_master|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|ack_n~1_combout\,
	datab => \c_i2c_master|ack_n~0_combout\,
	datac => \c_i2c_master|PHASE~8_combout\,
	datad => \c_i2c_master|LessThan1~1_combout\,
	combout => \c_i2c_master|ack_n~2_combout\);

-- Location: LCCOMB_X54_Y64_N28
\c_i2c_master|ack_n~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|ack_n~3_combout\ = (\c_i2c_master|ack_n~2_combout\ & ((\c_i2c_master|baud_limit\(3) $ (!\c_i2c_master|baud_cnt\(4))) # (!\c_i2c_master|LessThan1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|baud_limit\(3),
	datab => \c_i2c_master|LessThan1~3_combout\,
	datac => \c_i2c_master|baud_cnt\(4),
	datad => \c_i2c_master|ack_n~2_combout\,
	combout => \c_i2c_master|ack_n~3_combout\);

-- Location: LCCOMB_X54_Y64_N6
\c_i2c_master|ack_n~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|ack_n~5_combout\ = (\c_i2c_master|ack_n~4_combout\ & ((\c_i2c_master|ack_n~3_combout\ & (\sda~input_o\)) # (!\c_i2c_master|ack_n~3_combout\ & ((\c_i2c_master|ack_n~q\))))) # (!\c_i2c_master|ack_n~4_combout\ & (((\c_i2c_master|ack_n~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|ack_n~4_combout\,
	datab => \sda~input_o\,
	datac => \c_i2c_master|ack_n~q\,
	datad => \c_i2c_master|ack_n~3_combout\,
	combout => \c_i2c_master|ack_n~5_combout\);

-- Location: FF_X54_Y64_N7
\c_i2c_master|ack_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|ack_n~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|ack_n~q\);

-- Location: LCCOMB_X55_Y64_N28
\c_i2c_master|NO_ACK~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|NO_ACK~0_combout\ = (\c_i2c_master|STATE~15_combout\ & (\c_i2c_master|ack_n~q\)) # (!\c_i2c_master|STATE~15_combout\ & ((\c_i2c_master|NO_ACK~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|ack_n~q\,
	datac => \c_i2c_master|NO_ACK~q\,
	datad => \c_i2c_master|STATE~15_combout\,
	combout => \c_i2c_master|NO_ACK~0_combout\);

-- Location: FF_X55_Y64_N29
\c_i2c_master|NO_ACK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|NO_ACK~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|NO_ACK~q\);

-- Location: LCCOMB_X54_Y64_N12
\c_i2c_master_reg|errors_tot_int[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|errors_tot_int[0]~4_combout\ = (\c_i2c_master_reg|errors_tot_int\(0) & (\c_i2c_master|NO_ACK~q\ $ (VCC))) # (!\c_i2c_master_reg|errors_tot_int\(0) & (\c_i2c_master|NO_ACK~q\ & VCC))
-- \c_i2c_master_reg|errors_tot_int[0]~5\ = CARRY((\c_i2c_master_reg|errors_tot_int\(0) & \c_i2c_master|NO_ACK~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|errors_tot_int\(0),
	datab => \c_i2c_master|NO_ACK~q\,
	datad => VCC,
	combout => \c_i2c_master_reg|errors_tot_int[0]~4_combout\,
	cout => \c_i2c_master_reg|errors_tot_int[0]~5\);

-- Location: LCCOMB_X57_Y64_N10
\c_i2c_master_reg|fifo_rx_data_amnt_int~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_amnt_int~6_combout\ = (!\chipselect~input_o\ & (\c_i2c_master_reg|STATE.sWAITING~q\ & \c_i2c_master|DONE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|STATE.sWAITING~q\,
	datad => \c_i2c_master|DONE~q\,
	combout => \c_i2c_master_reg|fifo_rx_data_amnt_int~6_combout\);

-- Location: LCCOMB_X57_Y64_N6
\c_i2c_master_reg|errors_tot_int[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|errors_tot_int[0]~6_combout\ = (\writedata[31]~input_o\ & (\chipselect~input_o\ & (\c_i2c_master_reg|MODE.mSTATUS~q\ & \wr~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[31]~input_o\,
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|MODE.mSTATUS~q\,
	datad => \wr~input_o\,
	combout => \c_i2c_master_reg|errors_tot_int[0]~6_combout\);

-- Location: LCCOMB_X54_Y64_N4
\c_i2c_master_reg|errors_tot_int[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|errors_tot_int[0]~7_combout\ = (!\RST~input_o\ & ((\c_i2c_master_reg|fifo_rx_data_amnt_int~6_combout\) # (\c_i2c_master_reg|errors_tot_int[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int~6_combout\,
	datad => \c_i2c_master_reg|errors_tot_int[0]~6_combout\,
	combout => \c_i2c_master_reg|errors_tot_int[0]~7_combout\);

-- Location: FF_X54_Y64_N13
\c_i2c_master_reg|errors_tot_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|errors_tot_int[0]~4_combout\,
	sclr => \chipselect~input_o\,
	ena => \c_i2c_master_reg|errors_tot_int[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_tot_int\(0));

-- Location: FF_X56_Y64_N9
\c_i2c_master_reg|errors_tot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|errors_tot_int\(0),
	sload => VCC,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_tot\(0));

-- Location: LCCOMB_X56_Y64_N8
\c_i2c_master_reg|Selector547~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector547~1_combout\ = (\c_i2c_master_reg|BAUD_RATE\(0) & (\c_i2c_master_reg|MODE.mSTATUS~q\ & (\c_i2c_master_reg|errors_tot\(0)))) # (!\c_i2c_master_reg|BAUD_RATE\(0) & ((\c_i2c_master_reg|MODE.mCTRL~q\) # 
-- ((\c_i2c_master_reg|MODE.mSTATUS~q\ & \c_i2c_master_reg|errors_tot\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|BAUD_RATE\(0),
	datab => \c_i2c_master_reg|MODE.mSTATUS~q\,
	datac => \c_i2c_master_reg|errors_tot\(0),
	datad => \c_i2c_master_reg|MODE.mCTRL~q\,
	combout => \c_i2c_master_reg|Selector547~1_combout\);

-- Location: FF_X54_Y63_N19
\c_i2c_master|c_dff_synk|dff1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \sda~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|c_dff_synk|dff1~q\);

-- Location: LCCOMB_X54_Y63_N24
\c_i2c_master|c_dff_synk|dff2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|c_dff_synk|dff2~feeder_combout\ = \c_i2c_master|c_dff_synk|dff1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master|c_dff_synk|dff1~q\,
	combout => \c_i2c_master|c_dff_synk|dff2~feeder_combout\);

-- Location: FF_X54_Y63_N25
\c_i2c_master|c_dff_synk|dff2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|c_dff_synk|dff2~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|c_dff_synk|dff2~q\);

-- Location: LCCOMB_X54_Y64_N10
\c_i2c_master|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Decoder0~0_combout\ = (\c_i2c_master|LessThan1~3_combout\ & (\c_i2c_master|baud_cnt\(4) $ (\c_i2c_master|baud_limit\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|baud_cnt\(4),
	datac => \c_i2c_master|baud_limit\(3),
	datad => \c_i2c_master|LessThan1~3_combout\,
	combout => \c_i2c_master|Decoder0~0_combout\);

-- Location: LCCOMB_X56_Y64_N16
\c_i2c_master|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Decoder0~1_combout\ = (\c_i2c_master|ack_n~2_combout\ & (\c_i2c_master|STATE.sTRANSFER~q\ & (\c_i2c_master|MODE~q\ & !\c_i2c_master|Decoder0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|ack_n~2_combout\,
	datab => \c_i2c_master|STATE.sTRANSFER~q\,
	datac => \c_i2c_master|MODE~q\,
	datad => \c_i2c_master|Decoder0~0_combout\,
	combout => \c_i2c_master|Decoder0~1_combout\);

-- Location: LCCOMB_X55_Y63_N16
\c_i2c_master|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Decoder0~2_combout\ = (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ & (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\ & \c_i2c_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\,
	datab => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\,
	datac => \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\,
	datad => \c_i2c_master|Decoder0~1_combout\,
	combout => \c_i2c_master|Decoder0~2_combout\);

-- Location: LCCOMB_X55_Y63_N20
\c_i2c_master|r_byte[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|r_byte[0]~1_combout\ = (\c_i2c_master|Decoder0~2_combout\ & (\c_i2c_master|c_dff_synk|dff2~q\)) # (!\c_i2c_master|Decoder0~2_combout\ & ((\c_i2c_master|r_byte\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|c_dff_synk|dff2~q\,
	datac => \c_i2c_master|r_byte\(0),
	datad => \c_i2c_master|Decoder0~2_combout\,
	combout => \c_i2c_master|r_byte[0]~1_combout\);

-- Location: FF_X55_Y63_N21
\c_i2c_master|r_byte[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|r_byte[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|r_byte\(0));

-- Location: LCCOMB_X57_Y63_N6
\c_i2c_master|RD_BYTE[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|RD_BYTE[0]~feeder_combout\ = \c_i2c_master|r_byte\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master|r_byte\(0),
	combout => \c_i2c_master|RD_BYTE[0]~feeder_combout\);

-- Location: LCCOMB_X57_Y63_N18
\c_i2c_master|RD_BYTE[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|RD_BYTE[0]~0_combout\ = (!\RST~input_o\ & \c_i2c_master|PHASE.pEND~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RST~input_o\,
	datad => \c_i2c_master|PHASE.pEND~q\,
	combout => \c_i2c_master|RD_BYTE[0]~0_combout\);

-- Location: LCCOMB_X57_Y63_N16
\c_i2c_master|RD_BYTE[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|RD_BYTE[0]~1_combout\ = (\c_i2c_master|MODE~q\ & (\c_i2c_master|RD_BYTE[0]~0_combout\ & (\c_i2c_master|STATE.sACK~q\ & !\c_i2c_master|LessThan0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|MODE~q\,
	datab => \c_i2c_master|RD_BYTE[0]~0_combout\,
	datac => \c_i2c_master|STATE.sACK~q\,
	datad => \c_i2c_master|LessThan0~6_combout\,
	combout => \c_i2c_master|RD_BYTE[0]~1_combout\);

-- Location: FF_X57_Y63_N7
\c_i2c_master|RD_BYTE[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|RD_BYTE[0]~feeder_combout\,
	ena => \c_i2c_master|RD_BYTE[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|RD_BYTE\(0));

-- Location: LCCOMB_X61_Y63_N14
\c_i2c_master_reg|fifo_rx_data~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~50_combout\ = (!\RST~input_o\ & (\c_i2c_master|RD_BYTE\(0) & !\chipselect~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RST~input_o\,
	datac => \c_i2c_master|RD_BYTE\(0),
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~50_combout\);

-- Location: LCCOMB_X59_Y63_N6
\c_i2c_master_reg|fifo_rx_data~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~32_combout\ = (\c_i2c_master_reg|fifo_rx_data_amnt_int\(2) & \c_i2c_master_reg|fifo_rx_data_amnt_int\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(2),
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1),
	combout => \c_i2c_master_reg|fifo_rx_data~32_combout\);

-- Location: LCCOMB_X57_Y64_N16
\c_i2c_master_reg|fifo_rx_data~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~27_combout\ = (\c_i2c_master_reg|WR_N~q\ & (\c_i2c_master_reg|fifo_rx_data_amnt_int\(0) & \c_i2c_master_reg|fifo_rx_data_amnt_int~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|WR_N~q\,
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(0),
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int~6_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data~27_combout\);

-- Location: LCCOMB_X61_Y63_N22
\c_i2c_master_reg|fifo_rx_data[15][7]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[15][7]~51_combout\ = ((\c_i2c_master_reg|fifo_rx_data~32_combout\ & (\c_i2c_master_reg|fifo_rx_data_amnt_int\(3) & \c_i2c_master_reg|fifo_rx_data~27_combout\))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data~32_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3),
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data~27_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[15][7]~51_combout\);

-- Location: FF_X61_Y63_N15
\c_i2c_master_reg|fifo_rx_data[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~50_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[15][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[15][0]~q\);

-- Location: LCCOMB_X61_Y63_N0
\c_i2c_master_reg|fifo_rx_data~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~46_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[15][0]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(0),
	datad => \c_i2c_master_reg|fifo_rx_data[15][0]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~46_combout\);

-- Location: LCCOMB_X57_Y64_N20
\c_i2c_master_reg|fifo_rx_data~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~8_combout\ = (\c_i2c_master_reg|WR_N~q\ & (!\c_i2c_master_reg|fifo_rx_data_amnt_int\(0) & \c_i2c_master_reg|fifo_rx_data_amnt_int~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|WR_N~q\,
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(0),
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int~6_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data~8_combout\);

-- Location: LCCOMB_X61_Y63_N4
\c_i2c_master_reg|fifo_rx_data[14][7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[14][7]~47_combout\ = ((\c_i2c_master_reg|fifo_rx_data~32_combout\ & (\c_i2c_master_reg|fifo_rx_data_amnt_int\(3) & \c_i2c_master_reg|fifo_rx_data~8_combout\))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data~32_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3),
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data~8_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[14][7]~47_combout\);

-- Location: FF_X61_Y63_N1
\c_i2c_master_reg|fifo_rx_data[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~46_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[14][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[14][0]~q\);

-- Location: LCCOMB_X60_Y62_N0
\c_i2c_master_reg|fifo_rx_data~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~44_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[14][0]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master|RD_BYTE\(0),
	datac => \c_i2c_master_reg|fifo_rx_data[14][0]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~44_combout\);

-- Location: LCCOMB_X57_Y64_N14
\c_i2c_master_reg|fifo_rx_data~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~23_combout\ = (\c_i2c_master_reg|WR_N~q\ & (!\c_i2c_master_reg|fifo_rx_data_amnt_int\(1) & (\c_i2c_master_reg|fifo_rx_data_amnt_int\(0) & \c_i2c_master_reg|fifo_rx_data_amnt_int~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|WR_N~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1),
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(0),
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int~6_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data~23_combout\);

-- Location: LCCOMB_X60_Y62_N16
\c_i2c_master_reg|fifo_rx_data[13][1]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[13][1]~45_combout\ = ((\c_i2c_master_reg|fifo_rx_data_amnt_int\(3) & (\c_i2c_master_reg|fifo_rx_data_amnt_int\(2) & \c_i2c_master_reg|fifo_rx_data~23_combout\))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3),
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(2),
	datad => \c_i2c_master_reg|fifo_rx_data~23_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[13][1]~45_combout\);

-- Location: FF_X60_Y62_N1
\c_i2c_master_reg|fifo_rx_data[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~44_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[13][1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[13][0]~q\);

-- Location: LCCOMB_X60_Y62_N2
\c_i2c_master_reg|fifo_rx_data~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~48_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[13][0]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(0),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[13][0]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~48_combout\);

-- Location: LCCOMB_X58_Y64_N28
\c_i2c_master_reg|fifo_rx_data~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~25_combout\ = (\c_i2c_master_reg|WR_N~q\ & (!\c_i2c_master_reg|fifo_rx_data_amnt_int\(0) & (!\c_i2c_master_reg|fifo_rx_data_amnt_int\(1) & \c_i2c_master_reg|fifo_rx_data_amnt_int~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|WR_N~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(0),
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1),
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int~6_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data~25_combout\);

-- Location: LCCOMB_X61_Y62_N26
\c_i2c_master_reg|fifo_rx_data[12][0]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[12][0]~49_combout\ = ((\c_i2c_master_reg|fifo_rx_data_amnt_int\(2) & (\c_i2c_master_reg|fifo_rx_data_amnt_int\(3) & \c_i2c_master_reg|fifo_rx_data~25_combout\))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int\(2),
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3),
	datac => \c_i2c_master_reg|fifo_rx_data~25_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[12][0]~49_combout\);

-- Location: FF_X60_Y62_N3
\c_i2c_master_reg|fifo_rx_data[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~48_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[12][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[12][0]~q\);

-- Location: LCCOMB_X63_Y63_N28
\c_i2c_master_reg|fifo_rx_data~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~26_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[12][0]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(0),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[12][0]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~26_combout\);

-- Location: LCCOMB_X59_Y63_N16
\c_i2c_master_reg|fifo_rx_data~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~20_combout\ = (\c_i2c_master_reg|fifo_rx_data_amnt_int\(3) & !\c_i2c_master_reg|fifo_rx_data_amnt_int\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3),
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int\(2),
	combout => \c_i2c_master_reg|fifo_rx_data~20_combout\);

-- Location: LCCOMB_X63_Y63_N24
\c_i2c_master_reg|fifo_rx_data[11][1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[11][1]~28_combout\ = ((\c_i2c_master_reg|fifo_rx_data~20_combout\ & (\c_i2c_master_reg|fifo_rx_data_amnt_int\(1) & \c_i2c_master_reg|fifo_rx_data~27_combout\))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data~20_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1),
	datad => \c_i2c_master_reg|fifo_rx_data~27_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[11][1]~28_combout\);

-- Location: FF_X63_Y63_N29
\c_i2c_master_reg|fifo_rx_data[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~26_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[11][1]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[11][0]~q\);

-- Location: LCCOMB_X65_Y63_N24
\c_i2c_master_reg|fifo_rx_data~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~19_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[11][0]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_rx_data[11][0]~q\,
	datad => \c_i2c_master|RD_BYTE\(0),
	combout => \c_i2c_master_reg|fifo_rx_data~19_combout\);

-- Location: LCCOMB_X65_Y63_N26
\c_i2c_master_reg|fifo_rx_data[10][0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[10][0]~21_combout\ = ((\c_i2c_master_reg|fifo_rx_data_amnt_int\(1) & (\c_i2c_master_reg|fifo_rx_data~20_combout\ & \c_i2c_master_reg|fifo_rx_data~8_combout\))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1),
	datac => \c_i2c_master_reg|fifo_rx_data~20_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data~8_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[10][0]~21_combout\);

-- Location: FF_X65_Y63_N25
\c_i2c_master_reg|fifo_rx_data[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~19_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[10][0]~q\);

-- Location: LCCOMB_X63_Y64_N24
\c_i2c_master_reg|fifo_rx_data~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~22_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[10][0]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_rx_data[10][0]~q\,
	datac => \c_i2c_master|RD_BYTE\(0),
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~22_combout\);

-- Location: LCCOMB_X60_Y64_N4
\c_i2c_master_reg|fifo_rx_data[9][2]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[9][2]~157_combout\ = ((\c_i2c_master_reg|fifo_rx_data_amnt_int\(3) & (!\c_i2c_master_reg|fifo_rx_data_amnt_int\(2) & \c_i2c_master_reg|fifo_rx_data~23_combout\))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3),
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(2),
	datad => \c_i2c_master_reg|fifo_rx_data~23_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[9][2]~157_combout\);

-- Location: FF_X63_Y64_N25
\c_i2c_master_reg|fifo_rx_data[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~22_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[9][2]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[9][0]~q\);

-- Location: LCCOMB_X63_Y64_N30
\c_i2c_master_reg|fifo_rx_data~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~24_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[9][0]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(0),
	datad => \c_i2c_master_reg|fifo_rx_data[9][0]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~24_combout\);

-- Location: LCCOMB_X58_Y64_N16
\c_i2c_master_reg|fifo_rx_data[8][2]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[8][2]~158_combout\ = ((!\c_i2c_master_reg|fifo_rx_data_amnt_int\(2) & (\c_i2c_master_reg|fifo_rx_data~25_combout\ & \c_i2c_master_reg|fifo_rx_data_amnt_int\(3)))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int\(2),
	datab => \c_i2c_master_reg|fifo_rx_data~25_combout\,
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3),
	combout => \c_i2c_master_reg|fifo_rx_data[8][2]~158_combout\);

-- Location: FF_X63_Y64_N31
\c_i2c_master_reg|fifo_rx_data[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~24_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[8][2]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[8][0]~q\);

-- Location: LCCOMB_X60_Y63_N28
\c_i2c_master_reg|fifo_rx_data~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~36_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[8][0]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(0),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[8][0]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~36_combout\);

-- Location: LCCOMB_X59_Y63_N20
\c_i2c_master_reg|fifo_rx_data[7][0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[7][0]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_rx_data~36_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[7][0]~feeder_combout\);

-- Location: LCCOMB_X59_Y63_N4
\c_i2c_master_reg|fifo_rx_data[7][7]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[7][7]~37_combout\ = ((\c_i2c_master_reg|fifo_rx_data~32_combout\ & (\c_i2c_master_reg|fifo_rx_data~27_combout\ & !\c_i2c_master_reg|fifo_rx_data_amnt_int\(3)))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data~32_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	datac => \c_i2c_master_reg|fifo_rx_data~27_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3),
	combout => \c_i2c_master_reg|fifo_rx_data[7][7]~37_combout\);

-- Location: FF_X59_Y63_N21
\c_i2c_master_reg|fifo_rx_data[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data[7][0]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[7][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[7][0]~q\);

-- Location: LCCOMB_X62_Y63_N12
\c_i2c_master_reg|fifo_rx_data~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~31_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[7][0]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master|RD_BYTE\(0),
	datac => \c_i2c_master_reg|fifo_rx_data[7][0]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~31_combout\);

-- Location: LCCOMB_X62_Y63_N28
\c_i2c_master_reg|fifo_rx_data[6][4]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[6][4]~33_combout\ = ((!\c_i2c_master_reg|fifo_rx_data_amnt_int\(3) & (\c_i2c_master_reg|fifo_rx_data~32_combout\ & \c_i2c_master_reg|fifo_rx_data~8_combout\))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3),
	datab => \c_i2c_master_reg|fifo_rx_data~32_combout\,
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data~8_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[6][4]~33_combout\);

-- Location: FF_X62_Y63_N13
\c_i2c_master_reg|fifo_rx_data[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~31_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[6][4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[6][0]~q\);

-- Location: LCCOMB_X61_Y64_N24
\c_i2c_master_reg|fifo_rx_data~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~29_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[6][0]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_rx_data[6][0]~q\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master|RD_BYTE\(0),
	combout => \c_i2c_master_reg|fifo_rx_data~29_combout\);

-- Location: LCCOMB_X61_Y64_N16
\c_i2c_master_reg|fifo_rx_data[5][7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[5][7]~30_combout\ = ((\c_i2c_master_reg|fifo_rx_data_amnt_int\(2) & (\c_i2c_master_reg|fifo_rx_data~23_combout\ & !\c_i2c_master_reg|fifo_rx_data_amnt_int\(3)))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int\(2),
	datab => \c_i2c_master_reg|fifo_rx_data~23_combout\,
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3),
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[5][7]~30_combout\);

-- Location: FF_X61_Y64_N25
\c_i2c_master_reg|fifo_rx_data[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~29_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[5][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[5][0]~q\);

-- Location: LCCOMB_X61_Y64_N26
\c_i2c_master_reg|fifo_rx_data~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~34_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[5][0]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_rx_data[5][0]~q\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master|RD_BYTE\(0),
	combout => \c_i2c_master_reg|fifo_rx_data~34_combout\);

-- Location: LCCOMB_X61_Y64_N14
\c_i2c_master_reg|fifo_rx_data[4][7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[4][7]~35_combout\ = ((\c_i2c_master_reg|fifo_rx_data_amnt_int\(2) & (\c_i2c_master_reg|fifo_rx_data~25_combout\ & !\c_i2c_master_reg|fifo_rx_data_amnt_int\(3)))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int\(2),
	datab => \c_i2c_master_reg|fifo_rx_data~25_combout\,
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3),
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[4][7]~35_combout\);

-- Location: FF_X61_Y64_N27
\c_i2c_master_reg|fifo_rx_data[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~34_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[4][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[4][0]~q\);

-- Location: LCCOMB_X62_Y63_N22
\c_i2c_master_reg|fifo_rx_data~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~42_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[4][0]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(0),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[4][0]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~42_combout\);

-- Location: LCCOMB_X65_Y64_N30
\c_i2c_master_reg|fifo_rx_data[3][3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[3][3]~43_combout\ = ((\c_i2c_master_reg|fifo_rx_data~4_combout\ & (\c_i2c_master_reg|fifo_rx_data_amnt_int\(1) & \c_i2c_master_reg|fifo_rx_data~27_combout\))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data~4_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1),
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data~27_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[3][3]~43_combout\);

-- Location: FF_X62_Y63_N23
\c_i2c_master_reg|fifo_rx_data[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~42_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[3][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[3][0]~q\);

-- Location: LCCOMB_X65_Y63_N18
\c_i2c_master_reg|fifo_rx_data~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~38_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[3][0]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[3][0]~q\,
	datab => \chipselect~input_o\,
	datad => \c_i2c_master|RD_BYTE\(0),
	combout => \c_i2c_master_reg|fifo_rx_data~38_combout\);

-- Location: LCCOMB_X65_Y64_N8
\c_i2c_master_reg|fifo_rx_data[2][2]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[2][2]~39_combout\ = ((\c_i2c_master_reg|fifo_rx_data~4_combout\ & (\c_i2c_master_reg|fifo_rx_data_amnt_int\(1) & \c_i2c_master_reg|fifo_rx_data~8_combout\))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data~4_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1),
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data~8_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[2][2]~39_combout\);

-- Location: FF_X65_Y63_N19
\c_i2c_master_reg|fifo_rx_data[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~38_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[2][2]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[2][0]~q\);

-- Location: LCCOMB_X60_Y63_N8
\c_i2c_master_reg|fifo_rx_data~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~40_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[2][0]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[2][0]~q\,
	datab => \c_i2c_master|RD_BYTE\(0),
	datac => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~40_combout\);

-- Location: LCCOMB_X60_Y64_N28
\c_i2c_master_reg|fifo_rx_data[1][6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[1][6]~41_combout\ = ((!\c_i2c_master_reg|fifo_rx_data_amnt_int\(1) & (\c_i2c_master_reg|fifo_rx_data~4_combout\ & \c_i2c_master_reg|fifo_rx_data~27_combout\))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1),
	datac => \c_i2c_master_reg|fifo_rx_data~4_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data~27_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[1][6]~41_combout\);

-- Location: FF_X60_Y63_N9
\c_i2c_master_reg|fifo_rx_data[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~40_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[1][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[1][0]~q\);

-- Location: LCCOMB_X60_Y63_N12
\c_i2c_master_reg|fifo_rx_data~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~6_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[1][0]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_rx_data[1][0]~q\,
	datad => \c_i2c_master|RD_BYTE\(0),
	combout => \c_i2c_master_reg|fifo_rx_data~6_combout\);

-- Location: LCCOMB_X61_Y65_N6
\c_i2c_master_reg|fifo_rx_data[0][1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[0][1]~11_combout\ = ((!\c_i2c_master_reg|fifo_rx_data_amnt_int\(1) & (\c_i2c_master_reg|fifo_rx_data~4_combout\ & \c_i2c_master_reg|fifo_rx_data~8_combout\))) # (!\c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int[3]~7_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1),
	datac => \c_i2c_master_reg|fifo_rx_data~4_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data~8_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[0][1]~11_combout\);

-- Location: FF_X60_Y63_N13
\c_i2c_master_reg|fifo_rx_data[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~6_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[0][1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[0][0]~q\);

-- Location: LCCOMB_X58_Y65_N14
\c_i2c_master_reg|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add4~0_combout\ = \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) $ (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	combout => \c_i2c_master_reg|Add4~0_combout\);

-- Location: LCCOMB_X59_Y65_N26
\c_i2c_master_reg|Add4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add4~1_combout\ = \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2) $ (((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0)) # (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	combout => \c_i2c_master_reg|Add4~1_combout\);

-- Location: LCCOMB_X60_Y66_N16
\c_i2c_master_reg|Selector547~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector547~9_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Add4~1_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[2][0]~q\)) # 
-- (!\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[6][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[2][0]~q\,
	datab => \c_i2c_master_reg|Add4~0_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[6][0]~q\,
	datad => \c_i2c_master_reg|Add4~1_combout\,
	combout => \c_i2c_master_reg|Selector547~9_combout\);

-- Location: LCCOMB_X60_Y66_N22
\c_i2c_master_reg|Selector547~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector547~10_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Selector547~9_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[0][0]~q\)) # (!\c_i2c_master_reg|Selector547~9_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[4][0]~q\))))) # (!\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Selector547~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[0][0]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[4][0]~q\,
	datac => \c_i2c_master_reg|Add4~0_combout\,
	datad => \c_i2c_master_reg|Selector547~9_combout\,
	combout => \c_i2c_master_reg|Selector547~10_combout\);

-- Location: LCCOMB_X58_Y65_N0
\c_i2c_master_reg|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add4~2_combout\ = \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) $ (((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1)) # ((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0)) # (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	combout => \c_i2c_master_reg|Add4~2_combout\);

-- Location: LCCOMB_X59_Y66_N18
\c_i2c_master_reg|Selector547~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector547~6_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Add4~0_combout\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Add4~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[13][0]~q\)) # 
-- (!\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[15][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[13][0]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[15][0]~q\,
	datac => \c_i2c_master_reg|Add4~1_combout\,
	datad => \c_i2c_master_reg|Add4~0_combout\,
	combout => \c_i2c_master_reg|Selector547~6_combout\);

-- Location: LCCOMB_X59_Y66_N16
\c_i2c_master_reg|Selector547~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector547~7_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Selector547~6_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[9][0]~q\)) # (!\c_i2c_master_reg|Selector547~6_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[11][0]~q\))))) # (!\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Selector547~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[9][0]~q\,
	datab => \c_i2c_master_reg|Add4~1_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[11][0]~q\,
	datad => \c_i2c_master_reg|Selector547~6_combout\,
	combout => \c_i2c_master_reg|Selector547~7_combout\);

-- Location: LCCOMB_X60_Y66_N10
\c_i2c_master_reg|Selector547~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector547~4_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[12][0]~q\) # ((\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[14][0]~q\ & 
-- !\c_i2c_master_reg|Add4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[12][0]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~q\,
	datac => \c_i2c_master_reg|Add4~0_combout\,
	datad => \c_i2c_master_reg|Add4~1_combout\,
	combout => \c_i2c_master_reg|Selector547~4_combout\);

-- Location: LCCOMB_X60_Y66_N20
\c_i2c_master_reg|Selector547~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector547~5_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Selector547~4_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[8][0]~q\))) # (!\c_i2c_master_reg|Selector547~4_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[10][0]~q\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Selector547~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~1_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[10][0]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[8][0]~q\,
	datad => \c_i2c_master_reg|Selector547~4_combout\,
	combout => \c_i2c_master_reg|Selector547~5_combout\);

-- Location: LCCOMB_X60_Y66_N26
\c_i2c_master_reg|Selector547~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector547~8_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & ((\c_i2c_master_reg|Add4~2_combout\) # ((\c_i2c_master_reg|Selector547~5_combout\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & 
-- (!\c_i2c_master_reg|Add4~2_combout\ & (\c_i2c_master_reg|Selector547~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datab => \c_i2c_master_reg|Add4~2_combout\,
	datac => \c_i2c_master_reg|Selector547~7_combout\,
	datad => \c_i2c_master_reg|Selector547~5_combout\,
	combout => \c_i2c_master_reg|Selector547~8_combout\);

-- Location: LCCOMB_X59_Y66_N12
\c_i2c_master_reg|Selector547~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector547~2_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & (\c_i2c_master_reg|Add4~1_combout\)) # (!\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[3][0]~q\))) # 
-- (!\c_i2c_master_reg|Add4~1_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[7][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~0_combout\,
	datab => \c_i2c_master_reg|Add4~1_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[7][0]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[3][0]~q\,
	combout => \c_i2c_master_reg|Selector547~2_combout\);

-- Location: LCCOMB_X59_Y66_N22
\c_i2c_master_reg|Selector547~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector547~3_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Selector547~2_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[1][0]~q\))) # (!\c_i2c_master_reg|Selector547~2_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[5][0]~q\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Selector547~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[1][0]~q\,
	datad => \c_i2c_master_reg|Selector547~2_combout\,
	combout => \c_i2c_master_reg|Selector547~3_combout\);

-- Location: LCCOMB_X60_Y66_N12
\c_i2c_master_reg|Selector547~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector547~11_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector547~8_combout\ & (\c_i2c_master_reg|Selector547~10_combout\)) # (!\c_i2c_master_reg|Selector547~8_combout\ & 
-- ((\c_i2c_master_reg|Selector547~3_combout\))))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Selector547~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector547~10_combout\,
	datab => \c_i2c_master_reg|Add4~2_combout\,
	datac => \c_i2c_master_reg|Selector547~8_combout\,
	datad => \c_i2c_master_reg|Selector547~3_combout\,
	combout => \c_i2c_master_reg|Selector547~11_combout\);

-- Location: LCCOMB_X60_Y66_N2
\c_i2c_master_reg|Selector547~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector547~12_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD~q\ & ((\c_i2c_master_reg|Selector547~11_combout\) # ((\c_i2c_master_reg|fifo_rx_data[0][0]~q\ & \c_i2c_master_reg|MODE.mRX_DATA~q\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD~q\ & 
-- (\c_i2c_master_reg|fifo_rx_data[0][0]~q\ & (\c_i2c_master_reg|MODE.mRX_DATA~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|fifo_rx_data[0][0]~q\,
	datac => \c_i2c_master_reg|MODE.mRX_DATA~q\,
	datad => \c_i2c_master_reg|Selector547~11_combout\,
	combout => \c_i2c_master_reg|Selector547~12_combout\);

-- Location: LCCOMB_X60_Y66_N14
\c_i2c_master_reg|Selector547~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector547~13_combout\ = (\c_i2c_master_reg|Selector547~0_combout\) # ((\c_i2c_master_reg|Selector547~1_combout\) # (\c_i2c_master_reg|Selector547~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector547~0_combout\,
	datac => \c_i2c_master_reg|Selector547~1_combout\,
	datad => \c_i2c_master_reg|Selector547~12_combout\,
	combout => \c_i2c_master_reg|Selector547~13_combout\);

-- Location: LCCOMB_X57_Y69_N16
\c_i2c_master_reg|readdata[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|readdata[0]~0_combout\ = (\rd~input_o\ & (!\RST~input_o\ & (!\wr~input_o\ & \chipselect~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rd~input_o\,
	datab => \RST~input_o\,
	datac => \wr~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|readdata[0]~0_combout\);

-- Location: FF_X60_Y66_N15
\c_i2c_master_reg|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector547~13_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(0));

-- Location: LCCOMB_X55_Y63_N28
\c_i2c_master|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Decoder0~3_combout\ = (\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ & (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\ & \c_i2c_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\,
	datab => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\,
	datac => \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\,
	datad => \c_i2c_master|Decoder0~1_combout\,
	combout => \c_i2c_master|Decoder0~3_combout\);

-- Location: LCCOMB_X55_Y63_N8
\c_i2c_master|r_byte[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|r_byte[1]~2_combout\ = (\c_i2c_master|Decoder0~3_combout\ & (\c_i2c_master|c_dff_synk|dff2~q\)) # (!\c_i2c_master|Decoder0~3_combout\ & ((\c_i2c_master|r_byte\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|c_dff_synk|dff2~q\,
	datac => \c_i2c_master|r_byte\(1),
	datad => \c_i2c_master|Decoder0~3_combout\,
	combout => \c_i2c_master|r_byte[1]~2_combout\);

-- Location: FF_X55_Y63_N9
\c_i2c_master|r_byte[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|r_byte[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|r_byte\(1));

-- Location: LCCOMB_X57_Y63_N4
\c_i2c_master|RD_BYTE[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|RD_BYTE[1]~feeder_combout\ = \c_i2c_master|r_byte\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master|r_byte\(1),
	combout => \c_i2c_master|RD_BYTE[1]~feeder_combout\);

-- Location: FF_X57_Y63_N5
\c_i2c_master|RD_BYTE[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|RD_BYTE[1]~feeder_combout\,
	ena => \c_i2c_master|RD_BYTE[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|RD_BYTE\(1));

-- Location: LCCOMB_X61_Y63_N24
\c_i2c_master_reg|fifo_rx_data~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~66_combout\ = (\c_i2c_master|RD_BYTE\(1) & (!\RST~input_o\ & !\chipselect~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(1),
	datab => \RST~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~66_combout\);

-- Location: FF_X61_Y63_N25
\c_i2c_master_reg|fifo_rx_data[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~66_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[15][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[15][1]~q\);

-- Location: LCCOMB_X61_Y63_N30
\c_i2c_master_reg|fifo_rx_data~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~55_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[15][1]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(1),
	datab => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[15][1]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~55_combout\);

-- Location: FF_X61_Y63_N31
\c_i2c_master_reg|fifo_rx_data[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~55_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[14][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[14][1]~q\);

-- Location: LCCOMB_X61_Y62_N28
\c_i2c_master_reg|fifo_rx_data~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~59_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[14][1]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_rx_data[14][1]~q\,
	datad => \c_i2c_master|RD_BYTE\(1),
	combout => \c_i2c_master_reg|fifo_rx_data~59_combout\);

-- Location: FF_X61_Y62_N29
\c_i2c_master_reg|fifo_rx_data[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~59_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[13][1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[13][1]~q\);

-- Location: LCCOMB_X61_Y62_N18
\c_i2c_master_reg|fifo_rx_data~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~62_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[13][1]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master|RD_BYTE\(1),
	datad => \c_i2c_master_reg|fifo_rx_data[13][1]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~62_combout\);

-- Location: FF_X61_Y62_N19
\c_i2c_master_reg|fifo_rx_data[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~62_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[12][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[12][1]~q\);

-- Location: LCCOMB_X63_Y63_N14
\c_i2c_master_reg|fifo_rx_data~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~63_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[12][1]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(1),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[12][1]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~63_combout\);

-- Location: FF_X63_Y63_N15
\c_i2c_master_reg|fifo_rx_data[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~63_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[11][1]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[11][1]~q\);

-- Location: LCCOMB_X63_Y63_N18
\c_i2c_master_reg|fifo_rx_data~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~53_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[11][1]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(1),
	datab => \c_i2c_master_reg|fifo_rx_data[11][1]~q\,
	datac => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~53_combout\);

-- Location: LCCOMB_X65_Y63_N0
\c_i2c_master_reg|fifo_rx_data[10][1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[10][1]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data~53_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_rx_data~53_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[10][1]~feeder_combout\);

-- Location: FF_X65_Y63_N1
\c_i2c_master_reg|fifo_rx_data[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data[10][1]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[10][1]~q\);

-- Location: LCCOMB_X63_Y64_N8
\c_i2c_master_reg|fifo_rx_data~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~56_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[10][1]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_rx_data[10][1]~q\,
	datad => \c_i2c_master|RD_BYTE\(1),
	combout => \c_i2c_master_reg|fifo_rx_data~56_combout\);

-- Location: FF_X63_Y64_N9
\c_i2c_master_reg|fifo_rx_data[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~56_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[9][2]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[9][1]~q\);

-- Location: LCCOMB_X63_Y64_N18
\c_i2c_master_reg|fifo_rx_data~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~61_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[9][1]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(1),
	datab => \c_i2c_master_reg|fifo_rx_data[9][1]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~61_combout\);

-- Location: FF_X63_Y64_N19
\c_i2c_master_reg|fifo_rx_data[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~61_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[8][2]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[8][1]~q\);

-- Location: LCCOMB_X59_Y63_N22
\c_i2c_master_reg|fifo_rx_data~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~64_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[8][1]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(1),
	datac => \c_i2c_master_reg|fifo_rx_data[8][1]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~64_combout\);

-- Location: FF_X59_Y63_N23
\c_i2c_master_reg|fifo_rx_data[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~64_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[7][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[7][1]~q\);

-- Location: LCCOMB_X62_Y63_N4
\c_i2c_master_reg|fifo_rx_data~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~52_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[7][1]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_rx_data[7][1]~q\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master|RD_BYTE\(1),
	combout => \c_i2c_master_reg|fifo_rx_data~52_combout\);

-- Location: FF_X62_Y63_N5
\c_i2c_master_reg|fifo_rx_data[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~52_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[6][4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[6][1]~q\);

-- Location: LCCOMB_X62_Y64_N24
\c_i2c_master_reg|fifo_rx_data~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~57_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[6][1]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(1),
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_rx_data[6][1]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~57_combout\);

-- Location: FF_X62_Y64_N25
\c_i2c_master_reg|fifo_rx_data[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~57_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[5][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[5][1]~q\);

-- Location: LCCOMB_X61_Y64_N12
\c_i2c_master_reg|fifo_rx_data~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~60_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[5][1]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(1),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[5][1]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~60_combout\);

-- Location: FF_X61_Y64_N13
\c_i2c_master_reg|fifo_rx_data[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~60_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[4][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[4][1]~q\);

-- Location: LCCOMB_X65_Y64_N2
\c_i2c_master_reg|fifo_rx_data~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~65_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[4][1]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_rx_data[4][1]~q\,
	datac => \c_i2c_master|RD_BYTE\(1),
	combout => \c_i2c_master_reg|fifo_rx_data~65_combout\);

-- Location: FF_X65_Y64_N3
\c_i2c_master_reg|fifo_rx_data[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~65_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[3][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[3][1]~q\);

-- Location: LCCOMB_X65_Y64_N20
\c_i2c_master_reg|fifo_rx_data~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~54_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[3][1]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[3][1]~q\,
	datab => \c_i2c_master|RD_BYTE\(1),
	datac => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~54_combout\);

-- Location: FF_X65_Y64_N21
\c_i2c_master_reg|fifo_rx_data[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~54_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[2][2]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[2][1]~q\);

-- Location: LCCOMB_X62_Y64_N14
\c_i2c_master_reg|fifo_rx_data~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~58_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[2][1]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(1),
	datab => \c_i2c_master_reg|fifo_rx_data[2][1]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~58_combout\);

-- Location: FF_X62_Y64_N15
\c_i2c_master_reg|fifo_rx_data[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~58_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[1][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[1][1]~q\);

-- Location: LCCOMB_X61_Y65_N4
\c_i2c_master_reg|fifo_rx_data~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~12_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[1][1]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(1),
	datab => \c_i2c_master_reg|fifo_rx_data[1][1]~q\,
	datac => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~12_combout\);

-- Location: FF_X61_Y65_N5
\c_i2c_master_reg|fifo_rx_data[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~12_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[0][1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[0][1]~q\);

-- Location: LCCOMB_X54_Y64_N14
\c_i2c_master_reg|errors_tot_int[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|errors_tot_int[1]~8_combout\ = (\c_i2c_master_reg|errors_tot_int\(1) & (!\c_i2c_master_reg|errors_tot_int[0]~5\)) # (!\c_i2c_master_reg|errors_tot_int\(1) & ((\c_i2c_master_reg|errors_tot_int[0]~5\) # (GND)))
-- \c_i2c_master_reg|errors_tot_int[1]~9\ = CARRY((!\c_i2c_master_reg|errors_tot_int[0]~5\) # (!\c_i2c_master_reg|errors_tot_int\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|errors_tot_int\(1),
	datad => VCC,
	cin => \c_i2c_master_reg|errors_tot_int[0]~5\,
	combout => \c_i2c_master_reg|errors_tot_int[1]~8_combout\,
	cout => \c_i2c_master_reg|errors_tot_int[1]~9\);

-- Location: FF_X54_Y64_N15
\c_i2c_master_reg|errors_tot_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|errors_tot_int[1]~8_combout\,
	sclr => \chipselect~input_o\,
	ena => \c_i2c_master_reg|errors_tot_int[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_tot_int\(1));

-- Location: FF_X61_Y66_N13
\c_i2c_master_reg|errors_tot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|errors_tot_int\(1),
	sload => VCC,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_tot\(1));

-- Location: LCCOMB_X61_Y66_N12
\c_i2c_master_reg|Selector546~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector546~1_combout\ = (\c_i2c_master_reg|fifo_rx_data[0][1]~q\ & ((\c_i2c_master_reg|MODE.mRX_DATA~q\) # ((\c_i2c_master_reg|MODE.mSTATUS~q\ & \c_i2c_master_reg|errors_tot\(1))))) # (!\c_i2c_master_reg|fifo_rx_data[0][1]~q\ & 
-- (\c_i2c_master_reg|MODE.mSTATUS~q\ & (\c_i2c_master_reg|errors_tot\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[0][1]~q\,
	datab => \c_i2c_master_reg|MODE.mSTATUS~q\,
	datac => \c_i2c_master_reg|errors_tot\(1),
	datad => \c_i2c_master_reg|MODE.mRX_DATA~q\,
	combout => \c_i2c_master_reg|Selector546~1_combout\);

-- Location: LCCOMB_X58_Y66_N14
\c_i2c_master_reg|fifo_rx_data_amnt[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_amnt[1]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data_amnt_int\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_rx_data_amnt_int\(1),
	combout => \c_i2c_master_reg|fifo_rx_data_amnt[1]~feeder_combout\);

-- Location: FF_X58_Y66_N15
\c_i2c_master_reg|fifo_rx_data_amnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data_amnt[1]~feeder_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_amnt\(1));

-- Location: FF_X58_Y66_N29
\c_i2c_master_reg|fifo_tfr_cmd_amnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	sload => VCC,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_amnt\(1));

-- Location: LCCOMB_X58_Y66_N28
\c_i2c_master_reg|Selector546~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector546~0_combout\ = (\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & ((\c_i2c_master_reg|fifo_rx_data_amnt\(1)) # ((\c_i2c_master_reg|fifo_tfr_cmd_amnt\(1) & !\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\)))) # 
-- (!\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & (((\c_i2c_master_reg|fifo_tfr_cmd_amnt\(1) & !\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt\(1),
	datad => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	combout => \c_i2c_master_reg|Selector546~0_combout\);

-- Location: LCCOMB_X58_Y66_N18
\c_i2c_master_reg|Selector546~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector546~2_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Add4~1_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[10][1]~q\)) # 
-- (!\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[14][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[10][1]~q\,
	datab => \c_i2c_master_reg|Add4~2_combout\,
	datac => \c_i2c_master_reg|Add4~1_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[14][1]~q\,
	combout => \c_i2c_master_reg|Selector546~2_combout\);

-- Location: LCCOMB_X58_Y66_N12
\c_i2c_master_reg|Selector546~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector546~3_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector546~2_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[2][1]~q\)) # (!\c_i2c_master_reg|Selector546~2_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[6][1]~q\))))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Selector546~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[2][1]~q\,
	datab => \c_i2c_master_reg|Add4~2_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[6][1]~q\,
	datad => \c_i2c_master_reg|Selector546~2_combout\,
	combout => \c_i2c_master_reg|Selector546~3_combout\);

-- Location: LCCOMB_X58_Y69_N24
\c_i2c_master_reg|Selector546~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector546~9_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Add4~1_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[8][1]~q\)) # 
-- (!\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[12][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[8][1]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[12][1]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Add4~1_combout\,
	combout => \c_i2c_master_reg|Selector546~9_combout\);

-- Location: LCCOMB_X58_Y69_N18
\c_i2c_master_reg|Selector546~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector546~10_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector546~9_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[0][1]~q\))) # (!\c_i2c_master_reg|Selector546~9_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[4][1]~q\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Selector546~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[0][1]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Selector546~9_combout\,
	combout => \c_i2c_master_reg|Selector546~10_combout\);

-- Location: LCCOMB_X58_Y65_N10
\c_i2c_master_reg|Selector546~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector546~4_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[11][1]~q\))) # 
-- (!\c_i2c_master_reg|Add4~1_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[15][1]~q\,
	datab => \c_i2c_master_reg|Add4~2_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[11][1]~q\,
	datad => \c_i2c_master_reg|Add4~1_combout\,
	combout => \c_i2c_master_reg|Selector546~4_combout\);

-- Location: LCCOMB_X58_Y65_N4
\c_i2c_master_reg|Selector546~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector546~5_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector546~4_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[3][1]~q\)) # (!\c_i2c_master_reg|Selector546~4_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[7][1]~q\))))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Selector546~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[3][1]~q\,
	datab => \c_i2c_master_reg|Add4~2_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[7][1]~q\,
	datad => \c_i2c_master_reg|Selector546~4_combout\,
	combout => \c_i2c_master_reg|Selector546~5_combout\);

-- Location: LCCOMB_X58_Y65_N18
\c_i2c_master_reg|Selector546~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector546~6_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Add4~1_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[9][1]~q\)) # 
-- (!\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[13][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[9][1]~q\,
	datab => \c_i2c_master_reg|Add4~2_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[13][1]~q\,
	datad => \c_i2c_master_reg|Add4~1_combout\,
	combout => \c_i2c_master_reg|Selector546~6_combout\);

-- Location: LCCOMB_X58_Y65_N24
\c_i2c_master_reg|Selector546~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector546~7_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector546~6_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[1][1]~q\)) # (!\c_i2c_master_reg|Selector546~6_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[5][1]~q\))))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Selector546~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[1][1]~q\,
	datab => \c_i2c_master_reg|Add4~2_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[5][1]~q\,
	datad => \c_i2c_master_reg|Selector546~6_combout\,
	combout => \c_i2c_master_reg|Selector546~7_combout\);

-- Location: LCCOMB_X58_Y65_N6
\c_i2c_master_reg|Selector546~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector546~8_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & ((\c_i2c_master_reg|Selector546~7_combout\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0)) # ((\c_i2c_master_reg|Selector546~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datac => \c_i2c_master_reg|Selector546~5_combout\,
	datad => \c_i2c_master_reg|Selector546~7_combout\,
	combout => \c_i2c_master_reg|Selector546~8_combout\);

-- Location: LCCOMB_X58_Y66_N10
\c_i2c_master_reg|Selector546~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector546~11_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & ((\c_i2c_master_reg|Selector546~8_combout\ & ((\c_i2c_master_reg|Selector546~10_combout\))) # (!\c_i2c_master_reg|Selector546~8_combout\ & 
-- (\c_i2c_master_reg|Selector546~3_combout\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (((\c_i2c_master_reg|Selector546~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector546~3_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datac => \c_i2c_master_reg|Selector546~10_combout\,
	datad => \c_i2c_master_reg|Selector546~8_combout\,
	combout => \c_i2c_master_reg|Selector546~11_combout\);

-- Location: LCCOMB_X58_Y66_N24
\c_i2c_master_reg|Selector546~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector546~12_combout\ = (\c_i2c_master_reg|MODE.mCTRL~q\) # ((\c_i2c_master_reg|MODE.mTFR_CMD~q\ & \c_i2c_master_reg|Selector546~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|MODE.mCTRL~q\,
	datad => \c_i2c_master_reg|Selector546~11_combout\,
	combout => \c_i2c_master_reg|Selector546~12_combout\);

-- Location: LCCOMB_X58_Y66_N8
\c_i2c_master_reg|Selector546~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector546~13_combout\ = (\c_i2c_master_reg|Selector546~1_combout\) # ((\c_i2c_master_reg|Selector546~0_combout\) # (\c_i2c_master_reg|Selector546~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector546~1_combout\,
	datab => \c_i2c_master_reg|Selector546~0_combout\,
	datad => \c_i2c_master_reg|Selector546~12_combout\,
	combout => \c_i2c_master_reg|Selector546~13_combout\);

-- Location: FF_X58_Y66_N9
\c_i2c_master_reg|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector546~13_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(1));

-- Location: LCCOMB_X54_Y64_N16
\c_i2c_master_reg|errors_tot_int[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|errors_tot_int[2]~10_combout\ = (\c_i2c_master_reg|errors_tot_int\(2) & (\c_i2c_master_reg|errors_tot_int[1]~9\ $ (GND))) # (!\c_i2c_master_reg|errors_tot_int\(2) & (!\c_i2c_master_reg|errors_tot_int[1]~9\ & VCC))
-- \c_i2c_master_reg|errors_tot_int[2]~11\ = CARRY((\c_i2c_master_reg|errors_tot_int\(2) & !\c_i2c_master_reg|errors_tot_int[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|errors_tot_int\(2),
	datad => VCC,
	cin => \c_i2c_master_reg|errors_tot_int[1]~9\,
	combout => \c_i2c_master_reg|errors_tot_int[2]~10_combout\,
	cout => \c_i2c_master_reg|errors_tot_int[2]~11\);

-- Location: FF_X54_Y64_N17
\c_i2c_master_reg|errors_tot_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|errors_tot_int[2]~10_combout\,
	sclr => \chipselect~input_o\,
	ena => \c_i2c_master_reg|errors_tot_int[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_tot_int\(2));

-- Location: FF_X56_Y64_N3
\c_i2c_master_reg|errors_tot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|errors_tot_int\(2),
	sload => VCC,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_tot\(2));

-- Location: LCCOMB_X56_Y64_N2
\c_i2c_master_reg|Selector545~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector545~1_combout\ = (\c_i2c_master_reg|BAUD_RATE\(2) & (\c_i2c_master_reg|MODE.mSTATUS~q\ & (\c_i2c_master_reg|errors_tot\(2)))) # (!\c_i2c_master_reg|BAUD_RATE\(2) & ((\c_i2c_master_reg|MODE.mCTRL~q\) # 
-- ((\c_i2c_master_reg|MODE.mSTATUS~q\ & \c_i2c_master_reg|errors_tot\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|BAUD_RATE\(2),
	datab => \c_i2c_master_reg|MODE.mSTATUS~q\,
	datac => \c_i2c_master_reg|errors_tot\(2),
	datad => \c_i2c_master_reg|MODE.mCTRL~q\,
	combout => \c_i2c_master_reg|Selector545~1_combout\);

-- Location: LCCOMB_X60_Y64_N16
\c_i2c_master_reg|fifo_rx_data_amnt[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_amnt[2]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data_amnt_int\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(2),
	combout => \c_i2c_master_reg|fifo_rx_data_amnt[2]~feeder_combout\);

-- Location: FF_X60_Y64_N17
\c_i2c_master_reg|fifo_rx_data_amnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data_amnt[2]~feeder_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_amnt\(2));

-- Location: FF_X60_Y64_N23
\c_i2c_master_reg|fifo_tfr_cmd_amnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	sload => VCC,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_amnt\(2));

-- Location: LCCOMB_X60_Y64_N22
\c_i2c_master_reg|Selector545~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector545~0_combout\ = (\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & ((\c_i2c_master_reg|fifo_rx_data_amnt\(2)) # ((\c_i2c_master_reg|fifo_tfr_cmd_amnt\(2) & !\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\)))) # 
-- (!\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & (((\c_i2c_master_reg|fifo_tfr_cmd_amnt\(2) & !\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt\(2),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt\(2),
	datad => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	combout => \c_i2c_master_reg|Selector545~0_combout\);

-- Location: LCCOMB_X56_Y64_N12
\c_i2c_master|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Decoder0~4_combout\ = (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\ & (\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ & \c_i2c_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\,
	datab => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\,
	datac => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\,
	datad => \c_i2c_master|Decoder0~1_combout\,
	combout => \c_i2c_master|Decoder0~4_combout\);

-- Location: LCCOMB_X57_Y63_N28
\c_i2c_master|r_byte[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|r_byte[2]~3_combout\ = (\c_i2c_master|Decoder0~4_combout\ & (\c_i2c_master|c_dff_synk|dff2~q\)) # (!\c_i2c_master|Decoder0~4_combout\ & ((\c_i2c_master|r_byte\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|c_dff_synk|dff2~q\,
	datac => \c_i2c_master|r_byte\(2),
	datad => \c_i2c_master|Decoder0~4_combout\,
	combout => \c_i2c_master|r_byte[2]~3_combout\);

-- Location: FF_X57_Y63_N29
\c_i2c_master|r_byte[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|r_byte[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|r_byte\(2));

-- Location: LCCOMB_X57_Y63_N22
\c_i2c_master|RD_BYTE[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|RD_BYTE[2]~feeder_combout\ = \c_i2c_master|r_byte\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master|r_byte\(2),
	combout => \c_i2c_master|RD_BYTE[2]~feeder_combout\);

-- Location: FF_X57_Y63_N23
\c_i2c_master|RD_BYTE[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|RD_BYTE[2]~feeder_combout\,
	ena => \c_i2c_master|RD_BYTE[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|RD_BYTE\(2));

-- Location: LCCOMB_X61_Y63_N6
\c_i2c_master_reg|fifo_rx_data~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~81_combout\ = (!\RST~input_o\ & (\c_i2c_master|RD_BYTE\(2) & !\chipselect~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RST~input_o\,
	datac => \c_i2c_master|RD_BYTE\(2),
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~81_combout\);

-- Location: FF_X61_Y63_N7
\c_i2c_master_reg|fifo_rx_data[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~81_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[15][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[15][2]~q\);

-- Location: LCCOMB_X61_Y63_N12
\c_i2c_master_reg|fifo_rx_data~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~78_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[15][2]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[15][2]~q\,
	datac => \c_i2c_master|RD_BYTE\(2),
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~78_combout\);

-- Location: FF_X61_Y63_N13
\c_i2c_master_reg|fifo_rx_data[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~78_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[14][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[14][2]~q\);

-- Location: LCCOMB_X61_Y62_N0
\c_i2c_master_reg|fifo_rx_data~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~79_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[14][2]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(2),
	datac => \c_i2c_master_reg|fifo_rx_data[14][2]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~79_combout\);

-- Location: FF_X61_Y62_N1
\c_i2c_master_reg|fifo_rx_data[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~79_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[13][1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[13][2]~q\);

-- Location: LCCOMB_X61_Y62_N10
\c_i2c_master_reg|fifo_rx_data~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~80_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[13][2]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(2),
	datab => \c_i2c_master_reg|fifo_rx_data[13][2]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~80_combout\);

-- Location: FF_X61_Y62_N11
\c_i2c_master_reg|fifo_rx_data[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~80_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[12][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[12][2]~q\);

-- Location: LCCOMB_X63_Y63_N0
\c_i2c_master_reg|fifo_rx_data~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~74_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[12][2]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(2),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[12][2]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~74_combout\);

-- Location: FF_X63_Y63_N1
\c_i2c_master_reg|fifo_rx_data[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~74_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[11][1]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[11][2]~q\);

-- Location: LCCOMB_X63_Y63_N12
\c_i2c_master_reg|fifo_rx_data~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~72_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[11][2]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(2),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[11][2]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~72_combout\);

-- Location: LCCOMB_X65_Y63_N22
\c_i2c_master_reg|fifo_rx_data[10][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[10][2]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_rx_data~72_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[10][2]~feeder_combout\);

-- Location: FF_X65_Y63_N23
\c_i2c_master_reg|fifo_rx_data[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data[10][2]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[10][2]~q\);

-- Location: LCCOMB_X63_Y64_N4
\c_i2c_master_reg|fifo_rx_data~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~71_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[10][2]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(2),
	datad => \c_i2c_master_reg|fifo_rx_data[10][2]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~71_combout\);

-- Location: FF_X63_Y64_N5
\c_i2c_master_reg|fifo_rx_data[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~71_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[9][2]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[9][2]~q\);

-- Location: LCCOMB_X63_Y64_N14
\c_i2c_master_reg|fifo_rx_data~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~73_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[9][2]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_rx_data[9][2]~q\,
	datac => \c_i2c_master|RD_BYTE\(2),
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~73_combout\);

-- Location: FF_X63_Y64_N15
\c_i2c_master_reg|fifo_rx_data[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~73_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[8][2]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[8][2]~q\);

-- Location: LCCOMB_X62_Y63_N30
\c_i2c_master_reg|fifo_rx_data~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~70_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[8][2]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(2),
	datad => \c_i2c_master_reg|fifo_rx_data[8][2]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~70_combout\);

-- Location: LCCOMB_X59_Y63_N0
\c_i2c_master_reg|fifo_rx_data[7][2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[7][2]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|fifo_rx_data~70_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[7][2]~feeder_combout\);

-- Location: FF_X59_Y63_N1
\c_i2c_master_reg|fifo_rx_data[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data[7][2]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[7][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[7][2]~q\);

-- Location: LCCOMB_X62_Y63_N2
\c_i2c_master_reg|fifo_rx_data~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~67_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[7][2]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(2),
	datad => \c_i2c_master_reg|fifo_rx_data[7][2]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~67_combout\);

-- Location: FF_X62_Y63_N3
\c_i2c_master_reg|fifo_rx_data[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~67_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[6][4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[6][2]~q\);

-- Location: LCCOMB_X61_Y64_N10
\c_i2c_master_reg|fifo_rx_data~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~68_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[6][2]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(2),
	datab => \c_i2c_master_reg|fifo_rx_data[6][2]~q\,
	datac => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~68_combout\);

-- Location: FF_X61_Y64_N11
\c_i2c_master_reg|fifo_rx_data[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~68_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[5][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[5][2]~q\);

-- Location: LCCOMB_X61_Y64_N8
\c_i2c_master_reg|fifo_rx_data~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~69_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[5][2]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(2),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[5][2]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~69_combout\);

-- Location: FF_X61_Y64_N9
\c_i2c_master_reg|fifo_rx_data[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~69_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[4][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[4][2]~q\);

-- Location: LCCOMB_X65_Y64_N22
\c_i2c_master_reg|fifo_rx_data~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~77_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[4][2]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(2),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[4][2]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~77_combout\);

-- Location: FF_X65_Y64_N23
\c_i2c_master_reg|fifo_rx_data[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~77_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[3][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[3][2]~q\);

-- Location: LCCOMB_X65_Y64_N16
\c_i2c_master_reg|fifo_rx_data~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~76_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[3][2]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master|RD_BYTE\(2),
	datac => \c_i2c_master_reg|fifo_rx_data[3][2]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~76_combout\);

-- Location: FF_X65_Y64_N17
\c_i2c_master_reg|fifo_rx_data[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~76_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[2][2]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[2][2]~q\);

-- Location: LCCOMB_X61_Y65_N8
\c_i2c_master_reg|fifo_rx_data~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~75_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[2][2]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master|RD_BYTE\(2),
	datad => \c_i2c_master_reg|fifo_rx_data[2][2]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~75_combout\);

-- Location: FF_X61_Y65_N9
\c_i2c_master_reg|fifo_rx_data[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~75_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[1][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[1][2]~q\);

-- Location: LCCOMB_X61_Y65_N10
\c_i2c_master_reg|fifo_rx_data~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~13_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[1][2]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_rx_data[1][2]~q\,
	datac => \c_i2c_master|RD_BYTE\(2),
	combout => \c_i2c_master_reg|fifo_rx_data~13_combout\);

-- Location: FF_X61_Y65_N11
\c_i2c_master_reg|fifo_rx_data[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~13_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[0][1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[0][2]~q\);

-- Location: LCCOMB_X61_Y70_N14
\c_i2c_master_reg|Selector545~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector545~9_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Add4~0_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Add4~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[8][2]~q\)) # 
-- (!\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[10][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[8][2]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Add4~0_combout\,
	combout => \c_i2c_master_reg|Selector545~9_combout\);

-- Location: LCCOMB_X61_Y70_N20
\c_i2c_master_reg|Selector545~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector545~10_combout\ = (\c_i2c_master_reg|Selector545~9_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[0][2]~q\) # ((!\c_i2c_master_reg|Add4~2_combout\)))) # (!\c_i2c_master_reg|Selector545~9_combout\ & 
-- (((\c_i2c_master_reg|fifo_tfr_cmd[2][2]~q\ & \c_i2c_master_reg|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[0][2]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[2][2]~q\,
	datac => \c_i2c_master_reg|Selector545~9_combout\,
	datad => \c_i2c_master_reg|Add4~2_combout\,
	combout => \c_i2c_master_reg|Selector545~10_combout\);

-- Location: LCCOMB_X61_Y70_N10
\c_i2c_master_reg|Selector545~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector545~2_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[6][2]~q\) # (\c_i2c_master_reg|Add4~0_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][2]~q\ & 
-- ((!\c_i2c_master_reg|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[14][2]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[6][2]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Add4~0_combout\,
	combout => \c_i2c_master_reg|Selector545~2_combout\);

-- Location: LCCOMB_X61_Y70_N8
\c_i2c_master_reg|Selector545~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector545~3_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Selector545~2_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[4][2]~q\))) # (!\c_i2c_master_reg|Selector545~2_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[12][2]~q\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Selector545~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[12][2]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[4][2]~q\,
	datad => \c_i2c_master_reg|Selector545~2_combout\,
	combout => \c_i2c_master_reg|Selector545~3_combout\);

-- Location: LCCOMB_X61_Y70_N6
\c_i2c_master_reg|Selector545~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector545~4_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Add4~0_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[9][2]~q\))) # 
-- (!\c_i2c_master_reg|Add4~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[11][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[11][2]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Add4~0_combout\,
	combout => \c_i2c_master_reg|Selector545~4_combout\);

-- Location: LCCOMB_X61_Y70_N4
\c_i2c_master_reg|Selector545~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector545~5_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector545~4_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[1][2]~q\)) # (!\c_i2c_master_reg|Selector545~4_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[3][2]~q\))))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Selector545~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[1][2]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[3][2]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Selector545~4_combout\,
	combout => \c_i2c_master_reg|Selector545~5_combout\);

-- Location: LCCOMB_X61_Y70_N12
\c_i2c_master_reg|Selector545~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector545~6_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Add4~2_combout\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Add4~2_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[7][2]~q\)) # 
-- (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[15][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[7][2]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[15][2]~q\,
	datac => \c_i2c_master_reg|Add4~0_combout\,
	datad => \c_i2c_master_reg|Add4~2_combout\,
	combout => \c_i2c_master_reg|Selector545~6_combout\);

-- Location: LCCOMB_X61_Y70_N18
\c_i2c_master_reg|Selector545~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector545~7_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Selector545~6_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[5][2]~q\)) # (!\c_i2c_master_reg|Selector545~6_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[13][2]~q\))))) # (!\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Selector545~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[5][2]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[13][2]~q\,
	datac => \c_i2c_master_reg|Add4~0_combout\,
	datad => \c_i2c_master_reg|Selector545~6_combout\,
	combout => \c_i2c_master_reg|Selector545~7_combout\);

-- Location: LCCOMB_X61_Y70_N0
\c_i2c_master_reg|Selector545~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector545~8_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (\c_i2c_master_reg|Add4~1_combout\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & ((\c_i2c_master_reg|Add4~1_combout\ & 
-- (\c_i2c_master_reg|Selector545~5_combout\)) # (!\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Selector545~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datab => \c_i2c_master_reg|Add4~1_combout\,
	datac => \c_i2c_master_reg|Selector545~5_combout\,
	datad => \c_i2c_master_reg|Selector545~7_combout\,
	combout => \c_i2c_master_reg|Selector545~8_combout\);

-- Location: LCCOMB_X61_Y70_N2
\c_i2c_master_reg|Selector545~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector545~11_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & ((\c_i2c_master_reg|Selector545~8_combout\ & (\c_i2c_master_reg|Selector545~10_combout\)) # (!\c_i2c_master_reg|Selector545~8_combout\ & 
-- ((\c_i2c_master_reg|Selector545~3_combout\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (((\c_i2c_master_reg|Selector545~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datab => \c_i2c_master_reg|Selector545~10_combout\,
	datac => \c_i2c_master_reg|Selector545~3_combout\,
	datad => \c_i2c_master_reg|Selector545~8_combout\,
	combout => \c_i2c_master_reg|Selector545~11_combout\);

-- Location: LCCOMB_X61_Y70_N16
\c_i2c_master_reg|Selector545~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector545~12_combout\ = (\c_i2c_master_reg|MODE.mRX_DATA~q\ & ((\c_i2c_master_reg|fifo_rx_data[0][2]~q\) # ((\c_i2c_master_reg|MODE.mTFR_CMD~q\ & \c_i2c_master_reg|Selector545~11_combout\)))) # (!\c_i2c_master_reg|MODE.mRX_DATA~q\ & 
-- (((\c_i2c_master_reg|MODE.mTFR_CMD~q\ & \c_i2c_master_reg|Selector545~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mRX_DATA~q\,
	datab => \c_i2c_master_reg|fifo_rx_data[0][2]~q\,
	datac => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datad => \c_i2c_master_reg|Selector545~11_combout\,
	combout => \c_i2c_master_reg|Selector545~12_combout\);

-- Location: LCCOMB_X61_Y70_N28
\c_i2c_master_reg|Selector545~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector545~13_combout\ = (\c_i2c_master_reg|Selector545~1_combout\) # ((\c_i2c_master_reg|Selector545~0_combout\) # (\c_i2c_master_reg|Selector545~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector545~1_combout\,
	datac => \c_i2c_master_reg|Selector545~0_combout\,
	datad => \c_i2c_master_reg|Selector545~12_combout\,
	combout => \c_i2c_master_reg|Selector545~13_combout\);

-- Location: FF_X61_Y70_N29
\c_i2c_master_reg|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector545~13_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(2));

-- Location: LCCOMB_X56_Y64_N14
\c_i2c_master|Decoder0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Decoder0~5_combout\ = (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\ & (\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & (\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ & \c_i2c_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\,
	datab => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\,
	datac => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\,
	datad => \c_i2c_master|Decoder0~1_combout\,
	combout => \c_i2c_master|Decoder0~5_combout\);

-- Location: LCCOMB_X57_Y63_N30
\c_i2c_master|r_byte[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|r_byte[3]~4_combout\ = (\c_i2c_master|Decoder0~5_combout\ & (\c_i2c_master|c_dff_synk|dff2~q\)) # (!\c_i2c_master|Decoder0~5_combout\ & ((\c_i2c_master|r_byte\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|c_dff_synk|dff2~q\,
	datac => \c_i2c_master|r_byte\(3),
	datad => \c_i2c_master|Decoder0~5_combout\,
	combout => \c_i2c_master|r_byte[3]~4_combout\);

-- Location: FF_X57_Y63_N31
\c_i2c_master|r_byte[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|r_byte[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|r_byte\(3));

-- Location: LCCOMB_X57_Y63_N20
\c_i2c_master|RD_BYTE[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|RD_BYTE[3]~feeder_combout\ = \c_i2c_master|r_byte\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master|r_byte\(3),
	combout => \c_i2c_master|RD_BYTE[3]~feeder_combout\);

-- Location: FF_X57_Y63_N21
\c_i2c_master|RD_BYTE[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|RD_BYTE[3]~feeder_combout\,
	ena => \c_i2c_master|RD_BYTE[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|RD_BYTE\(3));

-- Location: LCCOMB_X61_Y63_N20
\c_i2c_master_reg|fifo_rx_data~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~96_combout\ = (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(3) & !\RST~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(3),
	datad => \RST~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~96_combout\);

-- Location: FF_X61_Y63_N21
\c_i2c_master_reg|fifo_rx_data[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~96_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[15][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[15][3]~q\);

-- Location: LCCOMB_X61_Y63_N2
\c_i2c_master_reg|fifo_rx_data~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~89_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[15][3]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_rx_data[15][3]~q\,
	datac => \c_i2c_master|RD_BYTE\(3),
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~89_combout\);

-- Location: FF_X61_Y63_N3
\c_i2c_master_reg|fifo_rx_data[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~89_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[14][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[14][3]~q\);

-- Location: LCCOMB_X61_Y62_N24
\c_i2c_master_reg|fifo_rx_data~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~85_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[14][3]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(3),
	datac => \c_i2c_master_reg|fifo_rx_data[14][3]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~85_combout\);

-- Location: FF_X61_Y62_N25
\c_i2c_master_reg|fifo_rx_data[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~85_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[13][1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[13][3]~q\);

-- Location: LCCOMB_X61_Y62_N22
\c_i2c_master_reg|fifo_rx_data~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~92_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[13][3]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master|RD_BYTE\(3),
	datad => \c_i2c_master_reg|fifo_rx_data[13][3]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~92_combout\);

-- Location: FF_X61_Y62_N23
\c_i2c_master_reg|fifo_rx_data[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~92_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[12][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[12][3]~q\);

-- Location: LCCOMB_X63_Y63_N6
\c_i2c_master_reg|fifo_rx_data~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~94_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[12][3]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[12][3]~q\,
	datab => \c_i2c_master|RD_BYTE\(3),
	datac => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~94_combout\);

-- Location: FF_X63_Y63_N7
\c_i2c_master_reg|fifo_rx_data[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~94_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[11][1]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[11][3]~q\);

-- Location: LCCOMB_X63_Y63_N26
\c_i2c_master_reg|fifo_rx_data~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~86_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[11][3]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(3),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[11][3]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~86_combout\);

-- Location: LCCOMB_X65_Y63_N16
\c_i2c_master_reg|fifo_rx_data[10][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[10][3]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data~86_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_rx_data~86_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[10][3]~feeder_combout\);

-- Location: FF_X65_Y63_N17
\c_i2c_master_reg|fifo_rx_data[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data[10][3]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[10][3]~q\);

-- Location: LCCOMB_X63_Y64_N20
\c_i2c_master_reg|fifo_rx_data~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~83_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[10][3]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(3),
	datad => \c_i2c_master_reg|fifo_rx_data[10][3]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~83_combout\);

-- Location: FF_X63_Y64_N21
\c_i2c_master_reg|fifo_rx_data[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~83_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[9][2]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[9][3]~q\);

-- Location: LCCOMB_X63_Y64_N2
\c_i2c_master_reg|fifo_rx_data~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~90_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[9][3]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(3),
	datad => \c_i2c_master_reg|fifo_rx_data[9][3]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~90_combout\);

-- Location: FF_X63_Y64_N3
\c_i2c_master_reg|fifo_rx_data[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~90_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[8][2]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[8][3]~q\);

-- Location: LCCOMB_X62_Y63_N20
\c_i2c_master_reg|fifo_rx_data~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~93_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[8][3]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(3),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[8][3]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~93_combout\);

-- Location: LCCOMB_X59_Y63_N26
\c_i2c_master_reg|fifo_rx_data[7][3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[7][3]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data~93_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_rx_data~93_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[7][3]~feeder_combout\);

-- Location: FF_X59_Y63_N27
\c_i2c_master_reg|fifo_rx_data[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data[7][3]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[7][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[7][3]~q\);

-- Location: LCCOMB_X62_Y63_N0
\c_i2c_master_reg|fifo_rx_data~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~87_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[7][3]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(3),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[7][3]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~87_combout\);

-- Location: FF_X62_Y63_N1
\c_i2c_master_reg|fifo_rx_data[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~87_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[6][4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[6][3]~q\);

-- Location: LCCOMB_X62_Y64_N0
\c_i2c_master_reg|fifo_rx_data~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~82_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[6][3]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(3),
	datad => \c_i2c_master_reg|fifo_rx_data[6][3]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~82_combout\);

-- Location: FF_X62_Y64_N1
\c_i2c_master_reg|fifo_rx_data[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~82_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[5][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[5][3]~q\);

-- Location: LCCOMB_X61_Y64_N6
\c_i2c_master_reg|fifo_rx_data~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~91_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[5][3]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(3),
	datab => \c_i2c_master_reg|fifo_rx_data[5][3]~q\,
	datac => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~91_combout\);

-- Location: FF_X61_Y64_N7
\c_i2c_master_reg|fifo_rx_data[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~91_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[4][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[4][3]~q\);

-- Location: LCCOMB_X65_Y64_N10
\c_i2c_master_reg|fifo_rx_data~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~95_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[4][3]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(3),
	datad => \c_i2c_master_reg|fifo_rx_data[4][3]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~95_combout\);

-- Location: FF_X65_Y64_N11
\c_i2c_master_reg|fifo_rx_data[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~95_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[3][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[3][3]~q\);

-- Location: LCCOMB_X65_Y64_N28
\c_i2c_master_reg|fifo_rx_data~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~88_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[3][3]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(3),
	datad => \c_i2c_master_reg|fifo_rx_data[3][3]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~88_combout\);

-- Location: FF_X65_Y64_N29
\c_i2c_master_reg|fifo_rx_data[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~88_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[2][2]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[2][3]~q\);

-- Location: LCCOMB_X62_Y64_N6
\c_i2c_master_reg|fifo_rx_data~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~84_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[2][3]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[2][3]~q\,
	datac => \c_i2c_master|RD_BYTE\(3),
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~84_combout\);

-- Location: FF_X62_Y64_N7
\c_i2c_master_reg|fifo_rx_data[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~84_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[1][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[1][3]~q\);

-- Location: LCCOMB_X61_Y65_N28
\c_i2c_master_reg|fifo_rx_data~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~14_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[1][3]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_rx_data[1][3]~q\,
	datac => \c_i2c_master|RD_BYTE\(3),
	combout => \c_i2c_master_reg|fifo_rx_data~14_combout\);

-- Location: FF_X61_Y65_N29
\c_i2c_master_reg|fifo_rx_data[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~14_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[0][1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[0][3]~q\);

-- Location: LCCOMB_X54_Y64_N18
\c_i2c_master_reg|errors_tot_int[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|errors_tot_int[3]~12_combout\ = \c_i2c_master_reg|errors_tot_int[2]~11\ $ (\c_i2c_master_reg|errors_tot_int\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|errors_tot_int\(3),
	cin => \c_i2c_master_reg|errors_tot_int[2]~11\,
	combout => \c_i2c_master_reg|errors_tot_int[3]~12_combout\);

-- Location: FF_X54_Y64_N19
\c_i2c_master_reg|errors_tot_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|errors_tot_int[3]~12_combout\,
	sclr => \chipselect~input_o\,
	ena => \c_i2c_master_reg|errors_tot_int[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_tot_int\(3));

-- Location: FF_X56_Y65_N1
\c_i2c_master_reg|errors_tot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|errors_tot_int\(3),
	sload => VCC,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_tot\(3));

-- Location: LCCOMB_X56_Y65_N0
\c_i2c_master_reg|Selector544~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector544~1_combout\ = (\c_i2c_master_reg|MODE.mCTRL~q\ & ((\c_i2c_master_reg|BAUD_RATE\(3)) # ((\c_i2c_master_reg|MODE.mSTATUS~q\ & \c_i2c_master_reg|errors_tot\(3))))) # (!\c_i2c_master_reg|MODE.mCTRL~q\ & 
-- (\c_i2c_master_reg|MODE.mSTATUS~q\ & (\c_i2c_master_reg|errors_tot\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mCTRL~q\,
	datab => \c_i2c_master_reg|MODE.mSTATUS~q\,
	datac => \c_i2c_master_reg|errors_tot\(3),
	datad => \c_i2c_master_reg|BAUD_RATE\(3),
	combout => \c_i2c_master_reg|Selector544~1_combout\);

-- Location: LCCOMB_X60_Y65_N14
\c_i2c_master_reg|Selector544~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector544~2_combout\ = (\c_i2c_master_reg|Selector544~1_combout\) # ((\c_i2c_master_reg|MODE.mRX_DATA~q\ & \c_i2c_master_reg|fifo_rx_data[0][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mRX_DATA~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[0][3]~q\,
	datad => \c_i2c_master_reg|Selector544~1_combout\,
	combout => \c_i2c_master_reg|Selector544~2_combout\);

-- Location: LCCOMB_X60_Y64_N0
\c_i2c_master_reg|fifo_rx_data_amnt[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_amnt[3]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data_amnt_int\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|fifo_rx_data_amnt_int\(3),
	combout => \c_i2c_master_reg|fifo_rx_data_amnt[3]~feeder_combout\);

-- Location: FF_X60_Y64_N1
\c_i2c_master_reg|fifo_rx_data_amnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data_amnt[3]~feeder_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_amnt\(3));

-- Location: FF_X60_Y64_N11
\c_i2c_master_reg|fifo_tfr_cmd_amnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	sload => VCC,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_amnt\(3));

-- Location: LCCOMB_X60_Y64_N10
\c_i2c_master_reg|Selector544~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector544~0_combout\ = (\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & ((\c_i2c_master_reg|fifo_rx_data_amnt\(3)) # ((\c_i2c_master_reg|fifo_tfr_cmd_amnt\(3) & !\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\)))) # 
-- (!\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & (((\c_i2c_master_reg|fifo_tfr_cmd_amnt\(3) & !\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_amnt\(3),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt\(3),
	datad => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	combout => \c_i2c_master_reg|Selector544~0_combout\);

-- Location: LCCOMB_X59_Y68_N14
\c_i2c_master_reg|Selector544~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector544~3_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[12][3]~q\) # (\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][3]~q\ & 
-- ((!\c_i2c_master_reg|Add4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[14][3]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[12][3]~q\,
	datad => \c_i2c_master_reg|Add4~1_combout\,
	combout => \c_i2c_master_reg|Selector544~3_combout\);

-- Location: LCCOMB_X60_Y68_N22
\c_i2c_master_reg|Selector544~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector544~4_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Selector544~3_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[8][3]~q\))) # (!\c_i2c_master_reg|Selector544~3_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[10][3]~q\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Selector544~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[10][3]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[8][3]~q\,
	datac => \c_i2c_master_reg|Add4~1_combout\,
	datad => \c_i2c_master_reg|Selector544~3_combout\,
	combout => \c_i2c_master_reg|Selector544~4_combout\);

-- Location: LCCOMB_X59_Y68_N12
\c_i2c_master_reg|Selector544~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector544~5_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[13][3]~q\) # (\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][3]~q\ & 
-- ((!\c_i2c_master_reg|Add4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[15][3]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~q\,
	datad => \c_i2c_master_reg|Add4~1_combout\,
	combout => \c_i2c_master_reg|Selector544~5_combout\);

-- Location: LCCOMB_X60_Y68_N16
\c_i2c_master_reg|Selector544~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector544~6_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Selector544~5_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[9][3]~q\))) # (!\c_i2c_master_reg|Selector544~5_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[11][3]~q\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Selector544~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[11][3]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[9][3]~q\,
	datac => \c_i2c_master_reg|Add4~1_combout\,
	datad => \c_i2c_master_reg|Selector544~5_combout\,
	combout => \c_i2c_master_reg|Selector544~6_combout\);

-- Location: LCCOMB_X60_Y68_N0
\c_i2c_master_reg|Selector544~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector544~9_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[2][3]~q\) # (\c_i2c_master_reg|Add4~0_combout\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[6][3]~q\ & 
-- ((!\c_i2c_master_reg|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[6][3]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[2][3]~q\,
	datac => \c_i2c_master_reg|Add4~1_combout\,
	datad => \c_i2c_master_reg|Add4~0_combout\,
	combout => \c_i2c_master_reg|Selector544~9_combout\);

-- Location: LCCOMB_X60_Y68_N14
\c_i2c_master_reg|Selector544~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector544~10_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Selector544~9_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[0][3]~q\)) # (!\c_i2c_master_reg|Selector544~9_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[4][3]~q\))))) # (!\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Selector544~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[0][3]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[4][3]~q\,
	datad => \c_i2c_master_reg|Selector544~9_combout\,
	combout => \c_i2c_master_reg|Selector544~10_combout\);

-- Location: LCCOMB_X59_Y68_N6
\c_i2c_master_reg|Selector544~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector544~7_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Add4~0_combout\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[5][3]~q\))) # 
-- (!\c_i2c_master_reg|Add4~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[7][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[7][3]~q\,
	datab => \c_i2c_master_reg|Add4~1_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[5][3]~q\,
	datad => \c_i2c_master_reg|Add4~0_combout\,
	combout => \c_i2c_master_reg|Selector544~7_combout\);

-- Location: LCCOMB_X60_Y68_N2
\c_i2c_master_reg|Selector544~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector544~8_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Selector544~7_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[1][3]~q\)) # (!\c_i2c_master_reg|Selector544~7_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[3][3]~q\))))) # (!\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Selector544~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~1_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[1][3]~q\,
	datac => \c_i2c_master_reg|Selector544~7_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[3][3]~q\,
	combout => \c_i2c_master_reg|Selector544~8_combout\);

-- Location: LCCOMB_X60_Y68_N12
\c_i2c_master_reg|Selector544~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector544~11_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (((\c_i2c_master_reg|Selector544~10_combout\)) # (!\c_i2c_master_reg|Add4~2_combout\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & 
-- (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector544~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datab => \c_i2c_master_reg|Add4~2_combout\,
	datac => \c_i2c_master_reg|Selector544~10_combout\,
	datad => \c_i2c_master_reg|Selector544~8_combout\,
	combout => \c_i2c_master_reg|Selector544~11_combout\);

-- Location: LCCOMB_X60_Y68_N10
\c_i2c_master_reg|Selector544~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector544~12_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Selector544~11_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector544~11_combout\ & 
-- (\c_i2c_master_reg|Selector544~4_combout\)) # (!\c_i2c_master_reg|Selector544~11_combout\ & ((\c_i2c_master_reg|Selector544~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector544~4_combout\,
	datab => \c_i2c_master_reg|Selector544~6_combout\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Selector544~11_combout\,
	combout => \c_i2c_master_reg|Selector544~12_combout\);

-- Location: LCCOMB_X60_Y68_N4
\c_i2c_master_reg|Selector544~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector544~13_combout\ = (\c_i2c_master_reg|Selector544~2_combout\) # ((\c_i2c_master_reg|Selector544~0_combout\) # ((\c_i2c_master_reg|MODE.mTFR_CMD~q\ & \c_i2c_master_reg|Selector544~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector544~2_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|Selector544~0_combout\,
	datad => \c_i2c_master_reg|Selector544~12_combout\,
	combout => \c_i2c_master_reg|Selector544~13_combout\);

-- Location: FF_X60_Y68_N5
\c_i2c_master_reg|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector544~13_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(3));

-- Location: LCCOMB_X61_Y66_N28
\c_i2c_master_reg|fifo_rx_data_index[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_index[0]~0_combout\ = (!\writedata[31]~input_o\ & (!\RST~input_o\ & (\c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\ & \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[31]~input_o\,
	datab => \RST~input_o\,
	datac => \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\,
	datad => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	combout => \c_i2c_master_reg|fifo_rx_data_index[0]~0_combout\);

-- Location: FF_X62_Y67_N17
\c_i2c_master_reg|fifo_rx_data_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \writedata[0]~input_o\,
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_rx_data_index[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_index\(0));

-- Location: LCCOMB_X62_Y67_N26
\c_i2c_master_reg|Selector543~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector543~0_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & (\c_i2c_master_reg|fifo_rx_data_index\(0) & ((\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd_index\(0)) # ((\c_i2c_master_reg|fifo_rx_data_index\(0) & \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index\(0),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index\(0),
	datad => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	combout => \c_i2c_master_reg|Selector543~0_combout\);

-- Location: LCCOMB_X56_Y64_N20
\c_i2c_master|Decoder0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Decoder0~6_combout\ = (\c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\ & (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ & \c_i2c_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\,
	datab => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\,
	datac => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\,
	datad => \c_i2c_master|Decoder0~1_combout\,
	combout => \c_i2c_master|Decoder0~6_combout\);

-- Location: LCCOMB_X57_Y63_N0
\c_i2c_master|r_byte[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|r_byte[4]~5_combout\ = (\c_i2c_master|Decoder0~6_combout\ & (\c_i2c_master|c_dff_synk|dff2~q\)) # (!\c_i2c_master|Decoder0~6_combout\ & ((\c_i2c_master|r_byte\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|c_dff_synk|dff2~q\,
	datac => \c_i2c_master|r_byte\(4),
	datad => \c_i2c_master|Decoder0~6_combout\,
	combout => \c_i2c_master|r_byte[4]~5_combout\);

-- Location: FF_X57_Y63_N1
\c_i2c_master|r_byte[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|r_byte[4]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|r_byte\(4));

-- Location: LCCOMB_X57_Y63_N26
\c_i2c_master|RD_BYTE[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|RD_BYTE[4]~feeder_combout\ = \c_i2c_master|r_byte\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master|r_byte\(4),
	combout => \c_i2c_master|RD_BYTE[4]~feeder_combout\);

-- Location: FF_X57_Y63_N27
\c_i2c_master|RD_BYTE[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|RD_BYTE[4]~feeder_combout\,
	ena => \c_i2c_master|RD_BYTE[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|RD_BYTE\(4));

-- Location: LCCOMB_X61_Y63_N18
\c_i2c_master_reg|fifo_rx_data~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~111_combout\ = (\c_i2c_master|RD_BYTE\(4) & (!\RST~input_o\ & !\chipselect~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(4),
	datab => \RST~input_o\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~111_combout\);

-- Location: FF_X61_Y63_N19
\c_i2c_master_reg|fifo_rx_data[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~111_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[15][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[15][4]~q\);

-- Location: LCCOMB_X61_Y63_N16
\c_i2c_master_reg|fifo_rx_data~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~109_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[15][4]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(4),
	datac => \c_i2c_master_reg|fifo_rx_data[15][4]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~109_combout\);

-- Location: FF_X61_Y63_N17
\c_i2c_master_reg|fifo_rx_data[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~109_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[14][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[14][4]~q\);

-- Location: LCCOMB_X61_Y62_N20
\c_i2c_master_reg|fifo_rx_data~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~108_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[14][4]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_rx_data[14][4]~q\,
	datad => \c_i2c_master|RD_BYTE\(4),
	combout => \c_i2c_master_reg|fifo_rx_data~108_combout\);

-- Location: FF_X61_Y62_N21
\c_i2c_master_reg|fifo_rx_data[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~108_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[13][1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[13][4]~q\);

-- Location: LCCOMB_X61_Y62_N6
\c_i2c_master_reg|fifo_rx_data~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~110_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[13][4]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_rx_data[13][4]~q\,
	datad => \c_i2c_master|RD_BYTE\(4),
	combout => \c_i2c_master_reg|fifo_rx_data~110_combout\);

-- Location: FF_X61_Y62_N7
\c_i2c_master_reg|fifo_rx_data[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~110_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[12][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[12][4]~q\);

-- Location: LCCOMB_X63_Y63_N20
\c_i2c_master_reg|fifo_rx_data~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~100_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[12][4]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(4),
	datab => \c_i2c_master_reg|fifo_rx_data[12][4]~q\,
	datac => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~100_combout\);

-- Location: FF_X63_Y63_N21
\c_i2c_master_reg|fifo_rx_data[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~100_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[11][1]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[11][4]~q\);

-- Location: LCCOMB_X63_Y63_N8
\c_i2c_master_reg|fifo_rx_data~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~97_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[11][4]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(4),
	datad => \c_i2c_master_reg|fifo_rx_data[11][4]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~97_combout\);

-- Location: LCCOMB_X65_Y63_N2
\c_i2c_master_reg|fifo_rx_data[10][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[10][4]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data~97_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_rx_data~97_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[10][4]~feeder_combout\);

-- Location: FF_X65_Y63_N3
\c_i2c_master_reg|fifo_rx_data[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data[10][4]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[10][4]~q\);

-- Location: LCCOMB_X63_Y64_N0
\c_i2c_master_reg|fifo_rx_data~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~98_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[10][4]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(4),
	datac => \c_i2c_master_reg|fifo_rx_data[10][4]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~98_combout\);

-- Location: FF_X63_Y64_N1
\c_i2c_master_reg|fifo_rx_data[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~98_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[9][2]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[9][4]~q\);

-- Location: LCCOMB_X63_Y64_N10
\c_i2c_master_reg|fifo_rx_data~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~99_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[9][4]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_rx_data[9][4]~q\,
	datac => \c_i2c_master|RD_BYTE\(4),
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~99_combout\);

-- Location: FF_X63_Y64_N11
\c_i2c_master_reg|fifo_rx_data[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~99_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[8][2]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[8][4]~q\);

-- Location: LCCOMB_X63_Y63_N10
\c_i2c_master_reg|fifo_rx_data~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~104_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[8][4]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(4),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[8][4]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~104_combout\);

-- Location: LCCOMB_X59_Y63_N12
\c_i2c_master_reg|fifo_rx_data[7][4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[7][4]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data~104_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_rx_data~104_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[7][4]~feeder_combout\);

-- Location: FF_X59_Y63_N13
\c_i2c_master_reg|fifo_rx_data[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data[7][4]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[7][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[7][4]~q\);

-- Location: LCCOMB_X62_Y63_N26
\c_i2c_master_reg|fifo_rx_data~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~102_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[7][4]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[7][4]~q\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master|RD_BYTE\(4),
	combout => \c_i2c_master_reg|fifo_rx_data~102_combout\);

-- Location: FF_X62_Y63_N27
\c_i2c_master_reg|fifo_rx_data[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~102_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[6][4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[6][4]~q\);

-- Location: LCCOMB_X61_Y64_N0
\c_i2c_master_reg|fifo_rx_data~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~101_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[6][4]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[6][4]~q\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master|RD_BYTE\(4),
	combout => \c_i2c_master_reg|fifo_rx_data~101_combout\);

-- Location: FF_X61_Y64_N1
\c_i2c_master_reg|fifo_rx_data[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~101_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[5][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[5][4]~q\);

-- Location: LCCOMB_X61_Y64_N18
\c_i2c_master_reg|fifo_rx_data~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~103_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[5][4]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(4),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[5][4]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~103_combout\);

-- Location: FF_X61_Y64_N19
\c_i2c_master_reg|fifo_rx_data[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~103_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[4][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[4][4]~q\);

-- Location: LCCOMB_X65_Y64_N14
\c_i2c_master_reg|fifo_rx_data~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~107_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[4][4]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(4),
	datad => \c_i2c_master_reg|fifo_rx_data[4][4]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~107_combout\);

-- Location: FF_X65_Y64_N15
\c_i2c_master_reg|fifo_rx_data[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~107_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[3][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[3][4]~q\);

-- Location: LCCOMB_X65_Y64_N4
\c_i2c_master_reg|fifo_rx_data~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~105_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[3][4]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_rx_data[3][4]~q\,
	datac => \c_i2c_master|RD_BYTE\(4),
	combout => \c_i2c_master_reg|fifo_rx_data~105_combout\);

-- Location: FF_X65_Y64_N5
\c_i2c_master_reg|fifo_rx_data[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~105_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[2][2]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[2][4]~q\);

-- Location: LCCOMB_X60_Y63_N26
\c_i2c_master_reg|fifo_rx_data~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~106_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[2][4]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(4),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[2][4]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~106_combout\);

-- Location: FF_X60_Y63_N27
\c_i2c_master_reg|fifo_rx_data[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~106_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[1][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[1][4]~q\);

-- Location: LCCOMB_X60_Y63_N30
\c_i2c_master_reg|fifo_rx_data~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~15_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[1][4]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_rx_data[1][4]~q\,
	datad => \c_i2c_master|RD_BYTE\(4),
	combout => \c_i2c_master_reg|fifo_rx_data~15_combout\);

-- Location: FF_X60_Y63_N31
\c_i2c_master_reg|fifo_rx_data[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~15_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[0][1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[0][4]~q\);

-- Location: LCCOMB_X57_Y65_N10
\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[0]~3_combout\ = (!\chipselect~input_o\ & (!\c_i2c_master_reg|STATE.sIDLE~q\ & (!\RST~input_o\ & \c_i2c_master_reg|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|STATE.sIDLE~q\,
	datac => \RST~input_o\,
	datad => \c_i2c_master_reg|LessThan0~0_combout\,
	combout => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[0]~3_combout\);

-- Location: FF_X56_Y65_N5
\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(0));

-- Location: LCCOMB_X56_Y65_N4
\c_i2c_master_reg|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add7~0_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(0) & VCC)) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(0) $ (VCC)))
-- \c_i2c_master_reg|Add7~1\ = CARRY((!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(0),
	datad => VCC,
	combout => \c_i2c_master_reg|Add7~0_combout\,
	cout => \c_i2c_master_reg|Add7~1\);

-- Location: LCCOMB_X57_Y65_N14
\c_i2c_master_reg|errors_index_int~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|errors_index_int~0_combout\ = (!\chipselect~input_o\ & \c_i2c_master_reg|Add7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master_reg|Add7~0_combout\,
	combout => \c_i2c_master_reg|errors_index_int~0_combout\);

-- Location: LCCOMB_X57_Y64_N30
\c_i2c_master_reg|errors_index_int[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|errors_index_int[0]~1_combout\ = (!\RST~input_o\ & ((\c_i2c_master_reg|errors_tot_int[0]~6_combout\) # ((\c_i2c_master_reg|fifo_rx_data_amnt_int~6_combout\ & \c_i2c_master|NO_ACK~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_amnt_int~6_combout\,
	datab => \c_i2c_master|NO_ACK~q\,
	datac => \RST~input_o\,
	datad => \c_i2c_master_reg|errors_tot_int[0]~6_combout\,
	combout => \c_i2c_master_reg|errors_index_int[0]~1_combout\);

-- Location: FF_X57_Y65_N15
\c_i2c_master_reg|errors_index_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|errors_index_int~0_combout\,
	ena => \c_i2c_master_reg|errors_index_int[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_index_int\(0));

-- Location: FF_X61_Y66_N23
\c_i2c_master_reg|errors_index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|errors_index_int\(0),
	sload => VCC,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_index\(0));

-- Location: LCCOMB_X61_Y66_N22
\c_i2c_master_reg|Selector543~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector543~1_combout\ = (\c_i2c_master_reg|fifo_rx_data[0][4]~q\ & ((\c_i2c_master_reg|MODE.mRX_DATA~q\) # ((\c_i2c_master_reg|MODE.mSTATUS~q\ & \c_i2c_master_reg|errors_index\(0))))) # (!\c_i2c_master_reg|fifo_rx_data[0][4]~q\ & 
-- (\c_i2c_master_reg|MODE.mSTATUS~q\ & (\c_i2c_master_reg|errors_index\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[0][4]~q\,
	datab => \c_i2c_master_reg|MODE.mSTATUS~q\,
	datac => \c_i2c_master_reg|errors_index\(0),
	datad => \c_i2c_master_reg|MODE.mRX_DATA~q\,
	combout => \c_i2c_master_reg|Selector543~1_combout\);

-- Location: LCCOMB_X63_Y69_N12
\c_i2c_master_reg|Selector543~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector543~9_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[8][4]~q\) # ((\c_i2c_master_reg|Add4~2_combout\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & (((!\c_i2c_master_reg|Add4~2_combout\ & 
-- \c_i2c_master_reg|fifo_tfr_cmd[12][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[8][4]~q\,
	datab => \c_i2c_master_reg|Add4~1_combout\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~q\,
	combout => \c_i2c_master_reg|Selector543~9_combout\);

-- Location: LCCOMB_X63_Y69_N26
\c_i2c_master_reg|Selector543~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector543~10_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector543~9_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[0][4]~q\)) # (!\c_i2c_master_reg|Selector543~9_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[4][4]~q\))))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Selector543~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[0][4]~q\,
	datab => \c_i2c_master_reg|Add4~2_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[4][4]~q\,
	datad => \c_i2c_master_reg|Selector543~9_combout\,
	combout => \c_i2c_master_reg|Selector543~10_combout\);

-- Location: LCCOMB_X63_Y69_N18
\c_i2c_master_reg|Selector543~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector543~6_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Add4~1_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[9][4]~q\)) # 
-- (!\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[13][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[9][4]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[13][4]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Add4~1_combout\,
	combout => \c_i2c_master_reg|Selector543~6_combout\);

-- Location: LCCOMB_X63_Y69_N8
\c_i2c_master_reg|Selector543~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector543~7_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector543~6_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[1][4]~q\))) # (!\c_i2c_master_reg|Selector543~6_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[5][4]~q\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Selector543~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[5][4]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Selector543~6_combout\,
	combout => \c_i2c_master_reg|Selector543~7_combout\);

-- Location: LCCOMB_X63_Y69_N10
\c_i2c_master_reg|Selector543~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector543~4_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Add4~2_combout\) # (\c_i2c_master_reg|fifo_tfr_cmd[11][4]~q\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][4]~q\ & 
-- (!\c_i2c_master_reg|Add4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[15][4]~q\,
	datab => \c_i2c_master_reg|Add4~1_combout\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~q\,
	combout => \c_i2c_master_reg|Selector543~4_combout\);

-- Location: LCCOMB_X63_Y69_N20
\c_i2c_master_reg|Selector543~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector543~5_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector543~4_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[3][4]~q\)) # (!\c_i2c_master_reg|Selector543~4_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[7][4]~q\))))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Selector543~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[3][4]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[7][4]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Selector543~4_combout\,
	combout => \c_i2c_master_reg|Selector543~5_combout\);

-- Location: LCCOMB_X63_Y69_N22
\c_i2c_master_reg|Selector543~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector543~8_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (\c_i2c_master_reg|Selector543~7_combout\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0)) # ((\c_i2c_master_reg|Selector543~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datac => \c_i2c_master_reg|Selector543~7_combout\,
	datad => \c_i2c_master_reg|Selector543~5_combout\,
	combout => \c_i2c_master_reg|Selector543~8_combout\);

-- Location: LCCOMB_X63_Y69_N2
\c_i2c_master_reg|Selector543~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector543~2_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[10][4]~q\))) # 
-- (!\c_i2c_master_reg|Add4~1_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[14][4]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[10][4]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Add4~1_combout\,
	combout => \c_i2c_master_reg|Selector543~2_combout\);

-- Location: LCCOMB_X63_Y69_N24
\c_i2c_master_reg|Selector543~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector543~3_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector543~2_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[2][4]~q\))) # (!\c_i2c_master_reg|Selector543~2_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[6][4]~q\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Selector543~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[2][4]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Selector543~2_combout\,
	combout => \c_i2c_master_reg|Selector543~3_combout\);

-- Location: LCCOMB_X63_Y69_N16
\c_i2c_master_reg|Selector543~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector543~11_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & ((\c_i2c_master_reg|Selector543~8_combout\ & (\c_i2c_master_reg|Selector543~10_combout\)) # (!\c_i2c_master_reg|Selector543~8_combout\ & 
-- ((\c_i2c_master_reg|Selector543~3_combout\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (((\c_i2c_master_reg|Selector543~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector543~10_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datac => \c_i2c_master_reg|Selector543~8_combout\,
	datad => \c_i2c_master_reg|Selector543~3_combout\,
	combout => \c_i2c_master_reg|Selector543~11_combout\);

-- Location: LCCOMB_X63_Y69_N0
\c_i2c_master_reg|Selector543~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector543~12_combout\ = (\c_i2c_master_reg|Selector543~0_combout\) # ((\c_i2c_master_reg|Selector543~1_combout\) # ((\c_i2c_master_reg|MODE.mTFR_CMD~q\ & \c_i2c_master_reg|Selector543~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector543~0_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|Selector543~1_combout\,
	datad => \c_i2c_master_reg|Selector543~11_combout\,
	combout => \c_i2c_master_reg|Selector543~12_combout\);

-- Location: FF_X63_Y69_N1
\c_i2c_master_reg|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector543~12_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(4));

-- Location: FF_X62_Y67_N21
\c_i2c_master_reg|fifo_rx_data_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \writedata[1]~input_o\,
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_rx_data_index[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_index\(1));

-- Location: LCCOMB_X62_Y67_N14
\c_i2c_master_reg|Selector542~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector542~0_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & (\c_i2c_master_reg|fifo_rx_data_index\(1) & ((\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd_index\(1)) # ((\c_i2c_master_reg|fifo_rx_data_index\(1) & \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index\(1),
	datad => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	combout => \c_i2c_master_reg|Selector542~0_combout\);

-- Location: LCCOMB_X55_Y63_N6
\c_i2c_master|Decoder0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Decoder0~7_combout\ = (\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ & (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & (\c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\ & \c_i2c_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\,
	datab => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\,
	datac => \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\,
	datad => \c_i2c_master|Decoder0~1_combout\,
	combout => \c_i2c_master|Decoder0~7_combout\);

-- Location: LCCOMB_X55_Y63_N14
\c_i2c_master|r_byte[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|r_byte[5]~6_combout\ = (\c_i2c_master|Decoder0~7_combout\ & (\c_i2c_master|c_dff_synk|dff2~q\)) # (!\c_i2c_master|Decoder0~7_combout\ & ((\c_i2c_master|r_byte\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|c_dff_synk|dff2~q\,
	datac => \c_i2c_master|r_byte\(5),
	datad => \c_i2c_master|Decoder0~7_combout\,
	combout => \c_i2c_master|r_byte[5]~6_combout\);

-- Location: FF_X55_Y63_N15
\c_i2c_master|r_byte[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|r_byte[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|r_byte\(5));

-- Location: LCCOMB_X57_Y63_N8
\c_i2c_master|RD_BYTE[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|RD_BYTE[5]~feeder_combout\ = \c_i2c_master|r_byte\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master|r_byte\(5),
	combout => \c_i2c_master|RD_BYTE[5]~feeder_combout\);

-- Location: FF_X57_Y63_N9
\c_i2c_master|RD_BYTE[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|RD_BYTE[5]~feeder_combout\,
	ena => \c_i2c_master|RD_BYTE[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|RD_BYTE\(5));

-- Location: LCCOMB_X62_Y65_N8
\c_i2c_master_reg|fifo_rx_data~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~126_combout\ = (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(5) & !\RST~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(5),
	datad => \RST~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~126_combout\);

-- Location: FF_X62_Y65_N9
\c_i2c_master_reg|fifo_rx_data[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~126_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[15][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[15][5]~q\);

-- Location: LCCOMB_X62_Y65_N4
\c_i2c_master_reg|fifo_rx_data~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~115_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[15][5]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(5),
	datac => \c_i2c_master_reg|fifo_rx_data[15][5]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~115_combout\);

-- Location: FF_X62_Y65_N5
\c_i2c_master_reg|fifo_rx_data[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~115_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[14][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[14][5]~q\);

-- Location: LCCOMB_X61_Y62_N4
\c_i2c_master_reg|fifo_rx_data~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~119_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[14][5]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[14][5]~q\,
	datab => \c_i2c_master|RD_BYTE\(5),
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~119_combout\);

-- Location: FF_X61_Y62_N5
\c_i2c_master_reg|fifo_rx_data[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~119_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[13][1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[13][5]~q\);

-- Location: LCCOMB_X61_Y62_N30
\c_i2c_master_reg|fifo_rx_data~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~122_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[13][5]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master_reg|fifo_rx_data[13][5]~q\,
	datad => \c_i2c_master|RD_BYTE\(5),
	combout => \c_i2c_master_reg|fifo_rx_data~122_combout\);

-- Location: FF_X61_Y62_N31
\c_i2c_master_reg|fifo_rx_data[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~122_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[12][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[12][5]~q\);

-- Location: LCCOMB_X63_Y63_N22
\c_i2c_master_reg|fifo_rx_data~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~123_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[12][5]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(5),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[12][5]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~123_combout\);

-- Location: FF_X63_Y63_N23
\c_i2c_master_reg|fifo_rx_data[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~123_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[11][1]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[11][5]~q\);

-- Location: LCCOMB_X63_Y63_N16
\c_i2c_master_reg|fifo_rx_data~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~113_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[11][5]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[11][5]~q\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master|RD_BYTE\(5),
	combout => \c_i2c_master_reg|fifo_rx_data~113_combout\);

-- Location: LCCOMB_X65_Y63_N12
\c_i2c_master_reg|fifo_rx_data[10][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[10][5]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data~113_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_rx_data~113_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[10][5]~feeder_combout\);

-- Location: FF_X65_Y63_N13
\c_i2c_master_reg|fifo_rx_data[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data[10][5]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[10][5]~q\);

-- Location: LCCOMB_X63_Y64_N28
\c_i2c_master_reg|fifo_rx_data~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~116_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[10][5]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(5),
	datac => \c_i2c_master_reg|fifo_rx_data[10][5]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~116_combout\);

-- Location: FF_X63_Y64_N29
\c_i2c_master_reg|fifo_rx_data[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~116_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[9][2]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[9][5]~q\);

-- Location: LCCOMB_X63_Y64_N22
\c_i2c_master_reg|fifo_rx_data~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~121_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[9][5]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_rx_data[9][5]~q\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master|RD_BYTE\(5),
	combout => \c_i2c_master_reg|fifo_rx_data~121_combout\);

-- Location: FF_X63_Y64_N23
\c_i2c_master_reg|fifo_rx_data[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~121_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[8][2]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[8][5]~q\);

-- Location: LCCOMB_X60_Y64_N30
\c_i2c_master_reg|fifo_rx_data~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~124_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[8][5]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(5),
	datad => \c_i2c_master_reg|fifo_rx_data[8][5]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~124_combout\);

-- Location: LCCOMB_X59_Y63_N10
\c_i2c_master_reg|fifo_rx_data[7][5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[7][5]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data~124_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|fifo_rx_data~124_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[7][5]~feeder_combout\);

-- Location: FF_X59_Y63_N11
\c_i2c_master_reg|fifo_rx_data[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data[7][5]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[7][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[7][5]~q\);

-- Location: LCCOMB_X62_Y63_N16
\c_i2c_master_reg|fifo_rx_data~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~112_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[7][5]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(5),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[7][5]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~112_combout\);

-- Location: FF_X62_Y63_N17
\c_i2c_master_reg|fifo_rx_data[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~112_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[6][4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[6][5]~q\);

-- Location: LCCOMB_X61_Y64_N4
\c_i2c_master_reg|fifo_rx_data~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~117_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[6][5]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(5),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[6][5]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~117_combout\);

-- Location: FF_X61_Y64_N5
\c_i2c_master_reg|fifo_rx_data[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~117_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[5][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[5][5]~q\);

-- Location: LCCOMB_X61_Y64_N2
\c_i2c_master_reg|fifo_rx_data~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~120_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[5][5]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(5),
	datab => \c_i2c_master_reg|fifo_rx_data[5][5]~q\,
	datac => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~120_combout\);

-- Location: FF_X61_Y64_N3
\c_i2c_master_reg|fifo_rx_data[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~120_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[4][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[4][5]~q\);

-- Location: LCCOMB_X65_Y64_N6
\c_i2c_master_reg|fifo_rx_data~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~125_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[4][5]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_rx_data[4][5]~q\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master|RD_BYTE\(5),
	combout => \c_i2c_master_reg|fifo_rx_data~125_combout\);

-- Location: FF_X65_Y64_N7
\c_i2c_master_reg|fifo_rx_data[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~125_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[3][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[3][5]~q\);

-- Location: LCCOMB_X65_Y64_N0
\c_i2c_master_reg|fifo_rx_data~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~114_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[3][5]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(5),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[3][5]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~114_combout\);

-- Location: FF_X65_Y64_N1
\c_i2c_master_reg|fifo_rx_data[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~114_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[2][2]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[2][5]~q\);

-- Location: LCCOMB_X61_Y65_N2
\c_i2c_master_reg|fifo_rx_data~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~118_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[2][5]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_rx_data[2][5]~q\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master|RD_BYTE\(5),
	combout => \c_i2c_master_reg|fifo_rx_data~118_combout\);

-- Location: FF_X61_Y65_N3
\c_i2c_master_reg|fifo_rx_data[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~118_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[1][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[1][5]~q\);

-- Location: LCCOMB_X61_Y65_N30
\c_i2c_master_reg|fifo_rx_data~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~16_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[1][5]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_rx_data[1][5]~q\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master|RD_BYTE\(5),
	combout => \c_i2c_master_reg|fifo_rx_data~16_combout\);

-- Location: FF_X61_Y65_N31
\c_i2c_master_reg|fifo_rx_data[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~16_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[0][1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[0][5]~q\);

-- Location: FF_X56_Y65_N7
\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(1));

-- Location: LCCOMB_X56_Y65_N6
\c_i2c_master_reg|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add7~2_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (!\c_i2c_master_reg|Add7~1\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (\c_i2c_master_reg|Add7~1\ & VCC)))) 
-- # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & ((\c_i2c_master_reg|Add7~1\) # (GND))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (!\c_i2c_master_reg|Add7~1\))))
-- \c_i2c_master_reg|Add7~3\ = CARRY((\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(1) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & !\c_i2c_master_reg|Add7~1\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(1) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1)) # (!\c_i2c_master_reg|Add7~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datad => VCC,
	cin => \c_i2c_master_reg|Add7~1\,
	combout => \c_i2c_master_reg|Add7~2_combout\,
	cout => \c_i2c_master_reg|Add7~3\);

-- Location: LCCOMB_X57_Y65_N24
\c_i2c_master_reg|errors_index_int~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|errors_index_int~2_combout\ = (!\chipselect~input_o\ & !\c_i2c_master_reg|Add7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master_reg|Add7~2_combout\,
	combout => \c_i2c_master_reg|errors_index_int~2_combout\);

-- Location: FF_X57_Y65_N25
\c_i2c_master_reg|errors_index_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|errors_index_int~2_combout\,
	ena => \c_i2c_master_reg|errors_index_int[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_index_int\(1));

-- Location: FF_X61_Y66_N1
\c_i2c_master_reg|errors_index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|errors_index_int\(1),
	sload => VCC,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_index\(1));

-- Location: LCCOMB_X61_Y66_N0
\c_i2c_master_reg|Selector542~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector542~1_combout\ = (\c_i2c_master_reg|fifo_rx_data[0][5]~q\ & ((\c_i2c_master_reg|MODE.mRX_DATA~q\) # ((\c_i2c_master_reg|MODE.mSTATUS~q\ & \c_i2c_master_reg|errors_index\(1))))) # (!\c_i2c_master_reg|fifo_rx_data[0][5]~q\ & 
-- (\c_i2c_master_reg|MODE.mSTATUS~q\ & (\c_i2c_master_reg|errors_index\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[0][5]~q\,
	datab => \c_i2c_master_reg|MODE.mSTATUS~q\,
	datac => \c_i2c_master_reg|errors_index\(1),
	datad => \c_i2c_master_reg|MODE.mRX_DATA~q\,
	combout => \c_i2c_master_reg|Selector542~1_combout\);

-- Location: LCCOMB_X62_Y69_N0
\c_i2c_master_reg|Selector542~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector542~9_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[2][5]~q\) # ((\c_i2c_master_reg|Add4~0_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[10][5]~q\ & 
-- !\c_i2c_master_reg|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[2][5]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[10][5]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Add4~0_combout\,
	combout => \c_i2c_master_reg|Selector542~9_combout\);

-- Location: LCCOMB_X62_Y69_N26
\c_i2c_master_reg|Selector542~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector542~10_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Selector542~9_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[0][5]~q\)) # (!\c_i2c_master_reg|Selector542~9_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[8][5]~q\))))) # (!\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Selector542~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[0][5]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[8][5]~q\,
	datad => \c_i2c_master_reg|Selector542~9_combout\,
	combout => \c_i2c_master_reg|Selector542~10_combout\);

-- Location: LCCOMB_X62_Y69_N28
\c_i2c_master_reg|Selector542~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector542~2_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[6][5]~q\) # (\c_i2c_master_reg|Add4~0_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][5]~q\ & 
-- ((!\c_i2c_master_reg|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[14][5]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[6][5]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Add4~0_combout\,
	combout => \c_i2c_master_reg|Selector542~2_combout\);

-- Location: LCCOMB_X62_Y69_N14
\c_i2c_master_reg|Selector542~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector542~3_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Selector542~2_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[4][5]~q\)) # (!\c_i2c_master_reg|Selector542~2_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[12][5]~q\))))) # (!\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Selector542~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[4][5]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[12][5]~q\,
	datad => \c_i2c_master_reg|Selector542~2_combout\,
	combout => \c_i2c_master_reg|Selector542~3_combout\);

-- Location: LCCOMB_X62_Y69_N20
\c_i2c_master_reg|Selector542~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector542~4_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[3][5]~q\) # ((\c_i2c_master_reg|Add4~0_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[11][5]~q\ & 
-- !\c_i2c_master_reg|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[3][5]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[11][5]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Add4~0_combout\,
	combout => \c_i2c_master_reg|Selector542~4_combout\);

-- Location: LCCOMB_X62_Y69_N22
\c_i2c_master_reg|Selector542~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector542~5_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Selector542~4_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[1][5]~q\)) # (!\c_i2c_master_reg|Selector542~4_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[9][5]~q\))))) # (!\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Selector542~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[1][5]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[9][5]~q\,
	datac => \c_i2c_master_reg|Add4~0_combout\,
	datad => \c_i2c_master_reg|Selector542~4_combout\,
	combout => \c_i2c_master_reg|Selector542~5_combout\);

-- Location: LCCOMB_X62_Y69_N6
\c_i2c_master_reg|Selector542~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector542~6_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[7][5]~q\) # (\c_i2c_master_reg|Add4~0_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][5]~q\ & 
-- ((!\c_i2c_master_reg|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[7][5]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Add4~0_combout\,
	combout => \c_i2c_master_reg|Selector542~6_combout\);

-- Location: LCCOMB_X62_Y69_N12
\c_i2c_master_reg|Selector542~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector542~7_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Selector542~6_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[5][5]~q\))) # (!\c_i2c_master_reg|Selector542~6_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[13][5]~q\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Selector542~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[13][5]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][5]~q\,
	datac => \c_i2c_master_reg|Add4~0_combout\,
	datad => \c_i2c_master_reg|Selector542~6_combout\,
	combout => \c_i2c_master_reg|Selector542~7_combout\);

-- Location: LCCOMB_X62_Y69_N10
\c_i2c_master_reg|Selector542~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector542~8_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0)) # ((\c_i2c_master_reg|Selector542~5_combout\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & 
-- (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & ((\c_i2c_master_reg|Selector542~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~1_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datac => \c_i2c_master_reg|Selector542~5_combout\,
	datad => \c_i2c_master_reg|Selector542~7_combout\,
	combout => \c_i2c_master_reg|Selector542~8_combout\);

-- Location: LCCOMB_X62_Y69_N16
\c_i2c_master_reg|Selector542~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector542~11_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & ((\c_i2c_master_reg|Selector542~8_combout\ & (\c_i2c_master_reg|Selector542~10_combout\)) # (!\c_i2c_master_reg|Selector542~8_combout\ & 
-- ((\c_i2c_master_reg|Selector542~3_combout\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (((\c_i2c_master_reg|Selector542~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector542~10_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datac => \c_i2c_master_reg|Selector542~3_combout\,
	datad => \c_i2c_master_reg|Selector542~8_combout\,
	combout => \c_i2c_master_reg|Selector542~11_combout\);

-- Location: LCCOMB_X62_Y69_N18
\c_i2c_master_reg|Selector542~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector542~12_combout\ = (\c_i2c_master_reg|MODE.mCTRL~q\) # ((\c_i2c_master_reg|MODE.mTFR_CMD~q\ & \c_i2c_master_reg|Selector542~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|MODE.mCTRL~q\,
	datad => \c_i2c_master_reg|Selector542~11_combout\,
	combout => \c_i2c_master_reg|Selector542~12_combout\);

-- Location: LCCOMB_X62_Y69_N4
\c_i2c_master_reg|Selector542~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector542~13_combout\ = (\c_i2c_master_reg|Selector542~0_combout\) # ((\c_i2c_master_reg|Selector542~1_combout\) # (\c_i2c_master_reg|Selector542~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector542~0_combout\,
	datac => \c_i2c_master_reg|Selector542~1_combout\,
	datad => \c_i2c_master_reg|Selector542~12_combout\,
	combout => \c_i2c_master_reg|Selector542~13_combout\);

-- Location: FF_X62_Y69_N5
\c_i2c_master_reg|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector542~13_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(5));

-- Location: FF_X62_Y67_N29
\c_i2c_master_reg|fifo_rx_data_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \writedata[2]~input_o\,
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_rx_data_index[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_index\(2));

-- Location: LCCOMB_X62_Y67_N30
\c_i2c_master_reg|Selector541~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector541~0_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & (\c_i2c_master_reg|fifo_rx_data_index\(2) & ((\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd_index\(2)) # ((\c_i2c_master_reg|fifo_rx_data_index\(2) & \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index\(2),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index\(2),
	datad => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	combout => \c_i2c_master_reg|Selector541~0_combout\);

-- Location: LCCOMB_X55_Y63_N0
\c_i2c_master|Decoder0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Decoder0~8_combout\ = (!\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ & (\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & (\c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\ & \c_i2c_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\,
	datab => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\,
	datac => \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\,
	datad => \c_i2c_master|Decoder0~1_combout\,
	combout => \c_i2c_master|Decoder0~8_combout\);

-- Location: LCCOMB_X55_Y63_N24
\c_i2c_master|r_byte[6]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|r_byte[6]~7_combout\ = (\c_i2c_master|Decoder0~8_combout\ & (\c_i2c_master|c_dff_synk|dff2~q\)) # (!\c_i2c_master|Decoder0~8_combout\ & ((\c_i2c_master|r_byte\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|c_dff_synk|dff2~q\,
	datac => \c_i2c_master|r_byte\(6),
	datad => \c_i2c_master|Decoder0~8_combout\,
	combout => \c_i2c_master|r_byte[6]~7_combout\);

-- Location: FF_X55_Y63_N25
\c_i2c_master|r_byte[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|r_byte[6]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|r_byte\(6));

-- Location: LCCOMB_X57_Y63_N10
\c_i2c_master|RD_BYTE[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|RD_BYTE[6]~feeder_combout\ = \c_i2c_master|r_byte\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master|r_byte\(6),
	combout => \c_i2c_master|RD_BYTE[6]~feeder_combout\);

-- Location: FF_X57_Y63_N11
\c_i2c_master|RD_BYTE[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|RD_BYTE[6]~feeder_combout\,
	ena => \c_i2c_master|RD_BYTE[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|RD_BYTE\(6));

-- Location: LCCOMB_X61_Y63_N8
\c_i2c_master_reg|fifo_rx_data~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~141_combout\ = (!\RST~input_o\ & (\c_i2c_master|RD_BYTE\(6) & !\chipselect~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RST~input_o\,
	datac => \c_i2c_master|RD_BYTE\(6),
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~141_combout\);

-- Location: FF_X61_Y63_N9
\c_i2c_master_reg|fifo_rx_data[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~141_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[15][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[15][6]~q\);

-- Location: LCCOMB_X61_Y63_N26
\c_i2c_master_reg|fifo_rx_data~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~138_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[15][6]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_rx_data[15][6]~q\,
	datad => \c_i2c_master|RD_BYTE\(6),
	combout => \c_i2c_master_reg|fifo_rx_data~138_combout\);

-- Location: FF_X61_Y63_N27
\c_i2c_master_reg|fifo_rx_data[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~138_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[14][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[14][6]~q\);

-- Location: LCCOMB_X61_Y62_N12
\c_i2c_master_reg|fifo_rx_data~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~139_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[14][6]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(6),
	datac => \c_i2c_master_reg|fifo_rx_data[14][6]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~139_combout\);

-- Location: FF_X61_Y62_N13
\c_i2c_master_reg|fifo_rx_data[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~139_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[13][1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[13][6]~q\);

-- Location: LCCOMB_X61_Y62_N14
\c_i2c_master_reg|fifo_rx_data~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~140_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[13][6]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(6),
	datad => \c_i2c_master_reg|fifo_rx_data[13][6]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~140_combout\);

-- Location: FF_X61_Y62_N15
\c_i2c_master_reg|fifo_rx_data[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~140_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[12][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[12][6]~q\);

-- Location: LCCOMB_X63_Y63_N4
\c_i2c_master_reg|fifo_rx_data~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~134_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[12][6]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(6),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[12][6]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~134_combout\);

-- Location: FF_X63_Y63_N5
\c_i2c_master_reg|fifo_rx_data[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~134_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[11][1]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[11][6]~q\);

-- Location: LCCOMB_X65_Y63_N10
\c_i2c_master_reg|fifo_rx_data~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~132_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[11][6]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_rx_data[11][6]~q\,
	datad => \c_i2c_master|RD_BYTE\(6),
	combout => \c_i2c_master_reg|fifo_rx_data~132_combout\);

-- Location: FF_X65_Y63_N11
\c_i2c_master_reg|fifo_rx_data[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~132_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[10][6]~q\);

-- Location: LCCOMB_X63_Y64_N16
\c_i2c_master_reg|fifo_rx_data~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~131_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[10][6]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(6),
	datad => \c_i2c_master_reg|fifo_rx_data[10][6]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~131_combout\);

-- Location: FF_X63_Y64_N17
\c_i2c_master_reg|fifo_rx_data[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~131_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[9][2]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[9][6]~q\);

-- Location: LCCOMB_X63_Y64_N26
\c_i2c_master_reg|fifo_rx_data~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~133_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[9][6]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(6),
	datad => \c_i2c_master_reg|fifo_rx_data[9][6]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~133_combout\);

-- Location: FF_X63_Y64_N27
\c_i2c_master_reg|fifo_rx_data[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~133_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[8][2]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[8][6]~q\);

-- Location: LCCOMB_X62_Y63_N18
\c_i2c_master_reg|fifo_rx_data~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~130_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[8][6]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(6),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[8][6]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~130_combout\);

-- Location: LCCOMB_X59_Y63_N28
\c_i2c_master_reg|fifo_rx_data[7][6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[7][6]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data~130_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_rx_data~130_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[7][6]~feeder_combout\);

-- Location: FF_X59_Y63_N29
\c_i2c_master_reg|fifo_rx_data[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data[7][6]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[7][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[7][6]~q\);

-- Location: LCCOMB_X62_Y63_N6
\c_i2c_master_reg|fifo_rx_data~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~127_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[7][6]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datab => \c_i2c_master|RD_BYTE\(6),
	datac => \c_i2c_master_reg|fifo_rx_data[7][6]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~127_combout\);

-- Location: FF_X62_Y63_N7
\c_i2c_master_reg|fifo_rx_data[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~127_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[6][4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[6][6]~q\);

-- Location: LCCOMB_X61_Y64_N20
\c_i2c_master_reg|fifo_rx_data~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~128_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[6][6]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(6),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[6][6]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~128_combout\);

-- Location: FF_X61_Y64_N21
\c_i2c_master_reg|fifo_rx_data[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~128_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[5][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[5][6]~q\);

-- Location: LCCOMB_X61_Y64_N30
\c_i2c_master_reg|fifo_rx_data~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~129_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[5][6]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(6),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[5][6]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~129_combout\);

-- Location: FF_X61_Y64_N31
\c_i2c_master_reg|fifo_rx_data[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~129_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[4][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[4][6]~q\);

-- Location: LCCOMB_X65_Y64_N18
\c_i2c_master_reg|fifo_rx_data~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~137_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[4][6]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(6),
	datad => \c_i2c_master_reg|fifo_rx_data[4][6]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~137_combout\);

-- Location: FF_X65_Y64_N19
\c_i2c_master_reg|fifo_rx_data[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~137_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[3][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[3][6]~q\);

-- Location: LCCOMB_X65_Y64_N12
\c_i2c_master_reg|fifo_rx_data~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~136_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[3][6]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(6),
	datab => \c_i2c_master_reg|fifo_rx_data[3][6]~q\,
	datac => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~136_combout\);

-- Location: FF_X65_Y64_N13
\c_i2c_master_reg|fifo_rx_data[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~136_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[2][2]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[2][6]~q\);

-- Location: LCCOMB_X61_Y65_N20
\c_i2c_master_reg|fifo_rx_data~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~135_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[2][6]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(6),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[2][6]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~135_combout\);

-- Location: FF_X61_Y65_N21
\c_i2c_master_reg|fifo_rx_data[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~135_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[1][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[1][6]~q\);

-- Location: LCCOMB_X61_Y65_N12
\c_i2c_master_reg|fifo_rx_data~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~17_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[1][6]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(6),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[1][6]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~17_combout\);

-- Location: FF_X61_Y65_N13
\c_i2c_master_reg|fifo_rx_data[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~17_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[0][1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[0][6]~q\);

-- Location: FF_X56_Y65_N9
\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(2));

-- Location: LCCOMB_X56_Y65_N8
\c_i2c_master_reg|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add7~4_combout\ = ((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2) $ (\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(2) $ (\c_i2c_master_reg|Add7~3\)))) # (GND)
-- \c_i2c_master_reg|Add7~5\ = CARRY((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2) & (\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(2) & !\c_i2c_master_reg|Add7~3\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(2)) # (!\c_i2c_master_reg|Add7~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(2),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(2),
	datad => VCC,
	cin => \c_i2c_master_reg|Add7~3\,
	combout => \c_i2c_master_reg|Add7~4_combout\,
	cout => \c_i2c_master_reg|Add7~5\);

-- Location: LCCOMB_X57_Y65_N0
\c_i2c_master_reg|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add8~0_combout\ = \c_i2c_master_reg|Add7~2_combout\ $ (\c_i2c_master_reg|Add7~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|Add7~2_combout\,
	datad => \c_i2c_master_reg|Add7~4_combout\,
	combout => \c_i2c_master_reg|Add8~0_combout\);

-- Location: FF_X57_Y65_N1
\c_i2c_master_reg|errors_index_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Add8~0_combout\,
	sclr => \chipselect~input_o\,
	ena => \c_i2c_master_reg|errors_index_int[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_index_int\(2));

-- Location: FF_X61_Y66_N15
\c_i2c_master_reg|errors_index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|errors_index_int\(2),
	sload => VCC,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_index\(2));

-- Location: LCCOMB_X61_Y66_N14
\c_i2c_master_reg|Selector541~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector541~1_combout\ = (\c_i2c_master_reg|fifo_rx_data[0][6]~q\ & ((\c_i2c_master_reg|MODE.mRX_DATA~q\) # ((\c_i2c_master_reg|MODE.mSTATUS~q\ & \c_i2c_master_reg|errors_index\(2))))) # (!\c_i2c_master_reg|fifo_rx_data[0][6]~q\ & 
-- (\c_i2c_master_reg|MODE.mSTATUS~q\ & (\c_i2c_master_reg|errors_index\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[0][6]~q\,
	datab => \c_i2c_master_reg|MODE.mSTATUS~q\,
	datac => \c_i2c_master_reg|errors_index\(2),
	datad => \c_i2c_master_reg|MODE.mRX_DATA~q\,
	combout => \c_i2c_master_reg|Selector541~1_combout\);

-- Location: LCCOMB_X63_Y68_N0
\c_i2c_master_reg|Selector541~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector541~9_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Add4~0_combout\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[4][6]~q\))) # 
-- (!\c_i2c_master_reg|Add4~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[6][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[6][6]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[4][6]~q\,
	datac => \c_i2c_master_reg|Add4~1_combout\,
	datad => \c_i2c_master_reg|Add4~0_combout\,
	combout => \c_i2c_master_reg|Selector541~9_combout\);

-- Location: LCCOMB_X63_Y68_N14
\c_i2c_master_reg|Selector541~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector541~10_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Selector541~9_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[0][6]~q\)) # (!\c_i2c_master_reg|Selector541~9_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[2][6]~q\))))) # (!\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Selector541~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[2][6]~q\,
	datac => \c_i2c_master_reg|Add4~1_combout\,
	datad => \c_i2c_master_reg|Selector541~9_combout\,
	combout => \c_i2c_master_reg|Selector541~10_combout\);

-- Location: LCCOMB_X63_Y68_N18
\c_i2c_master_reg|Selector541~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector541~2_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Add4~0_combout\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[12][6]~q\))) # 
-- (!\c_i2c_master_reg|Add4~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[14][6]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[12][6]~q\,
	datac => \c_i2c_master_reg|Add4~1_combout\,
	datad => \c_i2c_master_reg|Add4~0_combout\,
	combout => \c_i2c_master_reg|Selector541~2_combout\);

-- Location: LCCOMB_X63_Y68_N8
\c_i2c_master_reg|Selector541~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector541~3_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Selector541~2_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[8][6]~q\)) # (!\c_i2c_master_reg|Selector541~2_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[10][6]~q\))))) # (!\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Selector541~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[8][6]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[10][6]~q\,
	datac => \c_i2c_master_reg|Add4~1_combout\,
	datad => \c_i2c_master_reg|Selector541~2_combout\,
	combout => \c_i2c_master_reg|Selector541~3_combout\);

-- Location: LCCOMB_X63_Y68_N6
\c_i2c_master_reg|Selector541~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector541~4_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Add4~0_combout\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Add4~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[5][6]~q\)) # 
-- (!\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[7][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[5][6]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[7][6]~q\,
	datac => \c_i2c_master_reg|Add4~1_combout\,
	datad => \c_i2c_master_reg|Add4~0_combout\,
	combout => \c_i2c_master_reg|Selector541~4_combout\);

-- Location: LCCOMB_X63_Y68_N24
\c_i2c_master_reg|Selector541~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector541~5_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Selector541~4_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[1][6]~q\)) # (!\c_i2c_master_reg|Selector541~4_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[3][6]~q\))))) # (!\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Selector541~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[1][6]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~q\,
	datac => \c_i2c_master_reg|Add4~1_combout\,
	datad => \c_i2c_master_reg|Selector541~4_combout\,
	combout => \c_i2c_master_reg|Selector541~5_combout\);

-- Location: LCCOMB_X63_Y68_N10
\c_i2c_master_reg|Selector541~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector541~6_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Add4~0_combout\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[13][6]~q\))) # 
-- (!\c_i2c_master_reg|Add4~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[15][6]~q\,
	datab => \c_i2c_master_reg|Add4~1_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[13][6]~q\,
	datad => \c_i2c_master_reg|Add4~0_combout\,
	combout => \c_i2c_master_reg|Selector541~6_combout\);

-- Location: LCCOMB_X63_Y68_N12
\c_i2c_master_reg|Selector541~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector541~7_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Selector541~6_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[9][6]~q\))) # (!\c_i2c_master_reg|Selector541~6_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[11][6]~q\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Selector541~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[11][6]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[9][6]~q\,
	datac => \c_i2c_master_reg|Add4~1_combout\,
	datad => \c_i2c_master_reg|Selector541~6_combout\,
	combout => \c_i2c_master_reg|Selector541~7_combout\);

-- Location: LCCOMB_X63_Y68_N2
\c_i2c_master_reg|Selector541~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector541~8_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (((\c_i2c_master_reg|Add4~2_combout\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & ((\c_i2c_master_reg|Add4~2_combout\ & 
-- (\c_i2c_master_reg|Selector541~5_combout\)) # (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector541~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datab => \c_i2c_master_reg|Selector541~5_combout\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Selector541~7_combout\,
	combout => \c_i2c_master_reg|Selector541~8_combout\);

-- Location: LCCOMB_X63_Y68_N16
\c_i2c_master_reg|Selector541~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector541~11_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & ((\c_i2c_master_reg|Selector541~8_combout\ & (\c_i2c_master_reg|Selector541~10_combout\)) # (!\c_i2c_master_reg|Selector541~8_combout\ & 
-- ((\c_i2c_master_reg|Selector541~3_combout\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (((\c_i2c_master_reg|Selector541~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datab => \c_i2c_master_reg|Selector541~10_combout\,
	datac => \c_i2c_master_reg|Selector541~3_combout\,
	datad => \c_i2c_master_reg|Selector541~8_combout\,
	combout => \c_i2c_master_reg|Selector541~11_combout\);

-- Location: LCCOMB_X63_Y68_N20
\c_i2c_master_reg|Selector541~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector541~12_combout\ = (\c_i2c_master_reg|Selector541~0_combout\) # ((\c_i2c_master_reg|Selector541~1_combout\) # ((\c_i2c_master_reg|MODE.mTFR_CMD~q\ & \c_i2c_master_reg|Selector541~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector541~0_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|Selector541~1_combout\,
	datad => \c_i2c_master_reg|Selector541~11_combout\,
	combout => \c_i2c_master_reg|Selector541~12_combout\);

-- Location: FF_X63_Y68_N21
\c_i2c_master_reg|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector541~12_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(6));

-- Location: FF_X62_Y67_N25
\c_i2c_master_reg|fifo_rx_data_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \writedata[3]~input_o\,
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_rx_data_index[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_index\(3));

-- Location: LCCOMB_X62_Y67_N18
\c_i2c_master_reg|Selector540~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector540~0_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & (\c_i2c_master_reg|fifo_rx_data_index\(3) & ((\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd_index\(3)) # ((\c_i2c_master_reg|fifo_rx_data_index\(3) & \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index\(3),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index\(3),
	datad => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	combout => \c_i2c_master_reg|Selector540~0_combout\);

-- Location: LCCOMB_X56_Y64_N6
\c_i2c_master|Decoder0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Decoder0~9_combout\ = (\c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\ & (\c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\ & (\c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\ & \c_i2c_master|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|p_STATE_MACHINE:bit_cnt[2]~q\,
	datab => \c_i2c_master|p_STATE_MACHINE:bit_cnt[1]~q\,
	datac => \c_i2c_master|p_STATE_MACHINE:bit_cnt[0]~q\,
	datad => \c_i2c_master|Decoder0~1_combout\,
	combout => \c_i2c_master|Decoder0~9_combout\);

-- Location: LCCOMB_X57_Y63_N2
\c_i2c_master|r_byte[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|r_byte[7]~8_combout\ = (\c_i2c_master|Decoder0~9_combout\ & (\c_i2c_master|c_dff_synk|dff2~q\)) # (!\c_i2c_master|Decoder0~9_combout\ & ((\c_i2c_master|r_byte\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|c_dff_synk|dff2~q\,
	datac => \c_i2c_master|r_byte\(7),
	datad => \c_i2c_master|Decoder0~9_combout\,
	combout => \c_i2c_master|r_byte[7]~8_combout\);

-- Location: FF_X57_Y63_N3
\c_i2c_master|r_byte[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|r_byte[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|r_byte\(7));

-- Location: LCCOMB_X57_Y63_N12
\c_i2c_master|RD_BYTE[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|RD_BYTE[7]~feeder_combout\ = \c_i2c_master|r_byte\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master|r_byte\(7),
	combout => \c_i2c_master|RD_BYTE[7]~feeder_combout\);

-- Location: FF_X57_Y63_N13
\c_i2c_master|RD_BYTE[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|RD_BYTE[7]~feeder_combout\,
	ena => \c_i2c_master|RD_BYTE[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|RD_BYTE\(7));

-- Location: LCCOMB_X61_Y63_N10
\c_i2c_master_reg|fifo_rx_data~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~156_combout\ = (!\RST~input_o\ & (\c_i2c_master|RD_BYTE\(7) & !\chipselect~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RST~input_o\,
	datac => \c_i2c_master|RD_BYTE\(7),
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~156_combout\);

-- Location: FF_X61_Y63_N11
\c_i2c_master_reg|fifo_rx_data[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~156_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[15][7]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[15][7]~q\);

-- Location: LCCOMB_X61_Y63_N28
\c_i2c_master_reg|fifo_rx_data~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~149_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[15][7]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[15][7]~q\,
	datac => \c_i2c_master|RD_BYTE\(7),
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~149_combout\);

-- Location: FF_X61_Y63_N29
\c_i2c_master_reg|fifo_rx_data[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~149_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[14][7]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[14][7]~q\);

-- Location: LCCOMB_X61_Y62_N16
\c_i2c_master_reg|fifo_rx_data~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~145_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[14][7]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_rx_data[14][7]~q\,
	datad => \c_i2c_master|RD_BYTE\(7),
	combout => \c_i2c_master_reg|fifo_rx_data~145_combout\);

-- Location: FF_X61_Y62_N17
\c_i2c_master_reg|fifo_rx_data[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~145_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[13][1]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[13][7]~q\);

-- Location: LCCOMB_X61_Y62_N2
\c_i2c_master_reg|fifo_rx_data~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~152_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[13][7]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(7),
	datab => \c_i2c_master_reg|fifo_rx_data[13][7]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~152_combout\);

-- Location: FF_X61_Y62_N3
\c_i2c_master_reg|fifo_rx_data[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~152_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[12][0]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[12][7]~q\);

-- Location: LCCOMB_X63_Y63_N2
\c_i2c_master_reg|fifo_rx_data~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~154_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[12][7]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[12][7]~q\,
	datab => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(7),
	combout => \c_i2c_master_reg|fifo_rx_data~154_combout\);

-- Location: FF_X63_Y63_N3
\c_i2c_master_reg|fifo_rx_data[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~154_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[11][1]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[11][7]~q\);

-- Location: LCCOMB_X65_Y63_N20
\c_i2c_master_reg|fifo_rx_data~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~146_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[11][7]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|fifo_rx_data[11][7]~q\,
	datac => \chipselect~input_o\,
	datad => \c_i2c_master|RD_BYTE\(7),
	combout => \c_i2c_master_reg|fifo_rx_data~146_combout\);

-- Location: FF_X65_Y63_N21
\c_i2c_master_reg|fifo_rx_data[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~146_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[10][0]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[10][7]~q\);

-- Location: LCCOMB_X63_Y64_N12
\c_i2c_master_reg|fifo_rx_data~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~143_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[10][7]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(7),
	datab => \c_i2c_master_reg|fifo_rx_data[10][7]~q\,
	datad => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~143_combout\);

-- Location: FF_X63_Y64_N13
\c_i2c_master_reg|fifo_rx_data[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~143_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[9][2]~157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[9][7]~q\);

-- Location: LCCOMB_X63_Y64_N6
\c_i2c_master_reg|fifo_rx_data~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~150_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[9][7]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(7),
	datab => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[9][7]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~150_combout\);

-- Location: FF_X63_Y64_N7
\c_i2c_master_reg|fifo_rx_data[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~150_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[8][2]~158_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[8][7]~q\);

-- Location: LCCOMB_X62_Y63_N24
\c_i2c_master_reg|fifo_rx_data~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~153_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[8][7]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_rx_data[8][7]~q\,
	datad => \c_i2c_master|RD_BYTE\(7),
	combout => \c_i2c_master_reg|fifo_rx_data~153_combout\);

-- Location: LCCOMB_X59_Y63_N2
\c_i2c_master_reg|fifo_rx_data[7][7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data[7][7]~feeder_combout\ = \c_i2c_master_reg|fifo_rx_data~153_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \c_i2c_master_reg|fifo_rx_data~153_combout\,
	combout => \c_i2c_master_reg|fifo_rx_data[7][7]~feeder_combout\);

-- Location: FF_X59_Y63_N3
\c_i2c_master_reg|fifo_rx_data[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data[7][7]~feeder_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[7][7]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[7][7]~q\);

-- Location: LCCOMB_X62_Y63_N8
\c_i2c_master_reg|fifo_rx_data~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~147_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[7][7]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(7),
	datab => \c_i2c_master_reg|fifo_rx_data[7][7]~q\,
	datac => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~147_combout\);

-- Location: FF_X62_Y63_N9
\c_i2c_master_reg|fifo_rx_data[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~147_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[6][4]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[6][7]~q\);

-- Location: LCCOMB_X61_Y64_N28
\c_i2c_master_reg|fifo_rx_data~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~142_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[6][7]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \chipselect~input_o\,
	datac => \c_i2c_master|RD_BYTE\(7),
	datad => \c_i2c_master_reg|fifo_rx_data[6][7]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~142_combout\);

-- Location: FF_X61_Y64_N29
\c_i2c_master_reg|fifo_rx_data[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~142_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[5][7]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[5][7]~q\);

-- Location: LCCOMB_X61_Y64_N22
\c_i2c_master_reg|fifo_rx_data~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~151_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[5][7]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|RD_BYTE\(7),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[5][7]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~151_combout\);

-- Location: FF_X61_Y64_N23
\c_i2c_master_reg|fifo_rx_data[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~151_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[4][7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[4][7]~q\);

-- Location: LCCOMB_X65_Y64_N26
\c_i2c_master_reg|fifo_rx_data~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~155_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[4][7]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(7),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[4][7]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~155_combout\);

-- Location: FF_X65_Y64_N27
\c_i2c_master_reg|fifo_rx_data[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~155_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[3][3]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[3][7]~q\);

-- Location: LCCOMB_X65_Y64_N24
\c_i2c_master_reg|fifo_rx_data~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~148_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[3][7]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[3][7]~q\,
	datab => \c_i2c_master|RD_BYTE\(7),
	datac => \chipselect~input_o\,
	combout => \c_i2c_master_reg|fifo_rx_data~148_combout\);

-- Location: FF_X65_Y64_N25
\c_i2c_master_reg|fifo_rx_data[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~148_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[2][2]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[2][7]~q\);

-- Location: LCCOMB_X61_Y65_N26
\c_i2c_master_reg|fifo_rx_data~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~144_combout\ = (\chipselect~input_o\ & ((\c_i2c_master_reg|fifo_rx_data[2][7]~q\))) # (!\chipselect~input_o\ & (\c_i2c_master|RD_BYTE\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master|RD_BYTE\(7),
	datac => \chipselect~input_o\,
	datad => \c_i2c_master_reg|fifo_rx_data[2][7]~q\,
	combout => \c_i2c_master_reg|fifo_rx_data~144_combout\);

-- Location: FF_X61_Y65_N27
\c_i2c_master_reg|fifo_rx_data[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~144_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[1][6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[1][7]~q\);

-- Location: LCCOMB_X61_Y65_N22
\c_i2c_master_reg|fifo_rx_data~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data~18_combout\ = (\chipselect~input_o\ & (\c_i2c_master_reg|fifo_rx_data[1][7]~q\)) # (!\chipselect~input_o\ & ((\c_i2c_master|RD_BYTE\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \chipselect~input_o\,
	datac => \c_i2c_master_reg|fifo_rx_data[1][7]~q\,
	datad => \c_i2c_master|RD_BYTE\(7),
	combout => \c_i2c_master_reg|fifo_rx_data~18_combout\);

-- Location: FF_X61_Y65_N23
\c_i2c_master_reg|fifo_rx_data[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data~18_combout\,
	sclr => \c_i2c_master_reg|fifo_rx_data[0][1]~7_combout\,
	ena => \c_i2c_master_reg|fifo_rx_data[0][1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data[0][7]~q\);

-- Location: FF_X56_Y65_N11
\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(3));

-- Location: LCCOMB_X56_Y65_N10
\c_i2c_master_reg|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add7~6_combout\ = \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3) $ (\c_i2c_master_reg|Add7~5\ $ (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(3),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int\(3),
	cin => \c_i2c_master_reg|Add7~5\,
	combout => \c_i2c_master_reg|Add7~6_combout\);

-- Location: LCCOMB_X57_Y65_N30
\c_i2c_master_reg|Add8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Add8~1_combout\ = \c_i2c_master_reg|Add7~6_combout\ $ (((\c_i2c_master_reg|Add7~4_combout\ & \c_i2c_master_reg|Add7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add7~4_combout\,
	datac => \c_i2c_master_reg|Add7~2_combout\,
	datad => \c_i2c_master_reg|Add7~6_combout\,
	combout => \c_i2c_master_reg|Add8~1_combout\);

-- Location: FF_X57_Y65_N31
\c_i2c_master_reg|errors_index_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Add8~1_combout\,
	sclr => \chipselect~input_o\,
	ena => \c_i2c_master_reg|errors_index_int[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_index_int\(3));

-- Location: FF_X56_Y65_N23
\c_i2c_master_reg|errors_index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master_reg|errors_index_int\(3),
	sload => VCC,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|errors_index\(3));

-- Location: LCCOMB_X56_Y65_N22
\c_i2c_master_reg|Selector540~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector540~1_combout\ = (\c_i2c_master_reg|MODE.mCTRL~q\ & (((\c_i2c_master_reg|MODE.mSTATUS~q\ & \c_i2c_master_reg|errors_index\(3))) # (!\c_i2c_master_reg|BAUD_RATE\(7)))) # (!\c_i2c_master_reg|MODE.mCTRL~q\ & 
-- (\c_i2c_master_reg|MODE.mSTATUS~q\ & (\c_i2c_master_reg|errors_index\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mCTRL~q\,
	datab => \c_i2c_master_reg|MODE.mSTATUS~q\,
	datac => \c_i2c_master_reg|errors_index\(3),
	datad => \c_i2c_master_reg|BAUD_RATE\(7),
	combout => \c_i2c_master_reg|Selector540~1_combout\);

-- Location: LCCOMB_X61_Y65_N24
\c_i2c_master_reg|Selector540~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector540~2_combout\ = (\c_i2c_master_reg|Selector540~1_combout\) # ((\c_i2c_master_reg|fifo_rx_data[0][7]~q\ & \c_i2c_master_reg|MODE.mRX_DATA~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[0][7]~q\,
	datac => \c_i2c_master_reg|MODE.mRX_DATA~q\,
	datad => \c_i2c_master_reg|Selector540~1_combout\,
	combout => \c_i2c_master_reg|Selector540~2_combout\);

-- Location: LCCOMB_X61_Y69_N10
\c_i2c_master_reg|Selector540~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector540~5_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[11][7]~q\) # ((\c_i2c_master_reg|Add4~2_combout\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[15][7]~q\ & 
-- !\c_i2c_master_reg|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[11][7]~q\,
	datab => \c_i2c_master_reg|Add4~1_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[15][7]~q\,
	datad => \c_i2c_master_reg|Add4~2_combout\,
	combout => \c_i2c_master_reg|Selector540~5_combout\);

-- Location: LCCOMB_X61_Y69_N0
\c_i2c_master_reg|Selector540~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector540~6_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector540~5_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[3][7]~q\))) # (!\c_i2c_master_reg|Selector540~5_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[7][7]~q\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Selector540~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~2_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[3][7]~q\,
	datad => \c_i2c_master_reg|Selector540~5_combout\,
	combout => \c_i2c_master_reg|Selector540~6_combout\);

-- Location: LCCOMB_X60_Y69_N2
\c_i2c_master_reg|Selector540~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector540~3_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[8][7]~q\) # ((\c_i2c_master_reg|Add4~2_combout\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[12][7]~q\ & 
-- !\c_i2c_master_reg|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[12][7]~q\,
	datac => \c_i2c_master_reg|Add4~1_combout\,
	datad => \c_i2c_master_reg|Add4~2_combout\,
	combout => \c_i2c_master_reg|Selector540~3_combout\);

-- Location: LCCOMB_X61_Y69_N4
\c_i2c_master_reg|Selector540~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector540~4_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector540~3_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[0][7]~q\))) # (!\c_i2c_master_reg|Selector540~3_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[4][7]~q\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Selector540~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~2_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[4][7]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[0][7]~q\,
	datad => \c_i2c_master_reg|Selector540~3_combout\,
	combout => \c_i2c_master_reg|Selector540~4_combout\);

-- Location: LCCOMB_X61_Y69_N2
\c_i2c_master_reg|Selector540~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector540~7_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Add4~1_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[9][7]~q\)) # 
-- (!\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[13][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[9][7]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[13][7]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Add4~1_combout\,
	combout => \c_i2c_master_reg|Selector540~7_combout\);

-- Location: LCCOMB_X61_Y69_N8
\c_i2c_master_reg|Selector540~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector540~8_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector540~7_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[1][7]~q\)) # (!\c_i2c_master_reg|Selector540~7_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[5][7]~q\))))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Selector540~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[1][7]~q\,
	datab => \c_i2c_master_reg|Add4~2_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[5][7]~q\,
	datad => \c_i2c_master_reg|Selector540~7_combout\,
	combout => \c_i2c_master_reg|Selector540~8_combout\);

-- Location: LCCOMB_X61_Y69_N6
\c_i2c_master_reg|Selector540~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector540~9_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[10][7]~q\))) # 
-- (!\c_i2c_master_reg|Add4~1_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[14][7]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[10][7]~q\,
	datac => \c_i2c_master_reg|Add4~2_combout\,
	datad => \c_i2c_master_reg|Add4~1_combout\,
	combout => \c_i2c_master_reg|Selector540~9_combout\);

-- Location: LCCOMB_X61_Y69_N24
\c_i2c_master_reg|Selector540~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector540~10_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector540~9_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[2][7]~q\))) # (!\c_i2c_master_reg|Selector540~9_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[6][7]~q\)))) # (!\c_i2c_master_reg|Add4~2_combout\ & (((\c_i2c_master_reg|Selector540~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~2_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[6][7]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~q\,
	datad => \c_i2c_master_reg|Selector540~9_combout\,
	combout => \c_i2c_master_reg|Selector540~10_combout\);

-- Location: LCCOMB_X61_Y69_N18
\c_i2c_master_reg|Selector540~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector540~11_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (((\c_i2c_master_reg|Selector540~10_combout\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (\c_i2c_master_reg|Selector540~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datac => \c_i2c_master_reg|Selector540~8_combout\,
	datad => \c_i2c_master_reg|Selector540~10_combout\,
	combout => \c_i2c_master_reg|Selector540~11_combout\);

-- Location: LCCOMB_X61_Y69_N28
\c_i2c_master_reg|Selector540~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector540~12_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & (((\c_i2c_master_reg|Selector540~11_combout\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1) & ((\c_i2c_master_reg|Selector540~11_combout\ & 
-- ((\c_i2c_master_reg|Selector540~4_combout\))) # (!\c_i2c_master_reg|Selector540~11_combout\ & (\c_i2c_master_reg|Selector540~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(1),
	datab => \c_i2c_master_reg|Selector540~6_combout\,
	datac => \c_i2c_master_reg|Selector540~4_combout\,
	datad => \c_i2c_master_reg|Selector540~11_combout\,
	combout => \c_i2c_master_reg|Selector540~12_combout\);

-- Location: LCCOMB_X62_Y69_N2
\c_i2c_master_reg|Selector540~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector540~13_combout\ = (\c_i2c_master_reg|Selector540~0_combout\) # ((\c_i2c_master_reg|Selector540~2_combout\) # ((\c_i2c_master_reg|MODE.mTFR_CMD~q\ & \c_i2c_master_reg|Selector540~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector540~0_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|Selector540~2_combout\,
	datad => \c_i2c_master_reg|Selector540~12_combout\,
	combout => \c_i2c_master_reg|Selector540~13_combout\);

-- Location: FF_X62_Y69_N3
\c_i2c_master_reg|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector540~13_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(7));

-- Location: LCCOMB_X57_Y64_N28
\c_i2c_master_reg|idle_internal~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|idle_internal~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \c_i2c_master_reg|idle_internal~feeder_combout\);

-- Location: FF_X57_Y64_N29
\c_i2c_master_reg|idle_internal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|idle_internal~feeder_combout\,
	ena => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|idle_internal~q\);

-- Location: LCCOMB_X57_Y64_N22
\c_i2c_master_reg|Selector539~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~21_combout\ = (\c_i2c_master_reg|fast_mode~q\ & (\c_i2c_master_reg|idle_internal~q\ & (\c_i2c_master_reg|MODE.mSTATUS~q\))) # (!\c_i2c_master_reg|fast_mode~q\ & ((\c_i2c_master_reg|MODE.mCTRL~q\) # 
-- ((\c_i2c_master_reg|idle_internal~q\ & \c_i2c_master_reg|MODE.mSTATUS~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fast_mode~q\,
	datab => \c_i2c_master_reg|idle_internal~q\,
	datac => \c_i2c_master_reg|MODE.mSTATUS~q\,
	datad => \c_i2c_master_reg|MODE.mCTRL~q\,
	combout => \c_i2c_master_reg|Selector539~21_combout\);

-- Location: LCCOMB_X59_Y66_N28
\c_i2c_master_reg|Selector539~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~17_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[11][0]~q\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd[3][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[11][0]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[3][0]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	combout => \c_i2c_master_reg|Selector539~17_combout\);

-- Location: LCCOMB_X59_Y66_N30
\c_i2c_master_reg|Selector539~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~18_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|Selector539~17_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][0]~q\)) # (!\c_i2c_master_reg|Selector539~17_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[7][0]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (((\c_i2c_master_reg|Selector539~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[15][0]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[7][0]~q\,
	datad => \c_i2c_master_reg|Selector539~17_combout\,
	combout => \c_i2c_master_reg|Selector539~18_combout\);

-- Location: LCCOMB_X60_Y66_N28
\c_i2c_master_reg|Selector539~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~10_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[10][0]~q\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (\c_i2c_master_reg|fifo_tfr_cmd[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[2][0]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datad => \c_i2c_master_reg|fifo_tfr_cmd[10][0]~q\,
	combout => \c_i2c_master_reg|Selector539~10_combout\);

-- Location: LCCOMB_X60_Y66_N30
\c_i2c_master_reg|Selector539~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~11_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|Selector539~10_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][0]~q\)) # (!\c_i2c_master_reg|Selector539~10_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[6][0]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (((\c_i2c_master_reg|Selector539~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[14][0]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[6][0]~q\,
	datad => \c_i2c_master_reg|Selector539~10_combout\,
	combout => \c_i2c_master_reg|Selector539~11_combout\);

-- Location: LCCOMB_X59_Y66_N26
\c_i2c_master_reg|Selector539~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~12_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (((\c_i2c_master_reg|fifo_tfr_cmd[5][0]~q\) # (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[1][0]~q\ & ((!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[1][0]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][0]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	combout => \c_i2c_master_reg|Selector539~12_combout\);

-- Location: LCCOMB_X59_Y66_N8
\c_i2c_master_reg|Selector539~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~13_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|Selector539~12_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[13][0]~q\))) # (!\c_i2c_master_reg|Selector539~12_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[9][0]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|Selector539~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[9][0]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datac => \c_i2c_master_reg|Selector539~12_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[13][0]~q\,
	combout => \c_i2c_master_reg|Selector539~13_combout\);

-- Location: LCCOMB_X60_Y66_N0
\c_i2c_master_reg|Selector539~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~14_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[4][0]~q\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|fifo_tfr_cmd[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[4][0]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[0][0]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	combout => \c_i2c_master_reg|Selector539~14_combout\);

-- Location: LCCOMB_X60_Y66_N24
\c_i2c_master_reg|Selector539~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~15_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|Selector539~14_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[12][0]~q\)) # (!\c_i2c_master_reg|Selector539~14_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[8][0]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|Selector539~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[12][0]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[8][0]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datad => \c_i2c_master_reg|Selector539~14_combout\,
	combout => \c_i2c_master_reg|Selector539~15_combout\);

-- Location: LCCOMB_X59_Y66_N10
\c_i2c_master_reg|Selector539~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~16_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1)) # ((\c_i2c_master_reg|Selector539~13_combout\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & 
-- (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|Selector539~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datac => \c_i2c_master_reg|Selector539~13_combout\,
	datad => \c_i2c_master_reg|Selector539~15_combout\,
	combout => \c_i2c_master_reg|Selector539~16_combout\);

-- Location: LCCOMB_X59_Y66_N4
\c_i2c_master_reg|Selector539~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~19_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|Selector539~16_combout\ & (\c_i2c_master_reg|Selector539~18_combout\)) # (!\c_i2c_master_reg|Selector539~16_combout\ & 
-- ((\c_i2c_master_reg|Selector539~11_combout\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|Selector539~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector539~18_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datac => \c_i2c_master_reg|Selector539~11_combout\,
	datad => \c_i2c_master_reg|Selector539~16_combout\,
	combout => \c_i2c_master_reg|Selector539~19_combout\);

-- Location: LCCOMB_X61_Y67_N22
\c_i2c_master_reg|fifo_rx_data_index_int~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_index_int~2_combout\ = (\c_i2c_master_reg|fifo_rx_data_index\(3) & (((!\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\) # (!\writedata[31]~input_o\)) # (!\c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\,
	datab => \writedata[31]~input_o\,
	datac => \c_i2c_master_reg|fifo_rx_data_index\(3),
	datad => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	combout => \c_i2c_master_reg|fifo_rx_data_index_int~2_combout\);

-- Location: FF_X61_Y67_N23
\c_i2c_master_reg|fifo_rx_data_index_int[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data_index_int~2_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_index_int\(3));

-- Location: LCCOMB_X61_Y66_N30
\c_i2c_master_reg|fifo_rx_data_index_int~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_index_int~1_combout\ = (\c_i2c_master_reg|fifo_rx_data_index\(0) & (((!\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\) # (!\c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\)) # (!\writedata[31]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[31]~input_o\,
	datab => \c_i2c_master_reg|fifo_rx_data_index\(0),
	datac => \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\,
	datad => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	combout => \c_i2c_master_reg|fifo_rx_data_index_int~1_combout\);

-- Location: FF_X61_Y66_N31
\c_i2c_master_reg|fifo_rx_data_index_int[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data_index_int~1_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_index_int\(0));

-- Location: LCCOMB_X61_Y66_N16
\c_i2c_master_reg|fifo_rx_data_index_int~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_index_int~0_combout\ = (\c_i2c_master_reg|fifo_rx_data_index\(1) & (((!\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\) # (!\c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\)) # (!\writedata[31]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[31]~input_o\,
	datab => \c_i2c_master_reg|fifo_rx_data_index\(1),
	datac => \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\,
	datad => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	combout => \c_i2c_master_reg|fifo_rx_data_index_int~0_combout\);

-- Location: FF_X61_Y66_N17
\c_i2c_master_reg|fifo_rx_data_index_int[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data_index_int~0_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_index_int\(1));

-- Location: LCCOMB_X60_Y63_N0
\c_i2c_master_reg|Selector539~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~7_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(1))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(1) & 
-- ((\c_i2c_master_reg|fifo_rx_data[14][0]~q\))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (\c_i2c_master_reg|fifo_rx_data[12][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[12][0]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datac => \c_i2c_master_reg|fifo_rx_data[14][0]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	combout => \c_i2c_master_reg|Selector539~7_combout\);

-- Location: LCCOMB_X60_Y63_N10
\c_i2c_master_reg|Selector539~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~8_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|Selector539~7_combout\ & ((\c_i2c_master_reg|fifo_rx_data[15][0]~q\))) # (!\c_i2c_master_reg|Selector539~7_combout\ & 
-- (\c_i2c_master_reg|fifo_rx_data[13][0]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (((\c_i2c_master_reg|Selector539~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datab => \c_i2c_master_reg|fifo_rx_data[13][0]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[15][0]~q\,
	datad => \c_i2c_master_reg|Selector539~7_combout\,
	combout => \c_i2c_master_reg|Selector539~8_combout\);

-- Location: LCCOMB_X60_Y63_N16
\c_i2c_master_reg|Selector539~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~0_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (((\c_i2c_master_reg|fifo_rx_data[9][0]~q\) # (\c_i2c_master_reg|fifo_rx_data_index_int\(1))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & 
-- (\c_i2c_master_reg|fifo_rx_data[8][0]~q\ & ((!\c_i2c_master_reg|fifo_rx_data_index_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datab => \c_i2c_master_reg|fifo_rx_data[8][0]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[9][0]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	combout => \c_i2c_master_reg|Selector539~0_combout\);

-- Location: LCCOMB_X60_Y63_N18
\c_i2c_master_reg|Selector539~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~1_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|Selector539~0_combout\ & (\c_i2c_master_reg|fifo_rx_data[11][0]~q\)) # (!\c_i2c_master_reg|Selector539~0_combout\ & 
-- ((\c_i2c_master_reg|fifo_rx_data[10][0]~q\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (((\c_i2c_master_reg|Selector539~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[11][0]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datac => \c_i2c_master_reg|fifo_rx_data[10][0]~q\,
	datad => \c_i2c_master_reg|Selector539~0_combout\,
	combout => \c_i2c_master_reg|Selector539~1_combout\);

-- Location: LCCOMB_X61_Y66_N8
\c_i2c_master_reg|fifo_rx_data_index_int~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|fifo_rx_data_index_int~3_combout\ = (\c_i2c_master_reg|fifo_rx_data_index\(2) & (((!\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\) # (!\c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\)) # (!\writedata[31]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \writedata[31]~input_o\,
	datab => \c_i2c_master_reg|fifo_rx_data_index\(2),
	datac => \c_i2c_master_reg|fifo_rx_data[0][1]~5_combout\,
	datad => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	combout => \c_i2c_master_reg|fifo_rx_data_index_int~3_combout\);

-- Location: FF_X61_Y66_N9
\c_i2c_master_reg|fifo_rx_data_index_int[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|fifo_rx_data_index_int~3_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|fifo_rx_data_index_int\(2));

-- Location: LCCOMB_X61_Y66_N20
\c_i2c_master_reg|Selector539~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~2_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (\c_i2c_master_reg|fifo_rx_data_index_int\(1))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(1) & 
-- (\c_i2c_master_reg|fifo_rx_data[6][0]~q\)) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|fifo_rx_data[4][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datac => \c_i2c_master_reg|fifo_rx_data[6][0]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data[4][0]~q\,
	combout => \c_i2c_master_reg|Selector539~2_combout\);

-- Location: LCCOMB_X61_Y66_N10
\c_i2c_master_reg|Selector539~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~3_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|Selector539~2_combout\ & ((\c_i2c_master_reg|fifo_rx_data[7][0]~q\))) # (!\c_i2c_master_reg|Selector539~2_combout\ & 
-- (\c_i2c_master_reg|fifo_rx_data[5][0]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (((\c_i2c_master_reg|Selector539~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datab => \c_i2c_master_reg|fifo_rx_data[5][0]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[7][0]~q\,
	datad => \c_i2c_master_reg|Selector539~2_combout\,
	combout => \c_i2c_master_reg|Selector539~3_combout\);

-- Location: LCCOMB_X60_Y63_N20
\c_i2c_master_reg|Selector539~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~4_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(0))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(0) & 
-- ((\c_i2c_master_reg|fifo_rx_data[1][0]~q\))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (\c_i2c_master_reg|fifo_rx_data[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[0][0]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datac => \c_i2c_master_reg|fifo_rx_data[1][0]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	combout => \c_i2c_master_reg|Selector539~4_combout\);

-- Location: LCCOMB_X60_Y63_N2
\c_i2c_master_reg|Selector539~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~5_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|Selector539~4_combout\ & (\c_i2c_master_reg|fifo_rx_data[3][0]~q\)) # (!\c_i2c_master_reg|Selector539~4_combout\ & 
-- ((\c_i2c_master_reg|fifo_rx_data[2][0]~q\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (((\c_i2c_master_reg|Selector539~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[3][0]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datac => \c_i2c_master_reg|fifo_rx_data[2][0]~q\,
	datad => \c_i2c_master_reg|Selector539~4_combout\,
	combout => \c_i2c_master_reg|Selector539~5_combout\);

-- Location: LCCOMB_X59_Y66_N2
\c_i2c_master_reg|Selector539~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~6_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (\c_i2c_master_reg|fifo_rx_data_index_int\(2))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(2) & 
-- (\c_i2c_master_reg|Selector539~3_combout\)) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|Selector539~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datac => \c_i2c_master_reg|Selector539~3_combout\,
	datad => \c_i2c_master_reg|Selector539~5_combout\,
	combout => \c_i2c_master_reg|Selector539~6_combout\);

-- Location: LCCOMB_X59_Y66_N20
\c_i2c_master_reg|Selector539~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~9_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|Selector539~6_combout\ & (\c_i2c_master_reg|Selector539~8_combout\)) # (!\c_i2c_master_reg|Selector539~6_combout\ & 
-- ((\c_i2c_master_reg|Selector539~1_combout\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (((\c_i2c_master_reg|Selector539~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datab => \c_i2c_master_reg|Selector539~8_combout\,
	datac => \c_i2c_master_reg|Selector539~1_combout\,
	datad => \c_i2c_master_reg|Selector539~6_combout\,
	combout => \c_i2c_master_reg|Selector539~9_combout\);

-- Location: LCCOMB_X59_Y66_N6
\c_i2c_master_reg|Selector539~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~20_combout\ = (\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & ((\c_i2c_master_reg|Selector539~9_combout\) # ((!\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & \c_i2c_master_reg|Selector539~19_combout\)))) # 
-- (!\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & (!\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & (\c_i2c_master_reg|Selector539~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datac => \c_i2c_master_reg|Selector539~19_combout\,
	datad => \c_i2c_master_reg|Selector539~9_combout\,
	combout => \c_i2c_master_reg|Selector539~20_combout\);

-- Location: LCCOMB_X59_Y66_N24
\c_i2c_master_reg|Selector539~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~29_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & (\c_i2c_master_reg|Add4~2_combout\)) # (!\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Add4~2_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[2][8]~q\)) # 
-- (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[10][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~0_combout\,
	datab => \c_i2c_master_reg|Add4~2_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[2][8]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[10][8]~q\,
	combout => \c_i2c_master_reg|Selector539~29_combout\);

-- Location: LCCOMB_X60_Y66_N8
\c_i2c_master_reg|Selector539~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~30_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Selector539~29_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[0][8]~q\)) # (!\c_i2c_master_reg|Selector539~29_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[8][8]~q\))))) # (!\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Selector539~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[0][8]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[8][8]~q\,
	datac => \c_i2c_master_reg|Add4~0_combout\,
	datad => \c_i2c_master_reg|Selector539~29_combout\,
	combout => \c_i2c_master_reg|Selector539~30_combout\);

-- Location: LCCOMB_X60_Y67_N10
\c_i2c_master_reg|Selector539~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~22_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Add4~2_combout\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Add4~2_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[6][8]~q\)) # 
-- (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[14][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[6][8]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[14][8]~q\,
	datac => \c_i2c_master_reg|Add4~0_combout\,
	datad => \c_i2c_master_reg|Add4~2_combout\,
	combout => \c_i2c_master_reg|Selector539~22_combout\);

-- Location: LCCOMB_X60_Y67_N16
\c_i2c_master_reg|Selector539~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~23_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Selector539~22_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[4][8]~q\))) # (!\c_i2c_master_reg|Selector539~22_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[12][8]~q\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Selector539~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[12][8]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[4][8]~q\,
	datac => \c_i2c_master_reg|Add4~0_combout\,
	datad => \c_i2c_master_reg|Selector539~22_combout\,
	combout => \c_i2c_master_reg|Selector539~23_combout\);

-- Location: LCCOMB_X60_Y67_N2
\c_i2c_master_reg|Selector539~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~24_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Add4~2_combout\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Add4~2_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[3][8]~q\)) # 
-- (!\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[11][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[3][8]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[11][8]~q\,
	datac => \c_i2c_master_reg|Add4~0_combout\,
	datad => \c_i2c_master_reg|Add4~2_combout\,
	combout => \c_i2c_master_reg|Selector539~24_combout\);

-- Location: LCCOMB_X60_Y67_N28
\c_i2c_master_reg|Selector539~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~25_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Selector539~24_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[1][8]~q\)) # (!\c_i2c_master_reg|Selector539~24_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[9][8]~q\))))) # (!\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Selector539~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[1][8]~q\,
	datab => \c_i2c_master_reg|Add4~0_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[9][8]~q\,
	datad => \c_i2c_master_reg|Selector539~24_combout\,
	combout => \c_i2c_master_reg|Selector539~25_combout\);

-- Location: LCCOMB_X60_Y67_N6
\c_i2c_master_reg|Selector539~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~26_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Add4~2_combout\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[7][8]~q\))) # 
-- (!\c_i2c_master_reg|Add4~2_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[15][8]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[7][8]~q\,
	datac => \c_i2c_master_reg|Add4~0_combout\,
	datad => \c_i2c_master_reg|Add4~2_combout\,
	combout => \c_i2c_master_reg|Selector539~26_combout\);

-- Location: LCCOMB_X60_Y67_N20
\c_i2c_master_reg|Selector539~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~27_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|Selector539~26_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[5][8]~q\))) # (!\c_i2c_master_reg|Selector539~26_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[13][8]~q\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|Selector539~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[13][8]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][8]~q\,
	datac => \c_i2c_master_reg|Add4~0_combout\,
	datad => \c_i2c_master_reg|Selector539~26_combout\,
	combout => \c_i2c_master_reg|Selector539~27_combout\);

-- Location: LCCOMB_X60_Y66_N18
\c_i2c_master_reg|Selector539~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~28_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0)) # ((\c_i2c_master_reg|Selector539~25_combout\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & 
-- (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & ((\c_i2c_master_reg|Selector539~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~1_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datac => \c_i2c_master_reg|Selector539~25_combout\,
	datad => \c_i2c_master_reg|Selector539~27_combout\,
	combout => \c_i2c_master_reg|Selector539~28_combout\);

-- Location: LCCOMB_X60_Y66_N6
\c_i2c_master_reg|Selector539~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~31_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & ((\c_i2c_master_reg|Selector539~28_combout\ & (\c_i2c_master_reg|Selector539~30_combout\)) # (!\c_i2c_master_reg|Selector539~28_combout\ & 
-- ((\c_i2c_master_reg|Selector539~23_combout\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (((\c_i2c_master_reg|Selector539~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datab => \c_i2c_master_reg|Selector539~30_combout\,
	datac => \c_i2c_master_reg|Selector539~23_combout\,
	datad => \c_i2c_master_reg|Selector539~28_combout\,
	combout => \c_i2c_master_reg|Selector539~31_combout\);

-- Location: LCCOMB_X60_Y66_N4
\c_i2c_master_reg|Selector539~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector539~32_combout\ = (\c_i2c_master_reg|Selector539~21_combout\) # ((\c_i2c_master_reg|Selector539~20_combout\) # ((\c_i2c_master_reg|MODE.mTFR_CMD~q\ & \c_i2c_master_reg|Selector539~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datab => \c_i2c_master_reg|Selector539~21_combout\,
	datac => \c_i2c_master_reg|Selector539~20_combout\,
	datad => \c_i2c_master_reg|Selector539~31_combout\,
	combout => \c_i2c_master_reg|Selector539~32_combout\);

-- Location: FF_X60_Y66_N5
\c_i2c_master_reg|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector539~32_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(8));

-- Location: FF_X57_Y64_N13
\c_i2c_master_reg|done_internal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \c_i2c_master|DONE~q\,
	sload => VCC,
	ena => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|done_internal~q\);

-- Location: LCCOMB_X57_Y64_N12
\c_i2c_master_reg|Selector538~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~21_combout\ = (\c_i2c_master_reg|fast_mode~q\ & ((\c_i2c_master_reg|MODE.mCTRL~q\) # ((\c_i2c_master_reg|MODE.mSTATUS~q\ & \c_i2c_master_reg|done_internal~q\)))) # (!\c_i2c_master_reg|fast_mode~q\ & 
-- (\c_i2c_master_reg|MODE.mSTATUS~q\ & (\c_i2c_master_reg|done_internal~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fast_mode~q\,
	datab => \c_i2c_master_reg|MODE.mSTATUS~q\,
	datac => \c_i2c_master_reg|done_internal~q\,
	datad => \c_i2c_master_reg|MODE.mCTRL~q\,
	combout => \c_i2c_master_reg|Selector538~21_combout\);

-- Location: LCCOMB_X59_Y68_N28
\c_i2c_master_reg|Selector538~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~29_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[4][9]~q\) # ((\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[6][9]~q\ & 
-- !\c_i2c_master_reg|Add4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Add4~0_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[4][9]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[6][9]~q\,
	datad => \c_i2c_master_reg|Add4~1_combout\,
	combout => \c_i2c_master_reg|Selector538~29_combout\);

-- Location: LCCOMB_X58_Y66_N6
\c_i2c_master_reg|Selector538~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~30_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Selector538~29_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[0][9]~q\)) # (!\c_i2c_master_reg|Selector538~29_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[2][9]~q\))))) # (!\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Selector538~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[0][9]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[2][9]~q\,
	datac => \c_i2c_master_reg|Add4~1_combout\,
	datad => \c_i2c_master_reg|Selector538~29_combout\,
	combout => \c_i2c_master_reg|Selector538~30_combout\);

-- Location: LCCOMB_X57_Y66_N14
\c_i2c_master_reg|Selector538~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~22_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[12][9]~q\) # (\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][9]~q\ & 
-- ((!\c_i2c_master_reg|Add4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[14][9]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[12][9]~q\,
	datac => \c_i2c_master_reg|Add4~0_combout\,
	datad => \c_i2c_master_reg|Add4~1_combout\,
	combout => \c_i2c_master_reg|Selector538~22_combout\);

-- Location: LCCOMB_X57_Y66_N16
\c_i2c_master_reg|Selector538~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~23_combout\ = (\c_i2c_master_reg|Selector538~22_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[8][9]~q\) # ((!\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Selector538~22_combout\ & 
-- (((\c_i2c_master_reg|fifo_tfr_cmd[10][9]~q\ & \c_i2c_master_reg|Add4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[8][9]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[10][9]~q\,
	datac => \c_i2c_master_reg|Selector538~22_combout\,
	datad => \c_i2c_master_reg|Add4~1_combout\,
	combout => \c_i2c_master_reg|Selector538~23_combout\);

-- Location: LCCOMB_X58_Y66_N20
\c_i2c_master_reg|Selector538~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~24_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Add4~0_combout\)))) # (!\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Add4~0_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[5][9]~q\))) # 
-- (!\c_i2c_master_reg|Add4~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[7][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[7][9]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][9]~q\,
	datac => \c_i2c_master_reg|Add4~1_combout\,
	datad => \c_i2c_master_reg|Add4~0_combout\,
	combout => \c_i2c_master_reg|Selector538~24_combout\);

-- Location: LCCOMB_X58_Y66_N26
\c_i2c_master_reg|Selector538~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~25_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Selector538~24_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[1][9]~q\)) # (!\c_i2c_master_reg|Selector538~24_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[3][9]~q\))))) # (!\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Selector538~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[1][9]~q\,
	datab => \c_i2c_master_reg|Add4~1_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[3][9]~q\,
	datad => \c_i2c_master_reg|Selector538~24_combout\,
	combout => \c_i2c_master_reg|Selector538~25_combout\);

-- Location: LCCOMB_X57_Y66_N28
\c_i2c_master_reg|Selector538~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~26_combout\ = (\c_i2c_master_reg|Add4~0_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[13][9]~q\) # (\c_i2c_master_reg|Add4~1_combout\)))) # (!\c_i2c_master_reg|Add4~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][9]~q\ & 
-- ((!\c_i2c_master_reg|Add4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[15][9]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[13][9]~q\,
	datac => \c_i2c_master_reg|Add4~0_combout\,
	datad => \c_i2c_master_reg|Add4~1_combout\,
	combout => \c_i2c_master_reg|Selector538~26_combout\);

-- Location: LCCOMB_X57_Y66_N2
\c_i2c_master_reg|Selector538~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~27_combout\ = (\c_i2c_master_reg|Add4~1_combout\ & ((\c_i2c_master_reg|Selector538~26_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[9][9]~q\)) # (!\c_i2c_master_reg|Selector538~26_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[11][9]~q\))))) # (!\c_i2c_master_reg|Add4~1_combout\ & (((\c_i2c_master_reg|Selector538~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[9][9]~q\,
	datab => \c_i2c_master_reg|Add4~1_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[11][9]~q\,
	datad => \c_i2c_master_reg|Selector538~26_combout\,
	combout => \c_i2c_master_reg|Selector538~27_combout\);

-- Location: LCCOMB_X58_Y66_N0
\c_i2c_master_reg|Selector538~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~28_combout\ = (\c_i2c_master_reg|Add4~2_combout\ & ((\c_i2c_master_reg|Selector538~25_combout\) # ((\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0))))) # (!\c_i2c_master_reg|Add4~2_combout\ & 
-- (((!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & \c_i2c_master_reg|Selector538~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector538~25_combout\,
	datab => \c_i2c_master_reg|Add4~2_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datad => \c_i2c_master_reg|Selector538~27_combout\,
	combout => \c_i2c_master_reg|Selector538~28_combout\);

-- Location: LCCOMB_X58_Y66_N4
\c_i2c_master_reg|Selector538~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~31_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & ((\c_i2c_master_reg|Selector538~28_combout\ & (\c_i2c_master_reg|Selector538~30_combout\)) # (!\c_i2c_master_reg|Selector538~28_combout\ & 
-- ((\c_i2c_master_reg|Selector538~23_combout\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0) & (((\c_i2c_master_reg|Selector538~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector538~30_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_amnt_int\(0),
	datac => \c_i2c_master_reg|Selector538~23_combout\,
	datad => \c_i2c_master_reg|Selector538~28_combout\,
	combout => \c_i2c_master_reg|Selector538~31_combout\);

-- Location: LCCOMB_X58_Y69_N10
\c_i2c_master_reg|Selector538~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~17_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[13][1]~q\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|fifo_tfr_cmd[12][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[13][1]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[12][1]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	combout => \c_i2c_master_reg|Selector538~17_combout\);

-- Location: LCCOMB_X58_Y69_N0
\c_i2c_master_reg|Selector538~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~18_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|Selector538~17_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[15][1]~q\))) # (!\c_i2c_master_reg|Selector538~17_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[14][1]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|Selector538~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[14][1]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[15][1]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datad => \c_i2c_master_reg|Selector538~17_combout\,
	combout => \c_i2c_master_reg|Selector538~18_combout\);

-- Location: LCCOMB_X58_Y69_N28
\c_i2c_master_reg|Selector538~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~10_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[9][1]~q\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (\c_i2c_master_reg|fifo_tfr_cmd[8][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[8][1]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[9][1]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	combout => \c_i2c_master_reg|Selector538~10_combout\);

-- Location: LCCOMB_X58_Y69_N30
\c_i2c_master_reg|Selector538~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~11_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|Selector538~10_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[11][1]~q\)) # (!\c_i2c_master_reg|Selector538~10_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[10][1]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|Selector538~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[11][1]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[10][1]~q\,
	datad => \c_i2c_master_reg|Selector538~10_combout\,
	combout => \c_i2c_master_reg|Selector538~11_combout\);

-- Location: LCCOMB_X58_Y69_N20
\c_i2c_master_reg|Selector538~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~12_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|fifo_tfr_cmd[6][1]~q\) # (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[4][1]~q\ & ((!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[4][1]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[6][1]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	combout => \c_i2c_master_reg|Selector538~12_combout\);

-- Location: LCCOMB_X58_Y69_N26
\c_i2c_master_reg|Selector538~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~13_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|Selector538~12_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[7][1]~q\))) # (!\c_i2c_master_reg|Selector538~12_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[5][1]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|Selector538~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][1]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[7][1]~q\,
	datad => \c_i2c_master_reg|Selector538~12_combout\,
	combout => \c_i2c_master_reg|Selector538~13_combout\);

-- Location: LCCOMB_X58_Y69_N4
\c_i2c_master_reg|Selector538~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~14_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd[2][1]~q\) # ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & 
-- (((\c_i2c_master_reg|fifo_tfr_cmd[0][1]~q\ & !\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[2][1]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[0][1]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	combout => \c_i2c_master_reg|Selector538~14_combout\);

-- Location: LCCOMB_X58_Y69_N6
\c_i2c_master_reg|Selector538~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~15_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|Selector538~14_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[3][1]~q\)) # (!\c_i2c_master_reg|Selector538~14_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[1][1]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|Selector538~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[3][1]~q\,
	datac => \c_i2c_master_reg|Selector538~14_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[1][1]~q\,
	combout => \c_i2c_master_reg|Selector538~15_combout\);

-- Location: LCCOMB_X58_Y69_N16
\c_i2c_master_reg|Selector538~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~16_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & 
-- (\c_i2c_master_reg|Selector538~13_combout\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|Selector538~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datac => \c_i2c_master_reg|Selector538~13_combout\,
	datad => \c_i2c_master_reg|Selector538~15_combout\,
	combout => \c_i2c_master_reg|Selector538~16_combout\);

-- Location: LCCOMB_X58_Y69_N2
\c_i2c_master_reg|Selector538~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~19_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|Selector538~16_combout\ & (\c_i2c_master_reg|Selector538~18_combout\)) # (!\c_i2c_master_reg|Selector538~16_combout\ & 
-- ((\c_i2c_master_reg|Selector538~11_combout\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|Selector538~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|Selector538~18_combout\,
	datac => \c_i2c_master_reg|Selector538~11_combout\,
	datad => \c_i2c_master_reg|Selector538~16_combout\,
	combout => \c_i2c_master_reg|Selector538~19_combout\);

-- Location: LCCOMB_X62_Y64_N28
\c_i2c_master_reg|Selector538~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~0_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(3))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(3) & 
-- (\c_i2c_master_reg|fifo_rx_data[10][1]~q\)) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|fifo_rx_data[2][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[10][1]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datac => \c_i2c_master_reg|fifo_rx_data[2][1]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	combout => \c_i2c_master_reg|Selector538~0_combout\);

-- Location: LCCOMB_X62_Y64_N10
\c_i2c_master_reg|Selector538~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~1_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|Selector538~0_combout\ & (\c_i2c_master_reg|fifo_rx_data[14][1]~q\)) # (!\c_i2c_master_reg|Selector538~0_combout\ & 
-- ((\c_i2c_master_reg|fifo_rx_data[6][1]~q\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|Selector538~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[14][1]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datac => \c_i2c_master_reg|fifo_rx_data[6][1]~q\,
	datad => \c_i2c_master_reg|Selector538~0_combout\,
	combout => \c_i2c_master_reg|Selector538~1_combout\);

-- Location: LCCOMB_X62_Y64_N18
\c_i2c_master_reg|Selector538~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~7_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(2))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(2) & 
-- ((\c_i2c_master_reg|fifo_rx_data[7][1]~q\))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (\c_i2c_master_reg|fifo_rx_data[3][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[3][1]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data[7][1]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	combout => \c_i2c_master_reg|Selector538~7_combout\);

-- Location: LCCOMB_X62_Y64_N8
\c_i2c_master_reg|Selector538~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~8_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|Selector538~7_combout\ & ((\c_i2c_master_reg|fifo_rx_data[15][1]~q\))) # (!\c_i2c_master_reg|Selector538~7_combout\ & 
-- (\c_i2c_master_reg|fifo_rx_data[11][1]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (((\c_i2c_master_reg|Selector538~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[11][1]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datac => \c_i2c_master_reg|fifo_rx_data[15][1]~q\,
	datad => \c_i2c_master_reg|Selector538~7_combout\,
	combout => \c_i2c_master_reg|Selector538~8_combout\);

-- Location: LCCOMB_X62_Y64_N20
\c_i2c_master_reg|Selector538~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~2_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|fifo_rx_data[5][1]~q\) # ((\c_i2c_master_reg|fifo_rx_data_index_int\(3))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & 
-- (((\c_i2c_master_reg|fifo_rx_data[1][1]~q\ & !\c_i2c_master_reg|fifo_rx_data_index_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datab => \c_i2c_master_reg|fifo_rx_data[5][1]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[1][1]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	combout => \c_i2c_master_reg|Selector538~2_combout\);

-- Location: LCCOMB_X62_Y64_N22
\c_i2c_master_reg|Selector538~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~3_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|Selector538~2_combout\ & (\c_i2c_master_reg|fifo_rx_data[13][1]~q\)) # (!\c_i2c_master_reg|Selector538~2_combout\ & 
-- ((\c_i2c_master_reg|fifo_rx_data[9][1]~q\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (((\c_i2c_master_reg|Selector538~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[13][1]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datac => \c_i2c_master_reg|fifo_rx_data[9][1]~q\,
	datad => \c_i2c_master_reg|Selector538~2_combout\,
	combout => \c_i2c_master_reg|Selector538~3_combout\);

-- Location: LCCOMB_X62_Y65_N6
\c_i2c_master_reg|Selector538~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~4_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(2)) # (\c_i2c_master_reg|fifo_rx_data[8][1]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & 
-- (\c_i2c_master_reg|fifo_rx_data[0][1]~q\ & (!\c_i2c_master_reg|fifo_rx_data_index_int\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datab => \c_i2c_master_reg|fifo_rx_data[0][1]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datad => \c_i2c_master_reg|fifo_rx_data[8][1]~q\,
	combout => \c_i2c_master_reg|Selector538~4_combout\);

-- Location: LCCOMB_X62_Y65_N16
\c_i2c_master_reg|Selector538~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~5_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|Selector538~4_combout\ & (\c_i2c_master_reg|fifo_rx_data[12][1]~q\)) # (!\c_i2c_master_reg|Selector538~4_combout\ & 
-- ((\c_i2c_master_reg|fifo_rx_data[4][1]~q\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|Selector538~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[12][1]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data[4][1]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datad => \c_i2c_master_reg|Selector538~4_combout\,
	combout => \c_i2c_master_reg|Selector538~5_combout\);

-- Location: LCCOMB_X62_Y64_N16
\c_i2c_master_reg|Selector538~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~6_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(1)) # ((\c_i2c_master_reg|Selector538~3_combout\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & 
-- (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|Selector538~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datac => \c_i2c_master_reg|Selector538~3_combout\,
	datad => \c_i2c_master_reg|Selector538~5_combout\,
	combout => \c_i2c_master_reg|Selector538~6_combout\);

-- Location: LCCOMB_X62_Y64_N26
\c_i2c_master_reg|Selector538~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~9_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|Selector538~6_combout\ & ((\c_i2c_master_reg|Selector538~8_combout\))) # (!\c_i2c_master_reg|Selector538~6_combout\ & 
-- (\c_i2c_master_reg|Selector538~1_combout\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (((\c_i2c_master_reg|Selector538~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector538~1_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datac => \c_i2c_master_reg|Selector538~8_combout\,
	datad => \c_i2c_master_reg|Selector538~6_combout\,
	combout => \c_i2c_master_reg|Selector538~9_combout\);

-- Location: LCCOMB_X58_Y66_N2
\c_i2c_master_reg|Selector538~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~20_combout\ = (\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & (\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & ((\c_i2c_master_reg|Selector538~9_combout\)))) # (!\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & 
-- ((\c_i2c_master_reg|Selector538~19_combout\) # ((\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & \c_i2c_master_reg|Selector538~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datab => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	datac => \c_i2c_master_reg|Selector538~19_combout\,
	datad => \c_i2c_master_reg|Selector538~9_combout\,
	combout => \c_i2c_master_reg|Selector538~20_combout\);

-- Location: LCCOMB_X58_Y66_N30
\c_i2c_master_reg|Selector538~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector538~32_combout\ = (\c_i2c_master_reg|Selector538~21_combout\) # ((\c_i2c_master_reg|Selector538~20_combout\) # ((\c_i2c_master_reg|MODE.mTFR_CMD~q\ & \c_i2c_master_reg|Selector538~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector538~21_combout\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD~q\,
	datac => \c_i2c_master_reg|Selector538~31_combout\,
	datad => \c_i2c_master_reg|Selector538~20_combout\,
	combout => \c_i2c_master_reg|Selector538~32_combout\);

-- Location: FF_X58_Y66_N31
\c_i2c_master_reg|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector538~32_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(9));

-- Location: LCCOMB_X54_Y64_N20
\c_i2c_master_reg|no_ack_internal~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|no_ack_internal~0_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[3]~2_combout\ & ((\c_i2c_master_reg|Selector549~0_combout\ & (\c_i2c_master|NO_ACK~q\)) # (!\c_i2c_master_reg|Selector549~0_combout\ & 
-- ((\c_i2c_master_reg|no_ack_internal~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[3]~2_combout\ & (((\c_i2c_master_reg|no_ack_internal~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_amnt_before_int[3]~2_combout\,
	datab => \c_i2c_master|NO_ACK~q\,
	datac => \c_i2c_master_reg|no_ack_internal~q\,
	datad => \c_i2c_master_reg|Selector549~0_combout\,
	combout => \c_i2c_master_reg|no_ack_internal~0_combout\);

-- Location: FF_X54_Y64_N21
\c_i2c_master_reg|no_ack_internal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|no_ack_internal~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|no_ack_internal~q\);

-- Location: LCCOMB_X61_Y68_N16
\c_i2c_master_reg|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux45~0_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2)) # (\c_i2c_master_reg|fifo_tfr_cmd[9][2]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[1][2]~q\ & (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[1][2]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datad => \c_i2c_master_reg|fifo_tfr_cmd[9][2]~q\,
	combout => \c_i2c_master_reg|Mux45~0_combout\);

-- Location: LCCOMB_X61_Y68_N30
\c_i2c_master_reg|Mux45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux45~1_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|Mux45~0_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[13][2]~q\))) # (!\c_i2c_master_reg|Mux45~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[5][2]~q\)))) 
-- # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (((\c_i2c_master_reg|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[5][2]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[13][2]~q\,
	datad => \c_i2c_master_reg|Mux45~0_combout\,
	combout => \c_i2c_master_reg|Mux45~1_combout\);

-- Location: LCCOMB_X61_Y70_N22
\c_i2c_master_reg|Mux45~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux45~7_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[7][2]~q\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|fifo_tfr_cmd[3][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[7][2]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[3][2]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	combout => \c_i2c_master_reg|Mux45~7_combout\);

-- Location: LCCOMB_X61_Y70_N24
\c_i2c_master_reg|Mux45~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux45~8_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|Mux45~7_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][2]~q\)) # (!\c_i2c_master_reg|Mux45~7_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[11][2]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|Mux45~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[15][2]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datac => \c_i2c_master_reg|Mux45~7_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[11][2]~q\,
	combout => \c_i2c_master_reg|Mux45~8_combout\);

-- Location: LCCOMB_X61_Y67_N4
\c_i2c_master_reg|Mux45~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux45~4_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2)) # ((\c_i2c_master_reg|fifo_tfr_cmd[8][2]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & 
-- (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (\c_i2c_master_reg|fifo_tfr_cmd[0][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[0][2]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[8][2]~q\,
	combout => \c_i2c_master_reg|Mux45~4_combout\);

-- Location: LCCOMB_X61_Y67_N30
\c_i2c_master_reg|Mux45~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux45~5_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|Mux45~4_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[12][2]~q\))) # (!\c_i2c_master_reg|Mux45~4_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[4][2]~q\)))) 
-- # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (((\c_i2c_master_reg|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[4][2]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datac => \c_i2c_master_reg|Mux45~4_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[12][2]~q\,
	combout => \c_i2c_master_reg|Mux45~5_combout\);

-- Location: LCCOMB_X61_Y67_N16
\c_i2c_master_reg|Mux45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux45~2_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[6][2]~q\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (\c_i2c_master_reg|fifo_tfr_cmd[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[2][2]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[6][2]~q\,
	combout => \c_i2c_master_reg|Mux45~2_combout\);

-- Location: LCCOMB_X61_Y67_N6
\c_i2c_master_reg|Mux45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux45~3_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|Mux45~2_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][2]~q\)) # (!\c_i2c_master_reg|Mux45~2_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[10][2]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|Mux45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[14][2]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[10][2]~q\,
	datad => \c_i2c_master_reg|Mux45~2_combout\,
	combout => \c_i2c_master_reg|Mux45~3_combout\);

-- Location: LCCOMB_X61_Y67_N28
\c_i2c_master_reg|Mux45~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux45~6_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0)) # ((\c_i2c_master_reg|Mux45~3_combout\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & 
-- (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (\c_i2c_master_reg|Mux45~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datac => \c_i2c_master_reg|Mux45~5_combout\,
	datad => \c_i2c_master_reg|Mux45~3_combout\,
	combout => \c_i2c_master_reg|Mux45~6_combout\);

-- Location: LCCOMB_X61_Y67_N14
\c_i2c_master_reg|Mux45~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux45~9_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|Mux45~6_combout\ & ((\c_i2c_master_reg|Mux45~8_combout\))) # (!\c_i2c_master_reg|Mux45~6_combout\ & (\c_i2c_master_reg|Mux45~1_combout\)))) # 
-- (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|Mux45~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Mux45~1_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datac => \c_i2c_master_reg|Mux45~8_combout\,
	datad => \c_i2c_master_reg|Mux45~6_combout\,
	combout => \c_i2c_master_reg|Mux45~9_combout\);

-- Location: LCCOMB_X61_Y62_N8
\c_i2c_master_reg|Mux61~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux61~7_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (((\c_i2c_master_reg|fifo_rx_data[13][2]~q\) # (\c_i2c_master_reg|fifo_rx_data_index_int\(1))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & 
-- (\c_i2c_master_reg|fifo_rx_data[12][2]~q\ & ((!\c_i2c_master_reg|fifo_rx_data_index_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[12][2]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data[13][2]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	combout => \c_i2c_master_reg|Mux61~7_combout\);

-- Location: LCCOMB_X62_Y63_N10
\c_i2c_master_reg|Mux61~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux61~8_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|Mux61~7_combout\ & ((\c_i2c_master_reg|fifo_rx_data[15][2]~q\))) # (!\c_i2c_master_reg|Mux61~7_combout\ & 
-- (\c_i2c_master_reg|fifo_rx_data[14][2]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (((\c_i2c_master_reg|Mux61~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[14][2]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data[15][2]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datad => \c_i2c_master_reg|Mux61~7_combout\,
	combout => \c_i2c_master_reg|Mux61~8_combout\);

-- Location: LCCOMB_X60_Y64_N8
\c_i2c_master_reg|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux61~0_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(0))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(0) & 
-- (\c_i2c_master_reg|fifo_rx_data[5][2]~q\)) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|fifo_rx_data[4][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datab => \c_i2c_master_reg|fifo_rx_data[5][2]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[4][2]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	combout => \c_i2c_master_reg|Mux61~0_combout\);

-- Location: LCCOMB_X60_Y64_N26
\c_i2c_master_reg|Mux61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux61~1_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|Mux61~0_combout\ & (\c_i2c_master_reg|fifo_rx_data[7][2]~q\)) # (!\c_i2c_master_reg|Mux61~0_combout\ & ((\c_i2c_master_reg|fifo_rx_data[6][2]~q\))))) 
-- # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (\c_i2c_master_reg|Mux61~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datab => \c_i2c_master_reg|Mux61~0_combout\,
	datac => \c_i2c_master_reg|fifo_rx_data[7][2]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data[6][2]~q\,
	combout => \c_i2c_master_reg|Mux61~1_combout\);

-- Location: LCCOMB_X61_Y65_N18
\c_i2c_master_reg|Mux61~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux61~4_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(0)) # (\c_i2c_master_reg|fifo_rx_data[2][2]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & 
-- (\c_i2c_master_reg|fifo_rx_data[0][2]~q\ & (!\c_i2c_master_reg|fifo_rx_data_index_int\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[0][2]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datad => \c_i2c_master_reg|fifo_rx_data[2][2]~q\,
	combout => \c_i2c_master_reg|Mux61~4_combout\);

-- Location: LCCOMB_X61_Y65_N16
\c_i2c_master_reg|Mux61~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux61~5_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|Mux61~4_combout\ & ((\c_i2c_master_reg|fifo_rx_data[3][2]~q\))) # (!\c_i2c_master_reg|Mux61~4_combout\ & (\c_i2c_master_reg|fifo_rx_data[1][2]~q\)))) 
-- # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (((\c_i2c_master_reg|Mux61~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datab => \c_i2c_master_reg|fifo_rx_data[1][2]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[3][2]~q\,
	datad => \c_i2c_master_reg|Mux61~4_combout\,
	combout => \c_i2c_master_reg|Mux61~5_combout\);

-- Location: LCCOMB_X62_Y67_N12
\c_i2c_master_reg|Mux61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux61~2_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(1))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(1) & 
-- ((\c_i2c_master_reg|fifo_rx_data[10][2]~q\))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (\c_i2c_master_reg|fifo_rx_data[8][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datab => \c_i2c_master_reg|fifo_rx_data[8][2]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datad => \c_i2c_master_reg|fifo_rx_data[10][2]~q\,
	combout => \c_i2c_master_reg|Mux61~2_combout\);

-- Location: LCCOMB_X62_Y67_N22
\c_i2c_master_reg|Mux61~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux61~3_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|Mux61~2_combout\ & ((\c_i2c_master_reg|fifo_rx_data[11][2]~q\))) # (!\c_i2c_master_reg|Mux61~2_combout\ & (\c_i2c_master_reg|fifo_rx_data[9][2]~q\)))) 
-- # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (((\c_i2c_master_reg|Mux61~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[9][2]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data[11][2]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datad => \c_i2c_master_reg|Mux61~2_combout\,
	combout => \c_i2c_master_reg|Mux61~3_combout\);

-- Location: LCCOMB_X61_Y67_N0
\c_i2c_master_reg|Mux61~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux61~6_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (\c_i2c_master_reg|fifo_rx_data_index_int\(3))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(3) & 
-- ((\c_i2c_master_reg|Mux61~3_combout\))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (\c_i2c_master_reg|Mux61~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datac => \c_i2c_master_reg|Mux61~5_combout\,
	datad => \c_i2c_master_reg|Mux61~3_combout\,
	combout => \c_i2c_master_reg|Mux61~6_combout\);

-- Location: LCCOMB_X61_Y67_N10
\c_i2c_master_reg|Mux61~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Mux61~9_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|Mux61~6_combout\ & (\c_i2c_master_reg|Mux61~8_combout\)) # (!\c_i2c_master_reg|Mux61~6_combout\ & ((\c_i2c_master_reg|Mux61~1_combout\))))) # 
-- (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|Mux61~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datab => \c_i2c_master_reg|Mux61~8_combout\,
	datac => \c_i2c_master_reg|Mux61~1_combout\,
	datad => \c_i2c_master_reg|Mux61~6_combout\,
	combout => \c_i2c_master_reg|Mux61~9_combout\);

-- Location: LCCOMB_X61_Y67_N20
\c_i2c_master_reg|Selector537~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector537~0_combout\ = (\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & ((\c_i2c_master_reg|Mux61~9_combout\) # ((!\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & \c_i2c_master_reg|Mux45~9_combout\)))) # (!\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & 
-- (!\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & (\c_i2c_master_reg|Mux45~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	datab => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datac => \c_i2c_master_reg|Mux45~9_combout\,
	datad => \c_i2c_master_reg|Mux61~9_combout\,
	combout => \c_i2c_master_reg|Selector537~0_combout\);

-- Location: LCCOMB_X61_Y67_N8
\c_i2c_master_reg|Selector537~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector537~1_combout\ = (\c_i2c_master_reg|Selector537~0_combout\) # ((\c_i2c_master_reg|no_ack_internal~q\ & \c_i2c_master_reg|MODE.mSTATUS~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|no_ack_internal~q\,
	datab => \c_i2c_master_reg|MODE.mSTATUS~q\,
	datad => \c_i2c_master_reg|Selector537~0_combout\,
	combout => \c_i2c_master_reg|Selector537~1_combout\);

-- Location: FF_X61_Y67_N9
\c_i2c_master_reg|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector537~1_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(10));

-- Location: LCCOMB_X60_Y65_N18
\c_i2c_master_reg|MODE~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|MODE~19_combout\ = (\address[1]~input_o\ & (\address[2]~input_o\ & ((\c_i2c_master_reg|MODE.mOP_CNT~q\) # (!\address[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mOP_CNT~q\,
	datab => \address[0]~input_o\,
	datac => \address[1]~input_o\,
	datad => \address[2]~input_o\,
	combout => \c_i2c_master_reg|MODE~19_combout\);

-- Location: LCCOMB_X60_Y65_N12
\c_i2c_master_reg|MODE~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|MODE~20_combout\ = (!\RST~input_o\ & \c_i2c_master_reg|MODE~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RST~input_o\,
	datad => \c_i2c_master_reg|MODE~19_combout\,
	combout => \c_i2c_master_reg|MODE~20_combout\);

-- Location: FF_X60_Y65_N13
\c_i2c_master_reg|MODE.mOP_CNT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|MODE~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|MODE.mOP_CNT~q\);

-- Location: LCCOMB_X60_Y65_N10
\c_i2c_master_reg|readdata[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|readdata[12]~1_combout\ = (\c_i2c_master_reg|MODE.mRX_DATA~q\) # ((\c_i2c_master_reg|MODE.mCTRL~q\) # ((\c_i2c_master_reg|MODE.mSTATUS~q\) # (\c_i2c_master_reg|MODE.mOP_CNT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|MODE.mRX_DATA~q\,
	datab => \c_i2c_master_reg|MODE.mCTRL~q\,
	datac => \c_i2c_master_reg|MODE.mSTATUS~q\,
	datad => \c_i2c_master_reg|MODE.mOP_CNT~q\,
	combout => \c_i2c_master_reg|readdata[12]~1_combout\);

-- Location: LCCOMB_X60_Y65_N22
\c_i2c_master_reg|Selector536~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~21_combout\ = (\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & !\c_i2c_master_reg|readdata[12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	datad => \c_i2c_master_reg|readdata[12]~1_combout\,
	combout => \c_i2c_master_reg|Selector536~21_combout\);

-- Location: LCCOMB_X60_Y65_N0
\c_i2c_master_reg|Selector536~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~20_combout\ = (!\c_i2c_master_reg|readdata[12]~1_combout\ & (!\c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\ & !\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|readdata[12]~1_combout\,
	datac => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	datad => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	combout => \c_i2c_master_reg|Selector536~20_combout\);

-- Location: LCCOMB_X60_Y70_N2
\c_i2c_master_reg|Selector536~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~10_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[5][3]~q\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (\c_i2c_master_reg|fifo_tfr_cmd[4][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[4][3]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][3]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	combout => \c_i2c_master_reg|Selector536~10_combout\);

-- Location: LCCOMB_X60_Y68_N24
\c_i2c_master_reg|Selector536~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~11_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|Selector536~10_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[7][3]~q\))) # (!\c_i2c_master_reg|Selector536~10_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[6][3]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|Selector536~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[6][3]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[7][3]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datad => \c_i2c_master_reg|Selector536~10_combout\,
	combout => \c_i2c_master_reg|Selector536~11_combout\);

-- Location: LCCOMB_X60_Y68_N6
\c_i2c_master_reg|Selector536~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~14_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[1][3]~q\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (\c_i2c_master_reg|fifo_tfr_cmd[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[0][3]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd[1][3]~q\,
	combout => \c_i2c_master_reg|Selector536~14_combout\);

-- Location: LCCOMB_X60_Y68_N8
\c_i2c_master_reg|Selector536~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~15_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|Selector536~14_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[3][3]~q\))) # (!\c_i2c_master_reg|Selector536~14_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[2][3]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|Selector536~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[2][3]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[3][3]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datad => \c_i2c_master_reg|Selector536~14_combout\,
	combout => \c_i2c_master_reg|Selector536~15_combout\);

-- Location: LCCOMB_X60_Y68_N18
\c_i2c_master_reg|Selector536~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~12_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[10][3]~q\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (\c_i2c_master_reg|fifo_tfr_cmd[8][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[8][3]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datad => \c_i2c_master_reg|fifo_tfr_cmd[10][3]~q\,
	combout => \c_i2c_master_reg|Selector536~12_combout\);

-- Location: LCCOMB_X60_Y68_N20
\c_i2c_master_reg|Selector536~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~13_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|Selector536~12_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[11][3]~q\)) # (!\c_i2c_master_reg|Selector536~12_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[9][3]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|Selector536~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[11][3]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[9][3]~q\,
	datad => \c_i2c_master_reg|Selector536~12_combout\,
	combout => \c_i2c_master_reg|Selector536~13_combout\);

-- Location: LCCOMB_X60_Y68_N30
\c_i2c_master_reg|Selector536~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~16_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2)) # ((\c_i2c_master_reg|Selector536~13_combout\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & 
-- (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (\c_i2c_master_reg|Selector536~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datac => \c_i2c_master_reg|Selector536~15_combout\,
	datad => \c_i2c_master_reg|Selector536~13_combout\,
	combout => \c_i2c_master_reg|Selector536~16_combout\);

-- Location: LCCOMB_X59_Y68_N18
\c_i2c_master_reg|Selector536~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~17_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[14][3]~q\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd[12][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[14][3]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[12][3]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	combout => \c_i2c_master_reg|Selector536~17_combout\);

-- Location: LCCOMB_X59_Y68_N8
\c_i2c_master_reg|Selector536~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~18_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|Selector536~17_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[15][3]~q\))) # (!\c_i2c_master_reg|Selector536~17_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[13][3]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|Selector536~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[13][3]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[15][3]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datad => \c_i2c_master_reg|Selector536~17_combout\,
	combout => \c_i2c_master_reg|Selector536~18_combout\);

-- Location: LCCOMB_X60_Y68_N28
\c_i2c_master_reg|Selector536~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~19_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|Selector536~16_combout\ & ((\c_i2c_master_reg|Selector536~18_combout\))) # (!\c_i2c_master_reg|Selector536~16_combout\ & 
-- (\c_i2c_master_reg|Selector536~11_combout\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (((\c_i2c_master_reg|Selector536~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datab => \c_i2c_master_reg|Selector536~11_combout\,
	datac => \c_i2c_master_reg|Selector536~16_combout\,
	datad => \c_i2c_master_reg|Selector536~18_combout\,
	combout => \c_i2c_master_reg|Selector536~19_combout\);

-- Location: LCCOMB_X63_Y65_N0
\c_i2c_master_reg|Selector536~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~7_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|fifo_rx_data[11][3]~q\) # ((\c_i2c_master_reg|fifo_rx_data_index_int\(2))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & 
-- (((\c_i2c_master_reg|fifo_rx_data[3][3]~q\ & !\c_i2c_master_reg|fifo_rx_data_index_int\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datab => \c_i2c_master_reg|fifo_rx_data[11][3]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[3][3]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	combout => \c_i2c_master_reg|Selector536~7_combout\);

-- Location: LCCOMB_X63_Y65_N26
\c_i2c_master_reg|Selector536~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~8_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|Selector536~7_combout\ & ((\c_i2c_master_reg|fifo_rx_data[15][3]~q\))) # (!\c_i2c_master_reg|Selector536~7_combout\ & 
-- (\c_i2c_master_reg|fifo_rx_data[7][3]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|Selector536~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[7][3]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datac => \c_i2c_master_reg|fifo_rx_data[15][3]~q\,
	datad => \c_i2c_master_reg|Selector536~7_combout\,
	combout => \c_i2c_master_reg|Selector536~8_combout\);

-- Location: LCCOMB_X62_Y64_N4
\c_i2c_master_reg|Selector536~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~0_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(3))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(3) & 
-- (\c_i2c_master_reg|fifo_rx_data[9][3]~q\)) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|fifo_rx_data[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[9][3]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datad => \c_i2c_master_reg|fifo_rx_data[1][3]~q\,
	combout => \c_i2c_master_reg|Selector536~0_combout\);

-- Location: LCCOMB_X62_Y64_N30
\c_i2c_master_reg|Selector536~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~1_combout\ = (\c_i2c_master_reg|Selector536~0_combout\ & ((\c_i2c_master_reg|fifo_rx_data[13][3]~q\) # ((!\c_i2c_master_reg|fifo_rx_data_index_int\(2))))) # (!\c_i2c_master_reg|Selector536~0_combout\ & 
-- (((\c_i2c_master_reg|fifo_rx_data[5][3]~q\ & \c_i2c_master_reg|fifo_rx_data_index_int\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[13][3]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data[5][3]~q\,
	datac => \c_i2c_master_reg|Selector536~0_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	combout => \c_i2c_master_reg|Selector536~1_combout\);

-- Location: LCCOMB_X62_Y64_N12
\c_i2c_master_reg|Selector536~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~2_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(3)) # ((\c_i2c_master_reg|fifo_rx_data[6][3]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & 
-- (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (\c_i2c_master_reg|fifo_rx_data[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datac => \c_i2c_master_reg|fifo_rx_data[2][3]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data[6][3]~q\,
	combout => \c_i2c_master_reg|Selector536~2_combout\);

-- Location: LCCOMB_X62_Y64_N2
\c_i2c_master_reg|Selector536~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~3_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|Selector536~2_combout\ & ((\c_i2c_master_reg|fifo_rx_data[14][3]~q\))) # (!\c_i2c_master_reg|Selector536~2_combout\ & 
-- (\c_i2c_master_reg|fifo_rx_data[10][3]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (((\c_i2c_master_reg|Selector536~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[10][3]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datac => \c_i2c_master_reg|fifo_rx_data[14][3]~q\,
	datad => \c_i2c_master_reg|Selector536~2_combout\,
	combout => \c_i2c_master_reg|Selector536~3_combout\);

-- Location: LCCOMB_X62_Y65_N30
\c_i2c_master_reg|Selector536~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~4_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(3)) # (\c_i2c_master_reg|fifo_rx_data[4][3]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & 
-- (\c_i2c_master_reg|fifo_rx_data[0][3]~q\ & (!\c_i2c_master_reg|fifo_rx_data_index_int\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datab => \c_i2c_master_reg|fifo_rx_data[0][3]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datad => \c_i2c_master_reg|fifo_rx_data[4][3]~q\,
	combout => \c_i2c_master_reg|Selector536~4_combout\);

-- Location: LCCOMB_X62_Y65_N24
\c_i2c_master_reg|Selector536~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~5_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|Selector536~4_combout\ & ((\c_i2c_master_reg|fifo_rx_data[12][3]~q\))) # (!\c_i2c_master_reg|Selector536~4_combout\ & 
-- (\c_i2c_master_reg|fifo_rx_data[8][3]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (((\c_i2c_master_reg|Selector536~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datab => \c_i2c_master_reg|fifo_rx_data[8][3]~q\,
	datac => \c_i2c_master_reg|Selector536~4_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data[12][3]~q\,
	combout => \c_i2c_master_reg|Selector536~5_combout\);

-- Location: LCCOMB_X63_Y65_N6
\c_i2c_master_reg|Selector536~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~6_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(0)) # ((\c_i2c_master_reg|Selector536~3_combout\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & 
-- (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|Selector536~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datac => \c_i2c_master_reg|Selector536~3_combout\,
	datad => \c_i2c_master_reg|Selector536~5_combout\,
	combout => \c_i2c_master_reg|Selector536~6_combout\);

-- Location: LCCOMB_X63_Y65_N12
\c_i2c_master_reg|Selector536~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~9_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|Selector536~6_combout\ & (\c_i2c_master_reg|Selector536~8_combout\)) # (!\c_i2c_master_reg|Selector536~6_combout\ & 
-- ((\c_i2c_master_reg|Selector536~1_combout\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (((\c_i2c_master_reg|Selector536~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector536~8_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datac => \c_i2c_master_reg|Selector536~1_combout\,
	datad => \c_i2c_master_reg|Selector536~6_combout\,
	combout => \c_i2c_master_reg|Selector536~9_combout\);

-- Location: LCCOMB_X63_Y65_N28
\c_i2c_master_reg|Selector536~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector536~22_combout\ = (\c_i2c_master_reg|Selector536~21_combout\ & ((\c_i2c_master_reg|Selector536~9_combout\) # ((\c_i2c_master_reg|Selector536~20_combout\ & \c_i2c_master_reg|Selector536~19_combout\)))) # 
-- (!\c_i2c_master_reg|Selector536~21_combout\ & (\c_i2c_master_reg|Selector536~20_combout\ & (\c_i2c_master_reg|Selector536~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector536~21_combout\,
	datab => \c_i2c_master_reg|Selector536~20_combout\,
	datac => \c_i2c_master_reg|Selector536~19_combout\,
	datad => \c_i2c_master_reg|Selector536~9_combout\,
	combout => \c_i2c_master_reg|Selector536~22_combout\);

-- Location: FF_X63_Y65_N29
\c_i2c_master_reg|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector536~22_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(11));

-- Location: LCCOMB_X62_Y65_N20
\c_i2c_master_reg|Selector535~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~17_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|fifo_rx_data[14][4]~q\) # ((\c_i2c_master_reg|fifo_rx_data_index_int\(0))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & 
-- (((\c_i2c_master_reg|fifo_rx_data[12][4]~q\ & !\c_i2c_master_reg|fifo_rx_data_index_int\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datab => \c_i2c_master_reg|fifo_rx_data[14][4]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[12][4]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	combout => \c_i2c_master_reg|Selector535~17_combout\);

-- Location: LCCOMB_X62_Y65_N18
\c_i2c_master_reg|Selector535~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~18_combout\ = (\c_i2c_master_reg|Selector535~17_combout\ & ((\c_i2c_master_reg|fifo_rx_data[15][4]~q\) # ((!\c_i2c_master_reg|fifo_rx_data_index_int\(0))))) # (!\c_i2c_master_reg|Selector535~17_combout\ & 
-- (((\c_i2c_master_reg|fifo_rx_data[13][4]~q\ & \c_i2c_master_reg|fifo_rx_data_index_int\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[15][4]~q\,
	datab => \c_i2c_master_reg|Selector535~17_combout\,
	datac => \c_i2c_master_reg|fifo_rx_data[13][4]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	combout => \c_i2c_master_reg|Selector535~18_combout\);

-- Location: LCCOMB_X62_Y65_N14
\c_i2c_master_reg|Selector535~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~12_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(1))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(1) & 
-- (\c_i2c_master_reg|fifo_rx_data[6][4]~q\)) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|fifo_rx_data[4][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[6][4]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datac => \c_i2c_master_reg|fifo_rx_data[4][4]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	combout => \c_i2c_master_reg|Selector535~12_combout\);

-- Location: LCCOMB_X63_Y65_N8
\c_i2c_master_reg|Selector535~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~13_combout\ = (\c_i2c_master_reg|Selector535~12_combout\ & (((\c_i2c_master_reg|fifo_rx_data[7][4]~q\)) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0)))) # (!\c_i2c_master_reg|Selector535~12_combout\ & 
-- (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|fifo_rx_data[5][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector535~12_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datac => \c_i2c_master_reg|fifo_rx_data[7][4]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data[5][4]~q\,
	combout => \c_i2c_master_reg|Selector535~13_combout\);

-- Location: LCCOMB_X60_Y63_N4
\c_i2c_master_reg|Selector535~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~14_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(0))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(0) & 
-- (\c_i2c_master_reg|fifo_rx_data[1][4]~q\)) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|fifo_rx_data[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[1][4]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datac => \c_i2c_master_reg|fifo_rx_data[0][4]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	combout => \c_i2c_master_reg|Selector535~14_combout\);

-- Location: LCCOMB_X60_Y63_N6
\c_i2c_master_reg|Selector535~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~15_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|Selector535~14_combout\ & (\c_i2c_master_reg|fifo_rx_data[3][4]~q\)) # (!\c_i2c_master_reg|Selector535~14_combout\ & 
-- ((\c_i2c_master_reg|fifo_rx_data[2][4]~q\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (((\c_i2c_master_reg|Selector535~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[3][4]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datac => \c_i2c_master_reg|Selector535~14_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data[2][4]~q\,
	combout => \c_i2c_master_reg|Selector535~15_combout\);

-- Location: LCCOMB_X63_Y65_N30
\c_i2c_master_reg|Selector535~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~16_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (\c_i2c_master_reg|fifo_rx_data_index_int\(2))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(2) & 
-- (\c_i2c_master_reg|Selector535~13_combout\)) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|Selector535~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datac => \c_i2c_master_reg|Selector535~13_combout\,
	datad => \c_i2c_master_reg|Selector535~15_combout\,
	combout => \c_i2c_master_reg|Selector535~16_combout\);

-- Location: LCCOMB_X63_Y65_N16
\c_i2c_master_reg|Selector535~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~10_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (((\c_i2c_master_reg|fifo_rx_data[9][4]~q\) # (\c_i2c_master_reg|fifo_rx_data_index_int\(1))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & 
-- (\c_i2c_master_reg|fifo_rx_data[8][4]~q\ & ((!\c_i2c_master_reg|fifo_rx_data_index_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[8][4]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data[9][4]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	combout => \c_i2c_master_reg|Selector535~10_combout\);

-- Location: LCCOMB_X63_Y65_N18
\c_i2c_master_reg|Selector535~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~11_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|Selector535~10_combout\ & ((\c_i2c_master_reg|fifo_rx_data[11][4]~q\))) # (!\c_i2c_master_reg|Selector535~10_combout\ & 
-- (\c_i2c_master_reg|fifo_rx_data[10][4]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (((\c_i2c_master_reg|Selector535~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datab => \c_i2c_master_reg|fifo_rx_data[10][4]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[11][4]~q\,
	datad => \c_i2c_master_reg|Selector535~10_combout\,
	combout => \c_i2c_master_reg|Selector535~11_combout\);

-- Location: LCCOMB_X63_Y65_N4
\c_i2c_master_reg|Selector535~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~19_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|Selector535~16_combout\ & (\c_i2c_master_reg|Selector535~18_combout\)) # (!\c_i2c_master_reg|Selector535~16_combout\ & 
-- ((\c_i2c_master_reg|Selector535~11_combout\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (((\c_i2c_master_reg|Selector535~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datab => \c_i2c_master_reg|Selector535~18_combout\,
	datac => \c_i2c_master_reg|Selector535~16_combout\,
	datad => \c_i2c_master_reg|Selector535~11_combout\,
	combout => \c_i2c_master_reg|Selector535~19_combout\);

-- Location: LCCOMB_X63_Y69_N30
\c_i2c_master_reg|Selector535~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~0_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[10][4]~q\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd[2][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[10][4]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datad => \c_i2c_master_reg|fifo_tfr_cmd[2][4]~q\,
	combout => \c_i2c_master_reg|Selector535~0_combout\);

-- Location: LCCOMB_X63_Y69_N28
\c_i2c_master_reg|Selector535~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~1_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|Selector535~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][4]~q\)) # (!\c_i2c_master_reg|Selector535~0_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[6][4]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (((\c_i2c_master_reg|Selector535~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[14][4]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[6][4]~q\,
	datad => \c_i2c_master_reg|Selector535~0_combout\,
	combout => \c_i2c_master_reg|Selector535~1_combout\);

-- Location: LCCOMB_X63_Y69_N6
\c_i2c_master_reg|Selector535~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~7_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2)) # ((\c_i2c_master_reg|fifo_tfr_cmd[11][4]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & 
-- (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (\c_i2c_master_reg|fifo_tfr_cmd[3][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[3][4]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[11][4]~q\,
	combout => \c_i2c_master_reg|Selector535~7_combout\);

-- Location: LCCOMB_X63_Y69_N4
\c_i2c_master_reg|Selector535~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~8_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|Selector535~7_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[15][4]~q\))) # (!\c_i2c_master_reg|Selector535~7_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[7][4]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (((\c_i2c_master_reg|Selector535~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[7][4]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[15][4]~q\,
	datad => \c_i2c_master_reg|Selector535~7_combout\,
	combout => \c_i2c_master_reg|Selector535~8_combout\);

-- Location: LCCOMB_X62_Y68_N6
\c_i2c_master_reg|Selector535~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~2_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[5][4]~q\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|fifo_tfr_cmd[1][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][4]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[1][4]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	combout => \c_i2c_master_reg|Selector535~2_combout\);

-- Location: LCCOMB_X62_Y68_N8
\c_i2c_master_reg|Selector535~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~3_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|Selector535~2_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[13][4]~q\))) # (!\c_i2c_master_reg|Selector535~2_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[9][4]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|Selector535~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[9][4]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[13][4]~q\,
	datad => \c_i2c_master_reg|Selector535~2_combout\,
	combout => \c_i2c_master_reg|Selector535~3_combout\);

-- Location: LCCOMB_X62_Y68_N30
\c_i2c_master_reg|Selector535~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~4_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[4][4]~q\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (\c_i2c_master_reg|fifo_tfr_cmd[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[0][4]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[4][4]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	combout => \c_i2c_master_reg|Selector535~4_combout\);

-- Location: LCCOMB_X62_Y68_N20
\c_i2c_master_reg|Selector535~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~5_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|Selector535~4_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[12][4]~q\)) # (!\c_i2c_master_reg|Selector535~4_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[8][4]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|Selector535~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[12][4]~q\,
	datac => \c_i2c_master_reg|Selector535~4_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[8][4]~q\,
	combout => \c_i2c_master_reg|Selector535~5_combout\);

-- Location: LCCOMB_X62_Y68_N2
\c_i2c_master_reg|Selector535~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~6_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1)) # ((\c_i2c_master_reg|Selector535~3_combout\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & 
-- (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|Selector535~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datac => \c_i2c_master_reg|Selector535~3_combout\,
	datad => \c_i2c_master_reg|Selector535~5_combout\,
	combout => \c_i2c_master_reg|Selector535~6_combout\);

-- Location: LCCOMB_X63_Y65_N10
\c_i2c_master_reg|Selector535~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~9_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|Selector535~6_combout\ & ((\c_i2c_master_reg|Selector535~8_combout\))) # (!\c_i2c_master_reg|Selector535~6_combout\ & 
-- (\c_i2c_master_reg|Selector535~1_combout\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|Selector535~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector535~1_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datac => \c_i2c_master_reg|Selector535~8_combout\,
	datad => \c_i2c_master_reg|Selector535~6_combout\,
	combout => \c_i2c_master_reg|Selector535~9_combout\);

-- Location: LCCOMB_X63_Y65_N14
\c_i2c_master_reg|Selector535~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector535~20_combout\ = (\c_i2c_master_reg|Selector536~21_combout\ & ((\c_i2c_master_reg|Selector535~19_combout\) # ((\c_i2c_master_reg|Selector536~20_combout\ & \c_i2c_master_reg|Selector535~9_combout\)))) # 
-- (!\c_i2c_master_reg|Selector536~21_combout\ & (\c_i2c_master_reg|Selector536~20_combout\ & ((\c_i2c_master_reg|Selector535~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector536~21_combout\,
	datab => \c_i2c_master_reg|Selector536~20_combout\,
	datac => \c_i2c_master_reg|Selector535~19_combout\,
	datad => \c_i2c_master_reg|Selector535~9_combout\,
	combout => \c_i2c_master_reg|Selector535~20_combout\);

-- Location: FF_X63_Y65_N15
\c_i2c_master_reg|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector535~20_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(12));

-- Location: LCCOMB_X62_Y65_N12
\c_i2c_master_reg|Selector534~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~10_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(2)) # (\c_i2c_master_reg|fifo_rx_data[10][5]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & 
-- (\c_i2c_master_reg|fifo_rx_data[2][5]~q\ & (!\c_i2c_master_reg|fifo_rx_data_index_int\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datab => \c_i2c_master_reg|fifo_rx_data[2][5]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datad => \c_i2c_master_reg|fifo_rx_data[10][5]~q\,
	combout => \c_i2c_master_reg|Selector534~10_combout\);

-- Location: LCCOMB_X62_Y65_N22
\c_i2c_master_reg|Selector534~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~11_combout\ = (\c_i2c_master_reg|Selector534~10_combout\ & ((\c_i2c_master_reg|fifo_rx_data[14][5]~q\) # ((!\c_i2c_master_reg|fifo_rx_data_index_int\(2))))) # (!\c_i2c_master_reg|Selector534~10_combout\ & 
-- (((\c_i2c_master_reg|fifo_rx_data_index_int\(2) & \c_i2c_master_reg|fifo_rx_data[6][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector534~10_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data[14][5]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datad => \c_i2c_master_reg|fifo_rx_data[6][5]~q\,
	combout => \c_i2c_master_reg|Selector534~11_combout\);

-- Location: LCCOMB_X62_Y65_N2
\c_i2c_master_reg|Selector534~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~17_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|fifo_rx_data[7][5]~q\) # (\c_i2c_master_reg|fifo_rx_data_index_int\(3))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & 
-- (\c_i2c_master_reg|fifo_rx_data[3][5]~q\ & ((!\c_i2c_master_reg|fifo_rx_data_index_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datab => \c_i2c_master_reg|fifo_rx_data[3][5]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[7][5]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	combout => \c_i2c_master_reg|Selector534~17_combout\);

-- Location: LCCOMB_X62_Y65_N26
\c_i2c_master_reg|Selector534~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~18_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|Selector534~17_combout\ & (\c_i2c_master_reg|fifo_rx_data[15][5]~q\)) # (!\c_i2c_master_reg|Selector534~17_combout\ & 
-- ((\c_i2c_master_reg|fifo_rx_data[11][5]~q\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (((\c_i2c_master_reg|Selector534~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datab => \c_i2c_master_reg|fifo_rx_data[15][5]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[11][5]~q\,
	datad => \c_i2c_master_reg|Selector534~17_combout\,
	combout => \c_i2c_master_reg|Selector534~18_combout\);

-- Location: LCCOMB_X60_Y64_N24
\c_i2c_master_reg|Selector534~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~14_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(3))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(3) & 
-- (\c_i2c_master_reg|fifo_rx_data[8][5]~q\)) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|fifo_rx_data[0][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[8][5]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datac => \c_i2c_master_reg|fifo_rx_data[0][5]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	combout => \c_i2c_master_reg|Selector534~14_combout\);

-- Location: LCCOMB_X60_Y64_N6
\c_i2c_master_reg|Selector534~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~15_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|Selector534~14_combout\ & ((\c_i2c_master_reg|fifo_rx_data[12][5]~q\))) # (!\c_i2c_master_reg|Selector534~14_combout\ & 
-- (\c_i2c_master_reg|fifo_rx_data[4][5]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|Selector534~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[4][5]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datac => \c_i2c_master_reg|fifo_rx_data[12][5]~q\,
	datad => \c_i2c_master_reg|Selector534~14_combout\,
	combout => \c_i2c_master_reg|Selector534~15_combout\);

-- Location: LCCOMB_X62_Y65_N28
\c_i2c_master_reg|Selector534~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~12_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|fifo_rx_data[5][5]~q\) # (\c_i2c_master_reg|fifo_rx_data_index_int\(3))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & 
-- (\c_i2c_master_reg|fifo_rx_data[1][5]~q\ & ((!\c_i2c_master_reg|fifo_rx_data_index_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[1][5]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data[5][5]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	combout => \c_i2c_master_reg|Selector534~12_combout\);

-- Location: LCCOMB_X63_Y65_N2
\c_i2c_master_reg|Selector534~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~13_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|Selector534~12_combout\ & ((\c_i2c_master_reg|fifo_rx_data[13][5]~q\))) # (!\c_i2c_master_reg|Selector534~12_combout\ & 
-- (\c_i2c_master_reg|fifo_rx_data[9][5]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (((\c_i2c_master_reg|Selector534~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datab => \c_i2c_master_reg|fifo_rx_data[9][5]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[13][5]~q\,
	datad => \c_i2c_master_reg|Selector534~12_combout\,
	combout => \c_i2c_master_reg|Selector534~13_combout\);

-- Location: LCCOMB_X63_Y65_N20
\c_i2c_master_reg|Selector534~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~16_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (\c_i2c_master_reg|fifo_rx_data_index_int\(0))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(0) & 
-- ((\c_i2c_master_reg|Selector534~13_combout\))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (\c_i2c_master_reg|Selector534~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datac => \c_i2c_master_reg|Selector534~15_combout\,
	datad => \c_i2c_master_reg|Selector534~13_combout\,
	combout => \c_i2c_master_reg|Selector534~16_combout\);

-- Location: LCCOMB_X63_Y65_N22
\c_i2c_master_reg|Selector534~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~19_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|Selector534~16_combout\ & ((\c_i2c_master_reg|Selector534~18_combout\))) # (!\c_i2c_master_reg|Selector534~16_combout\ & 
-- (\c_i2c_master_reg|Selector534~11_combout\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (((\c_i2c_master_reg|Selector534~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datab => \c_i2c_master_reg|Selector534~11_combout\,
	datac => \c_i2c_master_reg|Selector534~18_combout\,
	datad => \c_i2c_master_reg|Selector534~16_combout\,
	combout => \c_i2c_master_reg|Selector534~19_combout\);

-- Location: LCCOMB_X62_Y68_N12
\c_i2c_master_reg|Selector534~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~4_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[2][5]~q\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (\c_i2c_master_reg|fifo_tfr_cmd[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[0][5]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[2][5]~q\,
	combout => \c_i2c_master_reg|Selector534~4_combout\);

-- Location: LCCOMB_X62_Y68_N26
\c_i2c_master_reg|Selector534~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~5_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|Selector534~4_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[3][5]~q\)) # (!\c_i2c_master_reg|Selector534~4_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[1][5]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|Selector534~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[3][5]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[1][5]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datad => \c_i2c_master_reg|Selector534~4_combout\,
	combout => \c_i2c_master_reg|Selector534~5_combout\);

-- Location: LCCOMB_X62_Y68_N28
\c_i2c_master_reg|Selector534~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~2_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[6][5]~q\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (\c_i2c_master_reg|fifo_tfr_cmd[4][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[4][5]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datad => \c_i2c_master_reg|fifo_tfr_cmd[6][5]~q\,
	combout => \c_i2c_master_reg|Selector534~2_combout\);

-- Location: LCCOMB_X62_Y68_N18
\c_i2c_master_reg|Selector534~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~3_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|Selector534~2_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[7][5]~q\))) # (!\c_i2c_master_reg|Selector534~2_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[5][5]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|Selector534~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[5][5]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[7][5]~q\,
	datad => \c_i2c_master_reg|Selector534~2_combout\,
	combout => \c_i2c_master_reg|Selector534~3_combout\);

-- Location: LCCOMB_X62_Y68_N24
\c_i2c_master_reg|Selector534~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~6_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & 
-- ((\c_i2c_master_reg|Selector534~3_combout\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (\c_i2c_master_reg|Selector534~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datac => \c_i2c_master_reg|Selector534~5_combout\,
	datad => \c_i2c_master_reg|Selector534~3_combout\,
	combout => \c_i2c_master_reg|Selector534~6_combout\);

-- Location: LCCOMB_X62_Y69_N8
\c_i2c_master_reg|Selector534~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~7_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[13][5]~q\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|fifo_tfr_cmd[12][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[13][5]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[12][5]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	combout => \c_i2c_master_reg|Selector534~7_combout\);

-- Location: LCCOMB_X62_Y69_N30
\c_i2c_master_reg|Selector534~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~8_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|Selector534~7_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][5]~q\)) # (!\c_i2c_master_reg|Selector534~7_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[14][5]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|Selector534~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[15][5]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datac => \c_i2c_master_reg|Selector534~7_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[14][5]~q\,
	combout => \c_i2c_master_reg|Selector534~8_combout\);

-- Location: LCCOMB_X59_Y69_N2
\c_i2c_master_reg|Selector534~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~0_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|fifo_tfr_cmd[9][5]~q\) # ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & 
-- (((\c_i2c_master_reg|fifo_tfr_cmd[8][5]~q\ & !\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[9][5]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[8][5]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	combout => \c_i2c_master_reg|Selector534~0_combout\);

-- Location: LCCOMB_X59_Y69_N16
\c_i2c_master_reg|Selector534~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~1_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|Selector534~0_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[11][5]~q\)) # (!\c_i2c_master_reg|Selector534~0_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[10][5]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|Selector534~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[11][5]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[10][5]~q\,
	datad => \c_i2c_master_reg|Selector534~0_combout\,
	combout => \c_i2c_master_reg|Selector534~1_combout\);

-- Location: LCCOMB_X62_Y68_N10
\c_i2c_master_reg|Selector534~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~9_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|Selector534~6_combout\ & (\c_i2c_master_reg|Selector534~8_combout\)) # (!\c_i2c_master_reg|Selector534~6_combout\ & 
-- ((\c_i2c_master_reg|Selector534~1_combout\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (\c_i2c_master_reg|Selector534~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|Selector534~6_combout\,
	datac => \c_i2c_master_reg|Selector534~8_combout\,
	datad => \c_i2c_master_reg|Selector534~1_combout\,
	combout => \c_i2c_master_reg|Selector534~9_combout\);

-- Location: LCCOMB_X63_Y65_N24
\c_i2c_master_reg|Selector534~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector534~20_combout\ = (\c_i2c_master_reg|Selector536~21_combout\ & ((\c_i2c_master_reg|Selector534~19_combout\) # ((\c_i2c_master_reg|Selector536~20_combout\ & \c_i2c_master_reg|Selector534~9_combout\)))) # 
-- (!\c_i2c_master_reg|Selector536~21_combout\ & (\c_i2c_master_reg|Selector536~20_combout\ & ((\c_i2c_master_reg|Selector534~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector536~21_combout\,
	datab => \c_i2c_master_reg|Selector536~20_combout\,
	datac => \c_i2c_master_reg|Selector534~19_combout\,
	datad => \c_i2c_master_reg|Selector534~9_combout\,
	combout => \c_i2c_master_reg|Selector534~20_combout\);

-- Location: FF_X63_Y65_N25
\c_i2c_master_reg|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector534~20_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(13));

-- Location: LCCOMB_X60_Y64_N20
\c_i2c_master_reg|Selector533~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~10_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|fifo_rx_data[5][6]~q\) # ((\c_i2c_master_reg|fifo_rx_data_index_int\(1))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & 
-- (((\c_i2c_master_reg|fifo_rx_data[4][6]~q\ & !\c_i2c_master_reg|fifo_rx_data_index_int\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[5][6]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datac => \c_i2c_master_reg|fifo_rx_data[4][6]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	combout => \c_i2c_master_reg|Selector533~10_combout\);

-- Location: LCCOMB_X60_Y64_N18
\c_i2c_master_reg|Selector533~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~11_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|Selector533~10_combout\ & ((\c_i2c_master_reg|fifo_rx_data[7][6]~q\))) # (!\c_i2c_master_reg|Selector533~10_combout\ & 
-- (\c_i2c_master_reg|fifo_rx_data[6][6]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (((\c_i2c_master_reg|Selector533~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datab => \c_i2c_master_reg|fifo_rx_data[6][6]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[7][6]~q\,
	datad => \c_i2c_master_reg|Selector533~10_combout\,
	combout => \c_i2c_master_reg|Selector533~11_combout\);

-- Location: LCCOMB_X62_Y66_N2
\c_i2c_master_reg|Selector533~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~17_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (\c_i2c_master_reg|fifo_rx_data_index_int\(0))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(0) & 
-- (\c_i2c_master_reg|fifo_rx_data[13][6]~q\)) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|fifo_rx_data[12][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datac => \c_i2c_master_reg|fifo_rx_data[13][6]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data[12][6]~q\,
	combout => \c_i2c_master_reg|Selector533~17_combout\);

-- Location: LCCOMB_X62_Y66_N4
\c_i2c_master_reg|Selector533~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~18_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|Selector533~17_combout\ & (\c_i2c_master_reg|fifo_rx_data[15][6]~q\)) # (!\c_i2c_master_reg|Selector533~17_combout\ & 
-- ((\c_i2c_master_reg|fifo_rx_data[14][6]~q\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (((\c_i2c_master_reg|Selector533~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[15][6]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data[14][6]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datad => \c_i2c_master_reg|Selector533~17_combout\,
	combout => \c_i2c_master_reg|Selector533~18_combout\);

-- Location: LCCOMB_X62_Y66_N28
\c_i2c_master_reg|Selector533~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~12_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(1))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(1) & 
-- ((\c_i2c_master_reg|fifo_rx_data[10][6]~q\))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (\c_i2c_master_reg|fifo_rx_data[8][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[8][6]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datad => \c_i2c_master_reg|fifo_rx_data[10][6]~q\,
	combout => \c_i2c_master_reg|Selector533~12_combout\);

-- Location: LCCOMB_X62_Y66_N6
\c_i2c_master_reg|Selector533~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~13_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|Selector533~12_combout\ & (\c_i2c_master_reg|fifo_rx_data[11][6]~q\)) # (!\c_i2c_master_reg|Selector533~12_combout\ & 
-- ((\c_i2c_master_reg|fifo_rx_data[9][6]~q\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (((\c_i2c_master_reg|Selector533~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[11][6]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datac => \c_i2c_master_reg|fifo_rx_data[9][6]~q\,
	datad => \c_i2c_master_reg|Selector533~12_combout\,
	combout => \c_i2c_master_reg|Selector533~13_combout\);

-- Location: LCCOMB_X61_Y65_N14
\c_i2c_master_reg|Selector533~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~14_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(0)) # (\c_i2c_master_reg|fifo_rx_data[2][6]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & 
-- (\c_i2c_master_reg|fifo_rx_data[0][6]~q\ & (!\c_i2c_master_reg|fifo_rx_data_index_int\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[0][6]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datac => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datad => \c_i2c_master_reg|fifo_rx_data[2][6]~q\,
	combout => \c_i2c_master_reg|Selector533~14_combout\);

-- Location: LCCOMB_X61_Y65_N0
\c_i2c_master_reg|Selector533~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~15_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|Selector533~14_combout\ & ((\c_i2c_master_reg|fifo_rx_data[3][6]~q\))) # (!\c_i2c_master_reg|Selector533~14_combout\ & 
-- (\c_i2c_master_reg|fifo_rx_data[1][6]~q\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (((\c_i2c_master_reg|Selector533~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datab => \c_i2c_master_reg|fifo_rx_data[1][6]~q\,
	datac => \c_i2c_master_reg|Selector533~14_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data[3][6]~q\,
	combout => \c_i2c_master_reg|Selector533~15_combout\);

-- Location: LCCOMB_X62_Y66_N0
\c_i2c_master_reg|Selector533~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~16_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(3))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(3) & 
-- (\c_i2c_master_reg|Selector533~13_combout\)) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|Selector533~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector533~13_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datac => \c_i2c_master_reg|Selector533~15_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	combout => \c_i2c_master_reg|Selector533~16_combout\);

-- Location: LCCOMB_X62_Y66_N26
\c_i2c_master_reg|Selector533~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~19_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|Selector533~16_combout\ & ((\c_i2c_master_reg|Selector533~18_combout\))) # (!\c_i2c_master_reg|Selector533~16_combout\ & 
-- (\c_i2c_master_reg|Selector533~11_combout\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|Selector533~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datab => \c_i2c_master_reg|Selector533~11_combout\,
	datac => \c_i2c_master_reg|Selector533~18_combout\,
	datad => \c_i2c_master_reg|Selector533~16_combout\,
	combout => \c_i2c_master_reg|Selector533~19_combout\);

-- Location: LCCOMB_X63_Y68_N22
\c_i2c_master_reg|Selector533~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~7_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3)) # ((\c_i2c_master_reg|fifo_tfr_cmd[7][6]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & 
-- (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd[3][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[7][6]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[3][6]~q\,
	combout => \c_i2c_master_reg|Selector533~7_combout\);

-- Location: LCCOMB_X63_Y68_N28
\c_i2c_master_reg|Selector533~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~8_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|Selector533~7_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[15][6]~q\))) # (!\c_i2c_master_reg|Selector533~7_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[11][6]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|Selector533~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[11][6]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datac => \c_i2c_master_reg|Selector533~7_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[15][6]~q\,
	combout => \c_i2c_master_reg|Selector533~8_combout\);

-- Location: LCCOMB_X63_Y68_N26
\c_i2c_master_reg|Selector533~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~0_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2)) # (\c_i2c_master_reg|fifo_tfr_cmd[9][6]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[1][6]~q\ & (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[1][6]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datad => \c_i2c_master_reg|fifo_tfr_cmd[9][6]~q\,
	combout => \c_i2c_master_reg|Selector533~0_combout\);

-- Location: LCCOMB_X63_Y68_N4
\c_i2c_master_reg|Selector533~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~1_combout\ = (\c_i2c_master_reg|Selector533~0_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[13][6]~q\) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2))))) # (!\c_i2c_master_reg|Selector533~0_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[5][6]~q\ & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[5][6]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[13][6]~q\,
	datac => \c_i2c_master_reg|Selector533~0_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	combout => \c_i2c_master_reg|Selector533~1_combout\);

-- Location: LCCOMB_X60_Y69_N12
\c_i2c_master_reg|Selector533~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~4_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|fifo_tfr_cmd[8][6]~q\) # (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[0][6]~q\ & ((!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[0][6]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[8][6]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	combout => \c_i2c_master_reg|Selector533~4_combout\);

-- Location: LCCOMB_X60_Y69_N30
\c_i2c_master_reg|Selector533~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~5_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|Selector533~4_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[12][6]~q\))) # (!\c_i2c_master_reg|Selector533~4_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[4][6]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (((\c_i2c_master_reg|Selector533~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[4][6]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[12][6]~q\,
	datad => \c_i2c_master_reg|Selector533~4_combout\,
	combout => \c_i2c_master_reg|Selector533~5_combout\);

-- Location: LCCOMB_X60_Y68_N26
\c_i2c_master_reg|Selector533~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~2_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[6][6]~q\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (\c_i2c_master_reg|fifo_tfr_cmd[2][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[2][6]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datad => \c_i2c_master_reg|fifo_tfr_cmd[6][6]~q\,
	combout => \c_i2c_master_reg|Selector533~2_combout\);

-- Location: LCCOMB_X59_Y68_N2
\c_i2c_master_reg|Selector533~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~3_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|Selector533~2_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[14][6]~q\)) # (!\c_i2c_master_reg|Selector533~2_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[10][6]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|Selector533~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[14][6]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[10][6]~q\,
	datad => \c_i2c_master_reg|Selector533~2_combout\,
	combout => \c_i2c_master_reg|Selector533~3_combout\);

-- Location: LCCOMB_X59_Y68_N24
\c_i2c_master_reg|Selector533~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~6_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & 
-- ((\c_i2c_master_reg|Selector533~3_combout\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (\c_i2c_master_reg|Selector533~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datac => \c_i2c_master_reg|Selector533~5_combout\,
	datad => \c_i2c_master_reg|Selector533~3_combout\,
	combout => \c_i2c_master_reg|Selector533~6_combout\);

-- Location: LCCOMB_X63_Y68_N30
\c_i2c_master_reg|Selector533~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~9_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|Selector533~6_combout\ & (\c_i2c_master_reg|Selector533~8_combout\)) # (!\c_i2c_master_reg|Selector533~6_combout\ & 
-- ((\c_i2c_master_reg|Selector533~1_combout\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|Selector533~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datab => \c_i2c_master_reg|Selector533~8_combout\,
	datac => \c_i2c_master_reg|Selector533~1_combout\,
	datad => \c_i2c_master_reg|Selector533~6_combout\,
	combout => \c_i2c_master_reg|Selector533~9_combout\);

-- Location: LCCOMB_X62_Y66_N20
\c_i2c_master_reg|Selector533~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector533~20_combout\ = (\c_i2c_master_reg|Selector536~20_combout\ & ((\c_i2c_master_reg|Selector533~9_combout\) # ((\c_i2c_master_reg|Selector536~21_combout\ & \c_i2c_master_reg|Selector533~19_combout\)))) # 
-- (!\c_i2c_master_reg|Selector536~20_combout\ & (\c_i2c_master_reg|Selector536~21_combout\ & (\c_i2c_master_reg|Selector533~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector536~20_combout\,
	datab => \c_i2c_master_reg|Selector536~21_combout\,
	datac => \c_i2c_master_reg|Selector533~19_combout\,
	datad => \c_i2c_master_reg|Selector533~9_combout\,
	combout => \c_i2c_master_reg|Selector533~20_combout\);

-- Location: FF_X62_Y66_N21
\c_i2c_master_reg|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector533~20_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(14));

-- Location: LCCOMB_X62_Y66_N8
\c_i2c_master_reg|Selector532~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~12_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|fifo_rx_data[6][7]~q\) # (\c_i2c_master_reg|fifo_rx_data_index_int\(3))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & 
-- (\c_i2c_master_reg|fifo_rx_data[2][7]~q\ & ((!\c_i2c_master_reg|fifo_rx_data_index_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[2][7]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datac => \c_i2c_master_reg|fifo_rx_data[6][7]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	combout => \c_i2c_master_reg|Selector532~12_combout\);

-- Location: LCCOMB_X62_Y66_N22
\c_i2c_master_reg|Selector532~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~13_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|Selector532~12_combout\ & (\c_i2c_master_reg|fifo_rx_data[14][7]~q\)) # (!\c_i2c_master_reg|Selector532~12_combout\ & 
-- ((\c_i2c_master_reg|fifo_rx_data[10][7]~q\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (((\c_i2c_master_reg|Selector532~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[14][7]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datac => \c_i2c_master_reg|Selector532~12_combout\,
	datad => \c_i2c_master_reg|fifo_rx_data[10][7]~q\,
	combout => \c_i2c_master_reg|Selector532~13_combout\);

-- Location: LCCOMB_X62_Y66_N24
\c_i2c_master_reg|Selector532~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~14_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|fifo_rx_data[4][7]~q\) # ((\c_i2c_master_reg|fifo_rx_data_index_int\(3))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & 
-- (((\c_i2c_master_reg|fifo_rx_data[0][7]~q\ & !\c_i2c_master_reg|fifo_rx_data_index_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[4][7]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datac => \c_i2c_master_reg|fifo_rx_data[0][7]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	combout => \c_i2c_master_reg|Selector532~14_combout\);

-- Location: LCCOMB_X62_Y66_N10
\c_i2c_master_reg|Selector532~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~15_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|Selector532~14_combout\ & (\c_i2c_master_reg|fifo_rx_data[12][7]~q\)) # (!\c_i2c_master_reg|Selector532~14_combout\ & 
-- ((\c_i2c_master_reg|fifo_rx_data[8][7]~q\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & (((\c_i2c_master_reg|Selector532~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[12][7]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	datac => \c_i2c_master_reg|fifo_rx_data[8][7]~q\,
	datad => \c_i2c_master_reg|Selector532~14_combout\,
	combout => \c_i2c_master_reg|Selector532~15_combout\);

-- Location: LCCOMB_X62_Y66_N12
\c_i2c_master_reg|Selector532~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~16_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(1) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(0)) # ((\c_i2c_master_reg|Selector532~13_combout\)))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(1) & 
-- (!\c_i2c_master_reg|fifo_rx_data_index_int\(0) & ((\c_i2c_master_reg|Selector532~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(1),
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datac => \c_i2c_master_reg|Selector532~13_combout\,
	datad => \c_i2c_master_reg|Selector532~15_combout\,
	combout => \c_i2c_master_reg|Selector532~16_combout\);

-- Location: LCCOMB_X62_Y65_N0
\c_i2c_master_reg|Selector532~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~10_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(3))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(3) & 
-- (\c_i2c_master_reg|fifo_rx_data[9][7]~q\)) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|fifo_rx_data[1][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datab => \c_i2c_master_reg|fifo_rx_data[9][7]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[1][7]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	combout => \c_i2c_master_reg|Selector532~10_combout\);

-- Location: LCCOMB_X62_Y65_N10
\c_i2c_master_reg|Selector532~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~11_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|Selector532~10_combout\ & (\c_i2c_master_reg|fifo_rx_data[13][7]~q\)) # (!\c_i2c_master_reg|Selector532~10_combout\ & 
-- ((\c_i2c_master_reg|fifo_rx_data[5][7]~q\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|Selector532~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datab => \c_i2c_master_reg|fifo_rx_data[13][7]~q\,
	datac => \c_i2c_master_reg|fifo_rx_data[5][7]~q\,
	datad => \c_i2c_master_reg|Selector532~10_combout\,
	combout => \c_i2c_master_reg|Selector532~11_combout\);

-- Location: LCCOMB_X62_Y66_N18
\c_i2c_master_reg|Selector532~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~17_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|fifo_rx_data_index_int\(3))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|fifo_rx_data_index_int\(3) & 
-- (\c_i2c_master_reg|fifo_rx_data[11][7]~q\)) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(3) & ((\c_i2c_master_reg|fifo_rx_data[3][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[11][7]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datac => \c_i2c_master_reg|fifo_rx_data[3][7]~q\,
	datad => \c_i2c_master_reg|fifo_rx_data_index_int\(3),
	combout => \c_i2c_master_reg|Selector532~17_combout\);

-- Location: LCCOMB_X62_Y66_N16
\c_i2c_master_reg|Selector532~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~18_combout\ = (\c_i2c_master_reg|fifo_rx_data_index_int\(2) & ((\c_i2c_master_reg|Selector532~17_combout\ & (\c_i2c_master_reg|fifo_rx_data[15][7]~q\)) # (!\c_i2c_master_reg|Selector532~17_combout\ & 
-- ((\c_i2c_master_reg|fifo_rx_data[7][7]~q\))))) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(2) & (((\c_i2c_master_reg|Selector532~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_rx_data[15][7]~q\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(2),
	datac => \c_i2c_master_reg|fifo_rx_data[7][7]~q\,
	datad => \c_i2c_master_reg|Selector532~17_combout\,
	combout => \c_i2c_master_reg|Selector532~18_combout\);

-- Location: LCCOMB_X62_Y66_N14
\c_i2c_master_reg|Selector532~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~19_combout\ = (\c_i2c_master_reg|Selector532~16_combout\ & (((\c_i2c_master_reg|Selector532~18_combout\)) # (!\c_i2c_master_reg|fifo_rx_data_index_int\(0)))) # (!\c_i2c_master_reg|Selector532~16_combout\ & 
-- (\c_i2c_master_reg|fifo_rx_data_index_int\(0) & (\c_i2c_master_reg|Selector532~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector532~16_combout\,
	datab => \c_i2c_master_reg|fifo_rx_data_index_int\(0),
	datac => \c_i2c_master_reg|Selector532~11_combout\,
	datad => \c_i2c_master_reg|Selector532~18_combout\,
	combout => \c_i2c_master_reg|Selector532~19_combout\);

-- Location: LCCOMB_X61_Y69_N26
\c_i2c_master_reg|Selector532~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~7_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[14][7]~q\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd[12][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[14][7]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[12][7]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	combout => \c_i2c_master_reg|Selector532~7_combout\);

-- Location: LCCOMB_X61_Y69_N12
\c_i2c_master_reg|Selector532~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~8_combout\ = (\c_i2c_master_reg|Selector532~7_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[15][7]~q\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0)))) # (!\c_i2c_master_reg|Selector532~7_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|fifo_tfr_cmd[13][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector532~7_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[15][7]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[13][7]~q\,
	combout => \c_i2c_master_reg|Selector532~8_combout\);

-- Location: LCCOMB_X60_Y69_N24
\c_i2c_master_reg|Selector532~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~2_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd[10][7]~q\) # ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & 
-- (((!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & \c_i2c_master_reg|fifo_tfr_cmd[8][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[10][7]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd[8][7]~q\,
	combout => \c_i2c_master_reg|Selector532~2_combout\);

-- Location: LCCOMB_X60_Y69_N26
\c_i2c_master_reg|Selector532~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~3_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|Selector532~2_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[11][7]~q\)) # (!\c_i2c_master_reg|Selector532~2_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[9][7]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|Selector532~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[11][7]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[9][7]~q\,
	datad => \c_i2c_master_reg|Selector532~2_combout\,
	combout => \c_i2c_master_reg|Selector532~3_combout\);

-- Location: LCCOMB_X60_Y69_N28
\c_i2c_master_reg|Selector532~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~4_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[1][7]~q\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (\c_i2c_master_reg|fifo_tfr_cmd[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[0][7]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[1][7]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	combout => \c_i2c_master_reg|Selector532~4_combout\);

-- Location: LCCOMB_X60_Y69_N18
\c_i2c_master_reg|Selector532~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~5_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|Selector532~4_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[3][7]~q\))) # (!\c_i2c_master_reg|Selector532~4_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[2][7]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|Selector532~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[2][7]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[3][7]~q\,
	datad => \c_i2c_master_reg|Selector532~4_combout\,
	combout => \c_i2c_master_reg|Selector532~5_combout\);

-- Location: LCCOMB_X60_Y69_N16
\c_i2c_master_reg|Selector532~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~6_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2)) # ((\c_i2c_master_reg|Selector532~3_combout\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & 
-- (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|Selector532~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datac => \c_i2c_master_reg|Selector532~3_combout\,
	datad => \c_i2c_master_reg|Selector532~5_combout\,
	combout => \c_i2c_master_reg|Selector532~6_combout\);

-- Location: LCCOMB_X61_Y69_N14
\c_i2c_master_reg|Selector532~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~0_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[5][7]~q\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|fifo_tfr_cmd[4][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[5][7]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[4][7]~q\,
	combout => \c_i2c_master_reg|Selector532~0_combout\);

-- Location: LCCOMB_X61_Y69_N16
\c_i2c_master_reg|Selector532~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~1_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|Selector532~0_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[7][7]~q\))) # (!\c_i2c_master_reg|Selector532~0_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[6][7]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|Selector532~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[6][7]~q\,
	datac => \c_i2c_master_reg|Selector532~0_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[7][7]~q\,
	combout => \c_i2c_master_reg|Selector532~1_combout\);

-- Location: LCCOMB_X61_Y69_N30
\c_i2c_master_reg|Selector532~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~9_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|Selector532~6_combout\ & (\c_i2c_master_reg|Selector532~8_combout\)) # (!\c_i2c_master_reg|Selector532~6_combout\ & 
-- ((\c_i2c_master_reg|Selector532~1_combout\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (((\c_i2c_master_reg|Selector532~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector532~8_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datac => \c_i2c_master_reg|Selector532~6_combout\,
	datad => \c_i2c_master_reg|Selector532~1_combout\,
	combout => \c_i2c_master_reg|Selector532~9_combout\);

-- Location: LCCOMB_X62_Y66_N30
\c_i2c_master_reg|Selector532~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector532~20_combout\ = (\c_i2c_master_reg|Selector536~20_combout\ & ((\c_i2c_master_reg|Selector532~9_combout\) # ((\c_i2c_master_reg|Selector536~21_combout\ & \c_i2c_master_reg|Selector532~19_combout\)))) # 
-- (!\c_i2c_master_reg|Selector536~20_combout\ & (\c_i2c_master_reg|Selector536~21_combout\ & (\c_i2c_master_reg|Selector532~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector536~20_combout\,
	datab => \c_i2c_master_reg|Selector536~21_combout\,
	datac => \c_i2c_master_reg|Selector532~19_combout\,
	datad => \c_i2c_master_reg|Selector532~9_combout\,
	combout => \c_i2c_master_reg|Selector532~20_combout\);

-- Location: FF_X62_Y66_N31
\c_i2c_master_reg|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector532~20_combout\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(15));

-- Location: LCCOMB_X60_Y67_N14
\c_i2c_master_reg|Selector531~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector531~0_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2)) # ((\c_i2c_master_reg|fifo_tfr_cmd[10][8]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & 
-- (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (\c_i2c_master_reg|fifo_tfr_cmd[2][8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[2][8]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[10][8]~q\,
	combout => \c_i2c_master_reg|Selector531~0_combout\);

-- Location: LCCOMB_X60_Y67_N12
\c_i2c_master_reg|Selector531~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector531~1_combout\ = (\c_i2c_master_reg|Selector531~0_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[14][8]~q\) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2))))) # (!\c_i2c_master_reg|Selector531~0_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[6][8]~q\ & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[6][8]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[14][8]~q\,
	datac => \c_i2c_master_reg|Selector531~0_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	combout => \c_i2c_master_reg|Selector531~1_combout\);

-- Location: LCCOMB_X60_Y67_N30
\c_i2c_master_reg|Selector531~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector531~4_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[4][8]~q\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (\c_i2c_master_reg|fifo_tfr_cmd[0][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[0][8]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[4][8]~q\,
	combout => \c_i2c_master_reg|Selector531~4_combout\);

-- Location: LCCOMB_X60_Y67_N8
\c_i2c_master_reg|Selector531~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector531~5_combout\ = (\c_i2c_master_reg|Selector531~4_combout\ & (((\c_i2c_master_reg|fifo_tfr_cmd[12][8]~q\) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3))))) # (!\c_i2c_master_reg|Selector531~4_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[8][8]~q\ & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector531~4_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[8][8]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[12][8]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	combout => \c_i2c_master_reg|Selector531~5_combout\);

-- Location: LCCOMB_X60_Y67_N18
\c_i2c_master_reg|Selector531~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector531~2_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[5][8]~q\)) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|fifo_tfr_cmd[1][8]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[5][8]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[1][8]~q\,
	combout => \c_i2c_master_reg|Selector531~2_combout\);

-- Location: LCCOMB_X60_Y67_N0
\c_i2c_master_reg|Selector531~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector531~3_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|Selector531~2_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[13][8]~q\))) # (!\c_i2c_master_reg|Selector531~2_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[9][8]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|Selector531~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[9][8]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[13][8]~q\,
	datad => \c_i2c_master_reg|Selector531~2_combout\,
	combout => \c_i2c_master_reg|Selector531~3_combout\);

-- Location: LCCOMB_X60_Y67_N26
\c_i2c_master_reg|Selector531~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector531~6_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & 
-- ((\c_i2c_master_reg|Selector531~3_combout\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (\c_i2c_master_reg|Selector531~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datac => \c_i2c_master_reg|Selector531~5_combout\,
	datad => \c_i2c_master_reg|Selector531~3_combout\,
	combout => \c_i2c_master_reg|Selector531~6_combout\);

-- Location: LCCOMB_X61_Y67_N26
\c_i2c_master_reg|Selector531~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector531~7_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2)) # ((\c_i2c_master_reg|fifo_tfr_cmd[11][8]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & 
-- (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|fifo_tfr_cmd[3][8]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datac => \c_i2c_master_reg|fifo_tfr_cmd[11][8]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[3][8]~q\,
	combout => \c_i2c_master_reg|Selector531~7_combout\);

-- Location: LCCOMB_X60_Y67_N24
\c_i2c_master_reg|Selector531~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector531~8_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|Selector531~7_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[15][8]~q\))) # (!\c_i2c_master_reg|Selector531~7_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[7][8]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & (((\c_i2c_master_reg|Selector531~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[7][8]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[15][8]~q\,
	datad => \c_i2c_master_reg|Selector531~7_combout\,
	combout => \c_i2c_master_reg|Selector531~8_combout\);

-- Location: LCCOMB_X60_Y67_N22
\c_i2c_master_reg|Selector531~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector531~9_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|Selector531~6_combout\ & ((\c_i2c_master_reg|Selector531~8_combout\))) # (!\c_i2c_master_reg|Selector531~6_combout\ & 
-- (\c_i2c_master_reg|Selector531~1_combout\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|Selector531~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector531~1_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datac => \c_i2c_master_reg|Selector531~6_combout\,
	datad => \c_i2c_master_reg|Selector531~8_combout\,
	combout => \c_i2c_master_reg|Selector531~9_combout\);

-- Location: LCCOMB_X60_Y65_N8
\c_i2c_master_reg|Selector531~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector531~10_combout\ = (!\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & \c_i2c_master_reg|Selector531~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datad => \c_i2c_master_reg|Selector531~9_combout\,
	combout => \c_i2c_master_reg|Selector531~10_combout\);

-- Location: FF_X60_Y65_N9
\c_i2c_master_reg|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector531~10_combout\,
	sclr => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(16));

-- Location: LCCOMB_X57_Y66_N12
\c_i2c_master_reg|Selector530~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector530~0_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1)) # (\c_i2c_master_reg|fifo_tfr_cmd[9][9]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[8][9]~q\ & (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[8][9]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datad => \c_i2c_master_reg|fifo_tfr_cmd[9][9]~q\,
	combout => \c_i2c_master_reg|Selector530~0_combout\);

-- Location: LCCOMB_X57_Y66_N10
\c_i2c_master_reg|Selector530~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector530~1_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|Selector530~0_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[11][9]~q\))) # (!\c_i2c_master_reg|Selector530~0_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[10][9]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (((\c_i2c_master_reg|Selector530~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[10][9]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[11][9]~q\,
	datad => \c_i2c_master_reg|Selector530~0_combout\,
	combout => \c_i2c_master_reg|Selector530~1_combout\);

-- Location: LCCOMB_X57_Y66_N8
\c_i2c_master_reg|Selector530~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector530~7_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1)) # (\c_i2c_master_reg|fifo_tfr_cmd[13][9]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[12][9]~q\ & (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[12][9]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datad => \c_i2c_master_reg|fifo_tfr_cmd[13][9]~q\,
	combout => \c_i2c_master_reg|Selector530~7_combout\);

-- Location: LCCOMB_X57_Y66_N26
\c_i2c_master_reg|Selector530~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector530~8_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|Selector530~7_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[15][9]~q\)) # (!\c_i2c_master_reg|Selector530~7_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[14][9]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (\c_i2c_master_reg|Selector530~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datab => \c_i2c_master_reg|Selector530~7_combout\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[15][9]~q\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[14][9]~q\,
	combout => \c_i2c_master_reg|Selector530~8_combout\);

-- Location: LCCOMB_X58_Y68_N4
\c_i2c_master_reg|Selector530~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector530~2_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[6][9]~q\))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & (\c_i2c_master_reg|fifo_tfr_cmd[4][9]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[4][9]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[6][9]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	combout => \c_i2c_master_reg|Selector530~2_combout\);

-- Location: LCCOMB_X58_Y68_N22
\c_i2c_master_reg|Selector530~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector530~3_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|Selector530~2_combout\ & (\c_i2c_master_reg|fifo_tfr_cmd[7][9]~q\)) # (!\c_i2c_master_reg|Selector530~2_combout\ & 
-- ((\c_i2c_master_reg|fifo_tfr_cmd[5][9]~q\))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|Selector530~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[7][9]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datac => \c_i2c_master_reg|Selector530~2_combout\,
	datad => \c_i2c_master_reg|fifo_tfr_cmd[5][9]~q\,
	combout => \c_i2c_master_reg|Selector530~3_combout\);

-- Location: LCCOMB_X57_Y66_N24
\c_i2c_master_reg|Selector530~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector530~4_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & ((\c_i2c_master_reg|fifo_tfr_cmd[2][9]~q\) # ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0))))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(1) & 
-- (((\c_i2c_master_reg|fifo_tfr_cmd[0][9]~q\ & !\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd[2][9]~q\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd[0][9]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(1),
	datad => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	combout => \c_i2c_master_reg|Selector530~4_combout\);

-- Location: LCCOMB_X58_Y66_N22
\c_i2c_master_reg|Selector530~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector530~5_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & ((\c_i2c_master_reg|Selector530~4_combout\ & ((\c_i2c_master_reg|fifo_tfr_cmd[3][9]~q\))) # (!\c_i2c_master_reg|Selector530~4_combout\ & 
-- (\c_i2c_master_reg|fifo_tfr_cmd[1][9]~q\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(0) & (((\c_i2c_master_reg|Selector530~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(0),
	datab => \c_i2c_master_reg|fifo_tfr_cmd[1][9]~q\,
	datac => \c_i2c_master_reg|fifo_tfr_cmd[3][9]~q\,
	datad => \c_i2c_master_reg|Selector530~4_combout\,
	combout => \c_i2c_master_reg|Selector530~5_combout\);

-- Location: LCCOMB_X57_Y66_N18
\c_i2c_master_reg|Selector530~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector530~6_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & ((\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3)) # ((\c_i2c_master_reg|Selector530~3_combout\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(2) & 
-- (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|Selector530~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(2),
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datac => \c_i2c_master_reg|Selector530~3_combout\,
	datad => \c_i2c_master_reg|Selector530~5_combout\,
	combout => \c_i2c_master_reg|Selector530~6_combout\);

-- Location: LCCOMB_X57_Y66_N20
\c_i2c_master_reg|Selector530~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector530~9_combout\ = (\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & ((\c_i2c_master_reg|Selector530~6_combout\ & ((\c_i2c_master_reg|Selector530~8_combout\))) # (!\c_i2c_master_reg|Selector530~6_combout\ & 
-- (\c_i2c_master_reg|Selector530~1_combout\)))) # (!\c_i2c_master_reg|fifo_tfr_cmd_index_int\(3) & (((\c_i2c_master_reg|Selector530~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master_reg|Selector530~1_combout\,
	datab => \c_i2c_master_reg|fifo_tfr_cmd_index_int\(3),
	datac => \c_i2c_master_reg|Selector530~8_combout\,
	datad => \c_i2c_master_reg|Selector530~6_combout\,
	combout => \c_i2c_master_reg|Selector530~9_combout\);

-- Location: LCCOMB_X57_Y66_N4
\c_i2c_master_reg|Selector530~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master_reg|Selector530~10_combout\ = (!\c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\ & \c_i2c_master_reg|Selector530~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \c_i2c_master_reg|MODE.mTFR_CMD_FIFO~q\,
	datad => \c_i2c_master_reg|Selector530~9_combout\,
	combout => \c_i2c_master_reg|Selector530~10_combout\);

-- Location: FF_X57_Y66_N5
\c_i2c_master_reg|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master_reg|Selector530~10_combout\,
	sclr => \c_i2c_master_reg|MODE.mRX_DATA_FIFO~q\,
	ena => \c_i2c_master_reg|readdata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master_reg|readdata\(17));

-- Location: LCCOMB_X58_Y63_N8
\c_i2c_master|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \c_i2c_master|Selector24~0_combout\ = (\c_i2c_master|PHASE.pMID~q\) # ((!\c_i2c_master|PHASE.pFIRST~q\ & \c_i2c_master|STATE.sSTART~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \c_i2c_master|PHASE.pFIRST~q\,
	datac => \c_i2c_master|PHASE.pMID~q\,
	datad => \c_i2c_master|STATE.sSTART~q\,
	combout => \c_i2c_master|Selector24~0_combout\);

-- Location: FF_X58_Y63_N9
\c_i2c_master|SCL\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \c_i2c_master|Selector24~0_combout\,
	ena => \ALT_INV_RST~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c_i2c_master|SCL~q\);

-- Location: IOIBUF_X107_Y73_N22
\writedata[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(10),
	o => \writedata[10]~input_o\);

-- Location: IOIBUF_X115_Y57_N15
\writedata[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(11),
	o => \writedata[11]~input_o\);

-- Location: IOIBUF_X79_Y73_N1
\writedata[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(12),
	o => \writedata[12]~input_o\);

-- Location: IOIBUF_X18_Y0_N8
\writedata[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(13),
	o => \writedata[13]~input_o\);

-- Location: IOIBUF_X0_Y57_N22
\writedata[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(14),
	o => \writedata[14]~input_o\);

-- Location: IOIBUF_X81_Y73_N22
\writedata[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(15),
	o => \writedata[15]~input_o\);

-- Location: IOIBUF_X0_Y35_N1
\writedata[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(16),
	o => \writedata[16]~input_o\);

-- Location: IOIBUF_X113_Y0_N1
\writedata[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(17),
	o => \writedata[17]~input_o\);

-- Location: IOIBUF_X0_Y16_N22
\writedata[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(18),
	o => \writedata[18]~input_o\);

-- Location: IOIBUF_X91_Y73_N15
\writedata[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(19),
	o => \writedata[19]~input_o\);

-- Location: IOIBUF_X83_Y73_N22
\writedata[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(20),
	o => \writedata[20]~input_o\);

-- Location: IOIBUF_X38_Y73_N1
\writedata[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(21),
	o => \writedata[21]~input_o\);

-- Location: IOIBUF_X115_Y54_N15
\writedata[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(22),
	o => \writedata[22]~input_o\);

-- Location: IOIBUF_X0_Y61_N22
\writedata[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(23),
	o => \writedata[23]~input_o\);

-- Location: IOIBUF_X0_Y64_N1
\writedata[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(24),
	o => \writedata[24]~input_o\);

-- Location: IOIBUF_X23_Y0_N15
\writedata[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(25),
	o => \writedata[25]~input_o\);

-- Location: IOIBUF_X16_Y0_N22
\writedata[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(26),
	o => \writedata[26]~input_o\);

-- Location: IOIBUF_X0_Y53_N1
\writedata[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(27),
	o => \writedata[27]~input_o\);

-- Location: IOIBUF_X5_Y73_N22
\writedata[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(28),
	o => \writedata[28]~input_o\);

-- Location: IOIBUF_X16_Y73_N1
\writedata[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(29),
	o => \writedata[29]~input_o\);

-- Location: IOIBUF_X38_Y0_N8
\writedata[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_writedata(30),
	o => \writedata[30]~input_o\);

ww_readdata(0) <= \readdata[0]~output_o\;

ww_readdata(1) <= \readdata[1]~output_o\;

ww_readdata(2) <= \readdata[2]~output_o\;

ww_readdata(3) <= \readdata[3]~output_o\;

ww_readdata(4) <= \readdata[4]~output_o\;

ww_readdata(5) <= \readdata[5]~output_o\;

ww_readdata(6) <= \readdata[6]~output_o\;

ww_readdata(7) <= \readdata[7]~output_o\;

ww_readdata(8) <= \readdata[8]~output_o\;

ww_readdata(9) <= \readdata[9]~output_o\;

ww_readdata(10) <= \readdata[10]~output_o\;

ww_readdata(11) <= \readdata[11]~output_o\;

ww_readdata(12) <= \readdata[12]~output_o\;

ww_readdata(13) <= \readdata[13]~output_o\;

ww_readdata(14) <= \readdata[14]~output_o\;

ww_readdata(15) <= \readdata[15]~output_o\;

ww_readdata(16) <= \readdata[16]~output_o\;

ww_readdata(17) <= \readdata[17]~output_o\;

ww_readdata(18) <= \readdata[18]~output_o\;

ww_readdata(19) <= \readdata[19]~output_o\;

ww_readdata(20) <= \readdata[20]~output_o\;

ww_readdata(21) <= \readdata[21]~output_o\;

ww_readdata(22) <= \readdata[22]~output_o\;

ww_readdata(23) <= \readdata[23]~output_o\;

ww_readdata(24) <= \readdata[24]~output_o\;

ww_readdata(25) <= \readdata[25]~output_o\;

ww_readdata(26) <= \readdata[26]~output_o\;

ww_readdata(27) <= \readdata[27]~output_o\;

ww_readdata(28) <= \readdata[28]~output_o\;

ww_readdata(29) <= \readdata[29]~output_o\;

ww_readdata(30) <= \readdata[30]~output_o\;

ww_readdata(31) <= \readdata[31]~output_o\;

ww_scl <= \scl~output_o\;

sda <= \sda~output_o\;
END structure;


