# HDL-
My Verilog subject activities at SLSU (Southern Leyte State University) CpE.

the code is not organize while in some parts you have to identify which are the gate level, data flow, behavioral, and testbench.
