# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# ** Error: (vcom-7) Failed to open design unit file "../tb/if/instruction_memory.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# ** Error: ../tb/if/instruction_memory.vhd(44): (vcom-1136) Unknown identifier "hread".
# ** Error: ../tb/if/instruction_memory.vhd(78): VHDL Compiler exiting
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# ** Error: ../tb/if/instruction_memory.vhd(45): No feasible entries for subprogram "hread".
# ** Error: ../tb/if/instruction_memory.vhd(79): VHDL Compiler exiting
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# ** Error: ../tb/if/instruction_memory.vhd(64): No feasible entries for subprogram "to_stdlogicvector".
# ** Error: ../tb/if/instruction_memory.vhd(65): No feasible entries for subprogram "to_stdlogicvector".
# ** Error: ../tb/if/instruction_memory.vhd(66): No feasible entries for subprogram "to_stdlogicvector".
# ** Error: ../tb/if/instruction_memory.vhd(67): No feasible entries for subprogram "to_stdlogicvector".
# ** Error: ../tb/if/instruction_memory.vhd(70): No feasible entries for subprogram "to_stdlogicvector".
# ** Error: ../tb/if/instruction_memory.vhd(71): No feasible entries for subprogram "to_stdlogicvector".
# ** Error: ../tb/if/instruction_memory.vhd(72): No feasible entries for subprogram "to_stdlogicvector".
# ** Error: ../tb/if/instruction_memory.vhd(73): No feasible entries for subprogram "to_stdlogicvector".
# ** Error: ../tb/if/instruction_memory.vhd(79): VHDL Compiler exiting
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# ** Error: ../tb/mem/mem.vhd(26): (vcom-1136) Unknown identifier "mem_array".
# ** Error: ../tb/mem/mem.vhd(41): Aggregate expression cannot be scalar type (error).
# ** Error: ../tb/mem/mem.vhd(42): Aggregate expression cannot be scalar type (error).
# ** Error: ../tb/mem/mem.vhd(66): (vcom-1136) Unknown identifier "m1".
# ** Error: ../tb/mem/mem.vhd(67): (vcom-1136) Unknown identifier "m1".
# ** Error: ../tb/mem/mem.vhd(68): (vcom-1136) Unknown identifier "m1".
# ** Error: ../tb/mem/mem.vhd(69): (vcom-1136) Unknown identifier "m1".
# ** Error: ../tb/mem/mem.vhd(72): (vcom-1136) Unknown identifier "m2".
# ** Error: ../tb/mem/mem.vhd(73): (vcom-1136) Unknown identifier "m2".
# ** Error: ../tb/mem/mem.vhd(74): (vcom-1136) Unknown identifier "m2".
# ** Error: ../tb/mem/mem.vhd(75): (vcom-1136) Unknown identifier "m2".
# ** Error: ../tb/mem/mem.vhd(82): VHDL Compiler exiting
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# ** Warning: [14] ../tb/mem/mem.vhd(48): Length of expected is 8; length of slice name is 7.
# ** Warning: [14] ../tb/mem/mem.vhd(54): Length of expected is 8; length of slice name is 7.
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# ** Error: ../tb/tb_risc_v_lite.vhd(93): Component instantiation statement must have a label.
# ** Error: ../tb/tb_risc_v_lite.vhd(106): VHDL Compiler exiting
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# ** Note: (vsim-3812) Design is being optimized...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# ** Error: (vsim-7) Failed to open VHDL file "/home/isa32/DELIVER/isa-lab-3/instr_memory.hex" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Fatal: (vsim-7) Failed to open VHDL file "/home/isa32/DELIVER/isa-lab-3/instr_memory.hex" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im File: ../tb/if/instruction_memory.vhd Line: 43
# FATAL ERROR while loading design
# Error loading design
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
view dataflow
# .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.df.c
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
restart
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
add wave sim:/tb_risc_v_lite/clk
add wave sim:/tb_risc_v_lite/async_rst_n
add wave sim:/tb_risc_v_lite/rst_n
quit -sim
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
add dataflow sim:/tb_risc_v_lite/*
add dataflow sim:/tb_risc_v_lite/dut/*
add wave sim:/tb_risc_v_lite/clk
add wave sim:/tb_risc_v_lite/async_rst_n
add wave sim:/tb_risc_v_lite/rst_n
add wave -divider "IF"
add wave sim:/tb_risc_v_lite/dut/datapath/instr_fetch/instr
add wave sim:/tb_risc_v_lite/dut/datapath/instr_fetch/pc
add wave -divider "ID"
add wave sim:/tb_risc_v_lite/dut/datapath/instr_decode/data1_out
add wave sim:/tb_risc_v_lite/dut/datapath/instr_decode/data2_out
add wave sim:/tb_risc_v_lite/dut/datapath/instr_decode/immediate
add wave sim:/tb_risc_v_lite/dut/datapath/instr_decode/alu_ctrl
add wave -divider "EX"
add data sim:/tb_risc_v_lite/dut/datapath/execute/imm_out
add wave sim:/tb_risc_v_lite/dut/datapath/execute/alu_out
add wave sim:/tb_risc_v_lite/dut/datapath/execute/alu_op
add wave -divider "mem"
add wave sim:/tb_risc_v_lite/data_mem/addr
add wave sim:/tb_risc_v_lite/data_mem/data_out
add wave sim:/tb_risc_v_lite/data_mem/data_in
add wave -divider "WB"
add wave sim:/tb_risc_v_lite/dut/datapath/write_back/pc_in
add wave sim:/tb_risc_v_lite/dut/datapath/write_back/data_rd
add wave sim:/tb_risc_v_lite/dut/datapath/write_back/data_fwd
add wave sim:/tb_risc_v_lite/dut/datapath/write_back/imm_in
add wave sim:/tb_risc_v_lite/dut/datapath/write_back/wb_sel
add wave sim:/tb_risc_v_lite/dut/datapath/write_back/data_wb
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
add wave sim:/tb_risc_v_lite/dut/datapath/instr_decode/memory/reg_file
add wave sim:/tb_risc_v_lite/dut/datapath/instr_decode/memory/reg_file
run 10 ns
quit -sim
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
# ** Error: (vsim-4006) Unexpected argument '-radix'.
# 
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
run 10 ns
run 10 ns
restart
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
run 10 ns
run 10 ns
restart
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
add wave sim:/tb_risc_v_lite/dut/datapath/execute/d1
add wave sim:/tb_risc_v_lite/dut/datapath/execute/d2
run 30 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 30 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
restart
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
run 10 ns
add wave sim:/tb_risc_v_lite/dut/datapath/memory/imm_out
add wave sim:/tb_risc_v_lite/dut/datapath/memory/imm_out
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
add wave sim:/tb_risc_v_lite/dut/datapath/execute/pc_alu_unit/pc_out
add wave sim:/tb_risc_v_lite/dut/datapath/execute/pc_alu_unit/pc_out
run 10 ns
quit -sim
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
add wave sim:/tb_risc_v_lite/dut/datapath/instr_decode/pc_out
restart
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
run 10 ns
run 10 ns
add wave sim:/tb_risc_v_lite/dut/datapath/execute/pc_alu_unit/imm_in
add wave sim:/tb_risc_v_lite/dut/datapath/execute/pc_alu_unit/imm_shifted
restart
# window ".restart" was deleted before its visibility changed
restart
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
run 10 ns
run 10 ns
quit -sim
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# ** Error: ../src/id/imm_generator.vhd(30): near "downto": syntax error
# /software/mentor/modelsim_6.2g/linux/vcom failed.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
add wave sim:/tb_risc_v_lite/dut/datapath/execute/pc_alu_unit/pc_in
add wave sim:/tb_risc_v_lite/dut/datapath/execute/pc_alu_unit/imm_shifted
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 75 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 75 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 75 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 75 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
quit -sim
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
# (vish-4014) No objects found matching '/tb_risc_v_lite/dut/datapath/execute/pc_alu_unit/imm_shift'.
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
run 40 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
add wave sim:/tb_risc_v_lite/dut/datapath/instr_decode/memory/rs1
add wave sim:/tb_risc_v_lite/dut/datapath/instr_decode/memory/*
add wave sim:/tb_risc_v_lite/dut/datapath/instr_decode/memory/rd
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 85 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
quit -sim
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
add wave sim:/tb_risc_v_lite/dut/datapath/execute/operand2
add wave sim:/tb_risc_v_lite/dut/datapath/execute/alu_unit/d2
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# ** Error: (vsim-3858) STD_LOGIC_TEXTIO procedure HREAD : Parameter L designates an empty string.
#    Time: 0 ns  Iteration: 0  Region: /tb_risc_v_lite/im  File: ../tb/if/instruction_memory.vhd
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
run 50 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 85 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
run 50 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 50 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
restart

run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
run 50 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 10 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
run 10 ns
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
run 70 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns

run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
run 10 ns
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
restart
add wave sim:/tb_risc_v_lite/dut/datapath/instr_decode/memory/data_in
run 50 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
run 50 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 50 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
run 10 ns
add wave sim:/tb_risc_v_lite/dut/datapath/instr_decode/memory/wr_en
restart
run 140 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10 ns
source "scripts/sim_risc_v.tcl"
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_instructions
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package riscv_lite_alu_ctrl
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity if_stage
# -- Compiling architecture bhv of if_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity regfile
# -- Compiling architecture bhv of regfile
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Compiling entity imm_gen
# -- Compiling architecture bhv of imm_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity id_stage
# -- Compiling architecture bhv of id_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity alu_cu
# -- Compiling architecture structure of alu_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity pc_alu
# -- Compiling architecture bhv of pc_alu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity ex_stage
# -- Compiling architecture structure of ex_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem_stage
# -- Compiling architecture structure of mem_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity wb_stage
# -- Compiling architecture structure of wb_stage
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity risc_v_dp
# -- Compiling architecture structure of risc_v_dp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package riscv_lite_instructions
# -- Loading package riscv_lite_alu_ctrl
# -- Compiling entity risc_v_cu
# -- Compiling architecture fsm of risc_v_cu
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity risc_v_cu_pp
# -- Compiling architecture structure of risc_v_cu_pp
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity risc_v_lite
# -- Compiling architecture structure of risc_v_lite
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture bhv of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity instruction_memory
# -- Compiling architecture bhv of instruction_memory
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity mem
# -- Compiling architecture bhv of mem
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity tb_risc_v_lite
# -- Compiling architecture bhv of tb_risc_v_lite
# vsim work.tb_risc_v_lite 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.tb_risc_v_lite(bhv)
# Loading work.risc_v_lite(structure)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading work.risc_v_dp(structure)
# Loading work.if_stage(bhv)
# Loading work.id_stage(bhv)
# Loading work.regfile(bhv)
# Loading work.riscv_lite_instructions
# Loading work.imm_gen(bhv)
# Loading work.ex_stage(structure)
# Loading work.pc_alu(bhv)
# Loading work.riscv_lite_alu_ctrl
# Loading work.alu(bhv)
# Loading work.alu_cu(structure)
# Loading work.mem_stage(structure)
# Loading work.wb_stage(structure)
# Loading work.risc_v_cu_pp(structure)
# Loading work.risc_v_cu(fsm)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.instruction_memory(bhv)
# Loading work.mem(bhv)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(bhv)
run 160 ns
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_decode/memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /tb_risc_v_lite/dut/datapath/instr_fetch
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 3  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 45 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 45 ns  Iteration: 5  Instance: /tb_risc_v_lite/dut/datapath/execute/alu_unit
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 55 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 85 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 95 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 135 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 145 ns  Iteration: 4  Instance: /tb_risc_v_lite/data_mem
run 10
