{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686953327878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686953327894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 19:08:47 2023 " "Processing started: Fri Jun 16 19:08:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686953327894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953327894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953327895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686953382800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686953382800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/iir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/iir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIR_filter " "Found entity 1: IIR_filter" {  } { { "cores/IIR_filter.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953399503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953399503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/remove_mean_value_pipelined.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/remove_mean_value_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 remove_mean_value_pipelined " "Found entity 1: remove_mean_value_pipelined" {  } { { "cores/remove_mean_value_pipelined.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953399567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953399567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/data_source.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/data_source.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_source " "Found entity 1: data_source" {  } { { "cores/data_source.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/data_source.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953399622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953399622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "cores/clock_divider.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953399688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953399688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "cores/segment7.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/segment7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953399758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953399758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/descomponer_en_digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/descomponer_en_digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 descomponer_en_digitos " "Found entity 1: descomponer_en_digitos" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953399820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953399820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 BCD_display.v(11) " "Verilog HDL Declaration information at BCD_display.v(11): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "cores/BCD_display.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686953399865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 BCD_display.v(12) " "Verilog HDL Declaration information at BCD_display.v(12): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "cores/BCD_display.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686953399869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 BCD_display.v(13) " "Verilog HDL Declaration information at BCD_display.v(13): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "cores/BCD_display.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686953399869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 BCD_display.v(14) " "Verilog HDL Declaration information at BCD_display.v(14): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "cores/BCD_display.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686953399869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 BCD_display.v(15) " "Verilog HDL Declaration information at BCD_display.v(15): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "cores/BCD_display.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686953399869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 BCD_display.v(18) " "Verilog HDL Declaration information at BCD_display.v(18): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "cores/BCD_display.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686953399869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/bcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/bcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_display " "Found entity 1: BCD_display" {  } { { "cores/BCD_display.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953399886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953399886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "cores/uart.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/uart.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400578 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "cores/uart.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/uart.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953400578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Found design unit 1: spi_master-rtl" {  } { { "cores/spi_master.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/spi_master.vhd" 215 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400643 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "cores/spi_master.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/spi_master.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953400643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/sipo_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/sipo_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sipo_register-rtl " "Found design unit 1: sipo_register-rtl" {  } { { "cores/sipo_register.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sipo_register.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400699 ""} { "Info" "ISGN_ENTITY_NAME" "1 sipo_register " "Found entity 1: sipo_register" {  } { { "cores/sipo_register.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sipo_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953400699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/fsm_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/fsm_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_tx-rtl " "Found design unit 1: fsm_tx-rtl" {  } { { "cores/fsm_tx.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_tx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400758 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_tx " "Found entity 1: fsm_tx" {  } { { "cores/fsm_tx.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_tx.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953400758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-arch " "Found design unit 1: fifo-arch" {  } { { "cores/fifo.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fifo.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400811 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "cores/fifo.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fifo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953400811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_uart_m10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_uart_m10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_LITE-rtl " "Found design unit 1: DE10_LITE-rtl" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400874 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE " "Found entity 1: DE10_LITE" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953400874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/ads131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cores/ads131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADS131 " "Found design unit 1: ADS131" {  } { { "cores/ads131.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/ads131.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400921 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADS131-body " "Found design unit 2: ADS131-body" {  } { { "cores/ads131.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/ads131.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953400921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/rate_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/rate_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rate_gen-rtl " "Found design unit 1: rate_gen-rtl" {  } { { "cores/rate_gen.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/rate_gen.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400985 ""} { "Info" "ISGN_ENTITY_NAME" "1 rate_gen " "Found entity 1: rate_gen" {  } { { "cores/rate_gen.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/rate_gen.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953400985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953400985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/master_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/master_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_pll-SYN " "Found design unit 1: master_pll-SYN" {  } { { "cores/master_pll.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/master_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953401043 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_pll " "Found entity 1: master_pll" {  } { { "cores/master_pll.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/master_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953401043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953401043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parallel_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel_sum-rtl " "Found design unit 1: parallel_sum-rtl" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953401107 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel_sum " "Found entity 1: parallel_sum" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953401107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953401107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/utilities.vhd 4 1 " "Found 4 design units, including 1 entities, in source file cores/utilities.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 utilidades " "Found design unit 1: utilidades" {  } { { "cores/utilities.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/utilities.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953401170 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 utilidades-body " "Found design unit 2: utilidades-body" {  } { { "cores/utilities.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/utilities.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953401170 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 bpp-rtl " "Found design unit 3: bpp-rtl" {  } { { "cores/utilities.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/utilities.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953401170 ""} { "Info" "ISGN_ENTITY_NAME" "1 bpp " "Found entity 1: bpp" {  } { { "cores/utilities.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/utilities.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953401170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953401170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/fsm_txpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/fsm_txpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_txpc-rtl " "Found design unit 1: fsm_txpc-rtl" {  } { { "cores/fsm_txpc.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953401224 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_txpc " "Found entity 1: fsm_txpc" {  } { { "cores/fsm_txpc.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953401224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953401224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/lockin_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/lockin_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lockin_wrapper " "Found entity 1: lockin_wrapper" {  } { { "cores/lockin_wrapper.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953401305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953401305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/lockin_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/lockin_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 lockin_state_machine " "Found entity 1: lockin_state_machine" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953401382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953401382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953401456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953401456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/calculo_resultados.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/calculo_resultados.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculo_resultados " "Found entity 1: calculo_resultados" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953401531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953401531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/generador_estimulo.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/generador_estimulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 generador_estimulo " "Found entity 1: generador_estimulo" {  } { { "cores/generador_estimulo.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/generador_estimulo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953401605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953401605 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IIR_filter IIR_filter.v(42) " "Verilog HDL Parameter Declaration warning at IIR_filter.v(42): Parameter Declaration in module \"IIR_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cores/IIR_filter.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686953401613 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IIR_filter IIR_filter.v(43) " "Verilog HDL Parameter Declaration warning at IIR_filter.v(43): Parameter Declaration in module \"IIR_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cores/IIR_filter.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686953401613 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IIR_filter IIR_filter.v(45) " "Verilog HDL Parameter Declaration warning at IIR_filter.v(45): Parameter Declaration in module \"IIR_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cores/IIR_filter.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686953401613 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IIR_filter IIR_filter.v(46) " "Verilog HDL Parameter Declaration warning at IIR_filter.v(46): Parameter Declaration in module \"IIR_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cores/IIR_filter.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686953401614 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IIR_filter IIR_filter.v(47) " "Verilog HDL Parameter Declaration warning at IIR_filter.v(47): Parameter Declaration in module \"IIR_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cores/IIR_filter.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686953401614 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IIR_filter IIR_filter.v(69) " "Verilog HDL Parameter Declaration warning at IIR_filter.v(69): Parameter Declaration in module \"IIR_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cores/IIR_filter.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686953401614 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IIR_filter IIR_filter.v(70) " "Verilog HDL Parameter Declaration warning at IIR_filter.v(70): Parameter Declaration in module \"IIR_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cores/IIR_filter.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter.v" 70 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686953401614 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IIR_filter IIR_filter.v(74) " "Verilog HDL Parameter Declaration warning at IIR_filter.v(74): Parameter Declaration in module \"IIR_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cores/IIR_filter.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter.v" 74 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686953401614 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "calculo_resultados calculo_resultados.v(72) " "Verilog HDL Parameter Declaration warning at calculo_resultados.v(72): Parameter Declaration in module \"calculo_resultados\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686953401655 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lockin_wrapper lockin_wrapper.v(228) " "Verilog HDL Parameter Declaration warning at lockin_wrapper.v(228): Parameter Declaration in module \"lockin_wrapper\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cores/lockin_wrapper.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 228 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686953401655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE " "Elaborating entity \"DE10_LITE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686953408647 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugC test_uart_m10.vhd(56) " "Verilog HDL or VHDL warning at test_uart_m10.vhd(56): object \"debugC\" assigned a value but never read" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686953408818 "|DE10_LITE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ads_clk test_uart_m10.vhd(60) " "Verilog HDL or VHDL warning at test_uart_m10.vhd(60): object \"ads_clk\" assigned a value but never read" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686953408818 "|DE10_LITE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ads_tx_en_ctrl test_uart_m10.vhd(72) " "Verilog HDL or VHDL warning at test_uart_m10.vhd(72): object \"ads_tx_en_ctrl\" assigned a value but never read" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686953408818 "|DE10_LITE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ads_spi_tx_ak test_uart_m10.vhd(74) " "Verilog HDL or VHDL warning at test_uart_m10.vhd(74): object \"ads_spi_tx_ak\" assigned a value but never read" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686953408818 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "amplitud_lockin_2 test_uart_m10.vhd(139) " "VHDL Signal Declaration warning at test_uart_m10.vhd(139): used implicit default value for signal \"amplitud_lockin_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 139 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686953408819 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "amplitud_lockin_3 test_uart_m10.vhd(140) " "VHDL Signal Declaration warning at test_uart_m10.vhd(140): used implicit default value for signal \"amplitud_lockin_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 140 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686953408819 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output_estimulo_2 test_uart_m10.vhd(143) " "VHDL Signal Declaration warning at test_uart_m10.vhd(143): used implicit default value for signal \"output_estimulo_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686953408819 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output_estimulo_3 test_uart_m10.vhd(144) " "VHDL Signal Declaration warning at test_uart_m10.vhd(144): used implicit default value for signal \"output_estimulo_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686953408819 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "master_reset test_uart_m10.vhd(345) " "VHDL Process Statement warning at test_uart_m10.vhd(345): signal \"master_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686953408819 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY test_uart_m10.vhd(345) " "VHDL Process Statement warning at test_uart_m10.vhd(345): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686953408819 "|DE10_LITE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[7..1\] test_uart_m10.vhd(26) " "Using initial value X (don't care) for net \"LEDR\[7..1\]\" at test_uart_m10.vhd(26)" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953408819 "|DE10_LITE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "master_pll master_pll:master_clock_gen A:syn " "Elaborating entity \"master_pll\" using architecture \"A:syn\" for hierarchy \"master_pll:master_clock_gen\"" {  } { { "test_uart_m10.vhd" "master_clock_gen" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 215 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953408876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll master_pll:master_clock_gen\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"master_pll:master_clock_gen\|altpll:altpll_component\"" {  } { { "cores/master_pll.vhd" "altpll_component" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/master_pll.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953409572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_pll:master_clock_gen\|altpll:altpll_component " "Elaborated megafunction instantiation \"master_pll:master_clock_gen\|altpll:altpll_component\"" {  } { { "cores/master_pll.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/master_pll.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953409591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_pll:master_clock_gen\|altpll:altpll_component " "Instantiated megafunction \"master_pll:master_clock_gen\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=master_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=master_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953409592 ""}  } { { "cores/master_pll.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/master_pll.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953409592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/master_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/master_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_pll_altpll " "Found entity 1: master_pll_altpll" {  } { { "db/master_pll_altpll.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/master_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953410224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953410224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_pll_altpll master_pll:master_clock_gen\|altpll:altpll_component\|master_pll_altpll:auto_generated " "Elaborating entity \"master_pll_altpll\" for hierarchy \"master_pll:master_clock_gen\|altpll:altpll_component\|master_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953410251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fsm_txpc fsm_txpc:txpc A:rtl " "Elaborating entity \"fsm_txpc\" using architecture \"A:rtl\" for hierarchy \"fsm_txpc:txpc\"" {  } { { "test_uart_m10.vhd" "txpc" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 232 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953410501 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pin_tx fsm_txpc.vhd(16) " "VHDL Signal Declaration warning at fsm_txpc.vhd(16): used implicit default value for signal \"pin_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cores/fsm_txpc.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686953410527 "|DE10_LITE|fsm_txpc:txpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txpc_byte_counter fsm_txpc.vhd(50) " "Verilog HDL or VHDL warning at fsm_txpc.vhd(50): object \"txpc_byte_counter\" assigned a value but never read" {  } { { "cores/fsm_txpc.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686953410527 "|DE10_LITE|fsm_txpc:txpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_spi_wack fsm_txpc.vhd(66) " "Verilog HDL or VHDL warning at fsm_txpc.vhd(66): object \"pc_spi_wack\" assigned a value but never read" {  } { { "cores/fsm_txpc.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686953410527 "|DE10_LITE|fsm_txpc:txpc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst fsm_txpc.vhd(157) " "VHDL Process Statement warning at fsm_txpc.vhd(157): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cores/fsm_txpc.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686953410527 "|DE10_LITE|fsm_txpc:txpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bpp fsm_txpc:txpc\|bpp:buf A:rtl " "Elaborating entity \"bpp\" using architecture \"A:rtl\" for hierarchy \"fsm_txpc:txpc\|bpp:buf\"" {  } { { "cores/fsm_txpc.vhd" "buf" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953410555 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst utilities.vhd(107) " "VHDL Process Statement warning at utilities.vhd(107): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cores/utilities.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/utilities.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686953410585 "|DE10_LITE|fsm_txpc:txpc|bpp:buf"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debug\[0\] utilities.vhd(49) " "Using initial value X (don't care) for net \"debug\[0\]\" at utilities.vhd(49)" {  } { { "cores/utilities.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/utilities.vhd" 49 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953410585 "|DE10_LITE|fsm_txpc:txpc|bpp:buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spi_master fsm_txpc:txpc\|spi_master:spipc A:rtl " "Elaborating entity \"spi_master\" using architecture \"A:rtl\" for hierarchy \"fsm_txpc:txpc\|spi_master:spipc\"" {  } { { "cores/fsm_txpc.vhd" "spipc" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 120 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953410621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "parallel_sum parallel_sum:sumador A:rtl " "Elaborating entity \"parallel_sum\" using architecture \"A:rtl\" for hierarchy \"parallel_sum:sumador\"" {  } { { "test_uart_m10.vhd" "sumador" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 259 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953410670 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test parallel_sum.vhd(40) " "Verilog HDL or VHDL warning at parallel_sum.vhd(40): object \"test\" assigned a value but never read" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686953410704 "|DE10_LITE|parallel_sum:sumador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tog parallel_sum.vhd(52) " "Verilog HDL or VHDL warning at parallel_sum.vhd(52): object \"tog\" assigned a value but never read" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686953410704 "|DE10_LITE|parallel_sum:sumador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst parallel_sum.vhd(54) " "VHDL Process Statement warning at parallel_sum.vhd(54): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1686953410704 "|DE10_LITE|parallel_sum:sumador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sdebug parallel_sum.vhd(49) " "VHDL Process Statement warning at parallel_sum.vhd(49): inferring latch(es) for signal or variable \"sdebug\", which holds its previous value in one or more paths through the process" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1686953410705 "|DE10_LITE|parallel_sum:sumador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdebug\[0\] parallel_sum.vhd(49) " "Inferred latch for \"sdebug\[0\]\" at parallel_sum.vhd(49)" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953410705 "|DE10_LITE|parallel_sum:sumador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdebug\[1\] parallel_sum.vhd(49) " "Inferred latch for \"sdebug\[1\]\" at parallel_sum.vhd(49)" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953410705 "|DE10_LITE|parallel_sum:sumador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spi_master spi_master:spi1 A:rtl " "Elaborating entity \"spi_master\" using architecture \"A:rtl\" for hierarchy \"spi_master:spi1\"" {  } { { "test_uart_m10.vhd" "spi1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 645 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953410754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lockin_wrapper lockin_wrapper:lockin_1 " "Elaborating entity \"lockin_wrapper\" for hierarchy \"lockin_wrapper:lockin_1\"" {  } { { "test_uart_m10.vhd" "lockin_1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953410788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_source lockin_wrapper:lockin_1\|data_source:data_source_inst " "Elaborating entity \"data_source\" for hierarchy \"lockin_wrapper:lockin_1\|data_source:data_source_inst\"" {  } { { "cores/lockin_wrapper.v" "data_source_inst" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953410891 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_source.v(29) " "Verilog HDL assignment warning at data_source.v(29): truncated value with size 32 to match size of target (1)" {  } { { "cores/data_source.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/data_source.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686953410912 "|DE10_LITE|lockin_wrapper:lockin_1|data_source:data_source_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source.v(41) " "Verilog HDL assignment warning at data_source.v(41): truncated value with size 32 to match size of target (16)" {  } { { "cores/data_source.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/data_source.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686953410912 "|DE10_LITE|lockin_wrapper:lockin_1|data_source:data_source_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.data_a 0 data_source.v(22) " "Net \"buffer.data_a\" at data_source.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "cores/data_source.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/data_source.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686953410912 "|DE10_LITE|lockin_wrapper:lockin_1|data_source:data_source_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.waddr_a 0 data_source.v(22) " "Net \"buffer.waddr_a\" at data_source.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "cores/data_source.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/data_source.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686953410912 "|DE10_LITE|lockin_wrapper:lockin_1|data_source:data_source_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.we_a 0 data_source.v(22) " "Net \"buffer.we_a\" at data_source.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "cores/data_source.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/data_source.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686953410912 "|DE10_LITE|lockin_wrapper:lockin_1|data_source:data_source_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remove_mean_value_pipelined lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa " "Elaborating entity \"remove_mean_value_pipelined\" for hierarchy \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\"" {  } { { "cores/lockin_wrapper.v" "filtro_pa" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953410945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 remove_mean_value_pipelined.v(66) " "Verilog HDL assignment warning at remove_mean_value_pipelined.v(66): truncated value with size 32 to match size of target (16)" {  } { { "cores/remove_mean_value_pipelined.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686953410969 "|DE10_LITE|lockin_wrapper:lockin_1|remove_mean_value_pipelined:filtro_pa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 remove_mean_value_pipelined.v(97) " "Verilog HDL assignment warning at remove_mean_value_pipelined.v(97): truncated value with size 32 to match size of target (16)" {  } { { "cores/remove_mean_value_pipelined.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686953410969 "|DE10_LITE|lockin_wrapper:lockin_1|remove_mean_value_pipelined:filtro_pa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 remove_mean_value_pipelined.v(99) " "Verilog HDL assignment warning at remove_mean_value_pipelined.v(99): truncated value with size 32 to match size of target (1)" {  } { { "cores/remove_mean_value_pipelined.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686953410970 "|DE10_LITE|lockin_wrapper:lockin_1|remove_mean_value_pipelined:filtro_pa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lockin_state_machine lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst " "Elaborating entity \"lockin_state_machine\" for hierarchy \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\"" {  } { { "cores/lockin_wrapper.v" "lockin_inst" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953411021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lockin_state_machine.v(169) " "Verilog HDL assignment warning at lockin_state_machine.v(169): truncated value with size 32 to match size of target (1)" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686953411229 "|DE10_LITE|lockin_wrapper:lockin_1|lockin_state_machine:lockin_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.data_a 0 lockin_state_machine.v(26) " "Net \"ref_sen.data_a\" at lockin_state_machine.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686953411322 "|DE10_LITE|lockin_wrapper:lockin_1|lockin_state_machine:lockin_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.waddr_a 0 lockin_state_machine.v(26) " "Net \"ref_sen.waddr_a\" at lockin_state_machine.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686953411322 "|DE10_LITE|lockin_wrapper:lockin_1|lockin_state_machine:lockin_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.data_a 0 lockin_state_machine.v(27) " "Net \"ref_cos.data_a\" at lockin_state_machine.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686953411322 "|DE10_LITE|lockin_wrapper:lockin_1|lockin_state_machine:lockin_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.waddr_a 0 lockin_state_machine.v(27) " "Net \"ref_cos.waddr_a\" at lockin_state_machine.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686953411322 "|DE10_LITE|lockin_wrapper:lockin_1|lockin_state_machine:lockin_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.we_a 0 lockin_state_machine.v(26) " "Net \"ref_sen.we_a\" at lockin_state_machine.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686953411323 "|DE10_LITE|lockin_wrapper:lockin_1|lockin_state_machine:lockin_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.we_a 0 lockin_state_machine.v(27) " "Net \"ref_cos.we_a\" at lockin_state_machine.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686953411323 "|DE10_LITE|lockin_wrapper:lockin_1|lockin_state_machine:lockin_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculo_resultados lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst " "Elaborating entity \"calculo_resultados\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\"" {  } { { "cores/lockin_wrapper.v" "resultados_inst" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953412618 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 calculo_resultados.v(101) " "Verilog HDL assignment warning at calculo_resultados.v(101): truncated value with size 64 to match size of target (32)" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686953412641 "|DE10_LITE|lockin_wrapper:lockin_1|calculo_resultados:resultados_1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock " "Elaborating entity \"clock_divider\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\"" {  } { { "cores/calculo_resultados.v" "div_clock" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953412661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada " "Elaborating entity \"sqrt\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\"" {  } { { "cores/calculo_resultados.v" "raiz_cuadrada" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953412715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "cores/sqrt.v" "ALTSQRT_component" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953413156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953413193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 8 " "Parameter \"pipeline\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953413193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 64 " "Parameter \"q_port_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953413193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 65 " "Parameter \"r_port_width\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953413193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 128 " "Parameter \"width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953413193 ""}  } { { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953413193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[63\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[63\]\"" {  } { { "altsqrt.tdf" "subtractors\[63\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953416511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[63\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[63\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953416544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_66c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_66c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_66c " "Found entity 1: add_sub_66c" {  } { { "db/add_sub_66c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_66c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953418695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953418695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_66c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[63\]\|add_sub_66c:auto_generated " "Elaborating entity \"add_sub_66c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[63\]\|add_sub_66c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953418729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[62\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[62\]\"" {  } { { "altsqrt.tdf" "subtractors\[62\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953421892 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[62\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[62\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953421910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_76c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_76c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_76c " "Found entity 1: add_sub_76c" {  } { { "db/add_sub_76c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_76c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953422745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953422745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_76c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[62\]\|add_sub_76c:auto_generated " "Elaborating entity \"add_sub_76c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[62\]\|add_sub_76c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953422792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[61\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[61\]\"" {  } { { "altsqrt.tdf" "subtractors\[61\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953425979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[61\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[61\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953425997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_86c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_86c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_86c " "Found entity 1: add_sub_86c" {  } { { "db/add_sub_86c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_86c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953426726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953426726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_86c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[61\]\|add_sub_86c:auto_generated " "Elaborating entity \"add_sub_86c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[61\]\|add_sub_86c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953426759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[60\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[60\]\"" {  } { { "altsqrt.tdf" "subtractors\[60\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953430225 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[60\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[60\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953430245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_96c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_96c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_96c " "Found entity 1: add_sub_96c" {  } { { "db/add_sub_96c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_96c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953430973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953430973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_96c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[60\]\|add_sub_96c:auto_generated " "Elaborating entity \"add_sub_96c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[60\]\|add_sub_96c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953431009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[59\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[59\]\"" {  } { { "altsqrt.tdf" "subtractors\[59\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953434874 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[59\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[59\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953434895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a6c " "Found entity 1: add_sub_a6c" {  } { { "db/add_sub_a6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_a6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953435648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953435648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[59\]\|add_sub_a6c:auto_generated " "Elaborating entity \"add_sub_a6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[59\]\|add_sub_a6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953435687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[58\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[58\]\"" {  } { { "altsqrt.tdf" "subtractors\[58\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953439725 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[58\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[58\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953439743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b6c " "Found entity 1: add_sub_b6c" {  } { { "db/add_sub_b6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_b6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953440648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953440648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_b6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[58\]\|add_sub_b6c:auto_generated " "Elaborating entity \"add_sub_b6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[58\]\|add_sub_b6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953440684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[57\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[57\]\"" {  } { { "altsqrt.tdf" "subtractors\[57\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953444995 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[57\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[57\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953445018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_c6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_c6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_c6c " "Found entity 1: add_sub_c6c" {  } { { "db/add_sub_c6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_c6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953446009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953446009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_c6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[57\]\|add_sub_c6c:auto_generated " "Elaborating entity \"add_sub_c6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[57\]\|add_sub_c6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953446046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[56\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[56\]\"" {  } { { "altsqrt.tdf" "subtractors\[56\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953449327 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[56\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[56\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953449344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d6c " "Found entity 1: add_sub_d6c" {  } { { "db/add_sub_d6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_d6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953450167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953450167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[56\]\|add_sub_d6c:auto_generated " "Elaborating entity \"add_sub_d6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[56\]\|add_sub_d6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953450201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[55\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[55\]\"" {  } { { "altsqrt.tdf" "subtractors\[55\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953453764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[55\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[55\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953453792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e6c " "Found entity 1: add_sub_e6c" {  } { { "db/add_sub_e6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_e6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953454539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953454539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[55\]\|add_sub_e6c:auto_generated " "Elaborating entity \"add_sub_e6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[55\]\|add_sub_e6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953454578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[54\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[54\]\"" {  } { { "altsqrt.tdf" "subtractors\[54\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953458466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[54\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[54\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953458493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f6c " "Found entity 1: add_sub_f6c" {  } { { "db/add_sub_f6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_f6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953459212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953459212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[54\]\|add_sub_f6c:auto_generated " "Elaborating entity \"add_sub_f6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[54\]\|add_sub_f6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953459253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[53\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[53\]\"" {  } { { "altsqrt.tdf" "subtractors\[53\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953463283 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[53\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[53\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953463304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g6c " "Found entity 1: add_sub_g6c" {  } { { "db/add_sub_g6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_g6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953464043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953464043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[53\]\|add_sub_g6c:auto_generated " "Elaborating entity \"add_sub_g6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[53\]\|add_sub_g6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953464083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[52\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[52\]\"" {  } { { "altsqrt.tdf" "subtractors\[52\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953468373 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[52\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[52\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953468391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h6c " "Found entity 1: add_sub_h6c" {  } { { "db/add_sub_h6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_h6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953469153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953469153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[52\]\|add_sub_h6c:auto_generated " "Elaborating entity \"add_sub_h6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[52\]\|add_sub_h6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953469187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[51\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[51\]\"" {  } { { "altsqrt.tdf" "subtractors\[51\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953473857 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[51\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[51\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953473886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i6c " "Found entity 1: add_sub_i6c" {  } { { "db/add_sub_i6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_i6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953474602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953474602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[51\]\|add_sub_i6c:auto_generated " "Elaborating entity \"add_sub_i6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[51\]\|add_sub_i6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953474638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[50\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[50\]\"" {  } { { "altsqrt.tdf" "subtractors\[50\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953479655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[50\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[50\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953479681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j6c " "Found entity 1: add_sub_j6c" {  } { { "db/add_sub_j6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_j6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953480650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953480650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[50\]\|add_sub_j6c:auto_generated " "Elaborating entity \"add_sub_j6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[50\]\|add_sub_j6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953480692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[49\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[49\]\"" {  } { { "altsqrt.tdf" "subtractors\[49\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953486083 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[49\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[49\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953486114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k6c " "Found entity 1: add_sub_k6c" {  } { { "db/add_sub_k6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_k6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953486875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953486875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[49\]\|add_sub_k6c:auto_generated " "Elaborating entity \"add_sub_k6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[49\]\|add_sub_k6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953486911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[48\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[48\]\"" {  } { { "altsqrt.tdf" "subtractors\[48\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953492553 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[48\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[48\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953492581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l6c " "Found entity 1: add_sub_l6c" {  } { { "db/add_sub_l6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_l6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953493281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953493281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[48\]\|add_sub_l6c:auto_generated " "Elaborating entity \"add_sub_l6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[48\]\|add_sub_l6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953493319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[47\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[47\]\"" {  } { { "altsqrt.tdf" "subtractors\[47\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953499120 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[47\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[47\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953499144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m6c " "Found entity 1: add_sub_m6c" {  } { { "db/add_sub_m6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_m6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953499865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953499865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[47\]\|add_sub_m6c:auto_generated " "Elaborating entity \"add_sub_m6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[47\]\|add_sub_m6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953499902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[46\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[46\]\"" {  } { { "altsqrt.tdf" "subtractors\[46\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953504990 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[46\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[46\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953505020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n6c " "Found entity 1: add_sub_n6c" {  } { { "db/add_sub_n6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_n6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953506009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953506009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[46\]\|add_sub_n6c:auto_generated " "Elaborating entity \"add_sub_n6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[46\]\|add_sub_n6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953506052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[45\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[45\]\"" {  } { { "altsqrt.tdf" "subtractors\[45\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953510996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[45\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[45\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953511020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o6c " "Found entity 1: add_sub_o6c" {  } { { "db/add_sub_o6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_o6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953511994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953511994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[45\]\|add_sub_o6c:auto_generated " "Elaborating entity \"add_sub_o6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[45\]\|add_sub_o6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953512037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[44\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[44\]\"" {  } { { "altsqrt.tdf" "subtractors\[44\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953517876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[44\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[44\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953517910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p6c " "Found entity 1: add_sub_p6c" {  } { { "db/add_sub_p6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_p6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953519315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953519315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[44\]\|add_sub_p6c:auto_generated " "Elaborating entity \"add_sub_p6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[44\]\|add_sub_p6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953519356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[43\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[43\]\"" {  } { { "altsqrt.tdf" "subtractors\[43\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953525210 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[43\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[43\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953525241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q6c " "Found entity 1: add_sub_q6c" {  } { { "db/add_sub_q6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_q6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953527170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953527170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[43\]\|add_sub_q6c:auto_generated " "Elaborating entity \"add_sub_q6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[43\]\|add_sub_q6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953527211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[42\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[42\]\"" {  } { { "altsqrt.tdf" "subtractors\[42\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953533378 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[42\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[42\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953533413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r6c " "Found entity 1: add_sub_r6c" {  } { { "db/add_sub_r6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_r6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953535339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953535339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[42\]\|add_sub_r6c:auto_generated " "Elaborating entity \"add_sub_r6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[42\]\|add_sub_r6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953535387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[41\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[41\]\"" {  } { { "altsqrt.tdf" "subtractors\[41\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953541725 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[41\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[41\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953541751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s6c " "Found entity 1: add_sub_s6c" {  } { { "db/add_sub_s6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_s6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953542469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953542469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_s6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[41\]\|add_sub_s6c:auto_generated " "Elaborating entity \"add_sub_s6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[41\]\|add_sub_s6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953542506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[40\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[40\]\"" {  } { { "altsqrt.tdf" "subtractors\[40\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953549301 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[40\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[40\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953549351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t6c " "Found entity 1: add_sub_t6c" {  } { { "db/add_sub_t6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_t6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953551296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953551296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[40\]\|add_sub_t6c:auto_generated " "Elaborating entity \"add_sub_t6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[40\]\|add_sub_t6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953551346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[39\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[39\]\"" {  } { { "altsqrt.tdf" "subtractors\[39\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953558433 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[39\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[39\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953558467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u6c " "Found entity 1: add_sub_u6c" {  } { { "db/add_sub_u6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_u6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953559207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953559207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[39\]\|add_sub_u6c:auto_generated " "Elaborating entity \"add_sub_u6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[39\]\|add_sub_u6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953559248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[38\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[38\]\"" {  } { { "altsqrt.tdf" "subtractors\[38\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953566420 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[38\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[38\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953566455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v6c " "Found entity 1: add_sub_v6c" {  } { { "db/add_sub_v6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_v6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953567182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953567182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[38\]\|add_sub_v6c:auto_generated " "Elaborating entity \"add_sub_v6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[38\]\|add_sub_v6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953567230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[37\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[37\]\"" {  } { { "altsqrt.tdf" "subtractors\[37\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953574749 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[37\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[37\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953574795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_07c " "Found entity 1: add_sub_07c" {  } { { "db/add_sub_07c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_07c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953575534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953575534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_07c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[37\]\|add_sub_07c:auto_generated " "Elaborating entity \"add_sub_07c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[37\]\|add_sub_07c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953575578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[36\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[36\]\"" {  } { { "altsqrt.tdf" "subtractors\[36\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953582354 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[36\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[36\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953582398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_17c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_17c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_17c " "Found entity 1: add_sub_17c" {  } { { "db/add_sub_17c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_17c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953584325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953584325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_17c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[36\]\|add_sub_17c:auto_generated " "Elaborating entity \"add_sub_17c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[36\]\|add_sub_17c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953584366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[35\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[35\]\"" {  } { { "altsqrt.tdf" "subtractors\[35\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953591403 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[35\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[35\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953591444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_27c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_27c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_27c " "Found entity 1: add_sub_27c" {  } { { "db/add_sub_27c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_27c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953592175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953592175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_27c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[35\]\|add_sub_27c:auto_generated " "Elaborating entity \"add_sub_27c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[35\]\|add_sub_27c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953592217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[34\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[34\]\"" {  } { { "altsqrt.tdf" "subtractors\[34\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953599335 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[34\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[34\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953599372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_37c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_37c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_37c " "Found entity 1: add_sub_37c" {  } { { "db/add_sub_37c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_37c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953600208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953600208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_37c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[34\]\|add_sub_37c:auto_generated " "Elaborating entity \"add_sub_37c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[34\]\|add_sub_37c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953600252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[33\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[33\]\"" {  } { { "altsqrt.tdf" "subtractors\[33\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953607817 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[33\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[33\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953607845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_47c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_47c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_47c " "Found entity 1: add_sub_47c" {  } { { "db/add_sub_47c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_47c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953608578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953608578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_47c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[33\]\|add_sub_47c:auto_generated " "Elaborating entity \"add_sub_47c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[33\]\|add_sub_47c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953608621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[32\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[32\]\"" {  } { { "altsqrt.tdf" "subtractors\[32\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953616405 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[32\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[32\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953616444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_57c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_57c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_57c " "Found entity 1: add_sub_57c" {  } { { "db/add_sub_57c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_57c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953617174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953617174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_57c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[32\]\|add_sub_57c:auto_generated " "Elaborating entity \"add_sub_57c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[32\]\|add_sub_57c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953617217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[31\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[31\]\"" {  } { { "altsqrt.tdf" "subtractors\[31\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953617640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[31\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[31\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953617679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j5c " "Found entity 1: add_sub_j5c" {  } { { "db/add_sub_j5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_j5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953618434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953618434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[31\]\|add_sub_j5c:auto_generated " "Elaborating entity \"add_sub_j5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[31\]\|add_sub_j5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953618473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[30\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[30\]\"" {  } { { "altsqrt.tdf" "subtractors\[30\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953618910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[30\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[30\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953618949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5c " "Found entity 1: add_sub_i5c" {  } { { "db/add_sub_i5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_i5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953619977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953619977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[30\]\|add_sub_i5c:auto_generated " "Elaborating entity \"add_sub_i5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[30\]\|add_sub_i5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953620026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[29\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[29\]\"" {  } { { "altsqrt.tdf" "subtractors\[29\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953620457 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[29\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[29\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953620496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h5c " "Found entity 1: add_sub_h5c" {  } { { "db/add_sub_h5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_h5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953621223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953621223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[29\]\|add_sub_h5c:auto_generated " "Elaborating entity \"add_sub_h5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[29\]\|add_sub_h5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953621266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[28\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[28\]\"" {  } { { "altsqrt.tdf" "subtractors\[28\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953621678 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[28\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[28\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953621721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g5c " "Found entity 1: add_sub_g5c" {  } { { "db/add_sub_g5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_g5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953622553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953622553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[28\]\|add_sub_g5c:auto_generated " "Elaborating entity \"add_sub_g5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[28\]\|add_sub_g5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953622593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[27\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[27\]\"" {  } { { "altsqrt.tdf" "subtractors\[27\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953623013 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[27\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[27\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953623047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f5c " "Found entity 1: add_sub_f5c" {  } { { "db/add_sub_f5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_f5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953623832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953623832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[27\]\|add_sub_f5c:auto_generated " "Elaborating entity \"add_sub_f5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[27\]\|add_sub_f5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953623875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\]\"" {  } { { "altsqrt.tdf" "subtractors\[26\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953624309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953624348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n5c " "Found entity 1: add_sub_n5c" {  } { { "db/add_sub_n5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_n5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953625105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953625105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\]\|add_sub_n5c:auto_generated " "Elaborating entity \"add_sub_n5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\]\|add_sub_n5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953625152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\]\"" {  } { { "altsqrt.tdf" "subtractors\[25\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953625617 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953625651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m5c " "Found entity 1: add_sub_m5c" {  } { { "db/add_sub_m5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_m5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953626406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953626406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\]\|add_sub_m5c:auto_generated " "Elaborating entity \"add_sub_m5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\]\|add_sub_m5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953626449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\]\"" {  } { { "altsqrt.tdf" "subtractors\[24\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953626889 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953626933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l5c " "Found entity 1: add_sub_l5c" {  } { { "db/add_sub_l5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_l5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953627670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953627670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\]\|add_sub_l5c:auto_generated " "Elaborating entity \"add_sub_l5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\]\|add_sub_l5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953627720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\]\"" {  } { { "altsqrt.tdf" "subtractors\[23\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953628152 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953628190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k5c " "Found entity 1: add_sub_k5c" {  } { { "db/add_sub_k5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_k5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953628936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953628936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\]\|add_sub_k5c:auto_generated " "Elaborating entity \"add_sub_k5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\]\|add_sub_k5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953628982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\]\"" {  } { { "altsqrt.tdf" "subtractors\[22\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953630172 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953630225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o5c " "Found entity 1: add_sub_o5c" {  } { { "db/add_sub_o5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_o5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953631249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953631249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\]\|add_sub_o5c:auto_generated " "Elaborating entity \"add_sub_o5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\]\|add_sub_o5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953631293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\]\"" {  } { { "altsqrt.tdf" "subtractors\[21\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953632675 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953632711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p5c " "Found entity 1: add_sub_p5c" {  } { { "db/add_sub_p5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_p5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953633452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953633452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\]\|add_sub_p5c:auto_generated " "Elaborating entity \"add_sub_p5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\]\|add_sub_p5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953633492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\]\"" {  } { { "altsqrt.tdf" "subtractors\[20\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953635265 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953635305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q5c " "Found entity 1: add_sub_q5c" {  } { { "db/add_sub_q5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_q5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953636062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953636062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\]\|add_sub_q5c:auto_generated " "Elaborating entity \"add_sub_q5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\]\|add_sub_q5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953636105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\]\"" {  } { { "altsqrt.tdf" "subtractors\[19\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953638134 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953638175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r5c " "Found entity 1: add_sub_r5c" {  } { { "db/add_sub_r5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_r5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953639189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953639189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\]\|add_sub_r5c:auto_generated " "Elaborating entity \"add_sub_r5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\]\|add_sub_r5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953639238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\]\"" {  } { { "altsqrt.tdf" "subtractors\[18\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953641610 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953641656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s5c " "Found entity 1: add_sub_s5c" {  } { { "db/add_sub_s5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_s5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953643547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953643547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_s5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\]\|add_sub_s5c:auto_generated " "Elaborating entity \"add_sub_s5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\]\|add_sub_s5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953643607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\]\"" {  } { { "altsqrt.tdf" "subtractors\[17\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953644068 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953644118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e5c " "Found entity 1: add_sub_e5c" {  } { { "db/add_sub_e5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_e5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953646083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953646083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\]\|add_sub_e5c:auto_generated " "Elaborating entity \"add_sub_e5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\]\|add_sub_e5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953646139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\"" {  } { { "altsqrt.tdf" "subtractors\[16\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953647623 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953647675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t5c " "Found entity 1: add_sub_t5c" {  } { { "db/add_sub_t5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_t5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953648413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953648413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\|add_sub_t5c:auto_generated " "Elaborating entity \"add_sub_t5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\|add_sub_t5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953648459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953650206 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953650254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u5c " "Found entity 1: add_sub_u5c" {  } { { "db/add_sub_u5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_u5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953651516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953651516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_u5c:auto_generated " "Elaborating entity \"add_sub_u5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_u5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953651564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953653662 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953653721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v5c " "Found entity 1: add_sub_v5c" {  } { { "db/add_sub_v5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_v5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953655713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953655713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_v5c:auto_generated " "Elaborating entity \"add_sub_v5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_v5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953655769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953658170 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953658223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_06c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_06c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_06c " "Found entity 1: add_sub_06c" {  } { { "db/add_sub_06c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_06c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953659423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953659423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_06c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_06c:auto_generated " "Elaborating entity \"add_sub_06c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_06c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953659477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953662150 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953662206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_16c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_16c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_16c " "Found entity 1: add_sub_16c" {  } { { "db/add_sub_16c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_16c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953663086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953663086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_16c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_16c:auto_generated " "Elaborating entity \"add_sub_16c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_16c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953663141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953666108 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953666157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_26c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_26c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_26c " "Found entity 1: add_sub_26c" {  } { { "db/add_sub_26c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_26c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953667169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953667169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_26c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_26c:auto_generated " "Elaborating entity \"add_sub_26c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_26c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953667239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953670555 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953670628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_36c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_36c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_36c " "Found entity 1: add_sub_36c" {  } { { "db/add_sub_36c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_36c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953671404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953671404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_36c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_36c:auto_generated " "Elaborating entity \"add_sub_36c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_36c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953671469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953675274 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953675321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_46c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_46c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_46c " "Found entity 1: add_sub_46c" {  } { { "db/add_sub_46c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_46c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953676122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953676122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_46c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_46c:auto_generated " "Elaborating entity \"add_sub_46c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_46c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953676168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953679964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953680018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_56c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_56c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_56c " "Found entity 1: add_sub_56c" {  } { { "db/add_sub_56c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_56c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953680790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953680790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_56c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_56c:auto_generated " "Elaborating entity \"add_sub_56c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_56c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953680841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953681286 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953681333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d5c " "Found entity 1: add_sub_d5c" {  } { { "db/add_sub_d5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_d5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953682102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953682102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated " "Elaborating entity \"add_sub_d5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953682157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953682743 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953682844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_54c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_54c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_54c " "Found entity 1: add_sub_54c" {  } { { "db/add_sub_54c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_54c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953683653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953683653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_54c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated " "Elaborating entity \"add_sub_54c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953683708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953684302 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953684488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_44c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_44c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_44c " "Found entity 1: add_sub_44c" {  } { { "db/add_sub_44c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_44c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953685511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953685511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_44c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated " "Elaborating entity \"add_sub_44c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953685562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953685984 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953686052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34c " "Found entity 1: add_sub_34c" {  } { { "db/add_sub_34c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_34c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953686825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953686825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated " "Elaborating entity \"add_sub_34c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953686875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953687321 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953687384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24c " "Found entity 1: add_sub_24c" {  } { { "db/add_sub_24c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_24c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953688128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953688128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_24c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated " "Elaborating entity \"add_sub_24c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953688178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953688641 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953688717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_14c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_14c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_14c " "Found entity 1: add_sub_14c" {  } { { "db/add_sub_14c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953690440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953690440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_14c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated " "Elaborating entity \"add_sub_14c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953690500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953690938 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953691013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_04c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_04c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_04c " "Found entity 1: add_sub_04c" {  } { { "db/add_sub_04c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_04c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953692038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953692038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_04c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated " "Elaborating entity \"add_sub_04c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953692118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953692698 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953692795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953693944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953693944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated " "Elaborating entity \"add_sub_u3c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953693996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953694629 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:a_delay lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953694662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[63\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[63\]\"" {  } { { "altsqrt.tdf" "b_dffe\[63\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953694716 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[63\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[63\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953694747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[62\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[62\]\"" {  } { { "altsqrt.tdf" "b_dffe\[62\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953694954 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[62\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[62\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953694973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[61\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[61\]\"" {  } { { "altsqrt.tdf" "b_dffe\[61\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695041 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[61\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[61\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[60\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[60\]\"" {  } { { "altsqrt.tdf" "b_dffe\[60\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[60\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[60\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\]\"" {  } { { "altsqrt.tdf" "b_dffe\[59\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695195 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[58\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[58\]\"" {  } { { "altsqrt.tdf" "b_dffe\[58\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695284 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[58\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[58\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[57\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[57\]\"" {  } { { "altsqrt.tdf" "b_dffe\[57\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[57\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[57\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[56\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[56\]\"" {  } { { "altsqrt.tdf" "b_dffe\[56\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695443 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[56\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[56\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[55\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[55\]\"" {  } { { "altsqrt.tdf" "b_dffe\[55\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695527 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[55\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[55\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[54\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[54\]\"" {  } { { "altsqrt.tdf" "b_dffe\[54\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695620 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[54\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[54\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[53\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[53\]\"" {  } { { "altsqrt.tdf" "b_dffe\[53\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695699 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[53\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[53\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[52\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[52\]\"" {  } { { "altsqrt.tdf" "b_dffe\[52\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695831 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[52\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[52\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[51\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[51\]\"" {  } { { "altsqrt.tdf" "b_dffe\[51\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695943 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[51\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[51\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953695980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[50\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[50\]\"" {  } { { "altsqrt.tdf" "b_dffe\[50\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696041 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[50\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[50\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[49\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[49\]\"" {  } { { "altsqrt.tdf" "b_dffe\[49\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696176 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[49\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[49\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[48\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[48\]\"" {  } { { "altsqrt.tdf" "b_dffe\[48\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696322 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[48\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[48\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[47\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[47\]\"" {  } { { "altsqrt.tdf" "b_dffe\[47\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696409 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[47\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[47\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[46\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[46\]\"" {  } { { "altsqrt.tdf" "b_dffe\[46\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696485 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[46\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[46\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[45\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[45\]\"" {  } { { "altsqrt.tdf" "b_dffe\[45\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696563 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[45\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[45\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[44\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[44\]\"" {  } { { "altsqrt.tdf" "b_dffe\[44\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[44\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[44\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[43\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[43\]\"" {  } { { "altsqrt.tdf" "b_dffe\[43\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[43\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[43\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[42\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[42\]\"" {  } { { "altsqrt.tdf" "b_dffe\[42\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696783 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[42\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[42\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[41\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[41\]\"" {  } { { "altsqrt.tdf" "b_dffe\[41\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696857 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[41\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[41\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[40\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[40\]\"" {  } { { "altsqrt.tdf" "b_dffe\[40\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696938 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[40\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[40\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953696964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[39\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[39\]\"" {  } { { "altsqrt.tdf" "b_dffe\[39\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697024 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[39\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[39\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[38\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[38\]\"" {  } { { "altsqrt.tdf" "b_dffe\[38\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697115 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[38\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[38\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[37\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[37\]\"" {  } { { "altsqrt.tdf" "b_dffe\[37\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697192 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[37\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[37\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[36\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[36\]\"" {  } { { "altsqrt.tdf" "b_dffe\[36\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697289 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[36\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[36\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[35\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[35\]\"" {  } { { "altsqrt.tdf" "b_dffe\[35\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697383 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[35\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[35\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[34\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[34\]\"" {  } { { "altsqrt.tdf" "b_dffe\[34\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697472 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[34\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[34\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[33\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[33\]\"" {  } { { "altsqrt.tdf" "b_dffe\[33\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697564 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[33\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[33\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[32\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[32\]\"" {  } { { "altsqrt.tdf" "b_dffe\[32\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[32\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[32\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[31\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[31\]\"" {  } { { "altsqrt.tdf" "b_dffe\[31\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697741 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[31\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[31\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[30\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[30\]\"" {  } { { "altsqrt.tdf" "b_dffe\[30\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697823 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[30\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[30\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[29\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[29\]\"" {  } { { "altsqrt.tdf" "b_dffe\[29\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697914 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[29\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[29\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953697952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[28\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[28\]\"" {  } { { "altsqrt.tdf" "b_dffe\[28\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698005 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[28\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[28\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[27\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[27\]\"" {  } { { "altsqrt.tdf" "b_dffe\[27\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698113 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[27\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[27\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[26\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[26\]\"" {  } { { "altsqrt.tdf" "b_dffe\[26\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698215 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[26\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[26\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[25\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[25\]\"" {  } { { "altsqrt.tdf" "b_dffe\[25\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698317 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[25\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[25\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[24\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[24\]\"" {  } { { "altsqrt.tdf" "b_dffe\[24\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698422 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[24\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[24\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[23\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[23\]\"" {  } { { "altsqrt.tdf" "b_dffe\[23\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698511 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[23\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[23\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[22\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[22\]\"" {  } { { "altsqrt.tdf" "b_dffe\[22\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698607 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[22\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[22\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[21\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[21\]\"" {  } { { "altsqrt.tdf" "b_dffe\[21\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698706 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[21\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[21\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[20\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[20\]\"" {  } { { "altsqrt.tdf" "b_dffe\[20\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[20\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[20\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[19\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[19\]\"" {  } { { "altsqrt.tdf" "b_dffe\[19\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698915 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[19\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[19\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953698947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[18\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[18\]\"" {  } { { "altsqrt.tdf" "b_dffe\[18\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953699019 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[18\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[18\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953699310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[17\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[17\]\"" {  } { { "altsqrt.tdf" "b_dffe\[17\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953699386 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[17\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[17\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953699436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\]\"" {  } { { "altsqrt.tdf" "b_dffe\[16\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953699490 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953699555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953699638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953699689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953699756 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953699797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953699858 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953699897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953699962 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953700028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953700109 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953700159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953700229 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953700287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953700362 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953700476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953700704 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953700803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953700904 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953700981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701073 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701208 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701343 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701574 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701688 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701796 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[63\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[63\]\"" {  } { { "altsqrt.tdf" "r_dffe\[63\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701907 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[63\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[63\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953701962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[62\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[62\]\"" {  } { { "altsqrt.tdf" "r_dffe\[62\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[62\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[62\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[61\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[61\]\"" {  } { { "altsqrt.tdf" "r_dffe\[61\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[61\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[61\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[60\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[60\]\"" {  } { { "altsqrt.tdf" "r_dffe\[60\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[60\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[60\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[59\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[59\]\"" {  } { { "altsqrt.tdf" "r_dffe\[59\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702337 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[59\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[59\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[58\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[58\]\"" {  } { { "altsqrt.tdf" "r_dffe\[58\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702451 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[58\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[58\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[57\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[57\]\"" {  } { { "altsqrt.tdf" "r_dffe\[57\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702558 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[57\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[57\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[56\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[56\]\"" {  } { { "altsqrt.tdf" "r_dffe\[56\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702702 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[56\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[56\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[55\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[55\]\"" {  } { { "altsqrt.tdf" "r_dffe\[55\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702813 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[55\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[55\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[54\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[54\]\"" {  } { { "altsqrt.tdf" "r_dffe\[54\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702920 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[54\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[54\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953702977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[53\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[53\]\"" {  } { { "altsqrt.tdf" "r_dffe\[53\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703030 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[53\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[53\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[52\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[52\]\"" {  } { { "altsqrt.tdf" "r_dffe\[52\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703146 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[52\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[52\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[51\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[51\]\"" {  } { { "altsqrt.tdf" "r_dffe\[51\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703257 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[51\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[51\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[50\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[50\]\"" {  } { { "altsqrt.tdf" "r_dffe\[50\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703371 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[50\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[50\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[49\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[49\]\"" {  } { { "altsqrt.tdf" "r_dffe\[49\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[49\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[49\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[48\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[48\]\"" {  } { { "altsqrt.tdf" "r_dffe\[48\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703605 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[48\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[48\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[47\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[47\]\"" {  } { { "altsqrt.tdf" "r_dffe\[47\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703716 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[47\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[47\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[46\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[46\]\"" {  } { { "altsqrt.tdf" "r_dffe\[46\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703838 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[46\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[46\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[45\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[45\]\"" {  } { { "altsqrt.tdf" "r_dffe\[45\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953703958 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[45\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[45\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[44\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[44\]\"" {  } { { "altsqrt.tdf" "r_dffe\[44\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704075 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[44\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[44\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[43\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[43\]\"" {  } { { "altsqrt.tdf" "r_dffe\[43\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704188 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[43\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[43\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[42\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[42\]\"" {  } { { "altsqrt.tdf" "r_dffe\[42\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704306 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[42\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[42\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[41\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[41\]\"" {  } { { "altsqrt.tdf" "r_dffe\[41\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[41\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[41\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[40\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[40\]\"" {  } { { "altsqrt.tdf" "r_dffe\[40\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704544 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[40\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[40\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[39\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[39\]\"" {  } { { "altsqrt.tdf" "r_dffe\[39\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[39\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[39\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[38\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[38\]\"" {  } { { "altsqrt.tdf" "r_dffe\[38\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704776 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[38\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[38\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[37\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[37\]\"" {  } { { "altsqrt.tdf" "r_dffe\[37\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704900 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[37\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[37\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953704975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[36\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[36\]\"" {  } { { "altsqrt.tdf" "r_dffe\[36\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705029 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[36\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[36\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[35\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[35\]\"" {  } { { "altsqrt.tdf" "r_dffe\[35\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705153 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[35\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[35\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[34\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[34\]\"" {  } { { "altsqrt.tdf" "r_dffe\[34\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705276 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[34\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[34\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[33\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[33\]\"" {  } { { "altsqrt.tdf" "r_dffe\[33\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705397 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[33\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[33\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[32\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[32\]\"" {  } { { "altsqrt.tdf" "r_dffe\[32\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705528 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[32\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[32\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[31\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[31\]\"" {  } { { "altsqrt.tdf" "r_dffe\[31\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705646 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[31\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[31\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[30\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[30\]\"" {  } { { "altsqrt.tdf" "r_dffe\[30\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705774 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[30\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[30\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[29\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[29\]\"" {  } { { "altsqrt.tdf" "r_dffe\[29\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[29\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[29\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953705967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[28\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[28\]\"" {  } { { "altsqrt.tdf" "r_dffe\[28\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953706023 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[28\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[28\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953706104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[27\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[27\]\"" {  } { { "altsqrt.tdf" "r_dffe\[27\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953706160 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[27\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[27\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953706230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[26\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[26\]\"" {  } { { "altsqrt.tdf" "r_dffe\[26\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953706286 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[26\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[26\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953706358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[25\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[25\]\"" {  } { { "altsqrt.tdf" "r_dffe\[25\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953706412 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[25\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[25\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953706494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[24\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[24\]\"" {  } { { "altsqrt.tdf" "r_dffe\[24\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953706546 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[24\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[24\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953706614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[23\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[23\]\"" {  } { { "altsqrt.tdf" "r_dffe\[23\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953706669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[23\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[23\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953706747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[22\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[22\]\"" {  } { { "altsqrt.tdf" "r_dffe\[22\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953706801 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[22\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[22\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953706872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[21\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[21\]\"" {  } { { "altsqrt.tdf" "r_dffe\[21\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953706929 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[21\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[21\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953707023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[20\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[20\]\"" {  } { { "altsqrt.tdf" "r_dffe\[20\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953707072 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[20\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[20\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953707155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[19\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[19\]\"" {  } { { "altsqrt.tdf" "r_dffe\[19\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953707211 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[19\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[19\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953707288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[18\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[18\]\"" {  } { { "altsqrt.tdf" "r_dffe\[18\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953707347 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[18\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[18\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953707415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[17\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[17\]\"" {  } { { "altsqrt.tdf" "r_dffe\[17\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953707480 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[17\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[17\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953707576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\]\"" {  } { { "altsqrt.tdf" "r_dffe\[16\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953707627 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953707711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953707762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953707838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953707892 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953707970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953708031 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953708111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953708164 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953708245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953708297 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953708378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953708429 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953708523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953708575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953708663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953708711 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953708799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953708856 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953708936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953709004 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953709093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953709144 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953709235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953709285 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953709374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953709435 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953709518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953709577 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953709667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953709720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953709800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953709853 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953709939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descomponer_en_digitos lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li " "Elaborating entity \"descomponer_en_digitos\" for hierarchy \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\"" {  } { { "cores/lockin_wrapper.v" "desc_li" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953710093 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 descomponer_en_digitos.v(13) " "Verilog HDL assignment warning at descomponer_en_digitos.v(13): truncated value with size 32 to match size of target (4)" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686953710109 "|DE10_LITE|lockin_wrapper:lockin_1|descomponer_en_digitos:desc_li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 descomponer_en_digitos.v(14) " "Verilog HDL assignment warning at descomponer_en_digitos.v(14): truncated value with size 32 to match size of target (4)" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686953710110 "|DE10_LITE|lockin_wrapper:lockin_1|descomponer_en_digitos:desc_li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 descomponer_en_digitos.v(15) " "Verilog HDL assignment warning at descomponer_en_digitos.v(15): truncated value with size 32 to match size of target (4)" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686953710110 "|DE10_LITE|lockin_wrapper:lockin_1|descomponer_en_digitos:desc_li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 descomponer_en_digitos.v(16) " "Verilog HDL assignment warning at descomponer_en_digitos.v(16): truncated value with size 32 to match size of target (4)" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686953710110 "|DE10_LITE|lockin_wrapper:lockin_1|descomponer_en_digitos:desc_li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 descomponer_en_digitos.v(17) " "Verilog HDL assignment warning at descomponer_en_digitos.v(17): truncated value with size 32 to match size of target (4)" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686953710110 "|DE10_LITE|lockin_wrapper:lockin_1|descomponer_en_digitos:desc_li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 descomponer_en_digitos.v(18) " "Verilog HDL assignment warning at descomponer_en_digitos.v(18): truncated value with size 32 to match size of target (4)" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686953710110 "|DE10_LITE|lockin_wrapper:lockin_1|descomponer_en_digitos:desc_li"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_display lockin_wrapper:lockin_1\|BCD_display:display " "Elaborating entity \"BCD_display\" for hierarchy \"lockin_wrapper:lockin_1\|BCD_display:display\"" {  } { { "cores/lockin_wrapper.v" "display" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953710138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 lockin_wrapper:lockin_1\|BCD_display:display\|segment7:hex0 " "Elaborating entity \"segment7\" for hierarchy \"lockin_wrapper:lockin_1\|BCD_display:display\|segment7:hex0\"" {  } { { "cores/BCD_display.v" "hex0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953710175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generador_estimulo lockin_wrapper:lockin_1\|generador_estimulo:estimulo " "Elaborating entity \"generador_estimulo\" for hierarchy \"lockin_wrapper:lockin_1\|generador_estimulo:estimulo\"" {  } { { "cores/lockin_wrapper.v" "estimulo" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953710257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 generador_estimulo.v(43) " "Verilog HDL assignment warning at generador_estimulo.v(43): truncated value with size 32 to match size of target (1)" {  } { { "cores/generador_estimulo.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/generador_estimulo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686953710277 "|DE10_LITE|lockin_wrapper:lockin_1|generador_estimulo:estimulo"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_out " "Found clock multiplexer lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_out" {  } { { "cores/clock_divider.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/clock_divider.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1686953712549 "|DE10_LITE|lockin_wrapper:lockin_1|calculo_resultados:resultados_inst|clock_divider:div_clock|clock_out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1686953712549 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "66 " "Ignored 66 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "64 " "Ignored 64 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1686953712861 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1686953712861 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1686953712861 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fsm_txpc:txpc\|bpp:buf\|bpp_memoria_2_rtl_0 " "Inferred RAM node \"fsm_txpc:txpc\|bpp:buf\|bpp_memoria_2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1686953715714 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fsm_txpc:txpc\|bpp:buf\|bpp_memoria_1_rtl_0 " "Inferred RAM node \"fsm_txpc:txpc\|bpp:buf\|bpp_memoria_1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1686953715716 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_fase_rtl_0 " "Inferred RAM node \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_fase_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1686953715718 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_cuad_rtl_0 " "Inferred RAM node \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_cuad_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1686953715720 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|data_mem_rtl_0 " "Inferred RAM node \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|data_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1686953715724 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fsm_txpc:txpc\|bpp:buf\|bpp_memoria_2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fsm_txpc:txpc\|bpp:buf\|bpp_memoria_2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10 " "Parameter NUMWORDS_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10 " "Parameter NUMWORDS_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fsm_txpc:txpc\|bpp:buf\|bpp_memoria_1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fsm_txpc:txpc\|bpp:buf\|bpp_memoria_1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10 " "Parameter NUMWORDS_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10 " "Parameter NUMWORDS_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_fase_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_fase_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 496 " "Parameter NUMWORDS_A set to 496" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 496 " "Parameter NUMWORDS_B set to 496" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_cuad_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_cuad_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 496 " "Parameter NUMWORDS_A set to 496" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 496 " "Parameter NUMWORDS_B set to 496" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|ref_sen_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|ref_sen_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_LITE.ram0_lockin_state_machine_77a2013f.hdl.mif " "Parameter INIT_FILE set to db/DE10_LITE.ram0_lockin_state_machine_77a2013f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|ref_cos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|ref_cos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_LITE.ram1_lockin_state_machine_77a2013f.hdl.mif " "Parameter INIT_FILE set to db/DE10_LITE.ram1_lockin_state_machine_77a2013f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|data_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|data_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 62 " "Parameter NUMWORDS_A set to 62" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 62 " "Parameter NUMWORDS_B set to 62" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686953721773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1686953721773 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1686953721773 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "19 " "Inferred 19 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod0\"" {  } { { "cores/descomponer_en_digitos.v" "Mod0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div0\"" {  } { { "cores/descomponer_en_digitos.v" "Div0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod1\"" {  } { { "cores/descomponer_en_digitos.v" "Mod1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div1\"" {  } { { "cores/descomponer_en_digitos.v" "Div1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod2\"" {  } { { "cores/descomponer_en_digitos.v" "Mod2" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div2\"" {  } { { "cores/descomponer_en_digitos.v" "Div2" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod3\"" {  } { { "cores/descomponer_en_digitos.v" "Mod3" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div3\"" {  } { { "cores/descomponer_en_digitos.v" "Div3" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod4\"" {  } { { "cores/descomponer_en_digitos.v" "Mod4" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div4\"" {  } { { "cores/descomponer_en_digitos.v" "Div4" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod5\"" {  } { { "cores/descomponer_en_digitos.v" "Mod5" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mod0\"" {  } { { "cores/lockin_state_machine.v" "Mod0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mult0\"" {  } { { "cores/lockin_state_machine.v" "Mult0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mult1\"" {  } { { "cores/lockin_state_machine.v" "Mult1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mod1\"" {  } { { "cores/lockin_state_machine.v" "Mod1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|Div0\"" {  } { { "cores/calculo_resultados.v" "Div0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|Div0\"" {  } { { "cores/remove_mean_value_pipelined.v" "Div0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|Mult0\"" {  } { { "cores/calculo_resultados.v" "Mult0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|Mult1\"" {  } { { "cores/calculo_resultados.v" "Mult1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953721779 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1686953721779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fsm_txpc:txpc\|bpp:buf\|altsyncram:bpp_memoria_2_rtl_0 " "Elaborated megafunction instantiation \"fsm_txpc:txpc\|bpp:buf\|altsyncram:bpp_memoria_2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953722827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fsm_txpc:txpc\|bpp:buf\|altsyncram:bpp_memoria_2_rtl_0 " "Instantiated megafunction \"fsm_txpc:txpc\|bpp:buf\|altsyncram:bpp_memoria_2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953722827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953722827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953722827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10 " "Parameter \"NUMWORDS_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953722827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953722827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953722827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 10 " "Parameter \"NUMWORDS_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953722827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953722827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953722827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953722827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953722827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953722827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953722827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953722827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953722827 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953722827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bmh1 " "Found entity 1: altsyncram_bmh1" {  } { { "db/altsyncram_bmh1.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/altsyncram_bmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953723778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953723778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:buffer_fase_rtl_0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:buffer_fase_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953724655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:buffer_fase_rtl_0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:buffer_fase_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953724655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953724655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953724655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 496 " "Parameter \"NUMWORDS_A\" = \"496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953724655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953724655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953724655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 496 " "Parameter \"NUMWORDS_B\" = \"496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953724655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953724655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953724655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953724655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953724655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953724655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953724655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953724655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953724655 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953724655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ibg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ibg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ibg1 " "Found entity 1: altsyncram_ibg1" {  } { { "db/altsyncram_ibg1.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/altsyncram_ibg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953725639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953725639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_sen_rtl_0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_sen_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953726567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_sen_rtl_0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_sen_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953726567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953726567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953726567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953726567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953726567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953726567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953726567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953726567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953726567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_LITE.ram0_lockin_state_machine_77a2013f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_LITE.ram0_lockin_state_machine_77a2013f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953726567 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953726567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rh81 " "Found entity 1: altsyncram_rh81" {  } { { "db/altsyncram_rh81.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/altsyncram_rh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953727447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953727447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_cos_rtl_0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_cos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953728028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_cos_rtl_0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_cos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953728028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953728028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953728028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953728028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953728028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953728028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953728028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953728028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953728028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_LITE.ram1_lockin_state_machine_77a2013f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_LITE.ram1_lockin_state_machine_77a2013f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953728028 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953728028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sh81 " "Found entity 1: altsyncram_sh81" {  } { { "db/altsyncram_sh81.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/altsyncram_sh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953729020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953729020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|altsyncram:data_mem_rtl_0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|altsyncram:data_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953729574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|altsyncram:data_mem_rtl_0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|altsyncram:data_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953729574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953729574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953729574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 62 " "Parameter \"NUMWORDS_A\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953729574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953729574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953729574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 62 " "Parameter \"NUMWORDS_B\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953729574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953729574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953729574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953729574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953729574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953729574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953729574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953729574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953729574 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953729574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jmh1 " "Found entity 1: altsyncram_jmh1" {  } { { "db/altsyncram_jmh1.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/altsyncram_jmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953730523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953730523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod0\"" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953731569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953731569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953731569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953731569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953731569 ""}  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953731569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_pll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953732447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953732447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953733580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953733580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953734655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953734655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953735674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953735674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div0\"" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953736415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953736415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953736415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953736415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953736415 ""}  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953736415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_mtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953737177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953737177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\"" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953738176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953738177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953738177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953738177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953738177 ""}  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953738177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div1\"" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953739094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div1 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953739094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953739094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953739094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953739094 ""}  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953739094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ptl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ptl " "Found entity 1: lpm_divide_ptl" {  } { { "db/lpm_divide_ptl.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_ptl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953739852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953739852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953740765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953740765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_0ie.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953741776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953741776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2\"" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953743494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953743494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953743494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953743494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953743494 ""}  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953743494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3vl " "Found entity 1: lpm_divide_3vl" {  } { { "db/lpm_divide_3vl.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_3vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953744298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953744298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953745246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953745246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_kke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953746222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953746222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\"" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953747945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953747945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953747945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953747945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953747945 ""}  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953747945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_7vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953748709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953748709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953749624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953749624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_ske.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953750650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953750650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\"" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953752409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953752409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953752409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953752409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953752409 ""}  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953752409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_avl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_avl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_avl " "Found entity 1: lpm_divide_avl" {  } { { "db/lpm_divide_avl.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_avl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953753181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953753181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953754177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953754177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2le " "Found entity 1: alt_u_div_2le" {  } { { "db/alt_u_div_2le.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_2le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953755182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953755182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod0\"" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953756908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953756908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953756908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953756908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953756908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953756908 ""}  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953756908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u4o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u4o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u4o " "Found entity 1: lpm_divide_u4o" {  } { { "db/lpm_divide_u4o.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_u4o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953757671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953757671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_0dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_0dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_0dg " "Found entity 1: abs_divider_0dg" {  } { { "db/abs_divider_0dg.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/abs_divider_0dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953758619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953758619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4b9 " "Found entity 1: lpm_abs_4b9" {  } { { "db/lpm_abs_4b9.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_abs_4b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953760112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953760112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953761109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953761109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult0\"" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953764130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953764130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953764130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953764130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953764130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953764130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953764130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953764130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953764130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953764130 ""}  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953764130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bhs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bhs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bhs " "Found entity 1: mult_bhs" {  } { { "db/mult_bhs.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/mult_bhs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953764896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953764896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult1\"" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953767364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953767364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953767364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953767364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953767364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953767364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953767364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953767364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953767364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953767364 ""}  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953767364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_chs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_chs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_chs " "Found entity 1: mult_chs" {  } { { "db/mult_chs.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/mult_chs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953768152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953768152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod1\"" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 166 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953768623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953768623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953768623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953768623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953768623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953768623 ""}  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 166 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953768623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3o " "Found entity 1: lpm_divide_k3o" {  } { { "db/lpm_divide_k3o.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_k3o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953769393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953769393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/abs_divider_mbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953770352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953770352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_q99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_q99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_q99 " "Found entity 1: lpm_abs_q99" {  } { { "db/lpm_abs_q99.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_abs_q99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953771854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953771854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_divide:Div0\"" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953772555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_divide:Div0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953772555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 64 " "Parameter \"LPM_WIDTHD\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953772555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953772555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953772555 ""}  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953772555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hvl " "Found entity 1: lpm_divide_hvl" {  } { { "db/lpm_divide_hvl.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_hvl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953773333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953773333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/sign_div_unsign_jnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953774273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953774273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gle " "Found entity 1: alt_u_div_gle" {  } { { "db/alt_u_div_gle.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_gle.tdf" 148 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953775553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953775553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|lpm_divide:Div0\"" {  } { { "cores/remove_mean_value_pipelined.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953787864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|lpm_divide:Div0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953787864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953787864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953787864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953787864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953787864 ""}  } { { "cores/remove_mean_value_pipelined.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953787864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbo " "Found entity 1: lpm_divide_hbo" {  } { { "db/lpm_divide_hbo.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_hbo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953788684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953788684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_mult:Mult0\"" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953790088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953790088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953790088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 128 " "Parameter \"LPM_WIDTHP\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953790088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 128 " "Parameter \"LPM_WIDTHR\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953790088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953790088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953790088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953790088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953790088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686953790088 ""}  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686953790088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lis.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lis.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lis " "Found entity 1: mult_lis" {  } { { "db/mult_lis.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/mult_lis.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686953790903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953790903 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686953796192 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2713 " "Ignored 2713 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "93 " "Ignored 93 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1686953796594 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "2620 " "Ignored 2620 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1686953796594 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1686953796594 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO\[8\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 353 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO\[19\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO\[23\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO\[26\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO\[27\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO\[28\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO\[31\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1686953796684 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1686953796684 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1686953796684 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1686953796684 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[0\] GND pin " "The pin \"ARDUINO_IO\[0\]\" is fed by GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686953796686 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[15\] GND pin " "The pin \"GPIO\[15\]\" is fed by GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686953796686 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[21\] GND pin " "The pin \"GPIO\[21\]\" is fed by GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686953796686 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[33\] GND pin " "The pin \"GPIO\[33\]\" is fed by GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686953796686 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[35\] GND pin " "The pin \"GPIO\[35\]\" is fed by GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1686953796686 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1686953796686 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO\[8\]\" is moved to its source" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 353 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1686953796763 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1686953796763 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 353 -1 0 } } { "cores/remove_mean_value_pipelined.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1686953796912 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1686953796912 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953806497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953806497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[8\]~synth " "Node \"GPIO\[8\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 353 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953806497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953806497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953806497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[23\]~synth " "Node \"GPIO\[23\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953806497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[26\]~synth " "Node \"GPIO\[26\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953806497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[27\]~synth " "Node \"GPIO\[27\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953806497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[28\]~synth " "Node \"GPIO\[28\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953806497 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[31\]~synth " "Node \"GPIO\[31\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953806497 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686953806497 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686953806498 "|DE10_LITE|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686953806498 "|DE10_LITE|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686953806498 "|DE10_LITE|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686953806498 "|DE10_LITE|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686953806498 "|DE10_LITE|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686953806498 "|DE10_LITE|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686953806498 "|DE10_LITE|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686953806498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686953807068 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "451 " "451 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686953812598 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_14_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_15_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_16_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[1\]~14 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[1\]~14\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_14_result_int\[1\]~14" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_0ie.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_17_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_18_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_19_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_17_result_int\[2\]~18 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_17_result_int\[2\]~18\"" {  } { { "db/alt_u_div_kke.tdf" "add_sub_17_result_int\[2\]~18" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_kke.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_17_result_int\[1\]~20 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_17_result_int\[1\]~20\"" {  } { { "db/alt_u_div_kke.tdf" "add_sub_17_result_int\[1\]~20" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_kke.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_20_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_21_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_22_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_23_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\|lpm_divide_7vl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_21_result_int\[3\]~24 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\|lpm_divide_7vl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_21_result_int\[3\]~24\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_21_result_int\[3\]~24" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_ske.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\|lpm_divide_7vl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_21_result_int\[2\]~26 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\|lpm_divide_7vl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_21_result_int\[2\]~26\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_21_result_int\[2\]~26" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_ske.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\|lpm_divide_7vl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_21_result_int\[1\]~28 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\|lpm_divide_7vl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_21_result_int\[1\]~28\"" {  } { { "db/alt_u_div_ske.tdf" "add_sub_21_result_int\[1\]~28" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_ske.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_24_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_25_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_26_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_24_result_int\[4\]~28 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_24_result_int\[4\]~28\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_24_result_int\[4\]~28" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_2le.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_24_result_int\[3\]~30 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_24_result_int\[3\]~30\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_24_result_int\[3\]~30" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_2le.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_24_result_int\[2\]~32 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_24_result_int\[2\]~32\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_24_result_int\[2\]~32" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_2le.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_24_result_int\[1\]~34 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_24_result_int\[1\]~34\"" {  } { { "db/alt_u_div_2le.tdf" "add_sub_24_result_int\[1\]~34" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_2le.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_27_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_out " "Logic cell \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_out\"" {  } { { "cores/clock_divider.v" "clock_out" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/clock_divider.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953812665 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1686953812665 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.map.smsg " "Generated suppressed messages file G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953813712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686953823168 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686953823168 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686953825651 "|DE10_LITE|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686953825651 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18192 " "Implemented 18192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686953825651 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686953825651 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1686953825651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17682 " "Implemented 17682 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686953825651 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686953825651 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1686953825651 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "72 " "Implemented 72 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1686953825651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686953825651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5110 " "Peak virtual memory: 5110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686953826058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 19:17:06 2023 " "Processing ended: Fri Jun 16 19:17:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686953826058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:19 " "Elapsed time: 00:08:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686953826058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686953826058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686953826058 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1686953859333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686953859346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 19:17:08 2023 " "Processing started: Fri Jun 16 19:17:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686953859346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1686953859346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE -c DE10_LITE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1686953859346 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1686953859584 ""}
{ "Info" "0" "" "Project  = DE10_LITE" {  } {  } 0 0 "Project  = DE10_LITE" 0 0 "Fitter" 0 0 1686953859585 ""}
{ "Info" "0" "" "Revision = DE10_LITE" {  } {  } 0 0 "Revision = DE10_LITE" 0 0 "Fitter" 0 0 1686953859585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1686953886799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1686953886804 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_LITE 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_LITE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1686953887077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686953887122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1686953887122 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "master_pll:master_clock_gen\|altpll:altpll_component\|master_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"master_pll:master_clock_gen\|altpll:altpll_component\|master_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "master_pll:master_clock_gen\|altpll:altpll_component\|master_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for master_pll:master_clock_gen\|altpll:altpll_component\|master_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/master_pll_altpll.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/master_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 4124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1686953887198 ""}  } { { "db/master_pll_altpll.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/master_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 4124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1686953887198 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1686953887638 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1686953887651 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686953888320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686953888320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686953888320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686953888320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686953888320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686953888320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686953888320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686953888320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686953888320 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1686953888320 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1686953888320 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 44076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686953888363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 44078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686953888363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 44080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686953888363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 44082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686953888363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 44084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686953888363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 44086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686953888363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 44088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686953888363 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 44090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1686953888363 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1686953888363 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686953888364 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686953888364 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686953888364 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1686953888364 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1686953888373 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1686953889697 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE.SDC " "Reading SDC File: 'DE10_LITE.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1686953892824 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE.sdc 9 ADC_CLK_10 port " "Ignored filter at DE10_LITE.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1686953892913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1686953892917 ""}  } { { "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1686953892917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10_LITE.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1686953892919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1686953892921 ""}  } { { "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1686953892921 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{master_clock_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{master_clock_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1686953892930 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1686953892930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1686953892930 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado " "Node: lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\]\|sr\[0\]\[54\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado " "Register lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\]\|sr\[0\]\[54\] is being clocked by lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686953893025 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1686953893025 "|DE10_LITE|lockin_wrapper:lockin_1|calculo_resultados:resultados_inst|clock_divider:div_clock|clock_generado"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1686953893138 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1686953893143 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686953893143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686953893143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686953893143 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1686953893143 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1686953893143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_pll:master_clock_gen\|altpll:altpll_component\|master_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node master_pll:master_clock_gen\|altpll:altpll_component\|master_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686953894491 ""}  } { { "db/master_pll_altpll.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/master_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 4124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686953894491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_out  " "Automatically promoted node lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686953894491 ""}  } { { "cores/clock_divider.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/clock_divider.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 1437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686953894491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fsm_ads_init~0  " "Automatically promoted node fsm_ads_init~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686953894491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[126\] " "Destination node lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[126\]" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 1909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[127\] " "Destination node lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[127\]" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 1910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[125\] " "Destination node lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[125\]" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 1908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[124\] " "Destination node lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[124\]" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 1907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[123\] " "Destination node lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[123\]" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 1906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[122\] " "Destination node lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[122\]" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 1905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[121\] " "Destination node lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[121\]" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 1904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[120\] " "Destination node lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[120\]" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 1903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[119\] " "Destination node lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[119\]" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 1902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[118\] " "Destination node lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|amplitud_pre_sqrt_reg\[118\]" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 1901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1686953894491 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1686953894491 ""}  } { { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 16891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686953894491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_reset  " "Automatically promoted node master_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1686953894492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_master:spi1\|state_reg\[0\] " "Destination node spi_master:spi1\|state_reg\[0\]" {  } { { "cores/spi_master.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/spi_master.vhd" 461 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 2933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_master:spi1\|state_reg\[1\] " "Destination node spi_master:spi1\|state_reg\[1\]" {  } { { "cores/spi_master.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/spi_master.vhd" 461 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 2949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_master:spi1\|state_reg\[2\] " "Destination node spi_master:spi1\|state_reg\[2\]" {  } { { "cores/spi_master.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/spi_master.vhd" 461 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 2950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "spi_master:spi1\|state_reg\[3\] " "Destination node spi_master:spi1\|state_reg\[3\]" {  } { { "cores/spi_master.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/spi_master.vhd" 461 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 2951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_txpc:txpc\|spi_master:spipc\|state_reg\[1\] " "Destination node fsm_txpc:txpc\|spi_master:spipc\|state_reg\[1\]" {  } { { "cores/spi_master.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/spi_master.vhd" 461 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 3719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_txpc:txpc\|spi_master:spipc\|state_reg\[2\] " "Destination node fsm_txpc:txpc\|spi_master:spipc\|state_reg\[2\]" {  } { { "cores/spi_master.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/spi_master.vhd" 461 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 3720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_txpc:txpc\|spi_master:spipc\|state_reg\[0\] " "Destination node fsm_txpc:txpc\|spi_master:spipc\|state_reg\[0\]" {  } { { "cores/spi_master.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/spi_master.vhd" 461 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 3710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_txpc:txpc\|spi_master:spipc\|state_reg\[3\] " "Destination node fsm_txpc:txpc\|spi_master:spipc\|state_reg\[3\]" {  } { { "cores/spi_master.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/spi_master.vhd" 461 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 3721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fsm_ads_init~0 " "Destination node fsm_ads_init~0" {  } { { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 16891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "master_reset~0 " "Destination node master_reset~0" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 20413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1686953894492 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1686953894492 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1686953894492 ""}  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 4513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1686953894492 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1686953896596 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686953896606 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1686953896608 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686953896624 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1686953896652 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1686953896671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1686953897493 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1088 Embedded multiplier block " "Packed 1088 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1686953897507 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "944 " "Created 944 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1686953897507 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1686953897507 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1686953899461 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1686953899461 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686953899463 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1686953899712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1686953903894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686953912453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1686953912627 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1686953983990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:12 " "Fitter placement operations ending: elapsed time is 00:01:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686953983990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1686953987322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1686953997602 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1686953997602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1686954007047 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1686954007047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686954007053 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.01 " "Total time spent on timing analysis during the Fitter is 11.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1686954007675 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686954007838 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686954019794 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1686954019802 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1686954033218 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:30 " "Fitter post-fit operations ending: elapsed time is 00:00:30" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1686954037967 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1686954039972 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "65 MAX 10 " "65 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 353 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1686954040164 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1686954040164 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "52 " "Following 52 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently enabled " "Pin ARDUINO_IO\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently enabled " "Pin GPIO\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently enabled " "Pin GPIO\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 353 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently enabled " "Pin GPIO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently enabled " "Pin GPIO\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently enabled " "Pin GPIO\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently enabled " "Pin GPIO\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently enabled " "Pin GPIO\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently enabled " "Pin GPIO\[26\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently enabled " "Pin GPIO\[27\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently enabled " "Pin GPIO\[28\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently enabled " "Pin GPIO\[31\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently enabled " "Pin GPIO\[33\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently enabled " "Pin GPIO\[35\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1686954040171 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1686954040171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.fit.smsg " "Generated suppressed messages file G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1686954041375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 58 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5534 " "Peak virtual memory: 5534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686954050291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 19:20:50 2023 " "Processing ended: Fri Jun 16 19:20:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686954050291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:42 " "Elapsed time: 00:03:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686954050291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:07 " "Total CPU time (on all processors): 00:04:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686954050291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1686954050291 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1686954052935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686954052950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 19:20:52 2023 " "Processing started: Fri Jun 16 19:20:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686954052950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1686954052950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE -c DE10_LITE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1686954052950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1686954084494 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1686954086963 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1686954087197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686954090008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 19:21:30 2023 " "Processing ended: Fri Jun 16 19:21:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686954090008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686954090008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686954090008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1686954090008 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1686954091259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1686954120501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686954120512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 19:21:31 2023 " "Processing started: Fri Jun 16 19:21:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686954120512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954120512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_LITE -c DE10_LITE " "Command: quartus_sta DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954120513 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1686954120742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954149832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954149832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954149877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954149877 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE.SDC " "Reading SDC File: 'DE10_LITE.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954151542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE.sdc 9 ADC_CLK_10 port " "Ignored filter at DE10_LITE.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954151613 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1686954151617 ""}  } { { "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954151617 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10_LITE.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954151618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1686954151622 ""}  } { { "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954151622 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{master_clock_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{master_clock_gen\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1686954151623 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954151623 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954151623 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado " "Node: lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\]\|sr\[0\]\[43\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado " "Register lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\]\|sr\[0\]\[43\] is being clocked by lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686954151705 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954151705 "|DE10_LITE|lockin_wrapper:lockin_1|calculo_resultados:resultados_inst|clock_divider:div_clock|clock_generado"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954151775 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1686954151781 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1686954152184 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1686954152296 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954152359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -84.716 " "Worst-case setup slack is -84.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -84.716           -8601.755 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -84.716           -8601.755 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954152387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.324               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954152476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.763 " "Worst-case recovery slack is 4.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.763               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.763               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954152513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.475 " "Worst-case removal slack is 3.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.475               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.475               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954152558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.570 " "Worst-case minimum pulse width slack is 4.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.570               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.570               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.802               0.000 MAX10_CLK1_50  " "    9.802               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954152596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954152596 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 227 synchronizer chains. " "Report Metastability: Found 227 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954152740 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 227 " "Number of Synchronizer Chains Found: 227" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954152740 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954152740 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954152740 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.485 ns " "Worst Case Available Settling Time: 12.485 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954152740 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954152740 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954152740 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1686954152781 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954152824 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954167736 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado " "Node: lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\]\|sr\[0\]\[43\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado " "Register lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\]\|sr\[0\]\[43\] is being clocked by lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686954168540 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954168540 "|DE10_LITE|lockin_wrapper:lockin_1|calculo_resultados:resultados_inst|clock_divider:div_clock|clock_generado"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954168549 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954168730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -76.034 " "Worst-case setup slack is -76.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954168776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954168776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -76.034           -7583.735 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -76.034           -7583.735 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954168776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954168776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954168890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954168890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.289               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954168890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954168890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.261 " "Worst-case recovery slack is 5.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954168952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954168952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.261               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.261               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954168952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954168952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.155 " "Worst-case removal slack is 3.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954169003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954169003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.155               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.155               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954169003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954169003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.589 " "Worst-case minimum pulse width slack is 4.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954169037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954169037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.589               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.589               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954169037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.736               0.000 MAX10_CLK1_50  " "    9.736               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954169037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954169037 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 227 synchronizer chains. " "Report Metastability: Found 227 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954169196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 227 " "Number of Synchronizer Chains Found: 227" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954169196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954169196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954169196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.063 ns " "Worst Case Available Settling Time: 13.063 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954169196 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954169196 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954169196 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1686954169227 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado " "Node: lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\]\|sr\[0\]\[43\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado " "Register lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\]\|sr\[0\]\[43\] is being clocked by lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_generado" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1686954169961 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954169961 "|DE10_LITE|lockin_wrapper:lockin_1|calculo_resultados:resultados_inst|clock_divider:div_clock|clock_generado"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954169972 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954170018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.312 " "Worst-case setup slack is -29.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.312           -2712.188 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -29.312           -2712.188 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954170059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.142               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954170139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.316 " "Worst-case recovery slack is 7.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.316               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.316               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954170187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.652 " "Worst-case removal slack is 1.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.652               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.652               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954170243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.711 " "Worst-case minimum pulse width slack is 4.711" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.711               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.711               0.000 master_clock_gen\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.524               0.000 MAX10_CLK1_50  " "    9.524               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686954170284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954170284 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 227 synchronizer chains. " "Report Metastability: Found 227 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954170446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 227 " "Number of Synchronizer Chains Found: 227" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954170446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954170446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954170446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.316 ns " "Worst Case Available Settling Time: 16.316 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954170446 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686954170446 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954170446 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954172020 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954172075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686954172708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 19:22:52 2023 " "Processing ended: Fri Jun 16 19:22:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686954172708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686954172708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686954172708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954172708 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1686954174942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686954174956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 19:22:54 2023 " "Processing started: Fri Jun 16 19:22:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686954174956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1686954174956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE10_LITE -c DE10_LITE " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1686954174956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1686954231583 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE10_LITE.vho G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/simulation/modelsim/ simulation " "Generated file DE10_LITE.vho in folder \"G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1686954236323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686954236947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 19:23:56 2023 " "Processing ended: Fri Jun 16 19:23:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686954236947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686954236947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686954236947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1686954236947 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 210 s " "Quartus Prime Full Compilation was successful. 0 errors, 210 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1686954238223 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686954666627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686954666643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 19:31:06 2023 " "Processing started: Fri Jun 16 19:31:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686954666643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686954666643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DE10_LITE -c DE10_LITE --netlist_type=sgate " "Command: quartus_npp DE10_LITE -c DE10_LITE --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686954666643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1686954694376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686954696452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 19:31:36 2023 " "Processing ended: Fri Jun 16 19:31:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686954696452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686954696452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686954696452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1686954696452 ""}
