Analysis & Synthesis report for DataPath
Mon Jan 11 04:55:38 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for MyData:my_data|Rom:rom|altsyncram:altsyncram_component|altsyncram_g5a1:auto_generated
 14. Parameter Settings for User Entity Instance: MyData:my_data|Rom:rom|altsyncram:altsyncram_component
 15. Parameter Settings for Inferred Entity Instance: Mult:mult2|lpm_mult:Mult0
 16. Parameter Settings for Inferred Entity Instance: Mult:mult1|lpm_mult:Mult0
 17. Parameter Settings for Inferred Entity Instance: Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1
 18. Parameter Settings for Inferred Entity Instance: Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_out:mac_out2
 19. Parameter Settings for Inferred Entity Instance: Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1
 20. Parameter Settings for Inferred Entity Instance: Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_out:mac_out2
 21. altsyncram Parameter Settings by Entity Instance
 22. lpm_mult Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "Reg:reg_y"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 11 04:55:38 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; DataPath                                    ;
; Top-level Entity Name              ; DataPath                                    ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 345                                         ;
;     Total combinational functions  ; 337                                         ;
;     Dedicated logic registers      ; 40                                          ;
; Total registers                    ; 40                                          ;
; Total pins                         ; 44                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32                                          ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX15BF14C7     ;                    ;
; Top-level entity name                                            ; DataPath           ; DataPath           ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+----------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                        ; Library ;
+----------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; DataPath.hex                     ; yes             ; User Hexadecimal (Intel-Format) File  ; D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.hex           ;         ;
; Rom.v                            ; yes             ; User Wizard-Generated File            ; D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/Rom.v                  ;         ;
; DataPath.sv                      ; yes             ; User SystemVerilog HDL File           ; D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                               ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                   ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                 ;         ;
; db/altsyncram_g5a1.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/altsyncram_g5a1.tdf ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                 ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                              ;         ;
; multcore.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                 ;         ;
; db/mult_igt.tdf                  ; yes             ; Auto-Generated Megafunction           ; D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_igt.tdf        ;         ;
; alt_mac_mult.tdf                 ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf                             ;         ;
; lpm_mult.inc                     ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.inc                                 ;         ;
; db/mac_mult_c2h1.tdf             ; yes             ; Auto-Generated Megafunction           ; D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mac_mult_c2h1.tdf   ;         ;
; db/mult_4ul.tdf                  ; yes             ; Auto-Generated Megafunction           ; D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_4ul.tdf        ;         ;
; alt_mac_out.tdf                  ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_out.tdf                              ;         ;
; alt_zaccum.inc                   ; yes             ; Megafunction                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_zaccum.inc                               ;         ;
; db/mac_out_ev82.tdf              ; yes             ; Auto-Generated Megafunction           ; D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mac_out_ev82.tdf    ;         ;
+----------------------------------+-----------------+---------------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 44               ;
; Total memory bits        ; 32               ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk~input        ;
; Maximum fan-out          ; 48               ;
; Total fan-out            ; 1275             ;
; Average fan-out          ; 2.70             ;
+--------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                            ; Entity Name     ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |DataPath                                     ; 337 (1)             ; 40 (0)                    ; 32          ; 0            ; 0       ; 0         ; 0         ; 44   ; 0            ; |DataPath                                                                                                                      ; DataPath        ; work         ;
;    |Cmp:cmp|                                  ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Cmp:cmp                                                                                                              ; Cmp             ; work         ;
;    |Inverter:inverter|                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Inverter:inverter                                                                                                    ; Inverter        ; work         ;
;    |Mult:mult1|                               ; 123 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Mult:mult1                                                                                                           ; Mult            ; work         ;
;       |lpm_mult:Mult0|                        ; 123 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Mult:mult1|lpm_mult:Mult0                                                                                            ; lpm_mult        ; work         ;
;          |mult_igt:auto_generated|            ; 123 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated                                                                    ; mult_igt        ; work         ;
;             |alt_mac_mult:mac_mult1|          ; 123 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1                                             ; alt_mac_mult    ; work         ;
;                |mac_mult_c2h1:auto_generated| ; 123 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated                ; mac_mult_c2h1   ; work         ;
;                   |mult_4ul:mult1|            ; 123 (123)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1 ; mult_4ul        ; work         ;
;    |Mult:mult2|                               ; 141 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Mult:mult2                                                                                                           ; Mult            ; work         ;
;       |lpm_mult:Mult0|                        ; 141 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Mult:mult2|lpm_mult:Mult0                                                                                            ; lpm_mult        ; work         ;
;          |mult_igt:auto_generated|            ; 141 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated                                                                    ; mult_igt        ; work         ;
;             |alt_mac_mult:mac_mult1|          ; 141 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1                                             ; alt_mac_mult    ; work         ;
;                |mac_mult_c2h1:auto_generated| ; 141 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated                ; mac_mult_c2h1   ; work         ;
;                   |mult_4ul:mult1|            ; 141 (141)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1 ; mult_4ul        ; work         ;
;    |Mux:mux|                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Mux:mux                                                                                                              ; Mux             ; work         ;
;    |MyData:my_data|                           ; 2 (0)               ; 2 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|MyData:my_data                                                                                                       ; MyData          ; work         ;
;       |Counter:counter|                       ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|MyData:my_data|Counter:counter                                                                                       ; Counter         ; work         ;
;       |Rom:rom|                               ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|MyData:my_data|Rom:rom                                                                                               ; Rom             ; work         ;
;          |altsyncram:altsyncram_component|    ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|MyData:my_data|Rom:rom|altsyncram:altsyncram_component                                                               ; altsyncram      ; work         ;
;             |altsyncram_g5a1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|MyData:my_data|Rom:rom|altsyncram:altsyncram_component|altsyncram_g5a1:auto_generated                                ; altsyncram_g5a1 ; work         ;
;    |Reg:reg_x|                                ; 18 (18)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Reg:reg_x                                                                                                            ; Reg             ; work         ;
;    |Reg:reg_y|                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|Reg:reg_y                                                                                                            ; Reg             ; work         ;
;    |RegWithInit1:reg_res|                     ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|RegWithInit1:reg_res                                                                                                 ; RegWithInit1    ; work         ;
;    |RegWithInit1:reg_tmp|                     ; 11 (11)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DataPath|RegWithInit1:reg_tmp                                                                                                 ; RegWithInit1    ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                             ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+--------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------+
; MyData:my_data|Rom:rom|altsyncram:altsyncram_component|altsyncram_g5a1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 4            ; 8            ; --           ; --           ; 32   ; DataPath.hex ;
+--------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |DataPath|MyData:my_data|Rom:rom ; Rom.v           ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-----------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; Reg:reg_y|out[8,9]                    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 40    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 40    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 20    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DataPath|RegWithInit1:reg_res|out[0] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DataPath|RegWithInit1:reg_tmp|out[9] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DataPath|Mux:mux|sel_data[9]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DataPath|Mux:mux|sel_data[7]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for MyData:my_data|Rom:rom|altsyncram:altsyncram_component|altsyncram_g5a1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MyData:my_data|Rom:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; DataPath.hex         ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_g5a1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Mult:mult2|lpm_mult:Mult0           ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10            ; Untyped             ;
; LPM_WIDTHB                                     ; 10            ; Untyped             ;
; LPM_WIDTHP                                     ; 20            ; Untyped             ;
; LPM_WIDTHR                                     ; 20            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_igt      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Mult:mult1|lpm_mult:Mult0           ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10            ; Untyped             ;
; LPM_WIDTHB                                     ; 10            ; Untyped             ;
; LPM_WIDTHP                                     ; 20            ; Untyped             ;
; LPM_WIDTHR                                     ; 20            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_igt      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1 ;
+------------------------------+---------------+----------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                       ;
+------------------------------+---------------+----------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                    ;
; DATAA_WIDTH                  ; 10            ; Untyped                                                                    ;
; DATAB_WIDTH                  ; 10            ; Untyped                                                                    ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                    ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                    ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                    ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                    ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                    ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                    ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                    ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                    ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                    ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                    ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                    ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                    ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                    ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                    ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                    ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                    ;
; USING_ROUNDING               ; NO            ; Untyped                                                                    ;
; USING_SATURATION             ; NO            ; Untyped                                                                    ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                    ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                    ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                    ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                    ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                    ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                    ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                    ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                    ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                    ;
; MULT_REPRESENTATION_A        ; UNSIGNED      ; Untyped                                                                    ;
; MULT_REPRESENTATION_B        ; UNSIGNED      ; Untyped                                                                    ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                    ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                    ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                    ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                    ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                    ;
; CBXI_PARAMETER               ; mac_mult_c2h1 ; Untyped                                                                    ;
+------------------------------+---------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_out:mac_out2 ;
+-------------------------------+--------------+--------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                     ;
+-------------------------------+--------------+--------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                  ;
; DATAA_WIDTH                   ; 20           ; Untyped                                                                  ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                  ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                  ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                  ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                  ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                  ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                  ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                  ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                  ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                  ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                  ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                  ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                  ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                  ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                  ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                  ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                  ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                  ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                  ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                  ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                  ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                  ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                  ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                  ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                  ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                  ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                  ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                  ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                  ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                  ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                  ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                  ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                  ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                  ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                  ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                  ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                  ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                  ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                  ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                  ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                  ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                  ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                  ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                  ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                  ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                  ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                  ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                  ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                  ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                  ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                  ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                  ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                  ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                  ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                  ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                  ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                  ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                  ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                  ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                  ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                  ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                  ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                  ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                  ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                  ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                  ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                  ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                  ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                  ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                  ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                  ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                  ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                  ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                  ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                  ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                  ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                  ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                  ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                  ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                  ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                  ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                  ;
; USING_ROUNDING                ; NO           ; Untyped                                                                  ;
; USING_SATURATION              ; NO           ; Untyped                                                                  ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                  ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                  ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                  ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                  ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                  ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                  ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                  ;
; CBXI_PARAMETER                ; mac_out_ev82 ; Untyped                                                                  ;
+-------------------------------+--------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1 ;
+------------------------------+---------------+----------------------------------------------------------------------------+
; Parameter Name               ; Value         ; Type                                                                       ;
+------------------------------+---------------+----------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1             ; Untyped                                                                    ;
; DATAA_WIDTH                  ; 10            ; Untyped                                                                    ;
; DATAB_WIDTH                  ; 10            ; Untyped                                                                    ;
; DATAA_CLOCK                  ; NONE          ; Untyped                                                                    ;
; DATAB_CLOCK                  ; NONE          ; Untyped                                                                    ;
; SIGNA_CLOCK                  ; NONE          ; Untyped                                                                    ;
; SIGNB_CLOCK                  ; NONE          ; Untyped                                                                    ;
; OUTPUT_CLOCK                 ; NONE          ; Untyped                                                                    ;
; DATAA_CLEAR                  ; NONE          ; Untyped                                                                    ;
; DATAB_CLEAR                  ; NONE          ; Untyped                                                                    ;
; SIGNA_CLEAR                  ; NONE          ; Untyped                                                                    ;
; SIGNB_CLEAR                  ; NONE          ; Untyped                                                                    ;
; OUTPUT_CLEAR                 ; NONE          ; Untyped                                                                    ;
; ROUND_CLOCK                  ; none          ; Untyped                                                                    ;
; ROUND_CLEAR                  ; none          ; Untyped                                                                    ;
; SATURATE_CLOCK               ; none          ; Untyped                                                                    ;
; SATURATE_CLEAR               ; none          ; Untyped                                                                    ;
; BYPASS_MULTIPLIER            ; NO            ; Untyped                                                                    ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO            ; Untyped                                                                    ;
; USING_ROUNDING               ; NO            ; Untyped                                                                    ;
; USING_SATURATION             ; NO            ; Untyped                                                                    ;
; EXTRA_OUTPUT_CLOCK           ; none          ; Untyped                                                                    ;
; EXTRA_SIGNA_CLOCK            ; none          ; Untyped                                                                    ;
; EXTRA_SIGNB_CLOCK            ; none          ; Untyped                                                                    ;
; EXTRA_OUTPUT_CLEAR           ; none          ; Untyped                                                                    ;
; EXTRA_SIGNA_CLEAR            ; none          ; Untyped                                                                    ;
; EXTRA_SIGNB_CLEAR            ; none          ; Untyped                                                                    ;
; MULT_PIPELINE                ; 0             ; Untyped                                                                    ;
; MULT_CLOCK                   ; NONE          ; Untyped                                                                    ;
; MULT_CLEAR                   ; NONE          ; Untyped                                                                    ;
; MULT_REPRESENTATION_A        ; UNSIGNED      ; Untyped                                                                    ;
; MULT_REPRESENTATION_B        ; UNSIGNED      ; Untyped                                                                    ;
; MULT_INPUT_A_IS_CONSTANT     ; NO            ; Untyped                                                                    ;
; MULT_INPUT_B_IS_CONSTANT     ; NO            ; Untyped                                                                    ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx            ; Untyped                                                                    ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx            ; Untyped                                                                    ;
; MULT_MAXIMIZE_SPEED          ; 5             ; Untyped                                                                    ;
; CBXI_PARAMETER               ; mac_mult_c2h1 ; Untyped                                                                    ;
+------------------------------+---------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_out:mac_out2 ;
+-------------------------------+--------------+--------------------------------------------------------------------------+
; Parameter Name                ; Value        ; Type                                                                     ;
+-------------------------------+--------------+--------------------------------------------------------------------------+
; OPERATION_MODE                ; OUTPUT_ONLY  ; Untyped                                                                  ;
; DATAA_WIDTH                   ; 20           ; Untyped                                                                  ;
; DATAB_WIDTH                   ; 0            ; Untyped                                                                  ;
; DATAC_WIDTH                   ; 0            ; Untyped                                                                  ;
; DATAD_WIDTH                   ; 0            ; Untyped                                                                  ;
; ADDNSUB0_CLOCK                ; NONE         ; Untyped                                                                  ;
; ADDNSUB1_CLOCK                ; NONE         ; Untyped                                                                  ;
; ROUND0_CLOCK                  ; none         ; Untyped                                                                  ;
; ROUND1_CLOCK                  ; none         ; Untyped                                                                  ;
; SATURATE_CLOCK                ; none         ; Untyped                                                                  ;
; MULTABSATURATE_CLOCK          ; none         ; Untyped                                                                  ;
; MULTCDSATURATE_CLOCK          ; none         ; Untyped                                                                  ;
; ZEROACC_CLOCK                 ; NONE         ; Untyped                                                                  ;
; SIGNA_CLOCK                   ; NONE         ; Untyped                                                                  ;
; SIGNB_CLOCK                   ; NONE         ; Untyped                                                                  ;
; OUTPUT_CLOCK                  ; NONE         ; Untyped                                                                  ;
; ADDNSUB0_CLEAR                ; NONE         ; Untyped                                                                  ;
; ADDNSUB1_CLEAR                ; NONE         ; Untyped                                                                  ;
; ROUND0_CLEAR                  ; none         ; Untyped                                                                  ;
; ROUND1_CLEAR                  ; none         ; Untyped                                                                  ;
; SATURATE_CLEAR                ; none         ; Untyped                                                                  ;
; MULTABSATURATE_CLEAR          ; none         ; Untyped                                                                  ;
; MULTCDSATURATE_CLEAR          ; none         ; Untyped                                                                  ;
; ZEROACC_CLEAR                 ; NONE         ; Untyped                                                                  ;
; SIGNA_CLEAR                   ; NONE         ; Untyped                                                                  ;
; SIGNB_CLEAR                   ; NONE         ; Untyped                                                                  ;
; OUTPUT_CLEAR                  ; NONE         ; Untyped                                                                  ;
; ADDNSUB0_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                  ;
; ADDNSUB1_PIPELINE_CLOCK       ; NONE         ; Untyped                                                                  ;
; ROUND0_PIPELINE_CLOCK         ; none         ; Untyped                                                                  ;
; ROUND1_PIPELINE_CLOCK         ; none         ; Untyped                                                                  ;
; SATURATE_PIPELINE_CLOCK       ; none         ; Untyped                                                                  ;
; MULTABSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                  ;
; MULTCDSATURATE_PIPELINE_CLOCK ; none         ; Untyped                                                                  ;
; ZEROACC_PIPELINE_CLOCK        ; NONE         ; Untyped                                                                  ;
; SIGNA_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                  ;
; SIGNB_PIPELINE_CLOCK          ; NONE         ; Untyped                                                                  ;
; ADDNSUB0_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                  ;
; ADDNSUB1_PIPELINE_CLEAR       ; NONE         ; Untyped                                                                  ;
; ROUND0_PIPELINE_CLEAR         ; none         ; Untyped                                                                  ;
; ROUND1_PIPELINE_CLEAR         ; none         ; Untyped                                                                  ;
; SATURATE_PIPELINE_CLEAR       ; none         ; Untyped                                                                  ;
; MULTABSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                  ;
; MULTCDSATURATE_PIPELINE_CLEAR ; none         ; Untyped                                                                  ;
; ZEROACC_PIPELINE_CLEAR        ; NONE         ; Untyped                                                                  ;
; SIGNA_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                  ;
; SIGNB_PIPELINE_CLEAR          ; NONE         ; Untyped                                                                  ;
; MODE0_CLOCK                   ; none         ; Untyped                                                                  ;
; MODE1_CLOCK                   ; none         ; Untyped                                                                  ;
; ZEROACC1_CLOCK                ; none         ; Untyped                                                                  ;
; SATURATE1_CLOCK               ; none         ; Untyped                                                                  ;
; OUTPUT1_CLOCK                 ; none         ; Untyped                                                                  ;
; OUTPUT2_CLOCK                 ; none         ; Untyped                                                                  ;
; OUTPUT3_CLOCK                 ; none         ; Untyped                                                                  ;
; OUTPUT4_CLOCK                 ; none         ; Untyped                                                                  ;
; OUTPUT5_CLOCK                 ; none         ; Untyped                                                                  ;
; OUTPUT6_CLOCK                 ; none         ; Untyped                                                                  ;
; OUTPUT7_CLOCK                 ; none         ; Untyped                                                                  ;
; MODE0_CLEAR                   ; none         ; Untyped                                                                  ;
; MODE1_CLEAR                   ; none         ; Untyped                                                                  ;
; ZEROACC1_CLEAR                ; none         ; Untyped                                                                  ;
; SATURATE1_CLEAR               ; none         ; Untyped                                                                  ;
; OUTPUT1_CLEAR                 ; none         ; Untyped                                                                  ;
; OUTPUT2_CLEAR                 ; none         ; Untyped                                                                  ;
; OUTPUT3_CLEAR                 ; none         ; Untyped                                                                  ;
; OUTPUT4_CLEAR                 ; none         ; Untyped                                                                  ;
; OUTPUT5_CLEAR                 ; none         ; Untyped                                                                  ;
; OUTPUT6_CLEAR                 ; none         ; Untyped                                                                  ;
; OUTPUT7_CLEAR                 ; none         ; Untyped                                                                  ;
; MODE0_PIPELINE_CLOCK          ; none         ; Untyped                                                                  ;
; MODE1_PIPELINE_CLOCK          ; none         ; Untyped                                                                  ;
; ZEROACC1_PIPELINE_CLOCK       ; none         ; Untyped                                                                  ;
; SATURATE1_PIPELINE_CLOCK      ; none         ; Untyped                                                                  ;
; MODE0_PIPELINE_CLEAR          ; none         ; Untyped                                                                  ;
; MODE1_PIPELINE_CLEAR          ; none         ; Untyped                                                                  ;
; ZEROACC1_PIPELINE_CLEAR       ; none         ; Untyped                                                                  ;
; SATURATE1_PIPELINE_CLEAR      ; none         ; Untyped                                                                  ;
; FIRST_ADDER0_CLOCK            ; NONE         ; Untyped                                                                  ;
; FIRST_ADDER1_CLOCK            ; NONE         ; Untyped                                                                  ;
; FIRST_ADDER0_CLEAR            ; NONE         ; Untyped                                                                  ;
; FIRST_ADDER1_CLEAR            ; NONE         ; Untyped                                                                  ;
; DATAA_FORCED_TO_ZERO          ; NO           ; Untyped                                                                  ;
; DATAC_FORCED_TO_ZERO          ; NO           ; Untyped                                                                  ;
; USING_ROUNDING                ; NO           ; Untyped                                                                  ;
; USING_SATURATION              ; NO           ; Untyped                                                                  ;
; USING_MULT_SATURATION         ; NO           ; Untyped                                                                  ;
; USING_LOADABLE_ACCUM          ; NO           ; Untyped                                                                  ;
; LOADABLE_ACCUM_SUPPORTED      ; NO           ; Untyped                                                                  ;
; USING_CHAINOUT                ; NO           ; Untyped                                                                  ;
; CHAININ_WIDTH                 ; 0            ; Untyped                                                                  ;
; CHAINOUT_PIPELINE_CLOCK       ; none         ; Untyped                                                                  ;
; CHAINOUT_PIPELINE_CLEAR       ; none         ; Untyped                                                                  ;
; CBXI_PARAMETER                ; mac_out_ev82 ; Untyped                                                                  ;
+-------------------------------+--------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 1                                                      ;
; Entity Instance                           ; MyData:my_data|Rom:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                    ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 4                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+-------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                    ;
+---------------------------------------+---------------------------+
; Name                                  ; Value                     ;
+---------------------------------------+---------------------------+
; Number of entity instances            ; 2                         ;
; Entity Instance                       ; Mult:mult2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                        ;
;     -- LPM_WIDTHB                     ; 10                        ;
;     -- LPM_WIDTHP                     ; 20                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                        ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
; Entity Instance                       ; Mult:mult1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                        ;
;     -- LPM_WIDTHB                     ; 10                        ;
;     -- LPM_WIDTHP                     ; 20                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                        ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
+---------------------------------------+---------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "Reg:reg_y"      ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; in[9..8] ; Input ; Info     ; Stuck at GND ;
+----------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 44                          ;
; cycloneiii_ff         ; 40                          ;
;     CLR               ; 20                          ;
;     ENA CLR           ; 10                          ;
;     ENA CLR SLD       ; 10                          ;
; cycloneiii_lcell_comb ; 337                         ;
;     arith             ; 141                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 128                         ;
;     normal            ; 196                         ;
;         0 data inputs ; 5                           ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 26                          ;
;         4 data inputs ; 111                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 8.60                        ;
; Average LUT depth     ; 6.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Jan 11 04:55:16 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DataPath -c DataPath
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: Rom File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/Rom.v Line: 40
Warning (12090): Entity "Mux" obtained from "DataPath.sv" instead of from Quartus Prime megafunction library File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 89
Info (12021): Found 10 design units, including 10 entities, in source file datapath.sv
    Info (12023): Found entity 1: DataPath File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 1
    Info (12023): Found entity 2: MyData File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 28
    Info (12023): Found entity 3: Counter File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 36
    Info (12023): Found entity 4: Mult File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 58
    Info (12023): Found entity 5: Reg File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 64
    Info (12023): Found entity 6: RegWithInit1 File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 74
    Info (12023): Found entity 7: Mux File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 89
    Info (12023): Found entity 8: Cmp File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 100
    Info (12023): Found entity 9: Inverter File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 104
    Info (12023): Found entity 10: Adder File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 113
Info (12127): Elaborating entity "DataPath" for the top level hierarchy
Info (12128): Elaborating entity "MyData" for hierarchy "MyData:my_data" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 15
Info (12128): Elaborating entity "Counter" for hierarchy "MyData:my_data|Counter:counter" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 31
Info (12128): Elaborating entity "Rom" for hierarchy "MyData:my_data|Rom:rom" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "MyData:my_data|Rom:rom|altsyncram:altsyncram_component" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/Rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "MyData:my_data|Rom:rom|altsyncram:altsyncram_component" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/Rom.v Line: 82
Info (12133): Instantiated megafunction "MyData:my_data|Rom:rom|altsyncram:altsyncram_component" with the following parameter: File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/Rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DataPath.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g5a1.tdf
    Info (12023): Found entity 1: altsyncram_g5a1 File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/altsyncram_g5a1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_g5a1" for hierarchy "MyData:my_data|Rom:rom|altsyncram:altsyncram_component|altsyncram_g5a1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Mux" for hierarchy "Mux:mux" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 16
Warning (10235): Verilog HDL Always Construct warning at DataPath.sv(94): variable "in_rom" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 94
Warning (10235): Verilog HDL Always Construct warning at DataPath.sv(96): variable "in_x" is read inside the Always Construct but isn't in the Always Construct's Event Control File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 96
Info (12128): Elaborating entity "Mult" for hierarchy "Mult:mult1" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 17
Info (12128): Elaborating entity "Reg" for hierarchy "Reg:reg_x" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 18
Info (12128): Elaborating entity "Inverter" for hierarchy "Inverter:inverter" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 21
Info (12128): Elaborating entity "Cmp" for hierarchy "Cmp:cmp" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 22
Info (12128): Elaborating entity "RegWithInit1" for hierarchy "RegWithInit1:reg_tmp" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 23
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:adder" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 25
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult:mult2|Mult0" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 60
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult:mult1|Mult0" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 60
Info (12130): Elaborated megafunction instantiation "Mult:mult2|lpm_mult:Mult0" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 60
Info (12133): Instantiated megafunction "Mult:mult2|lpm_mult:Mult0" with the following parameter: File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 60
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_igt.tdf
    Info (12023): Found entity 1: mult_igt File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_igt.tdf Line: 29
Info (270001): Converted 2 DSP block slices
    Info (270002): Used 2 DSP blocks before DSP block balancing
        Info (270003): Used 2 DSP block slices in "Simple Multiplier (18-bit)" mode implemented in approximately 2 DSP blocks
    Info (270013): Converted the following 2 DSP block slices to logic elements
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|mac_out2" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_igt.tdf Line: 45
            Info (270004): DSP block output node "Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|mac_out2" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_igt.tdf Line: 45
            Info (270005): DSP block multiplier node "Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_igt.tdf Line: 36
        Info (270006): DSP block slice in "Simple Multiplier (18-bit)" mode with output node "Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|mac_out2" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_igt.tdf Line: 45
            Info (270004): DSP block output node "Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|mac_out2" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_igt.tdf Line: 45
            Info (270005): DSP block multiplier node "Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|mac_mult1" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_igt.tdf Line: 36
    Info (270002): Used 0 DSP blocks after DSP block balancing
Info (12130): Elaborated megafunction instantiation "Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_igt.tdf Line: 36
Info (12133): Instantiated megafunction "Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1" with the following parameter: File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_igt.tdf Line: 36
    Info (12134): Parameter "MULT_REPRESENTATION_A" = "UNSIGNED"
    Info (12134): Parameter "MULT_REPRESENTATION_B" = "UNSIGNED"
    Info (12134): Parameter "MULT_PIPELINE" = "0"
    Info (12134): Parameter "MULT_CLOCK" = "NONE"
    Info (12134): Parameter "MULT_CLEAR" = "NONE"
    Info (12134): Parameter "MULT_INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MULT_INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "dataa_width" = "10"
    Info (12134): Parameter "datab_width" = "10"
    Info (12134): Parameter "output_width" = "20"
    Info (12134): Parameter "dataa_clock" = "NONE"
    Info (12134): Parameter "datab_clock" = "NONE"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "dataa_clear" = "NONE"
    Info (12134): Parameter "datab_clear" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_mult_c2h1.tdf
    Info (12023): Found entity 1: mac_mult_c2h1 File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mac_mult_c2h1.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_4ul.tdf
    Info (12023): Found entity 1: mult_4ul File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_4ul.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_out:mac_out2" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_igt.tdf Line: 45
Info (12133): Instantiated megafunction "Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_out:mac_out2" with the following parameter: File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_igt.tdf Line: 45
    Info (12134): Parameter "OPERATION_MODE" = "OUTPUT_ONLY"
    Info (12134): Parameter "dataa_width" = "20"
    Info (12134): Parameter "datab_width" = "0"
    Info (12134): Parameter "datac_width" = "0"
    Info (12134): Parameter "datad_width" = "0"
    Info (12134): Parameter "output_width" = "20"
    Info (12134): Parameter "signa_clock" = "NONE"
    Info (12134): Parameter "signb_clock" = "NONE"
    Info (12134): Parameter "addnsub0_clock" = "NONE"
    Info (12134): Parameter "addnsub1_clock" = "NONE"
    Info (12134): Parameter "zeroacc_clock" = "NONE"
    Info (12134): Parameter "first_adder0_clock" = "NONE"
    Info (12134): Parameter "first_adder1_clock" = "NONE"
    Info (12134): Parameter "output_clock" = "NONE"
    Info (12134): Parameter "signa_clear" = "NONE"
    Info (12134): Parameter "signb_clear" = "NONE"
    Info (12134): Parameter "addnsub0_clear" = "NONE"
    Info (12134): Parameter "addnsub1_clear" = "NONE"
    Info (12134): Parameter "zeroacc_clear" = "NONE"
    Info (12134): Parameter "first_adder0_clear" = "NONE"
    Info (12134): Parameter "first_adder1_clear" = "NONE"
    Info (12134): Parameter "output_clear" = "NONE"
    Info (12134): Parameter "signa_pipeline_clock" = "NONE"
    Info (12134): Parameter "signb_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clock" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clock" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clock" = "NONE"
    Info (12134): Parameter "signa_pipeline_clear" = "NONE"
    Info (12134): Parameter "signb_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub0_pipeline_clear" = "NONE"
    Info (12134): Parameter "addnsub1_pipeline_clear" = "NONE"
    Info (12134): Parameter "zeroacc_pipeline_clear" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/mac_out_ev82.tdf
    Info (12023): Found entity 1: mac_out_ev82 File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mac_out_ev82.tdf Line: 23
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le8a[11]" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_4ul.tdf Line: 48
        Warning (14320): Synthesized away node "Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le8a[10]" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_4ul.tdf Line: 48
        Warning (14320): Synthesized away node "Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le9a[10]" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_4ul.tdf Line: 49
        Warning (14320): Synthesized away node "Mult:mult2|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le9a[9]" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_4ul.tdf Line: 49
        Warning (14320): Synthesized away node "Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le8a[11]" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_4ul.tdf Line: 48
        Warning (14320): Synthesized away node "Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le8a[10]" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_4ul.tdf Line: 48
        Warning (14320): Synthesized away node "Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le9a[10]" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_4ul.tdf Line: 49
        Warning (14320): Synthesized away node "Mult:mult1|lpm_mult:Mult0|mult_igt:auto_generated|alt_mac_mult:mac_mult1|mac_mult_c2h1:auto_generated|mult_4ul:mult1|le9a[9]" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/db/mult_4ul.tdf Line: 49
Info (13014): Ignored 380 buffer(s)
    Info (13016): Ignored 20 CARRY_SUM buffer(s)
    Info (13019): Ignored 360 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/output_files/DataPath.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reg_x_ld" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 2
    Warning (15610): No output dependent on input pin "reg_y_ld" File: D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/DataPath.sv Line: 2
Info (21057): Implemented 397 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 345 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4824 megabytes
    Info: Processing ended: Mon Jan 11 04:55:38 2021
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Files/University/Term 3/Madar Manteghi/Projects/Project6/Quartus/DataPath/output_files/DataPath.map.smsg.


