--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx_directory\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Digital_watch.twx Digital_watch.ncd -o
Digital_watch.twr Digital_watch.pcf -ucf Term_Project.ucf

Design file:              Digital_watch.ncd
Physical constraint file: Digital_watch.pcf
Device,package,speed:     xc3s200,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_1k
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
BUS_INPUT<0> |    4.283(R)|   -1.064(R)|LCD_E_OBUF        |   0.000|
BUS_INPUT<1> |    4.173(R)|   -0.976(R)|LCD_E_OBUF        |   0.000|
BUS_INPUT<2> |    3.621(R)|   -0.163(R)|LCD_E_OBUF        |   0.000|
BUS_INPUT<3> |    5.252(R)|   -0.397(R)|LCD_E_OBUF        |   0.000|
BUS_INPUT<4> |    5.077(R)|   -1.209(R)|LCD_E_OBUF        |   0.000|
BUS_INPUT<5> |    5.231(R)|   -1.332(R)|LCD_E_OBUF        |   0.000|
BUS_INPUT<6> |    4.889(R)|   -0.073(R)|LCD_E_OBUF        |   0.000|
BUS_INPUT<7> |    4.846(R)|   -0.215(R)|LCD_E_OBUF        |   0.000|
CHAR_INPUT<0>|    1.576(F)|    0.737(F)|LCD_E_OBUF        |   0.000|
CHAR_INPUT<1>|    1.610(F)|    0.821(F)|LCD_E_OBUF        |   0.000|
CHAR_INPUT<2>|    2.021(F)|    0.230(F)|LCD_E_OBUF        |   0.000|
CHAR_INPUT<3>|    2.274(F)|    0.080(F)|LCD_E_OBUF        |   0.000|
CHAR_INPUT<4>|    2.123(F)|    0.212(F)|LCD_E_OBUF        |   0.000|
CHAR_INPUT<5>|    1.640(F)|    0.817(F)|LCD_E_OBUF        |   0.000|
NUM_INPUT<0> |    3.311(F)|    0.264(F)|LCD_E_OBUF        |   0.000|
NUM_INPUT<1> |    3.150(F)|   -0.275(F)|LCD_E_OBUF        |   0.000|
NUM_INPUT<2> |    3.755(F)|   -0.641(F)|LCD_E_OBUF        |   0.000|
NUM_INPUT<3> |    2.633(F)|   -0.022(F)|LCD_E_OBUF        |   0.000|
RESET        |   11.479(R)|   -2.199(R)|LCD_E_OBUF        |   0.000|
-------------+------------+------------+------------------+--------+

Clock CLK_1M to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PIEZO       |   10.731(R)|CLK_1M_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock CLK_1k to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LCD_DATA<0> |    9.546(R)|LCD_E_OBUF        |   0.000|
LCD_DATA<1> |    9.862(R)|LCD_E_OBUF        |   0.000|
LCD_DATA<2> |    9.547(R)|LCD_E_OBUF        |   0.000|
LCD_DATA<3> |    9.197(R)|LCD_E_OBUF        |   0.000|
LCD_DATA<4> |    8.379(R)|LCD_E_OBUF        |   0.000|
LCD_DATA<5> |    8.379(R)|LCD_E_OBUF        |   0.000|
LCD_DATA<6> |    9.205(R)|LCD_E_OBUF        |   0.000|
LCD_DATA<7> |    9.216(R)|LCD_E_OBUF        |   0.000|
LCD_RS      |    9.205(R)|LCD_E_OBUF        |   0.000|
LCD_RW      |    9.216(R)|LCD_E_OBUF        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_1M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_1M         |    9.454|         |         |         |
CLK_1k         |    7.761|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_1k
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_1k         |   11.481|    9.183|         |    3.531|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLK_1k         |LCD_E          |    9.329|
---------------+---------------+---------+


Analysis completed Thu Dec 10 18:47:16 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



