X86_64 WW+RR+WR+WR+mfence+mfence+po+mfence
"MFencedWW Rfe MFencedRR Fre PodWR Fre MFencedWR Fre"
Cycle=Rfe MFencedRR Fre PodWR Fre MFencedWR Fre MFencedWW
Relax=
Safe=Rfe Fre PodWR MFencedWW MFencedWR MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:a=T,3:a=F,3:x=T
Com=Rf Fr Fr Fr
Orig=MFencedWW Rfe MFencedRR Fre PodWR Fre MFencedWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 3:rax; uint64_t 2:rax; uint64_t 1:rbx; uint64_t 1:rax;

}
 P0          | P1            | P2            | P3            ;
 movq $1,(x) | movq (y),%rax | movq $1,(z)   | movq $1,(a)   ;
 mfence      | mfence        | movq (a),%rax | mfence        ;
 movq $1,(y) | movq (z),%rbx |               | movq (x),%rax ;
exists (1:rax=1 /\ 1:rbx=0 /\ 2:rax=0 /\ 3:rax=0)
