Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Jul 21 16:16:36 2021
| Host         : esteban-HP-Pavilion-Gaming-Laptop-15-dk0xxx running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file bloqueultrasonido_control_sets_placed.rpt
| Design       : bloqueultrasonido
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |            Enable Signal           |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  ultrasonido0/divisorfrecgen0/CLKOUT1     |                                    |                                                   |                1 |              2 |         2.00 |
|  ultrasonido0/divisorfrec0/CLK            |                                    |                                                   |                2 |              2 |         1.00 |
|  maquinadeestados0/divisorfrecme0/CLKOUT2 |                                    |                                                   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                            |                                    |                                                   |                5 |              8 |         1.60 |
|  ultrasonido0/divisorfrec0/CLK            | echo_IBUF                          | maquinadeestados0/meultrasonido0/reset            |                2 |              8 |         4.00 |
|  ultrasonido0/divisorfrecd0/CLKOUTD       | ultrasonido0/divisor0/DONE_i_1_n_0 | maquinadeestados0/meultrasonido0/reset            |                2 |              8 |         4.00 |
|  ultrasonido0/divisorfrecd0/CLKOUTD       | ultrasonido0/contador0/calculate   | maquinadeestados0/meultrasonido0/reset            |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                            |                                    | ultrasonido0/divisorfrecgen0/CLKOUT1_1            |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG                            |                                    | ultrasonido0/divisorfrecd0/count_1462[10]_i_1_n_0 |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG                            |                                    | ultrasonido0/divisorfrec0/CLKOUT                  |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                            |                                    | maquinadeestados0/divisorfrecme0/CLKOUT2_1        |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                            |                                    | frec/clear                                        |                6 |             23 |         3.83 |
+-------------------------------------------+------------------------------------+---------------------------------------------------+------------------+----------------+--------------+


