

================================================================
== Vitis HLS Report for 'LSTM_Top'
================================================================
* Date:           Wed May 15 15:49:48 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.708 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1371684|  1371684|  13.717 ms|  13.717 ms|  1371685|  1371685|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                              |                                   |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_LSTM_Top_Pipeline_VITIS_LOOP_10_1_fu_125  |LSTM_Top_Pipeline_VITIS_LOOP_10_1  |      102|      102|   1.020 us|   1.020 us|      102|      102|       no|
        |grp_infer_fu_144                              |infer                              |  1371577|  1371577|  13.716 ms|  13.716 ms|  1371577|  1371577|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |      158|    25|    5244|    7736|    0|
|Memory           |        1|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      92|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      159|    25|    5252|    7830|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       55|     2|       2|       6|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |grp_LSTM_Top_Pipeline_VITIS_LOOP_10_1_fu_125  |LSTM_Top_Pipeline_VITIS_LOOP_10_1  |        0|   0|     9|    68|    0|
    |grp_infer_fu_144                              |infer                              |      158|  25|  5235|  7668|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                         |                                   |      158|  25|  5244|  7736|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_in_U  |buf_in_RAM_AUTO_1R1W  |        1|  0|   0|    0|   100|   32|     1|         3200|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |        1|  0|   0|    0|   100|   32|     1|         3200|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state6  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  37|          7|    1|          7|
    |buf_in_address0           |  14|          3|    7|         21|
    |buf_in_ce0                |  14|          3|    1|          3|
    |buf_in_we0                |   9|          2|    1|          2|
    |in_r_TREADY_int_regslice  |   9|          2|    1|          2|
    |out_r_TDATA_blk_n         |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  92|         19|   12|         37|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  6|   0|    6|          0|
    |grp_LSTM_Top_Pipeline_VITIS_LOOP_10_1_fu_125_ap_start_reg  |  1|   0|    1|          0|
    |grp_infer_fu_144_ap_start_reg                              |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      |  8|   0|    8|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+--------------+-----+-----+--------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|        LSTM_Top|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|        LSTM_Top|  return value|
|in_r_TDATA    |   in|   32|          axis|   in_r_V_data_V|       pointer|
|in_r_TVALID   |   in|    1|          axis|   in_r_V_dest_V|       pointer|
|in_r_TREADY   |  out|    1|          axis|   in_r_V_dest_V|       pointer|
|in_r_TDEST    |   in|    1|          axis|   in_r_V_dest_V|       pointer|
|in_r_TKEEP    |   in|    4|          axis|   in_r_V_keep_V|       pointer|
|in_r_TSTRB    |   in|    4|          axis|   in_r_V_strb_V|       pointer|
|in_r_TUSER    |   in|    1|          axis|   in_r_V_user_V|       pointer|
|in_r_TLAST    |   in|    1|          axis|   in_r_V_last_V|       pointer|
|in_r_TID      |   in|    1|          axis|     in_r_V_id_V|       pointer|
|out_r_TDATA   |  out|   32|          axis|  out_r_V_data_V|       pointer|
|out_r_TVALID  |  out|    1|          axis|  out_r_V_dest_V|       pointer|
|out_r_TREADY  |   in|    1|          axis|  out_r_V_dest_V|       pointer|
|out_r_TDEST   |  out|    1|          axis|  out_r_V_dest_V|       pointer|
|out_r_TKEEP   |  out|    4|          axis|  out_r_V_keep_V|       pointer|
|out_r_TSTRB   |  out|    4|          axis|  out_r_V_strb_V|       pointer|
|out_r_TUSER   |  out|    1|          axis|  out_r_V_user_V|       pointer|
|out_r_TLAST   |  out|    1|          axis|  out_r_V_last_V|       pointer|
|out_r_TID     |  out|    1|          axis|    out_r_V_id_V|       pointer|
+--------------+-----+-----+--------------+----------------+--------------+

