// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/15/2021 17:55:08"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MyComputer (
	Clock,
	LEDR,
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	Clock;
output 	[9:0] LEDR;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Clock~input_o ;
wire \Clock~inputCLKENA0_outclk ;
wire \cpu|GPO[0]~_wirecell_combout ;
wire \db|Add0~57_sumout ;
wire \db|Add0~22 ;
wire \db|Add0~17_sumout ;
wire \db|Add0~18 ;
wire \db|Add0~13_sumout ;
wire \db|Add0~14 ;
wire \db|Add0~81_sumout ;
wire \db|Add0~82 ;
wire \db|Add0~77_sumout ;
wire \db|Add0~78 ;
wire \db|Add0~73_sumout ;
wire \db|Add0~74 ;
wire \db|Add0~69_sumout ;
wire \db|Add0~70 ;
wire \db|Add0~65_sumout ;
wire \db|Equal0~3_combout ;
wire \db|Equal0~2_combout ;
wire \SW[9]~input_o ;
wire \db|Equal0~0_combout ;
wire \db|cnt~0_combout ;
wire \db|Add0~58 ;
wire \db|Add0~53_sumout ;
wire \db|Add0~54 ;
wire \db|Add0~49_sumout ;
wire \db|Add0~50 ;
wire \db|Add0~45_sumout ;
wire \db|Add0~46 ;
wire \db|Add0~41_sumout ;
wire \db|Add0~42 ;
wire \db|Add0~37_sumout ;
wire \db|Add0~38 ;
wire \db|Add0~9_sumout ;
wire \db|Add0~10 ;
wire \db|Add0~61_sumout ;
wire \db|Add0~62 ;
wire \db|Add0~5_sumout ;
wire \db|Add0~6 ;
wire \db|Add0~1_sumout ;
wire \db|Add0~2 ;
wire \db|Add0~33_sumout ;
wire \db|Add0~34 ;
wire \db|Add0~29_sumout ;
wire \db|Add0~30 ;
wire \db|Add0~25_sumout ;
wire \db|Add0~26 ;
wire \db|Add0~21_sumout ;
wire \db|Equal0~1_combout ;
wire \db|y~0_combout ;
wire \db|y~q ;
wire \cpu|Add0~81_sumout ;
wire \cpu|cnt[0]~0_combout ;
wire \cpu|Add0~82 ;
wire \cpu|Add0~85_sumout ;
wire \cpu|Equal0~0_combout ;
wire \cpu|Equal0~2_combout ;
wire \cpu|Equal0~4_combout ;
wire \cpu|cnt[17]~DUPLICATE_q ;
wire \cpu|Equal0~1_combout ;
wire \cpu|Equal0~5_combout ;
wire \cpu|Add0~86 ;
wire \cpu|Add0~89_sumout ;
wire \cpu|Add0~90 ;
wire \cpu|Add0~93_sumout ;
wire \cpu|Add0~94 ;
wire \cpu|Add0~21_sumout ;
wire \cpu|Add0~22 ;
wire \cpu|Add0~25_sumout ;
wire \cpu|Add0~26 ;
wire \cpu|Add0~29_sumout ;
wire \cpu|Add0~30 ;
wire \cpu|Add0~1_sumout ;
wire \cpu|Add0~2 ;
wire \cpu|Add0~5_sumout ;
wire \cpu|Add0~6 ;
wire \cpu|Add0~33_sumout ;
wire \cpu|Add0~34 ;
wire \cpu|Add0~37_sumout ;
wire \cpu|Add0~38 ;
wire \cpu|Add0~41_sumout ;
wire \cpu|Add0~42 ;
wire \cpu|Add0~45_sumout ;
wire \cpu|Add0~46 ;
wire \cpu|Add0~49_sumout ;
wire \cpu|Add0~50 ;
wire \cpu|Add0~53_sumout ;
wire \cpu|Add0~54 ;
wire \cpu|Add0~61_sumout ;
wire \cpu|Add0~62 ;
wire \cpu|Add0~17_sumout ;
wire \cpu|Add0~18 ;
wire \cpu|Add0~13_sumout ;
wire \cpu|Add0~14 ;
wire \cpu|Add0~9_sumout ;
wire \cpu|Add0~10 ;
wire \cpu|Add0~77_sumout ;
wire \cpu|Add0~78 ;
wire \cpu|Add0~73_sumout ;
wire \cpu|Add0~74 ;
wire \cpu|Add0~69_sumout ;
wire \cpu|Add0~70 ;
wire \cpu|Add0~65_sumout ;
wire \cpu|Add0~66 ;
wire \cpu|Add0~57_sumout ;
wire \cpu|Equal0~3_combout ;
wire \cpu|GPO[0]~0_combout ;
wire \cpu|GPO[0]~1_combout ;
wire \cpu|Add2~0_combout ;
wire \cpu|GPO[1]~DUPLICATE_q ;
wire \cpu|Add2~1_combout ;
wire \cpu|Add2~2_combout ;
wire \cpu|GPO[3]~DUPLICATE_q ;
wire \cpu|Add2~3_combout ;
wire \cpu|GPO[4]~DUPLICATE_q ;
wire \cpu|Add2~4_combout ;
wire \cpu|Add3~1_sumout ;
wire \cpu|Add3~2 ;
wire \cpu|Add3~5_sumout ;
wire \cpu|IP[1]~DUPLICATE_q ;
wire \cpu|Add3~6 ;
wire \cpu|Add3~9_sumout ;
wire \cpu|Add3~10 ;
wire \cpu|Add3~13_sumout ;
wire \cpu|IP[3]~DUPLICATE_q ;
wire \dh|disp0|WideOr6~0_combout ;
wire \cpu|IP[2]~DUPLICATE_q ;
wire \dh|disp0|WideOr5~0_combout ;
wire \dh|disp0|WideOr4~0_combout ;
wire \dh|disp0|WideOr3~0_combout ;
wire \dh|disp0|WideOr2~0_combout ;
wire \dh|disp0|WideOr1~0_combout ;
wire \dh|disp0|WideOr0~0_combout ;
wire \cpu|Add3~14 ;
wire \cpu|Add3~17_sumout ;
wire \cpu|Add3~18 ;
wire \cpu|Add3~21_sumout ;
wire \cpu|Add3~22 ;
wire \cpu|Add3~25_sumout ;
wire \cpu|Add3~26 ;
wire \cpu|Add3~29_sumout ;
wire \dh|disp1|WideOr6~0_combout ;
wire \dh|disp1|WideOr5~0_combout ;
wire \dh|disp1|WideOr4~0_combout ;
wire \dh|disp1|WideOr3~0_combout ;
wire \dh|disp1|WideOr2~0_combout ;
wire \dh|disp1|WideOr1~0_combout ;
wire \dh|disp1|WideOr0~0_combout ;
wire [5:0] \cpu|GPO ;
wire [20:0] \db|cnt ;
wire [7:0] \cpu|IP ;
wire [23:0] \cpu|cnt ;
wire [0:0] \db|sync|y ;
wire [0:0] \db|sync|buff ;


// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\cpu|GPO [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \LEDR[1]~output (
	.i(\cpu|GPO[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(\cpu|GPO [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \LEDR[3]~output (
	.i(\cpu|GPO[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \LEDR[4]~output (
	.i(\cpu|GPO[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \LEDR[5]~output (
	.i(\cpu|GPO [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N36
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \HEX0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \HEX0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N36
cyclonev_io_obuf \HEX0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\dh|disp0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \HEX4[1]~output (
	.i(\dh|disp0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \HEX4[2]~output (
	.i(\dh|disp0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \HEX4[3]~output (
	.i(\dh|disp0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \HEX4[4]~output (
	.i(\dh|disp0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \HEX4[5]~output (
	.i(\dh|disp0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\dh|disp0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX5[0]~output (
	.i(\dh|disp1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \HEX5[1]~output (
	.i(\dh|disp1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX5[2]~output (
	.i(\dh|disp1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \HEX5[3]~output (
	.i(\dh|disp1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX5[4]~output (
	.i(\dh|disp1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \HEX5[5]~output (
	.i(\dh|disp1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\dh|disp1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \Clock~inputCLKENA0 (
	.inclk(\Clock~input_o ),
	.ena(vcc),
	.outclk(\Clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Clock~inputCLKENA0 .clock_type = "global clock";
defparam \Clock~inputCLKENA0 .disable_mode = "low";
defparam \Clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \Clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \Clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N27
cyclonev_lcell_comb \cpu|GPO[0]~_wirecell (
// Equation(s):
// \cpu|GPO[0]~_wirecell_combout  = !\cpu|GPO [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|GPO [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|GPO[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|GPO[0]~_wirecell .extended_lut = "off";
defparam \cpu|GPO[0]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \cpu|GPO[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N30
cyclonev_lcell_comb \db|Add0~57 (
// Equation(s):
// \db|Add0~57_sumout  = SUM(( \db|cnt [0] ) + ( VCC ) + ( !VCC ))
// \db|Add0~58  = CARRY(( \db|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~57_sumout ),
	.cout(\db|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~57 .extended_lut = "off";
defparam \db|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \db|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N9
cyclonev_lcell_comb \db|Add0~21 (
// Equation(s):
// \db|Add0~21_sumout  = SUM(( \db|cnt [13] ) + ( GND ) + ( \db|Add0~26  ))
// \db|Add0~22  = CARRY(( \db|cnt [13] ) + ( GND ) + ( \db|Add0~26  ))

	.dataa(!\db|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~21_sumout ),
	.cout(\db|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~21 .extended_lut = "off";
defparam \db|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N12
cyclonev_lcell_comb \db|Add0~17 (
// Equation(s):
// \db|Add0~17_sumout  = SUM(( \db|cnt [14] ) + ( GND ) + ( \db|Add0~22  ))
// \db|Add0~18  = CARRY(( \db|cnt [14] ) + ( GND ) + ( \db|Add0~22  ))

	.dataa(gnd),
	.datab(!\db|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~17_sumout ),
	.cout(\db|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~17 .extended_lut = "off";
defparam \db|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N14
dffeas \db|cnt[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[14] .is_wysiwyg = "true";
defparam \db|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N15
cyclonev_lcell_comb \db|Add0~13 (
// Equation(s):
// \db|Add0~13_sumout  = SUM(( \db|cnt [15] ) + ( GND ) + ( \db|Add0~18  ))
// \db|Add0~14  = CARRY(( \db|cnt [15] ) + ( GND ) + ( \db|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~13_sumout ),
	.cout(\db|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~13 .extended_lut = "off";
defparam \db|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N17
dffeas \db|cnt[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[15] .is_wysiwyg = "true";
defparam \db|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N18
cyclonev_lcell_comb \db|Add0~81 (
// Equation(s):
// \db|Add0~81_sumout  = SUM(( \db|cnt [16] ) + ( GND ) + ( \db|Add0~14  ))
// \db|Add0~82  = CARRY(( \db|cnt [16] ) + ( GND ) + ( \db|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~81_sumout ),
	.cout(\db|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~81 .extended_lut = "off";
defparam \db|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N20
dffeas \db|cnt[16] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[16] .is_wysiwyg = "true";
defparam \db|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N21
cyclonev_lcell_comb \db|Add0~77 (
// Equation(s):
// \db|Add0~77_sumout  = SUM(( \db|cnt [17] ) + ( GND ) + ( \db|Add0~82  ))
// \db|Add0~78  = CARRY(( \db|cnt [17] ) + ( GND ) + ( \db|Add0~82  ))

	.dataa(!\db|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~77_sumout ),
	.cout(\db|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~77 .extended_lut = "off";
defparam \db|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N23
dffeas \db|cnt[17] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[17] .is_wysiwyg = "true";
defparam \db|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N24
cyclonev_lcell_comb \db|Add0~73 (
// Equation(s):
// \db|Add0~73_sumout  = SUM(( \db|cnt [18] ) + ( GND ) + ( \db|Add0~78  ))
// \db|Add0~74  = CARRY(( \db|cnt [18] ) + ( GND ) + ( \db|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~73_sumout ),
	.cout(\db|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~73 .extended_lut = "off";
defparam \db|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N26
dffeas \db|cnt[18] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[18] .is_wysiwyg = "true";
defparam \db|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N27
cyclonev_lcell_comb \db|Add0~69 (
// Equation(s):
// \db|Add0~69_sumout  = SUM(( \db|cnt [19] ) + ( GND ) + ( \db|Add0~74  ))
// \db|Add0~70  = CARRY(( \db|cnt [19] ) + ( GND ) + ( \db|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~69_sumout ),
	.cout(\db|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~69 .extended_lut = "off";
defparam \db|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N28
dffeas \db|cnt[19] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[19] .is_wysiwyg = "true";
defparam \db|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N30
cyclonev_lcell_comb \db|Add0~65 (
// Equation(s):
// \db|Add0~65_sumout  = SUM(( \db|cnt [20] ) + ( GND ) + ( \db|Add0~70  ))

	.dataa(gnd),
	.datab(!\db|cnt [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Add0~65 .extended_lut = "off";
defparam \db|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N32
dffeas \db|cnt[20] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[20] .is_wysiwyg = "true";
defparam \db|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N42
cyclonev_lcell_comb \db|Equal0~3 (
// Equation(s):
// \db|Equal0~3_combout  = ( \db|cnt [17] & ( !\db|cnt [7] & ( (\db|cnt [18] & (!\db|cnt [19] & (!\db|cnt [16] & \db|cnt [20]))) ) ) )

	.dataa(!\db|cnt [18]),
	.datab(!\db|cnt [19]),
	.datac(!\db|cnt [16]),
	.datad(!\db|cnt [20]),
	.datae(!\db|cnt [17]),
	.dataf(!\db|cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~3 .extended_lut = "off";
defparam \db|Equal0~3 .lut_mask = 64'h0000004000000000;
defparam \db|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N6
cyclonev_lcell_comb \db|Equal0~2 (
// Equation(s):
// \db|Equal0~2_combout  = ( !\db|cnt [5] & ( \db|cnt [1] & ( (\db|cnt [0] & (\db|cnt [3] & (\db|cnt [2] & \db|cnt [4]))) ) ) )

	.dataa(!\db|cnt [0]),
	.datab(!\db|cnt [3]),
	.datac(!\db|cnt [2]),
	.datad(!\db|cnt [4]),
	.datae(!\db|cnt [5]),
	.dataf(!\db|cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~2 .extended_lut = "off";
defparam \db|Equal0~2 .lut_mask = 64'h0000000000010000;
defparam \db|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y2_N23
dffeas \db|sync|buff[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|sync|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|sync|buff[0] .is_wysiwyg = "true";
defparam \db|sync|buff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N14
dffeas \db|sync|y[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\db|sync|buff [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|sync|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|sync|y[0] .is_wysiwyg = "true";
defparam \db|sync|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N3
cyclonev_lcell_comb \db|Equal0~0 (
// Equation(s):
// \db|Equal0~0_combout  = ( \db|cnt [9] & ( (\db|cnt [8] & \db|cnt [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [8]),
	.datad(!\db|cnt [6]),
	.datae(gnd),
	.dataf(!\db|cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~0 .extended_lut = "off";
defparam \db|Equal0~0 .lut_mask = 64'h00000000000F000F;
defparam \db|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N12
cyclonev_lcell_comb \db|cnt~0 (
// Equation(s):
// \db|cnt~0_combout  = ( \db|sync|y [0] & ( \db|Equal0~0_combout  & ( ((\db|Equal0~3_combout  & (\db|Equal0~1_combout  & \db|Equal0~2_combout ))) # (\db|y~q ) ) ) ) # ( !\db|sync|y [0] & ( \db|Equal0~0_combout  & ( (!\db|y~q ) # ((\db|Equal0~3_combout  & 
// (\db|Equal0~1_combout  & \db|Equal0~2_combout ))) ) ) ) # ( \db|sync|y [0] & ( !\db|Equal0~0_combout  & ( \db|y~q  ) ) ) # ( !\db|sync|y [0] & ( !\db|Equal0~0_combout  & ( !\db|y~q  ) ) )

	.dataa(!\db|y~q ),
	.datab(!\db|Equal0~3_combout ),
	.datac(!\db|Equal0~1_combout ),
	.datad(!\db|Equal0~2_combout ),
	.datae(!\db|sync|y [0]),
	.dataf(!\db|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|cnt~0 .extended_lut = "off";
defparam \db|cnt~0 .lut_mask = 64'hAAAA5555AAAB5557;
defparam \db|cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N31
dffeas \db|cnt[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[0] .is_wysiwyg = "true";
defparam \db|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N33
cyclonev_lcell_comb \db|Add0~53 (
// Equation(s):
// \db|Add0~53_sumout  = SUM(( \db|cnt [1] ) + ( GND ) + ( \db|Add0~58  ))
// \db|Add0~54  = CARRY(( \db|cnt [1] ) + ( GND ) + ( \db|Add0~58  ))

	.dataa(!\db|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~53_sumout ),
	.cout(\db|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~53 .extended_lut = "off";
defparam \db|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N35
dffeas \db|cnt[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[1] .is_wysiwyg = "true";
defparam \db|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N36
cyclonev_lcell_comb \db|Add0~49 (
// Equation(s):
// \db|Add0~49_sumout  = SUM(( \db|cnt [2] ) + ( GND ) + ( \db|Add0~54  ))
// \db|Add0~50  = CARRY(( \db|cnt [2] ) + ( GND ) + ( \db|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~49_sumout ),
	.cout(\db|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~49 .extended_lut = "off";
defparam \db|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N38
dffeas \db|cnt[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[2] .is_wysiwyg = "true";
defparam \db|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N39
cyclonev_lcell_comb \db|Add0~45 (
// Equation(s):
// \db|Add0~45_sumout  = SUM(( \db|cnt [3] ) + ( GND ) + ( \db|Add0~50  ))
// \db|Add0~46  = CARRY(( \db|cnt [3] ) + ( GND ) + ( \db|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~45_sumout ),
	.cout(\db|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~45 .extended_lut = "off";
defparam \db|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N41
dffeas \db|cnt[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[3] .is_wysiwyg = "true";
defparam \db|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N42
cyclonev_lcell_comb \db|Add0~41 (
// Equation(s):
// \db|Add0~41_sumout  = SUM(( \db|cnt [4] ) + ( GND ) + ( \db|Add0~46  ))
// \db|Add0~42  = CARRY(( \db|cnt [4] ) + ( GND ) + ( \db|Add0~46  ))

	.dataa(gnd),
	.datab(!\db|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~41_sumout ),
	.cout(\db|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~41 .extended_lut = "off";
defparam \db|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N43
dffeas \db|cnt[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[4] .is_wysiwyg = "true";
defparam \db|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N45
cyclonev_lcell_comb \db|Add0~37 (
// Equation(s):
// \db|Add0~37_sumout  = SUM(( \db|cnt [5] ) + ( GND ) + ( \db|Add0~42  ))
// \db|Add0~38  = CARRY(( \db|cnt [5] ) + ( GND ) + ( \db|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~37_sumout ),
	.cout(\db|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~37 .extended_lut = "off";
defparam \db|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N47
dffeas \db|cnt[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[5] .is_wysiwyg = "true";
defparam \db|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N48
cyclonev_lcell_comb \db|Add0~9 (
// Equation(s):
// \db|Add0~9_sumout  = SUM(( \db|cnt [6] ) + ( GND ) + ( \db|Add0~38  ))
// \db|Add0~10  = CARRY(( \db|cnt [6] ) + ( GND ) + ( \db|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~9_sumout ),
	.cout(\db|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~9 .extended_lut = "off";
defparam \db|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N50
dffeas \db|cnt[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[6] .is_wysiwyg = "true";
defparam \db|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N51
cyclonev_lcell_comb \db|Add0~61 (
// Equation(s):
// \db|Add0~61_sumout  = SUM(( \db|cnt [7] ) + ( GND ) + ( \db|Add0~10  ))
// \db|Add0~62  = CARRY(( \db|cnt [7] ) + ( GND ) + ( \db|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~61_sumout ),
	.cout(\db|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~61 .extended_lut = "off";
defparam \db|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N52
dffeas \db|cnt[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[7] .is_wysiwyg = "true";
defparam \db|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N54
cyclonev_lcell_comb \db|Add0~5 (
// Equation(s):
// \db|Add0~5_sumout  = SUM(( \db|cnt [8] ) + ( GND ) + ( \db|Add0~62  ))
// \db|Add0~6  = CARRY(( \db|cnt [8] ) + ( GND ) + ( \db|Add0~62  ))

	.dataa(gnd),
	.datab(!\db|cnt [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~5_sumout ),
	.cout(\db|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~5 .extended_lut = "off";
defparam \db|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N55
dffeas \db|cnt[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[8] .is_wysiwyg = "true";
defparam \db|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N57
cyclonev_lcell_comb \db|Add0~1 (
// Equation(s):
// \db|Add0~1_sumout  = SUM(( \db|cnt [9] ) + ( GND ) + ( \db|Add0~6  ))
// \db|Add0~2  = CARRY(( \db|cnt [9] ) + ( GND ) + ( \db|Add0~6  ))

	.dataa(!\db|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~1_sumout ),
	.cout(\db|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~1 .extended_lut = "off";
defparam \db|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N58
dffeas \db|cnt[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[9] .is_wysiwyg = "true";
defparam \db|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N0
cyclonev_lcell_comb \db|Add0~33 (
// Equation(s):
// \db|Add0~33_sumout  = SUM(( \db|cnt [10] ) + ( GND ) + ( \db|Add0~2  ))
// \db|Add0~34  = CARRY(( \db|cnt [10] ) + ( GND ) + ( \db|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~33_sumout ),
	.cout(\db|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~33 .extended_lut = "off";
defparam \db|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N2
dffeas \db|cnt[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[10] .is_wysiwyg = "true";
defparam \db|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N3
cyclonev_lcell_comb \db|Add0~29 (
// Equation(s):
// \db|Add0~29_sumout  = SUM(( \db|cnt [11] ) + ( GND ) + ( \db|Add0~34  ))
// \db|Add0~30  = CARRY(( \db|cnt [11] ) + ( GND ) + ( \db|Add0~34  ))

	.dataa(!\db|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~29_sumout ),
	.cout(\db|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~29 .extended_lut = "off";
defparam \db|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N5
dffeas \db|cnt[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[11] .is_wysiwyg = "true";
defparam \db|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N6
cyclonev_lcell_comb \db|Add0~25 (
// Equation(s):
// \db|Add0~25_sumout  = SUM(( \db|cnt [12] ) + ( GND ) + ( \db|Add0~30  ))
// \db|Add0~26  = CARRY(( \db|cnt [12] ) + ( GND ) + ( \db|Add0~30  ))

	.dataa(gnd),
	.datab(!\db|cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~25_sumout ),
	.cout(\db|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~25 .extended_lut = "off";
defparam \db|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N8
dffeas \db|cnt[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[12] .is_wysiwyg = "true";
defparam \db|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y1_N10
dffeas \db|cnt[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[13] .is_wysiwyg = "true";
defparam \db|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N36
cyclonev_lcell_comb \db|Equal0~1 (
// Equation(s):
// \db|Equal0~1_combout  = ( !\db|cnt [10] & ( \db|cnt [15] & ( (\db|cnt [13] & (!\db|cnt [12] & (!\db|cnt [11] & \db|cnt [14]))) ) ) )

	.dataa(!\db|cnt [13]),
	.datab(!\db|cnt [12]),
	.datac(!\db|cnt [11]),
	.datad(!\db|cnt [14]),
	.datae(!\db|cnt [10]),
	.dataf(!\db|cnt [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~1 .extended_lut = "off";
defparam \db|Equal0~1 .lut_mask = 64'h0000000000400000;
defparam \db|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N0
cyclonev_lcell_comb \db|y~0 (
// Equation(s):
// \db|y~0_combout  = ( \db|Equal0~2_combout  & ( !\db|y~q  $ (((!\db|Equal0~1_combout ) # ((!\db|Equal0~3_combout ) # (!\db|Equal0~0_combout )))) ) ) # ( !\db|Equal0~2_combout  & ( \db|y~q  ) )

	.dataa(!\db|Equal0~1_combout ),
	.datab(!\db|Equal0~3_combout ),
	.datac(!\db|Equal0~0_combout ),
	.datad(!\db|y~q ),
	.datae(gnd),
	.dataf(!\db|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|y~0 .extended_lut = "off";
defparam \db|y~0 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \db|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N2
dffeas \db|y (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db|y .is_wysiwyg = "true";
defparam \db|y .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N30
cyclonev_lcell_comb \cpu|Add0~81 (
// Equation(s):
// \cpu|Add0~81_sumout  = SUM(( !\cpu|cnt [0] ) + ( VCC ) + ( !VCC ))
// \cpu|Add0~82  = CARRY(( !\cpu|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cpu|cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~81_sumout ),
	.cout(\cpu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~81 .extended_lut = "off";
defparam \cpu|Add0~81 .lut_mask = 64'h000000000000CCCC;
defparam \cpu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N15
cyclonev_lcell_comb \cpu|cnt[0]~0 (
// Equation(s):
// \cpu|cnt[0]~0_combout  = ( !\cpu|Add0~81_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnt[0]~0 .extended_lut = "off";
defparam \cpu|cnt[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|cnt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N17
dffeas \cpu|cnt[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[0] .is_wysiwyg = "true";
defparam \cpu|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N33
cyclonev_lcell_comb \cpu|Add0~85 (
// Equation(s):
// \cpu|Add0~85_sumout  = SUM(( \cpu|cnt [1] ) + ( GND ) + ( \cpu|Add0~82  ))
// \cpu|Add0~86  = CARRY(( \cpu|cnt [1] ) + ( GND ) + ( \cpu|Add0~82  ))

	.dataa(!\cpu|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~85_sumout ),
	.cout(\cpu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~85 .extended_lut = "off";
defparam \cpu|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N33
cyclonev_lcell_comb \cpu|Equal0~0 (
// Equation(s):
// \cpu|Equal0~0_combout  = ( !\cpu|cnt [7] & ( !\cpu|cnt [8] ) )

	.dataa(!\cpu|cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~0 .extended_lut = "off";
defparam \cpu|Equal0~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N42
cyclonev_lcell_comb \cpu|Equal0~2 (
// Equation(s):
// \cpu|Equal0~2_combout  = ( !\cpu|cnt [9] & ( !\cpu|cnt [14] & ( (!\cpu|cnt [12] & (!\cpu|cnt [13] & (!\cpu|cnt [10] & !\cpu|cnt [11]))) ) ) )

	.dataa(!\cpu|cnt [12]),
	.datab(!\cpu|cnt [13]),
	.datac(!\cpu|cnt [10]),
	.datad(!\cpu|cnt [11]),
	.datae(!\cpu|cnt [9]),
	.dataf(!\cpu|cnt [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~2 .extended_lut = "off";
defparam \cpu|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N21
cyclonev_lcell_comb \cpu|Equal0~4 (
// Equation(s):
// \cpu|Equal0~4_combout  = ( !\cpu|cnt [0] & ( (\cpu|cnt [1] & (\cpu|cnt [3] & \cpu|cnt [2])) ) )

	.dataa(!\cpu|cnt [1]),
	.datab(!\cpu|cnt [3]),
	.datac(gnd),
	.datad(!\cpu|cnt [2]),
	.datae(gnd),
	.dataf(!\cpu|cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~4 .extended_lut = "off";
defparam \cpu|Equal0~4 .lut_mask = 64'h0011001100000000;
defparam \cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N22
dffeas \cpu|cnt[17]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[17]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N6
cyclonev_lcell_comb \cpu|Equal0~1 (
// Equation(s):
// \cpu|Equal0~1_combout  = ( !\cpu|cnt [5] & ( !\cpu|cnt [6] & ( (!\cpu|cnt [18] & (!\cpu|cnt [4] & (!\cpu|cnt[17]~DUPLICATE_q  & !\cpu|cnt [16]))) ) ) )

	.dataa(!\cpu|cnt [18]),
	.datab(!\cpu|cnt [4]),
	.datac(!\cpu|cnt[17]~DUPLICATE_q ),
	.datad(!\cpu|cnt [16]),
	.datae(!\cpu|cnt [5]),
	.dataf(!\cpu|cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~1 .extended_lut = "off";
defparam \cpu|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N12
cyclonev_lcell_comb \cpu|Equal0~5 (
// Equation(s):
// \cpu|Equal0~5_combout  = ( \cpu|Equal0~1_combout  & ( (\cpu|Equal0~3_combout  & (\cpu|Equal0~0_combout  & (\cpu|Equal0~2_combout  & \cpu|Equal0~4_combout ))) ) )

	.dataa(!\cpu|Equal0~3_combout ),
	.datab(!\cpu|Equal0~0_combout ),
	.datac(!\cpu|Equal0~2_combout ),
	.datad(!\cpu|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~5 .extended_lut = "off";
defparam \cpu|Equal0~5 .lut_mask = 64'h0000000000010001;
defparam \cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N35
dffeas \cpu|cnt[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[1] .is_wysiwyg = "true";
defparam \cpu|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N36
cyclonev_lcell_comb \cpu|Add0~89 (
// Equation(s):
// \cpu|Add0~89_sumout  = SUM(( \cpu|cnt [2] ) + ( GND ) + ( \cpu|Add0~86  ))
// \cpu|Add0~90  = CARRY(( \cpu|cnt [2] ) + ( GND ) + ( \cpu|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~89_sumout ),
	.cout(\cpu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~89 .extended_lut = "off";
defparam \cpu|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N38
dffeas \cpu|cnt[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[2] .is_wysiwyg = "true";
defparam \cpu|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N39
cyclonev_lcell_comb \cpu|Add0~93 (
// Equation(s):
// \cpu|Add0~93_sumout  = SUM(( \cpu|cnt [3] ) + ( GND ) + ( \cpu|Add0~90  ))
// \cpu|Add0~94  = CARRY(( \cpu|cnt [3] ) + ( GND ) + ( \cpu|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~93_sumout ),
	.cout(\cpu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~93 .extended_lut = "off";
defparam \cpu|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N41
dffeas \cpu|cnt[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[3] .is_wysiwyg = "true";
defparam \cpu|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N42
cyclonev_lcell_comb \cpu|Add0~21 (
// Equation(s):
// \cpu|Add0~21_sumout  = SUM(( \cpu|cnt [4] ) + ( GND ) + ( \cpu|Add0~94  ))
// \cpu|Add0~22  = CARRY(( \cpu|cnt [4] ) + ( GND ) + ( \cpu|Add0~94  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~21_sumout ),
	.cout(\cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~21 .extended_lut = "off";
defparam \cpu|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N44
dffeas \cpu|cnt[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[4] .is_wysiwyg = "true";
defparam \cpu|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N45
cyclonev_lcell_comb \cpu|Add0~25 (
// Equation(s):
// \cpu|Add0~25_sumout  = SUM(( \cpu|cnt [5] ) + ( GND ) + ( \cpu|Add0~22  ))
// \cpu|Add0~26  = CARRY(( \cpu|cnt [5] ) + ( GND ) + ( \cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~25_sumout ),
	.cout(\cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~25 .extended_lut = "off";
defparam \cpu|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N46
dffeas \cpu|cnt[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[5] .is_wysiwyg = "true";
defparam \cpu|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N48
cyclonev_lcell_comb \cpu|Add0~29 (
// Equation(s):
// \cpu|Add0~29_sumout  = SUM(( \cpu|cnt [6] ) + ( GND ) + ( \cpu|Add0~26  ))
// \cpu|Add0~30  = CARRY(( \cpu|cnt [6] ) + ( GND ) + ( \cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~29_sumout ),
	.cout(\cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~29 .extended_lut = "off";
defparam \cpu|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N50
dffeas \cpu|cnt[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[6] .is_wysiwyg = "true";
defparam \cpu|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N51
cyclonev_lcell_comb \cpu|Add0~1 (
// Equation(s):
// \cpu|Add0~1_sumout  = SUM(( \cpu|cnt [7] ) + ( GND ) + ( \cpu|Add0~30  ))
// \cpu|Add0~2  = CARRY(( \cpu|cnt [7] ) + ( GND ) + ( \cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~1_sumout ),
	.cout(\cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~1 .extended_lut = "off";
defparam \cpu|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N52
dffeas \cpu|cnt[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[7] .is_wysiwyg = "true";
defparam \cpu|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N54
cyclonev_lcell_comb \cpu|Add0~5 (
// Equation(s):
// \cpu|Add0~5_sumout  = SUM(( \cpu|cnt [8] ) + ( GND ) + ( \cpu|Add0~2  ))
// \cpu|Add0~6  = CARRY(( \cpu|cnt [8] ) + ( GND ) + ( \cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~5_sumout ),
	.cout(\cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~5 .extended_lut = "off";
defparam \cpu|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N56
dffeas \cpu|cnt[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[8] .is_wysiwyg = "true";
defparam \cpu|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N57
cyclonev_lcell_comb \cpu|Add0~33 (
// Equation(s):
// \cpu|Add0~33_sumout  = SUM(( \cpu|cnt [9] ) + ( GND ) + ( \cpu|Add0~6  ))
// \cpu|Add0~34  = CARRY(( \cpu|cnt [9] ) + ( GND ) + ( \cpu|Add0~6  ))

	.dataa(!\cpu|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~33_sumout ),
	.cout(\cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~33 .extended_lut = "off";
defparam \cpu|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N58
dffeas \cpu|cnt[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[9] .is_wysiwyg = "true";
defparam \cpu|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N0
cyclonev_lcell_comb \cpu|Add0~37 (
// Equation(s):
// \cpu|Add0~37_sumout  = SUM(( \cpu|cnt [10] ) + ( GND ) + ( \cpu|Add0~34  ))
// \cpu|Add0~38  = CARRY(( \cpu|cnt [10] ) + ( GND ) + ( \cpu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~37_sumout ),
	.cout(\cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~37 .extended_lut = "off";
defparam \cpu|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N2
dffeas \cpu|cnt[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[10] .is_wysiwyg = "true";
defparam \cpu|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N3
cyclonev_lcell_comb \cpu|Add0~41 (
// Equation(s):
// \cpu|Add0~41_sumout  = SUM(( \cpu|cnt [11] ) + ( GND ) + ( \cpu|Add0~38  ))
// \cpu|Add0~42  = CARRY(( \cpu|cnt [11] ) + ( GND ) + ( \cpu|Add0~38  ))

	.dataa(!\cpu|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~41_sumout ),
	.cout(\cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~41 .extended_lut = "off";
defparam \cpu|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N5
dffeas \cpu|cnt[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[11] .is_wysiwyg = "true";
defparam \cpu|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N6
cyclonev_lcell_comb \cpu|Add0~45 (
// Equation(s):
// \cpu|Add0~45_sumout  = SUM(( \cpu|cnt [12] ) + ( GND ) + ( \cpu|Add0~42  ))
// \cpu|Add0~46  = CARRY(( \cpu|cnt [12] ) + ( GND ) + ( \cpu|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~45_sumout ),
	.cout(\cpu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~45 .extended_lut = "off";
defparam \cpu|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N7
dffeas \cpu|cnt[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[12] .is_wysiwyg = "true";
defparam \cpu|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N9
cyclonev_lcell_comb \cpu|Add0~49 (
// Equation(s):
// \cpu|Add0~49_sumout  = SUM(( \cpu|cnt [13] ) + ( GND ) + ( \cpu|Add0~46  ))
// \cpu|Add0~50  = CARRY(( \cpu|cnt [13] ) + ( GND ) + ( \cpu|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~49_sumout ),
	.cout(\cpu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~49 .extended_lut = "off";
defparam \cpu|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N11
dffeas \cpu|cnt[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[13] .is_wysiwyg = "true";
defparam \cpu|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N12
cyclonev_lcell_comb \cpu|Add0~53 (
// Equation(s):
// \cpu|Add0~53_sumout  = SUM(( \cpu|cnt [14] ) + ( GND ) + ( \cpu|Add0~50  ))
// \cpu|Add0~54  = CARRY(( \cpu|cnt [14] ) + ( GND ) + ( \cpu|Add0~50  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~53_sumout ),
	.cout(\cpu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~53 .extended_lut = "off";
defparam \cpu|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N14
dffeas \cpu|cnt[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[14] .is_wysiwyg = "true";
defparam \cpu|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N15
cyclonev_lcell_comb \cpu|Add0~61 (
// Equation(s):
// \cpu|Add0~61_sumout  = SUM(( \cpu|cnt [15] ) + ( GND ) + ( \cpu|Add0~54  ))
// \cpu|Add0~62  = CARRY(( \cpu|cnt [15] ) + ( GND ) + ( \cpu|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~61_sumout ),
	.cout(\cpu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~61 .extended_lut = "off";
defparam \cpu|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N17
dffeas \cpu|cnt[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[15] .is_wysiwyg = "true";
defparam \cpu|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N18
cyclonev_lcell_comb \cpu|Add0~17 (
// Equation(s):
// \cpu|Add0~17_sumout  = SUM(( \cpu|cnt [16] ) + ( GND ) + ( \cpu|Add0~62  ))
// \cpu|Add0~18  = CARRY(( \cpu|cnt [16] ) + ( GND ) + ( \cpu|Add0~62  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~17_sumout ),
	.cout(\cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~17 .extended_lut = "off";
defparam \cpu|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N19
dffeas \cpu|cnt[16] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[16] .is_wysiwyg = "true";
defparam \cpu|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N21
cyclonev_lcell_comb \cpu|Add0~13 (
// Equation(s):
// \cpu|Add0~13_sumout  = SUM(( \cpu|cnt [17] ) + ( GND ) + ( \cpu|Add0~18  ))
// \cpu|Add0~14  = CARRY(( \cpu|cnt [17] ) + ( GND ) + ( \cpu|Add0~18  ))

	.dataa(!\cpu|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~13_sumout ),
	.cout(\cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~13 .extended_lut = "off";
defparam \cpu|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N23
dffeas \cpu|cnt[17] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[17] .is_wysiwyg = "true";
defparam \cpu|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N24
cyclonev_lcell_comb \cpu|Add0~9 (
// Equation(s):
// \cpu|Add0~9_sumout  = SUM(( \cpu|cnt [18] ) + ( GND ) + ( \cpu|Add0~14  ))
// \cpu|Add0~10  = CARRY(( \cpu|cnt [18] ) + ( GND ) + ( \cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~9_sumout ),
	.cout(\cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~9 .extended_lut = "off";
defparam \cpu|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N26
dffeas \cpu|cnt[18] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[18] .is_wysiwyg = "true";
defparam \cpu|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N27
cyclonev_lcell_comb \cpu|Add0~77 (
// Equation(s):
// \cpu|Add0~77_sumout  = SUM(( \cpu|cnt [19] ) + ( GND ) + ( \cpu|Add0~10  ))
// \cpu|Add0~78  = CARRY(( \cpu|cnt [19] ) + ( GND ) + ( \cpu|Add0~10  ))

	.dataa(!\cpu|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~77_sumout ),
	.cout(\cpu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~77 .extended_lut = "off";
defparam \cpu|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N29
dffeas \cpu|cnt[19] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[19] .is_wysiwyg = "true";
defparam \cpu|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N30
cyclonev_lcell_comb \cpu|Add0~73 (
// Equation(s):
// \cpu|Add0~73_sumout  = SUM(( \cpu|cnt [20] ) + ( GND ) + ( \cpu|Add0~78  ))
// \cpu|Add0~74  = CARRY(( \cpu|cnt [20] ) + ( GND ) + ( \cpu|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~73_sumout ),
	.cout(\cpu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~73 .extended_lut = "off";
defparam \cpu|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N31
dffeas \cpu|cnt[20] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[20] .is_wysiwyg = "true";
defparam \cpu|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N33
cyclonev_lcell_comb \cpu|Add0~69 (
// Equation(s):
// \cpu|Add0~69_sumout  = SUM(( \cpu|cnt [21] ) + ( GND ) + ( \cpu|Add0~74  ))
// \cpu|Add0~70  = CARRY(( \cpu|cnt [21] ) + ( GND ) + ( \cpu|Add0~74  ))

	.dataa(!\cpu|cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~69_sumout ),
	.cout(\cpu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~69 .extended_lut = "off";
defparam \cpu|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N35
dffeas \cpu|cnt[21] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[21] .is_wysiwyg = "true";
defparam \cpu|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N36
cyclonev_lcell_comb \cpu|Add0~65 (
// Equation(s):
// \cpu|Add0~65_sumout  = SUM(( \cpu|cnt [22] ) + ( GND ) + ( \cpu|Add0~70  ))
// \cpu|Add0~66  = CARRY(( \cpu|cnt [22] ) + ( GND ) + ( \cpu|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~65_sumout ),
	.cout(\cpu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~65 .extended_lut = "off";
defparam \cpu|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N38
dffeas \cpu|cnt[22] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[22] .is_wysiwyg = "true";
defparam \cpu|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N39
cyclonev_lcell_comb \cpu|Add0~57 (
// Equation(s):
// \cpu|Add0~57_sumout  = SUM(( \cpu|cnt [23] ) + ( GND ) + ( \cpu|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~57 .extended_lut = "off";
defparam \cpu|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y1_N41
dffeas \cpu|cnt[23] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[23] .is_wysiwyg = "true";
defparam \cpu|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y1_N48
cyclonev_lcell_comb \cpu|Equal0~3 (
// Equation(s):
// \cpu|Equal0~3_combout  = ( !\cpu|cnt [22] & ( !\cpu|cnt [21] & ( (!\cpu|cnt [20] & (!\cpu|cnt [15] & (!\cpu|cnt [19] & !\cpu|cnt [23]))) ) ) )

	.dataa(!\cpu|cnt [20]),
	.datab(!\cpu|cnt [15]),
	.datac(!\cpu|cnt [19]),
	.datad(!\cpu|cnt [23]),
	.datae(!\cpu|cnt [22]),
	.dataf(!\cpu|cnt [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~3 .extended_lut = "off";
defparam \cpu|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N18
cyclonev_lcell_comb \cpu|GPO[0]~0 (
// Equation(s):
// \cpu|GPO[0]~0_combout  = ( \cpu|cnt [0] & ( (!\cpu|cnt [1] & (!\cpu|cnt [3] & !\cpu|cnt [2])) ) )

	.dataa(!\cpu|cnt [1]),
	.datab(!\cpu|cnt [3]),
	.datac(!\cpu|cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|GPO[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|GPO[0]~0 .extended_lut = "off";
defparam \cpu|GPO[0]~0 .lut_mask = 64'h0000000080808080;
defparam \cpu|GPO[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N24
cyclonev_lcell_comb \cpu|GPO[0]~1 (
// Equation(s):
// \cpu|GPO[0]~1_combout  = ( \cpu|Equal0~0_combout  & ( \cpu|Equal0~2_combout  & ( ((\cpu|Equal0~3_combout  & (\cpu|Equal0~1_combout  & \cpu|GPO[0]~0_combout ))) # (\db|y~q ) ) ) ) # ( !\cpu|Equal0~0_combout  & ( \cpu|Equal0~2_combout  & ( \db|y~q  ) ) ) # 
// ( \cpu|Equal0~0_combout  & ( !\cpu|Equal0~2_combout  & ( \db|y~q  ) ) ) # ( !\cpu|Equal0~0_combout  & ( !\cpu|Equal0~2_combout  & ( \db|y~q  ) ) )

	.dataa(!\cpu|Equal0~3_combout ),
	.datab(!\cpu|Equal0~1_combout ),
	.datac(!\cpu|GPO[0]~0_combout ),
	.datad(!\db|y~q ),
	.datae(!\cpu|Equal0~0_combout ),
	.dataf(!\cpu|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|GPO[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|GPO[0]~1 .extended_lut = "off";
defparam \cpu|GPO[0]~1 .lut_mask = 64'h00FF00FF00FF01FF;
defparam \cpu|GPO[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N28
dffeas \cpu|GPO[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|GPO[0]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|GPO [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|GPO[0] .is_wysiwyg = "true";
defparam \cpu|GPO[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N32
dffeas \cpu|GPO[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|GPO [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|GPO[1] .is_wysiwyg = "true";
defparam \cpu|GPO[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N30
cyclonev_lcell_comb \cpu|Add2~0 (
// Equation(s):
// \cpu|Add2~0_combout  = ( \cpu|GPO [0] & ( !\cpu|GPO [1] ) ) # ( !\cpu|GPO [0] & ( \cpu|GPO [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|GPO [1]),
	.datae(gnd),
	.dataf(!\cpu|GPO [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~0 .extended_lut = "off";
defparam \cpu|Add2~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \cpu|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N31
dffeas \cpu|GPO[1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|GPO[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|GPO[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|GPO[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N33
cyclonev_lcell_comb \cpu|Add2~1 (
// Equation(s):
// \cpu|Add2~1_combout  = ( \cpu|GPO [0] & ( !\cpu|GPO [1] $ (!\cpu|GPO [2]) ) ) # ( !\cpu|GPO [0] & ( \cpu|GPO [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|GPO [1]),
	.datad(!\cpu|GPO [2]),
	.datae(gnd),
	.dataf(!\cpu|GPO [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~1 .extended_lut = "off";
defparam \cpu|Add2~1 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N35
dffeas \cpu|GPO[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|GPO [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|GPO[2] .is_wysiwyg = "true";
defparam \cpu|GPO[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N38
dffeas \cpu|GPO[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|GPO [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|GPO[3] .is_wysiwyg = "true";
defparam \cpu|GPO[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N36
cyclonev_lcell_comb \cpu|Add2~2 (
// Equation(s):
// \cpu|Add2~2_combout  = ( \cpu|GPO [0] & ( !\cpu|GPO [3] $ (((!\cpu|GPO [1]) # (!\cpu|GPO [2]))) ) ) # ( !\cpu|GPO [0] & ( \cpu|GPO [3] ) )

	.dataa(gnd),
	.datab(!\cpu|GPO [1]),
	.datac(!\cpu|GPO [2]),
	.datad(!\cpu|GPO [3]),
	.datae(gnd),
	.dataf(!\cpu|GPO [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~2 .extended_lut = "off";
defparam \cpu|Add2~2 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \cpu|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N37
dffeas \cpu|GPO[3]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|GPO[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|GPO[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|GPO[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N41
dffeas \cpu|GPO[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|GPO [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|GPO[4] .is_wysiwyg = "true";
defparam \cpu|GPO[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N39
cyclonev_lcell_comb \cpu|Add2~3 (
// Equation(s):
// \cpu|Add2~3_combout  = ( \cpu|GPO [0] & ( !\cpu|GPO [4] $ (((!\cpu|GPO [2]) # ((!\cpu|GPO [1]) # (!\cpu|GPO[3]~DUPLICATE_q )))) ) ) # ( !\cpu|GPO [0] & ( \cpu|GPO [4] ) )

	.dataa(!\cpu|GPO [2]),
	.datab(!\cpu|GPO [1]),
	.datac(!\cpu|GPO[3]~DUPLICATE_q ),
	.datad(!\cpu|GPO [4]),
	.datae(gnd),
	.dataf(!\cpu|GPO [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Add2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~3 .extended_lut = "off";
defparam \cpu|Add2~3 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \cpu|Add2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N40
dffeas \cpu|GPO[4]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|GPO[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|GPO[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|GPO[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N42
cyclonev_lcell_comb \cpu|Add2~4 (
// Equation(s):
// \cpu|Add2~4_combout  = ( \cpu|GPO [5] & ( \cpu|GPO [0] & ( (!\cpu|GPO [3]) # ((!\cpu|GPO [4]) # ((!\cpu|GPO [2]) # (!\cpu|GPO [1]))) ) ) ) # ( !\cpu|GPO [5] & ( \cpu|GPO [0] & ( (\cpu|GPO [3] & (\cpu|GPO [4] & (\cpu|GPO [2] & \cpu|GPO [1]))) ) ) ) # ( 
// \cpu|GPO [5] & ( !\cpu|GPO [0] ) )

	.dataa(!\cpu|GPO [3]),
	.datab(!\cpu|GPO [4]),
	.datac(!\cpu|GPO [2]),
	.datad(!\cpu|GPO [1]),
	.datae(!\cpu|GPO [5]),
	.dataf(!\cpu|GPO [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Add2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~4 .extended_lut = "off";
defparam \cpu|Add2~4 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \cpu|Add2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N43
dffeas \cpu|GPO[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|GPO [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|GPO[5] .is_wysiwyg = "true";
defparam \cpu|GPO[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N4
dffeas \cpu|IP[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[1] .is_wysiwyg = "true";
defparam \cpu|IP[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N0
cyclonev_lcell_comb \cpu|Add3~1 (
// Equation(s):
// \cpu|Add3~1_sumout  = SUM(( \cpu|IP [0] ) + ( VCC ) + ( !VCC ))
// \cpu|Add3~2  = CARRY(( \cpu|IP [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~1_sumout ),
	.cout(\cpu|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~1 .extended_lut = "off";
defparam \cpu|Add3~1 .lut_mask = 64'h00000000000000FF;
defparam \cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N1
dffeas \cpu|IP[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[0] .is_wysiwyg = "true";
defparam \cpu|IP[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N3
cyclonev_lcell_comb \cpu|Add3~5 (
// Equation(s):
// \cpu|Add3~5_sumout  = SUM(( \cpu|IP [1] ) + ( GND ) + ( \cpu|Add3~2  ))
// \cpu|Add3~6  = CARRY(( \cpu|IP [1] ) + ( GND ) + ( \cpu|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~5_sumout ),
	.cout(\cpu|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~5 .extended_lut = "off";
defparam \cpu|Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N5
dffeas \cpu|IP[1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y2_N10
dffeas \cpu|IP[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[3] .is_wysiwyg = "true";
defparam \cpu|IP[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N6
cyclonev_lcell_comb \cpu|Add3~9 (
// Equation(s):
// \cpu|Add3~9_sumout  = SUM(( \cpu|IP [2] ) + ( GND ) + ( \cpu|Add3~6  ))
// \cpu|Add3~10  = CARRY(( \cpu|IP [2] ) + ( GND ) + ( \cpu|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~9_sumout ),
	.cout(\cpu|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~9 .extended_lut = "off";
defparam \cpu|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N8
dffeas \cpu|IP[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[2] .is_wysiwyg = "true";
defparam \cpu|IP[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N9
cyclonev_lcell_comb \cpu|Add3~13 (
// Equation(s):
// \cpu|Add3~13_sumout  = SUM(( \cpu|IP [3] ) + ( GND ) + ( \cpu|Add3~10  ))
// \cpu|Add3~14  = CARRY(( \cpu|IP [3] ) + ( GND ) + ( \cpu|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~13_sumout ),
	.cout(\cpu|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~13 .extended_lut = "off";
defparam \cpu|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N11
dffeas \cpu|IP[3]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N51
cyclonev_lcell_comb \dh|disp0|WideOr6~0 (
// Equation(s):
// \dh|disp0|WideOr6~0_combout  = ( \cpu|IP [2] & ( (!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[3]~DUPLICATE_q  $ (\cpu|IP [0]))) ) ) # ( !\cpu|IP [2] & ( (\cpu|IP [0] & (!\cpu|IP[1]~DUPLICATE_q  $ (\cpu|IP[3]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|IP[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\cpu|IP [0]),
	.datae(gnd),
	.dataf(!\cpu|IP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr6~0 .extended_lut = "off";
defparam \dh|disp0|WideOr6~0 .lut_mask = 64'h0099009988228822;
defparam \dh|disp0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N7
dffeas \cpu|IP[2]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N3
cyclonev_lcell_comb \dh|disp0|WideOr5~0 (
// Equation(s):
// \dh|disp0|WideOr5~0_combout  = ( \cpu|IP [0] & ( (!\cpu|IP [1] & (\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP [3])) # (\cpu|IP [1] & ((\cpu|IP [3]))) ) ) # ( !\cpu|IP [0] & ( (\cpu|IP[2]~DUPLICATE_q  & ((\cpu|IP [3]) # (\cpu|IP [1]))) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [1]),
	.datac(gnd),
	.datad(!\cpu|IP [3]),
	.datae(gnd),
	.dataf(!\cpu|IP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr5~0 .extended_lut = "off";
defparam \dh|disp0|WideOr5~0 .lut_mask = 64'h1155115544334433;
defparam \dh|disp0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N48
cyclonev_lcell_comb \dh|disp0|WideOr4~0 (
// Equation(s):
// \dh|disp0|WideOr4~0_combout  = ( \cpu|IP [2] & ( (\cpu|IP[3]~DUPLICATE_q  & ((!\cpu|IP [0]) # (\cpu|IP[1]~DUPLICATE_q ))) ) ) # ( !\cpu|IP [2] & ( (\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[3]~DUPLICATE_q  & !\cpu|IP [0])) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|IP[3]~DUPLICATE_q ),
	.datac(!\cpu|IP [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr4~0 .extended_lut = "off";
defparam \dh|disp0|WideOr4~0 .lut_mask = 64'h4040404031313131;
defparam \dh|disp0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N0
cyclonev_lcell_comb \dh|disp0|WideOr3~0 (
// Equation(s):
// \dh|disp0|WideOr3~0_combout  = ( \cpu|IP [0] & ( !\cpu|IP[2]~DUPLICATE_q  $ (\cpu|IP [1]) ) ) # ( !\cpu|IP [0] & ( (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP [1] & \cpu|IP [3])) # (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [1] & !\cpu|IP [3])) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr3~0 .extended_lut = "off";
defparam \dh|disp0|WideOr3~0 .lut_mask = 64'h4242424299999999;
defparam \dh|disp0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N54
cyclonev_lcell_comb \dh|disp0|WideOr2~0 (
// Equation(s):
// \dh|disp0|WideOr2~0_combout  = ( \cpu|IP [2] & ( (!\cpu|IP[3]~DUPLICATE_q  & ((!\cpu|IP[1]~DUPLICATE_q ) # (\cpu|IP [0]))) ) ) # ( !\cpu|IP [2] & ( (\cpu|IP [0] & ((!\cpu|IP[1]~DUPLICATE_q ) # (!\cpu|IP[3]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|IP[3]~DUPLICATE_q ),
	.datac(!\cpu|IP [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr2~0 .extended_lut = "off";
defparam \dh|disp0|WideOr2~0 .lut_mask = 64'h0E0E0E0E8C8C8C8C;
defparam \dh|disp0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N57
cyclonev_lcell_comb \dh|disp0|WideOr1~0 (
// Equation(s):
// \dh|disp0|WideOr1~0_combout  = ( \cpu|IP [2] & ( (\cpu|IP [0] & (!\cpu|IP[1]~DUPLICATE_q  $ (!\cpu|IP[3]~DUPLICATE_q ))) ) ) # ( !\cpu|IP [2] & ( (!\cpu|IP[3]~DUPLICATE_q  & ((\cpu|IP [0]) # (\cpu|IP[1]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|IP[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\cpu|IP [0]),
	.datae(gnd),
	.dataf(!\cpu|IP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr1~0 .extended_lut = "off";
defparam \dh|disp0|WideOr1~0 .lut_mask = 64'h44CC44CC00660066;
defparam \dh|disp0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N24
cyclonev_lcell_comb \dh|disp0|WideOr0~0 (
// Equation(s):
// \dh|disp0|WideOr0~0_combout  = ( \cpu|IP[3]~DUPLICATE_q  & ( ((!\cpu|IP[2]~DUPLICATE_q ) # (\cpu|IP [0])) # (\cpu|IP[1]~DUPLICATE_q ) ) ) # ( !\cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & (\cpu|IP[2]~DUPLICATE_q )) # (\cpu|IP[1]~DUPLICATE_q  & 
// ((!\cpu|IP[2]~DUPLICATE_q ) # (!\cpu|IP [0]))) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP [0]),
	.datae(gnd),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr0~0 .extended_lut = "off";
defparam \dh|disp0|WideOr0~0 .lut_mask = 64'h5F5A5F5AF5FFF5FF;
defparam \dh|disp0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N12
cyclonev_lcell_comb \cpu|Add3~17 (
// Equation(s):
// \cpu|Add3~17_sumout  = SUM(( \cpu|IP [4] ) + ( GND ) + ( \cpu|Add3~14  ))
// \cpu|Add3~18  = CARRY(( \cpu|IP [4] ) + ( GND ) + ( \cpu|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~17_sumout ),
	.cout(\cpu|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~17 .extended_lut = "off";
defparam \cpu|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N13
dffeas \cpu|IP[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[4] .is_wysiwyg = "true";
defparam \cpu|IP[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N15
cyclonev_lcell_comb \cpu|Add3~21 (
// Equation(s):
// \cpu|Add3~21_sumout  = SUM(( \cpu|IP [5] ) + ( GND ) + ( \cpu|Add3~18  ))
// \cpu|Add3~22  = CARRY(( \cpu|IP [5] ) + ( GND ) + ( \cpu|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~21_sumout ),
	.cout(\cpu|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~21 .extended_lut = "off";
defparam \cpu|Add3~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N16
dffeas \cpu|IP[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[5] .is_wysiwyg = "true";
defparam \cpu|IP[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N18
cyclonev_lcell_comb \cpu|Add3~25 (
// Equation(s):
// \cpu|Add3~25_sumout  = SUM(( \cpu|IP [6] ) + ( GND ) + ( \cpu|Add3~22  ))
// \cpu|Add3~26  = CARRY(( \cpu|IP [6] ) + ( GND ) + ( \cpu|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~25_sumout ),
	.cout(\cpu|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~25 .extended_lut = "off";
defparam \cpu|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N19
dffeas \cpu|IP[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[6] .is_wysiwyg = "true";
defparam \cpu|IP[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N21
cyclonev_lcell_comb \cpu|Add3~29 (
// Equation(s):
// \cpu|Add3~29_sumout  = SUM(( \cpu|IP [7] ) + ( GND ) + ( \cpu|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add3~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add3~29 .extended_lut = "off";
defparam \cpu|Add3~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y2_N22
dffeas \cpu|IP[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|GPO[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[7] .is_wysiwyg = "true";
defparam \cpu|IP[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N3
cyclonev_lcell_comb \dh|disp1|WideOr6~0 (
// Equation(s):
// \dh|disp1|WideOr6~0_combout  = ( \cpu|IP [4] & ( (!\cpu|IP [6] & (!\cpu|IP [7] $ (\cpu|IP [5]))) # (\cpu|IP [6] & (\cpu|IP [7] & !\cpu|IP [5])) ) ) # ( !\cpu|IP [4] & ( (\cpu|IP [6] & (!\cpu|IP [7] & !\cpu|IP [5])) ) )

	.dataa(!\cpu|IP [6]),
	.datab(gnd),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|IP [5]),
	.datae(gnd),
	.dataf(!\cpu|IP [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr6~0 .extended_lut = "off";
defparam \dh|disp1|WideOr6~0 .lut_mask = 64'h50005000A50AA50A;
defparam \dh|disp1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N6
cyclonev_lcell_comb \dh|disp1|WideOr5~0 (
// Equation(s):
// \dh|disp1|WideOr5~0_combout  = ( \cpu|IP [4] & ( (!\cpu|IP [5] & (!\cpu|IP [7] & \cpu|IP [6])) # (\cpu|IP [5] & (\cpu|IP [7])) ) ) # ( !\cpu|IP [4] & ( (\cpu|IP [6] & ((\cpu|IP [7]) # (\cpu|IP [5]))) ) )

	.dataa(!\cpu|IP [5]),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|IP [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr5~0 .extended_lut = "off";
defparam \dh|disp1|WideOr5~0 .lut_mask = 64'h0707070719191919;
defparam \dh|disp1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N45
cyclonev_lcell_comb \dh|disp1|WideOr4~0 (
// Equation(s):
// \dh|disp1|WideOr4~0_combout  = ( \cpu|IP [4] & ( (\cpu|IP [6] & (\cpu|IP [7] & \cpu|IP [5])) ) ) # ( !\cpu|IP [4] & ( (!\cpu|IP [6] & (!\cpu|IP [7] & \cpu|IP [5])) # (\cpu|IP [6] & (\cpu|IP [7])) ) )

	.dataa(!\cpu|IP [6]),
	.datab(gnd),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|IP [5]),
	.datae(gnd),
	.dataf(!\cpu|IP [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr4~0 .extended_lut = "off";
defparam \dh|disp1|WideOr4~0 .lut_mask = 64'h05A505A500050005;
defparam \dh|disp1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N48
cyclonev_lcell_comb \dh|disp1|WideOr3~0 (
// Equation(s):
// \dh|disp1|WideOr3~0_combout  = ( \cpu|IP [4] & ( !\cpu|IP [5] $ (\cpu|IP [6]) ) ) # ( !\cpu|IP [4] & ( (!\cpu|IP [5] & (!\cpu|IP [7] & \cpu|IP [6])) # (\cpu|IP [5] & (\cpu|IP [7] & !\cpu|IP [6])) ) )

	.dataa(!\cpu|IP [5]),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|IP [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr3~0 .extended_lut = "off";
defparam \dh|disp1|WideOr3~0 .lut_mask = 64'h18181818A5A5A5A5;
defparam \dh|disp1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N27
cyclonev_lcell_comb \dh|disp1|WideOr2~0 (
// Equation(s):
// \dh|disp1|WideOr2~0_combout  = ( \cpu|IP [4] & ( (!\cpu|IP [7]) # ((!\cpu|IP [6] & !\cpu|IP [5])) ) ) # ( !\cpu|IP [4] & ( (\cpu|IP [6] & (!\cpu|IP [7] & !\cpu|IP [5])) ) )

	.dataa(!\cpu|IP [6]),
	.datab(gnd),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|IP [5]),
	.datae(gnd),
	.dataf(!\cpu|IP [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr2~0 .extended_lut = "off";
defparam \dh|disp1|WideOr2~0 .lut_mask = 64'h50005000FAF0FAF0;
defparam \dh|disp1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N30
cyclonev_lcell_comb \dh|disp1|WideOr1~0 (
// Equation(s):
// \dh|disp1|WideOr1~0_combout  = ( \cpu|IP [4] & ( !\cpu|IP [7] $ (((!\cpu|IP [5] & \cpu|IP [6]))) ) ) # ( !\cpu|IP [4] & ( (\cpu|IP [5] & (!\cpu|IP [7] & !\cpu|IP [6])) ) )

	.dataa(!\cpu|IP [5]),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|IP [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr1~0 .extended_lut = "off";
defparam \dh|disp1|WideOr1~0 .lut_mask = 64'h40404040C6C6C6C6;
defparam \dh|disp1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N36
cyclonev_lcell_comb \dh|disp1|WideOr0~0 (
// Equation(s):
// \dh|disp1|WideOr0~0_combout  = ( \cpu|IP [4] & ( (!\cpu|IP [5] $ (!\cpu|IP [6])) # (\cpu|IP [7]) ) ) # ( !\cpu|IP [4] & ( (!\cpu|IP [7] $ (!\cpu|IP [6])) # (\cpu|IP [5]) ) )

	.dataa(!\cpu|IP [5]),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|IP [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr0~0 .extended_lut = "off";
defparam \dh|disp1|WideOr0~0 .lut_mask = 64'h7D7D7D7D7B7B7B7B;
defparam \dh|disp1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N35
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N44
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N18
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N35
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y67_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
