// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "12/24/2018 22:15:45"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module \final  (
	SPK,
	EN,
	badapple,
	sakura,
	CLK,
	R,
	G,
	B,
	HS,
	VS);
output 	SPK;
input 	EN;
input 	badapple;
input 	sakura;
input 	CLK;
output 	R;
output 	G;
output 	B;
output 	HS;
output 	VS;

// Design Ports Information
// SPK	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HS	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VS	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EN	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// badapple	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sakura	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout ;
wire \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0_combout ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout ;
wire \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ;
wire \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ;
wire \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ;
wire \inst16|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \inst18|Equal0~0_combout ;
wire \inst18|LessThan1~1_combout ;
wire \inst18|Equal0~1_combout ;
wire \inst12|F_CODE~0_combout ;
wire \inst14|inst1~q ;
wire \inst12|WideOr0~0_combout ;
wire \inst12|WideOr1~0_combout ;
wire \inst12|WideOr2~0_combout ;
wire \inst12|WideOr3~0_combout ;
wire \inst12|F_CODE[5]~1_combout ;
wire \inst12|WideOr4~0_combout ;
wire \inst12|WideOr5~0_combout ;
wire \inst12|WideOr6~0_combout ;
wire \inst12|WideOr7~0_combout ;
wire \inst12|WideOr8~0_combout ;
wire \inst13|inst1~q ;
wire \inst1~q ;
wire \inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout ;
wire \inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1_combout ;
wire \inst8|LPM_COUNTER_component|auto_generated|cout_actual~combout ;
wire \inst1~0_combout ;
wire \~GND~combout ;
wire \inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst1~clkctrl_outclk ;
wire \inst4896|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \inst16|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \inst16|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ;
wire \EN~input_o ;
wire \inst5~0_combout ;
wire \inst5~q ;
wire \badapple~input_o ;
wire \inst3~0_combout ;
wire \inst3~q ;
wire \inst15|SPK~0_combout ;
wire \inst15|SPK~1_combout ;
wire \sakura~input_o ;
wire \CLK~input_o ;
wire \inst4896|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \inst18|vcnt[0]~10_combout ;
wire \inst18|vcnt[6]~23 ;
wire \inst18|vcnt[7]~24_combout ;
wire \inst18|hcnt[0]~10_combout ;
wire \inst18|hcnt[8]~27 ;
wire \inst18|hcnt[9]~28_combout ;
wire \inst18|hcnt[7]~24_combout ;
wire \inst18|LessThan0~0_combout ;
wire \inst18|LessThan0~1_combout ;
wire \inst18|hcnt[0]~11 ;
wire \inst18|hcnt[1]~13 ;
wire \inst18|hcnt[2]~15 ;
wire \inst18|hcnt[3]~16_combout ;
wire \inst18|hcnt[3]~17 ;
wire \inst18|hcnt[4]~18_combout ;
wire \inst18|hcnt[4]~19 ;
wire \inst18|hcnt[5]~20_combout ;
wire \inst18|hcnt[5]~21 ;
wire \inst18|hcnt[6]~22_combout ;
wire \inst18|hcnt[6]~23 ;
wire \inst18|hcnt[7]~25 ;
wire \inst18|hcnt[8]~26_combout ;
wire \inst18|hcnt[1]~12_combout ;
wire \inst18|Equal0~2_combout ;
wire \inst18|hcnt[2]~14_combout ;
wire \inst18|Equal0~3_combout ;
wire \inst18|vcnt[7]~25 ;
wire \inst18|vcnt[8]~26_combout ;
wire \inst18|vcnt[8]~27 ;
wire \inst18|vcnt[9]~28_combout ;
wire \inst18|LessThan1~0_combout ;
wire \inst18|LessThan1~2_combout ;
wire \inst18|vcnt[0]~11 ;
wire \inst18|vcnt[1]~12_combout ;
wire \inst18|vcnt[1]~13 ;
wire \inst18|vcnt[2]~14_combout ;
wire \inst18|vcnt[2]~15 ;
wire \inst18|vcnt[3]~17 ;
wire \inst18|vcnt[4]~18_combout ;
wire \inst18|vcnt[4]~19 ;
wire \inst18|vcnt[5]~21 ;
wire \inst18|vcnt[6]~22_combout ;
wire \inst18|vcnt[5]~20_combout ;
wire \inst16|altsyncram_component|auto_generated|rden_decode|w_anode72w[3]~0_combout ;
wire \inst18|vcnt[3]~16_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst16|altsyncram_component|auto_generated|rden_decode|w_anode94w[3]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst16|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \inst16|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ;
wire \inst16|altsyncram_component|auto_generated|rden_decode|w_anode83w[3]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst18|LessThan1~3_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \inst18|r~0_combout ;
wire \inst17|altsyncram_component|auto_generated|rden_decode|w_anode105w[3]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst16|altsyncram_component|auto_generated|rden_decode|w_anode116w[3]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \inst16|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout ;
wire \inst17|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst17|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \inst19|r~0_combout ;
wire \inst19|r~q ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst16|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst16|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \inst16|altsyncram_component|auto_generated|rden_decode|w_anode138w[3]~0_combout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst16|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst16|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \inst18|r~1_combout ;
wire \inst18|r~q ;
wire \inst15|R~0_combout ;
wire \inst15|R~1_combout ;
wire \inst18|always2~0_combout ;
wire \inst18|hs~q ;
wire \inst15|HS~0_combout ;
wire \inst18|always3~0_combout ;
wire \inst18|always3~1_combout ;
wire \inst15|VS~0_combout ;
wire [10:0] \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [9:0] \inst18|vcnt ;
wire [9:0] \inst18|hcnt ;
wire [4:0] \inst4896|altpll_component|auto_generated|wire_pll1_clk ;
wire [2:0] \inst16|altsyncram_component|auto_generated|out_address_reg_a ;
wire [2:0] \inst16|altsyncram_component|auto_generated|address_reg_a ;
wire [7:0] \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [10:0] \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [3:0] \inst10|altsyncram_component|auto_generated|q_a ;
wire [7:0] \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit ;

wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst17|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [4:0] \inst4896|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst16|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [17:0] \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst17|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst17|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst17|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst4896|altpll_component|auto_generated|wire_pll1_clk [0] = \inst4896|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst4896|altpll_component|auto_generated|wire_pll1_clk [1] = \inst4896|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst4896|altpll_component|auto_generated|wire_pll1_clk [2] = \inst4896|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst4896|altpll_component|auto_generated|wire_pll1_clk [3] = \inst4896|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst4896|altpll_component|auto_generated|wire_pll1_clk [4] = \inst4896|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst16|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst16|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst16|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst16|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst16|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst16|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst16|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst16|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst16|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst10|altsyncram_component|auto_generated|q_a [0] = \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst10|altsyncram_component|auto_generated|q_a [1] = \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst10|altsyncram_component|auto_generated|q_a [2] = \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst10|altsyncram_component|auto_generated|q_a [3] = \inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

// Location: FF_X25_Y18_N23
dffeas \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout ),
	.asdata(\inst12|F_CODE~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N21
dffeas \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout ),
	.asdata(\inst12|WideOr0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ),
	.asdata(\inst12|WideOr1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.asdata(\inst12|WideOr2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.asdata(\inst12|WideOr3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.asdata(\inst12|F_CODE[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.asdata(\inst12|WideOr4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.asdata(\inst12|WideOr5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N7
dffeas \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.asdata(\inst12|WideOr6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.asdata(\inst12|WideOr7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N3
dffeas \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.asdata(\inst12|WideOr8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst14|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $ (VCC)
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT )) # 
// (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))

	.dataa(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = (\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  $ (GND))) # 
// (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  & VCC))
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & !\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout  = (\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT )) # 
// (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ((\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY((!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))

	.dataa(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.cout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout  = (\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  $ (GND))) # 
// (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  & VCC))
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY((\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & !\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.combout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.cout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout  = (\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT )) # 
// (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & ((\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY((!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]))

	.dataa(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.combout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.cout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout  = (\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  $ (GND))) # 
// (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  & VCC))
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY((\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & !\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.combout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.cout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout  = (\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT )) # 
// (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ((\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY((!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ) # (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.combout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.cout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout  = (\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  $ (GND))) # 
// (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  & VCC))
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY((\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & !\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.combout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ),
	.cout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout  = (\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT )) # 
// (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & ((\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ) # (GND)))
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  = CARRY((!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ) # (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]))

	.dataa(gnd),
	.datab(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.combout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout ),
	.cout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10 (
// Equation(s):
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout  = (\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & (\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  $ (GND))) # 
// (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & (!\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  & VCC))
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  = CARRY((\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & !\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ))

	.dataa(gnd),
	.datab(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.combout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout ),
	.cout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .lut_mask = 16'hC30C;
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0 (
// Equation(s):
// \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0_combout  = \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.combout(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0 .lut_mask = 16'hF0F0;
defparam \inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y19_N23
dffeas \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N21
dffeas \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N19
dffeas \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N17
dffeas \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N15
dffeas \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N9
dffeas \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N7
dffeas \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y19_N3
dffeas \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst13|inst1~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneive_lcell_comb \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $ (VCC)
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneive_lcell_comb \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT )) # 
// (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneive_lcell_comb \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = (\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  $ (GND))) # 
// (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  & VCC))
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & !\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneive_lcell_comb \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout  = (\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT )) # 
// (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ((\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY((!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.cout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_lcell_comb \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout  = (\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  $ (GND))) # 
// (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  & VCC))
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY((\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & !\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.combout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.cout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_lcell_comb \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout  = (\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT )) # 
// (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & ((\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY((!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]))

	.dataa(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.combout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.cout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_lcell_comb \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout  = (\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  $ (GND))) # 
// (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  & VCC))
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY((\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & !\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.combout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.cout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneive_lcell_comb \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout  = (\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT )) # 
// (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ((\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY((!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ) # (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.combout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.cout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneive_lcell_comb \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 (
// Equation(s):
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout  = (\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  $ (GND))) # 
// (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  & VCC))
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT  = CARRY((\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] & !\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ))

	.dataa(gnd),
	.datab(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.combout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~combout ),
	.cout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .lut_mask = 16'hC30C;
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneive_lcell_comb \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 (
// Equation(s):
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout  = (\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT )) # 
// (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] & ((\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ) # (GND)))
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  = CARRY((!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ) # (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]))

	.dataa(gnd),
	.datab(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita8~COUT ),
	.combout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~combout ),
	.cout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cycloneive_lcell_comb \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10 (
// Equation(s):
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout  = (\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & (\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  $ (GND))) # 
// (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & (!\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT  & VCC))
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT  = CARRY((\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] & !\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ))

	.dataa(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita9~COUT ),
	.combout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~combout ),
	.cout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ));
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .lut_mask = 16'hA50A;
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_lcell_comb \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0 (
// Equation(s):
// \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0_combout  = \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~COUT ),
	.combout(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0 .lut_mask = 16'hF0F0;
defparam \inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode138w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .init_file = "sakura.mif";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "sakura:inst17|altsyncram:altsyncram_component|altsyncram_rc91:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst4896|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\inst4896|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst4896|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst4896|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst4896|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst4896|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst4896|altpll_component|auto_generated|pll1 .c0_high = 250;
defparam \inst4896|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst4896|altpll_component|auto_generated|pll1 .c0_low = 250;
defparam \inst4896|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst4896|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .c1_high = 250;
defparam \inst4896|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst4896|altpll_component|auto_generated|pll1 .c1_low = 250;
defparam \inst4896|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst4896|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst4896|altpll_component|auto_generated|pll1 .c2_high = 250;
defparam \inst4896|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \inst4896|altpll_component|auto_generated|pll1 .c2_low = 250;
defparam \inst4896|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \inst4896|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .c2_use_casc_in = "on";
defparam \inst4896|altpll_component|auto_generated|pll1 .c3_high = 10;
defparam \inst4896|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \inst4896|altpll_component|auto_generated|pll1 .c3_low = 10;
defparam \inst4896|altpll_component|auto_generated|pll1 .c3_mode = "even";
defparam \inst4896|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst4896|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst4896|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst4896|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst4896|altpll_component|auto_generated|pll1 .clk0_divide_by = 20;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst4896|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \inst4896|altpll_component|auto_generated|pll1 .clk1_divide_by = 10000;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst4896|altpll_component|auto_generated|pll1 .clk2_counter = "c3";
defparam \inst4896|altpll_component|auto_generated|pll1 .clk2_divide_by = 4;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk2_multiply_by = 5;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst4896|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst4896|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst4896|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst4896|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst4896|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst4896|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 50000;
defparam \inst4896|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 24;
defparam \inst4896|altpll_component|auto_generated|pll1 .m = 25;
defparam \inst4896|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst4896|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst4896|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst4896|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst4896|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst4896|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6749;
defparam \inst4896|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst4896|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst4896|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst4896|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst4896|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst4896|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst4896|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst4896|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst4896|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 250;
defparam \inst4896|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode116w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .init_file = "badapple.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "badapple:inst16|altsyncram:altsyncram_component|altsyncram_di91:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h000000003787FFFFFFFFFFFFFFFFFFFE7FF00000000000001FFFFFFFFFFFFC00000000001FC7FFFFFFFFFFFFFFFFFFFC1FE00000000000001FFFFFFFFFFFFC00000000001BE7FFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFE00000000001DFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFE00000000003DFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFE00000000001CFFFFFFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFE00000000001EFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFE00;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h000000001FFFFFFFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFC00000000183FFFFFFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFC00000040181FFFFFFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFC000000200C1F7FFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFF8000000200C1FFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFFFFFFFF8000000300E1FFFFFFFFFFFFFFFFFFFFF8000000000000000001FFFFFFFFFFFF8000000300E1FFFFFFFFFFFFFFFFFFFFF8000000000000000000FFFFFFFFFFFF800000018071FFFFFFFFFFFFFFFFFFFFF8000000000000000000FFFFFFFFFFFF000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00001C071FFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFF00000001C071FFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFF00000000E079FFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFE00000000E079FFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFFE00000100E07DFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFF800000080F03CFFFFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFF0000000C0703EFFFFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFFFC0000000C0F83EFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFF00000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h000E0783FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFC00000000707C3FFFFFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFFE000000000707C3FFFFFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFFE0000000000787E1FFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFC0000000000783E1FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000FFFF9C00000000007C3F1FFFFFFFFFFFFFFFFFFFFFFC000000000000000000001E801C00000000007E3F1FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001C00000000007E3F1FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001C0000000;
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode105w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .init_file = "badapple.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "badapple:inst16|altsyncram:altsyncram_component|altsyncram_di91:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h0003F3F9FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000C00000000007F3F8FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001C00000000003FBF9FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001C00000000003F9F8FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000003FFFCFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000003FFFCFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000003FFFEFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000003FFFEFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h0001FFFEFFFFFFFFFFFFFFFFFFBFFFFE000000000000000000000000000000000003FFFEFFFFFFFFFFFFFFFFFF3FFFFC000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC7FFFFC000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF87FFFFC000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF87FFFFC000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF87FFFFC000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF87FFFF8000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFC7FFFFC00000000000000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h0001FFFFFFFFFFFFFFFFFFFFFC7FFFFC000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE7FFFFC000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF7FFFFC000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF7FFFFC000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF7FFFF8000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h0001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst18|LessThan1~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .init_file = "badapple.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "badapple:inst16|altsyncram:altsyncram_component|altsyncram_di91:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h000000000FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h000000000001FFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000001FFFFF3FFFFFFFFFFFF80000000000000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000003FFFC1FFFFFFFFFFFF800000000000000000000000000000000000000000000003F4003FFFFFFFFFFF800000000000000000000000000000000000000000000000000007FFFFFFFFFF800000000000000000000000000000000000000000000000000003FFFFFFFFFF800000000000000000000000000000000000000000000000000000FFFFFFFFFF8000000000000000000000000000000000000000000000000000007FFFFFFFFF8000000000000000000000000000000000000000000000000000003FFFFFFFFF8000000000000000000000000000000000000000000000000000001FFFFFFFFF00000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \inst10|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst1~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [7],\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [6],\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [5],\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [4],
\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3],\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst10|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sakura_music.mif";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "sakura_music:inst10|altsyncram:altsyncram_component|altsyncram_oia1:auto_generated|ALTSYNCRAM";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000034000D00030000A00020000900020000800024000900028000A0002C000B00020000600028000A00020000900034000C00028000000028000A00;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h028000900024000900020000600020000800020000900028000B00028000A00028000A00028000900024000900020000600028000A00020000900034000C00028000000028000A00028000900024000900020000600018000600014000700024000800020000800024000900028000A0002C000B00020000600028000A00020000900034000C00028000000028000A00028000900024000900020000600020000800020000900028000B00028000A00028000A00028000900024000900020000D0001C000700020000900034000C00028000000028000A0002800090002400090002000060001C00070001C00070001C00070002400090002000080001800060;
defparam \inst10|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h001800060001400030000C00030000800030001800050001400050001800060001C00070002000080000000060001800060001400070002000080001C00070002400090001800060001400030000000030000C00030000800030001800050001400050001800060001C000700020000800018000600020000800024000900028000A00024000800018000500014000600018000600014000300014000600014000600018000600028000900020000600014000600018000600018000600020000800024000900028000A000280009000200006000140006000180006000140003000140006000140006000180006000280009000200006000140006000180006;
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\inst1~clkctrl_outclk ),
	.d(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\inst1~clkctrl_outclk ),
	.d(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N15
dffeas \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\inst1~clkctrl_outclk ),
	.d(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\inst1~clkctrl_outclk ),
	.d(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\inst1~clkctrl_outclk ),
	.d(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\inst1~clkctrl_outclk ),
	.d(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\inst1~clkctrl_outclk ),
	.d(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\inst1~clkctrl_outclk ),
	.d(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst8|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $ (VCC)
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])

	.dataa(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (!\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT )) # 
// (!\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))

	.dataa(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  $ (GND))) # 
// (!\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (!\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  & VCC))
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & !\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout  = (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (!\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT )) # 
// (!\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ((\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY((!\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (!\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.cout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout  = (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  $ (GND))) # 
// (!\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (!\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  & VCC))
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY((\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & !\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.combout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.cout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout  = (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & (!\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT )) # 
// (!\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & ((\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY((!\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (!\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]))

	.dataa(gnd),
	.datab(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.combout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.cout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 16'h3C3F;
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout  = (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  $ (GND))) # 
// (!\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (!\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  & VCC))
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY((\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & !\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.combout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.cout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout  = (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & (!\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT )) # 
// (!\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] & ((\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ) # (GND)))
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT  = CARRY((!\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ) # (!\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]))

	.dataa(gnd),
	.datab(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.combout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.cout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0 (
// Equation(s):
// \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout  = !\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~COUT ),
	.combout(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0 .lut_mask = 16'h0F0F;
defparam \inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $ (VCC)
// \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N4
cycloneive_lcell_comb \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & (!\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT )) # 
// (!\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & ((\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N6
cycloneive_lcell_comb \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = (\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  $ (GND))) # 
// (!\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (!\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  & VCC))
// \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & !\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cycloneive_lcell_comb \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout  = (\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & (!\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT )) # 
// (!\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] & ((\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY((!\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (!\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.cout(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneive_lcell_comb \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout  = (\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  $ (GND))) # 
// (!\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & (!\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  & VCC))
// \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY((\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & !\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ))

	.dataa(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.combout(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.cout(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N12
cycloneive_lcell_comb \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout  = (\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & (!\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT )) # 
// (!\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & ((\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY((!\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (!\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]))

	.dataa(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.combout(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.cout(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N14
cycloneive_lcell_comb \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout  = (\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  $ (GND))) # 
// (!\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & (!\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  & VCC))
// \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY((\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & !\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.combout(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.cout(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N16
cycloneive_lcell_comb \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout  = \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  $ (\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.cin(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.combout(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 16'h0FF0;
defparam \inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \inst16|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst16|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \inst16|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|mux2|_~0_combout  = (\inst16|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst16|altsyncram_component|auto_generated|ram_block1a5~portadataout ) # 
// ((\inst16|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst16|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\inst16|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \inst16|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\inst16|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst16|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(\inst16|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst16|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hADA8;
defparam \inst16|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \inst18|Equal0~0 (
// Equation(s):
// \inst18|Equal0~0_combout  = (\inst18|hcnt [9] & (\inst18|hcnt [7] & !\inst18|hcnt [8]))

	.dataa(\inst18|hcnt [9]),
	.datab(gnd),
	.datac(\inst18|hcnt [7]),
	.datad(\inst18|hcnt [8]),
	.cin(gnd),
	.combout(\inst18|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Equal0~0 .lut_mask = 16'h00A0;
defparam \inst18|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \inst18|LessThan1~1 (
// Equation(s):
// \inst18|LessThan1~1_combout  = (!\inst18|vcnt [6] & (!\inst18|vcnt [7] & (!\inst18|vcnt [4] & !\inst18|vcnt [5])))

	.dataa(\inst18|vcnt [6]),
	.datab(\inst18|vcnt [7]),
	.datac(\inst18|vcnt [4]),
	.datad(\inst18|vcnt [5]),
	.cin(gnd),
	.combout(\inst18|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan1~1 .lut_mask = 16'h0001;
defparam \inst18|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \inst18|Equal0~1 (
// Equation(s):
// \inst18|Equal0~1_combout  = (!\inst18|hcnt [5] & (!\inst18|hcnt [4] & (!\inst18|hcnt [6] & !\inst18|hcnt [0])))

	.dataa(\inst18|hcnt [5]),
	.datab(\inst18|hcnt [4]),
	.datac(\inst18|hcnt [6]),
	.datad(\inst18|hcnt [0]),
	.cin(gnd),
	.combout(\inst18|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Equal0~1 .lut_mask = 16'h0001;
defparam \inst18|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \inst12|F_CODE~0 (
// Equation(s):
// \inst12|F_CODE~0_combout  = (\inst10|altsyncram_component|auto_generated|q_a [2]) # ((\inst10|altsyncram_component|auto_generated|q_a [3]) # (\inst10|altsyncram_component|auto_generated|q_a [1] $ (!\inst10|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\inst10|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst10|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst10|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst10|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst12|F_CODE~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|F_CODE~0 .lut_mask = 16'hFEFD;
defparam \inst12|F_CODE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \inst14|inst1 (
	.clk(!\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|inst1 .is_wysiwyg = "true";
defparam \inst14|inst1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \inst12|WideOr0~0 (
// Equation(s):
// \inst12|WideOr0~0_combout  = (\inst10|altsyncram_component|auto_generated|q_a [1] & ((\inst10|altsyncram_component|auto_generated|q_a [3]) # ((!\inst10|altsyncram_component|auto_generated|q_a [0] & !\inst10|altsyncram_component|auto_generated|q_a [2])))) 
// # (!\inst10|altsyncram_component|auto_generated|q_a [1] & ((\inst10|altsyncram_component|auto_generated|q_a [2] $ (!\inst10|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\inst10|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst10|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst10|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst10|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst12|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|WideOr0~0 .lut_mask = 16'hFC07;
defparam \inst12|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \inst12|WideOr1~0 (
// Equation(s):
// \inst12|WideOr1~0_combout  = (\inst10|altsyncram_component|auto_generated|q_a [1] & (!\inst10|altsyncram_component|auto_generated|q_a [3] & ((\inst10|altsyncram_component|auto_generated|q_a [2]) # (!\inst10|altsyncram_component|auto_generated|q_a [0])))) 
// # (!\inst10|altsyncram_component|auto_generated|q_a [1] & (((!\inst10|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\inst10|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst10|altsyncram_component|auto_generated|q_a [3]),
	.datac(\inst10|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst10|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst12|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|WideOr1~0 .lut_mask = 16'h310F;
defparam \inst12|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \inst12|WideOr2~0 (
// Equation(s):
// \inst12|WideOr2~0_combout  = (\inst10|altsyncram_component|auto_generated|q_a [2] & ((\inst10|altsyncram_component|auto_generated|q_a [1] & ((\inst10|altsyncram_component|auto_generated|q_a [3]))) # (!\inst10|altsyncram_component|auto_generated|q_a [1] & 
// (\inst10|altsyncram_component|auto_generated|q_a [0])))) # (!\inst10|altsyncram_component|auto_generated|q_a [2] & ((\inst10|altsyncram_component|auto_generated|q_a [3] & ((!\inst10|altsyncram_component|auto_generated|q_a [1]))) # 
// (!\inst10|altsyncram_component|auto_generated|q_a [3] & (!\inst10|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\inst10|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst10|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst10|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst10|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst12|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|WideOr2~0 .lut_mask = 16'hE325;
defparam \inst12|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \inst12|WideOr3~0 (
// Equation(s):
// \inst12|WideOr3~0_combout  = (\inst10|altsyncram_component|auto_generated|q_a [1] & (\inst10|altsyncram_component|auto_generated|q_a [0] & ((\inst10|altsyncram_component|auto_generated|q_a [2]) # (\inst10|altsyncram_component|auto_generated|q_a [3])))) # 
// (!\inst10|altsyncram_component|auto_generated|q_a [1] & (\inst10|altsyncram_component|auto_generated|q_a [0] $ (((\inst10|altsyncram_component|auto_generated|q_a [2]) # (!\inst10|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\inst10|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst10|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst10|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst10|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst12|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|WideOr3~0 .lut_mask = 16'hB845;
defparam \inst12|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \inst12|F_CODE[5]~1 (
// Equation(s):
// \inst12|F_CODE[5]~1_combout  = (!\inst10|altsyncram_component|auto_generated|q_a [1] & (!\inst10|altsyncram_component|auto_generated|q_a [3] & (\inst10|altsyncram_component|auto_generated|q_a [2] $ (!\inst10|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\inst10|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst10|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst10|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst10|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst12|F_CODE[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|F_CODE[5]~1 .lut_mask = 16'h0401;
defparam \inst12|F_CODE[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \inst12|WideOr4~0 (
// Equation(s):
// \inst12|WideOr4~0_combout  = (\inst10|altsyncram_component|auto_generated|q_a [2] & (\inst10|altsyncram_component|auto_generated|q_a [0] $ (((\inst10|altsyncram_component|auto_generated|q_a [3]) # (!\inst10|altsyncram_component|auto_generated|q_a [1]))))) 
// # (!\inst10|altsyncram_component|auto_generated|q_a [2] & (!\inst10|altsyncram_component|auto_generated|q_a [0] & ((!\inst10|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\inst10|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst10|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst10|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst10|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst12|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|WideOr4~0 .lut_mask = 16'h5095;
defparam \inst12|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \inst12|WideOr5~0 (
// Equation(s):
// \inst12|WideOr5~0_combout  = (\inst10|altsyncram_component|auto_generated|q_a [0] & (\inst10|altsyncram_component|auto_generated|q_a [3] $ (((\inst10|altsyncram_component|auto_generated|q_a [1]) # (\inst10|altsyncram_component|auto_generated|q_a [2]))))) 
// # (!\inst10|altsyncram_component|auto_generated|q_a [0] & ((\inst10|altsyncram_component|auto_generated|q_a [1] & (\inst10|altsyncram_component|auto_generated|q_a [2])) # (!\inst10|altsyncram_component|auto_generated|q_a [1] & 
// ((!\inst10|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\inst10|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst10|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst10|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst10|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst12|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|WideOr5~0 .lut_mask = 16'h42F9;
defparam \inst12|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \inst12|WideOr6~0 (
// Equation(s):
// \inst12|WideOr6~0_combout  = (\inst10|altsyncram_component|auto_generated|q_a [0] & (((!\inst10|altsyncram_component|auto_generated|q_a [1] & \inst10|altsyncram_component|auto_generated|q_a [2])) # (!\inst10|altsyncram_component|auto_generated|q_a [3]))) 
// # (!\inst10|altsyncram_component|auto_generated|q_a [0] & (\inst10|altsyncram_component|auto_generated|q_a [1] $ (((\inst10|altsyncram_component|auto_generated|q_a [2]) # (!\inst10|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\inst10|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst10|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst10|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst10|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst12|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|WideOr6~0 .lut_mask = 16'h34BB;
defparam \inst12|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \inst12|WideOr7~0 (
// Equation(s):
// \inst12|WideOr7~0_combout  = (!\inst10|altsyncram_component|auto_generated|q_a [0] & ((\inst10|altsyncram_component|auto_generated|q_a [3]) # (\inst10|altsyncram_component|auto_generated|q_a [1] $ (!\inst10|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\inst10|altsyncram_component|auto_generated|q_a [0]),
	.datab(\inst10|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst10|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst10|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst12|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|WideOr7~0 .lut_mask = 16'h5541;
defparam \inst12|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \inst12|WideOr8~0 (
// Equation(s):
// \inst12|WideOr8~0_combout  = (!\inst10|altsyncram_component|auto_generated|q_a [1] & (!\inst10|altsyncram_component|auto_generated|q_a [3] & ((\inst10|altsyncram_component|auto_generated|q_a [0]) # (!\inst10|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\inst10|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst10|altsyncram_component|auto_generated|q_a [2]),
	.datac(\inst10|altsyncram_component|auto_generated|q_a [3]),
	.datad(\inst10|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst12|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst12|WideOr8~0 .lut_mask = 16'h0501;
defparam \inst12|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N25
dffeas \inst13|inst1 (
	.clk(!\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|inst1 .is_wysiwyg = "true";
defparam \inst13|inst1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \inst16|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst16|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst16|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N27
dffeas inst1(
	.clk(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.d(gnd),
	.asdata(\inst1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst1.is_wysiwyg = "true";
defparam inst1.power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N17
dffeas \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0 (
// Equation(s):
// \inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout  = (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] & (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] & 
// (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] & \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [7])))

	.dataa(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.datab(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.datac(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.datad(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [7]),
	.cin(gnd),
	.combout(\inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0 .lut_mask = 16'h8000;
defparam \inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1 (
// Equation(s):
// \inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1_combout  = (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (!\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & 
// (\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & \inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3])))

	.dataa(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datab(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(\inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1 .lut_mask = 16'h2000;
defparam \inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \inst8|LPM_COUNTER_component|auto_generated|cout_actual (
// Equation(s):
// \inst8|LPM_COUNTER_component|auto_generated|cout_actual~combout  = (\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout ) # ((\inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1_combout  & 
// \inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout ))

	.dataa(gnd),
	.datab(\inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1_combout ),
	.datac(\inst8|LPM_COUNTER_component|auto_generated|counter_comb_bita7~0_combout ),
	.datad(\inst8|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\inst8|LPM_COUNTER_component|auto_generated|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|LPM_COUNTER_component|auto_generated|cout_actual .lut_mask = 16'hFCF0;
defparam \inst8|LPM_COUNTER_component|auto_generated|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N15
dffeas \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N13
dffeas \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N11
dffeas \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N9
dffeas \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N7
dffeas \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N5
dffeas \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N3
dffeas \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneive_lcell_comb \inst1~0 (
// Equation(s):
// \inst1~0_combout  = !\inst1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1~q ),
	.cin(gnd),
	.combout(\inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1~0 .lut_mask = 16'h00FF;
defparam \inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst4896|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst4896|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \inst1~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst1~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1~clkctrl .clock_type = "global clock";
defparam \inst1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \inst4896|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst4896|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst4896|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst4896|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = \inst18|vcnt [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst18|vcnt [7]),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst16|altsyncram_component|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout  = \inst16|altsyncram_component|auto_generated|address_reg_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \inst16|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \SPK~output (
	.i(\inst15|SPK~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SPK),
	.obar());
// synopsys translate_off
defparam \SPK~output .bus_hold = "false";
defparam \SPK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \R~output (
	.i(\inst15|R~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R),
	.obar());
// synopsys translate_off
defparam \R~output .bus_hold = "false";
defparam \R~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \G~output (
	.i(\inst15|R~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G),
	.obar());
// synopsys translate_off
defparam \G~output .bus_hold = "false";
defparam \G~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N2
cycloneive_io_obuf \B~output (
	.i(\inst15|R~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B),
	.obar());
// synopsys translate_off
defparam \B~output .bus_hold = "false";
defparam \B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \HS~output (
	.i(\inst15|HS~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HS),
	.obar());
// synopsys translate_off
defparam \HS~output .bus_hold = "false";
defparam \HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \VS~output (
	.i(\inst15|VS~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VS),
	.obar());
// synopsys translate_off
defparam \VS~output .bus_hold = "false";
defparam \VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \EN~input (
	.i(EN),
	.ibar(gnd),
	.o(\EN~input_o ));
// synopsys translate_off
defparam \EN~input .bus_hold = "false";
defparam \EN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \inst5~0 (
// Equation(s):
// \inst5~0_combout  = !\inst5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5~0 .lut_mask = 16'h0F0F;
defparam \inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas inst5(
	.clk(\inst13|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0_combout ),
	.d(\inst5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst5.is_wysiwyg = "true";
defparam inst5.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N15
cycloneive_io_ibuf \badapple~input (
	.i(badapple),
	.ibar(gnd),
	.o(\badapple~input_o ));
// synopsys translate_off
defparam \badapple~input .bus_hold = "false";
defparam \badapple~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \inst3~0 (
// Equation(s):
// \inst3~0_combout  = !\inst3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3~0 .lut_mask = 16'h0F0F;
defparam \inst3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas inst3(
	.clk(\inst14|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita10~0_combout ),
	.d(\inst3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam inst3.is_wysiwyg = "true";
defparam inst3.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \inst15|SPK~0 (
// Equation(s):
// \inst15|SPK~0_combout  = (\sakura~input_o  & (((\badapple~input_o ) # (\inst3~q )))) # (!\sakura~input_o  & ((\inst5~q ) # ((!\badapple~input_o ))))

	.dataa(\sakura~input_o ),
	.datab(\inst5~q ),
	.datac(\badapple~input_o ),
	.datad(\inst3~q ),
	.cin(gnd),
	.combout(\inst15|SPK~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|SPK~0 .lut_mask = 16'hEFE5;
defparam \inst15|SPK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \inst15|SPK~1 (
// Equation(s):
// \inst15|SPK~1_combout  = (\EN~input_o ) # (\inst15|SPK~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\EN~input_o ),
	.datad(\inst15|SPK~0_combout ),
	.cin(gnd),
	.combout(\inst15|SPK~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|SPK~1 .lut_mask = 16'hFFF0;
defparam \inst15|SPK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \sakura~input (
	.i(sakura),
	.ibar(gnd),
	.o(\sakura~input_o ));
// synopsys translate_off
defparam \sakura~input .bus_hold = "false";
defparam \sakura~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst4896|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \inst18|vcnt[0]~10 (
// Equation(s):
// \inst18|vcnt[0]~10_combout  = \inst18|vcnt [0] $ (VCC)
// \inst18|vcnt[0]~11  = CARRY(\inst18|vcnt [0])

	.dataa(gnd),
	.datab(\inst18|vcnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst18|vcnt[0]~10_combout ),
	.cout(\inst18|vcnt[0]~11 ));
// synopsys translate_off
defparam \inst18|vcnt[0]~10 .lut_mask = 16'h33CC;
defparam \inst18|vcnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \inst18|vcnt[6]~22 (
// Equation(s):
// \inst18|vcnt[6]~22_combout  = (\inst18|vcnt [6] & (\inst18|vcnt[5]~21  $ (GND))) # (!\inst18|vcnt [6] & (!\inst18|vcnt[5]~21  & VCC))
// \inst18|vcnt[6]~23  = CARRY((\inst18|vcnt [6] & !\inst18|vcnt[5]~21 ))

	.dataa(\inst18|vcnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|vcnt[5]~21 ),
	.combout(\inst18|vcnt[6]~22_combout ),
	.cout(\inst18|vcnt[6]~23 ));
// synopsys translate_off
defparam \inst18|vcnt[6]~22 .lut_mask = 16'hA50A;
defparam \inst18|vcnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \inst18|vcnt[7]~24 (
// Equation(s):
// \inst18|vcnt[7]~24_combout  = (\inst18|vcnt [7] & (!\inst18|vcnt[6]~23 )) # (!\inst18|vcnt [7] & ((\inst18|vcnt[6]~23 ) # (GND)))
// \inst18|vcnt[7]~25  = CARRY((!\inst18|vcnt[6]~23 ) # (!\inst18|vcnt [7]))

	.dataa(gnd),
	.datab(\inst18|vcnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|vcnt[6]~23 ),
	.combout(\inst18|vcnt[7]~24_combout ),
	.cout(\inst18|vcnt[7]~25 ));
// synopsys translate_off
defparam \inst18|vcnt[7]~24 .lut_mask = 16'h3C3F;
defparam \inst18|vcnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \inst18|hcnt[0]~10 (
// Equation(s):
// \inst18|hcnt[0]~10_combout  = \inst18|hcnt [0] $ (VCC)
// \inst18|hcnt[0]~11  = CARRY(\inst18|hcnt [0])

	.dataa(gnd),
	.datab(\inst18|hcnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst18|hcnt[0]~10_combout ),
	.cout(\inst18|hcnt[0]~11 ));
// synopsys translate_off
defparam \inst18|hcnt[0]~10 .lut_mask = 16'h33CC;
defparam \inst18|hcnt[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneive_lcell_comb \inst18|hcnt[8]~26 (
// Equation(s):
// \inst18|hcnt[8]~26_combout  = (\inst18|hcnt [8] & (\inst18|hcnt[7]~25  $ (GND))) # (!\inst18|hcnt [8] & (!\inst18|hcnt[7]~25  & VCC))
// \inst18|hcnt[8]~27  = CARRY((\inst18|hcnt [8] & !\inst18|hcnt[7]~25 ))

	.dataa(gnd),
	.datab(\inst18|hcnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|hcnt[7]~25 ),
	.combout(\inst18|hcnt[8]~26_combout ),
	.cout(\inst18|hcnt[8]~27 ));
// synopsys translate_off
defparam \inst18|hcnt[8]~26 .lut_mask = 16'hC30C;
defparam \inst18|hcnt[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \inst18|hcnt[9]~28 (
// Equation(s):
// \inst18|hcnt[9]~28_combout  = \inst18|hcnt [9] $ (\inst18|hcnt[8]~27 )

	.dataa(\inst18|hcnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst18|hcnt[8]~27 ),
	.combout(\inst18|hcnt[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|hcnt[9]~28 .lut_mask = 16'h5A5A;
defparam \inst18|hcnt[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \inst18|hcnt[9] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|hcnt[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|hcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|hcnt[9] .is_wysiwyg = "true";
defparam \inst18|hcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \inst18|hcnt[7]~24 (
// Equation(s):
// \inst18|hcnt[7]~24_combout  = (\inst18|hcnt [7] & (!\inst18|hcnt[6]~23 )) # (!\inst18|hcnt [7] & ((\inst18|hcnt[6]~23 ) # (GND)))
// \inst18|hcnt[7]~25  = CARRY((!\inst18|hcnt[6]~23 ) # (!\inst18|hcnt [7]))

	.dataa(\inst18|hcnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|hcnt[6]~23 ),
	.combout(\inst18|hcnt[7]~24_combout ),
	.cout(\inst18|hcnt[7]~25 ));
// synopsys translate_off
defparam \inst18|hcnt[7]~24 .lut_mask = 16'h5A5F;
defparam \inst18|hcnt[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \inst18|hcnt[7] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|hcnt[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|hcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|hcnt[7] .is_wysiwyg = "true";
defparam \inst18|hcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \inst18|LessThan0~0 (
// Equation(s):
// \inst18|LessThan0~0_combout  = ((!\inst18|hcnt [6] & (!\inst18|hcnt [7] & !\inst18|hcnt [5]))) # (!\inst18|hcnt [8])

	.dataa(\inst18|hcnt [6]),
	.datab(\inst18|hcnt [8]),
	.datac(\inst18|hcnt [7]),
	.datad(\inst18|hcnt [5]),
	.cin(gnd),
	.combout(\inst18|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan0~0 .lut_mask = 16'h3337;
defparam \inst18|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \inst18|LessThan0~1 (
// Equation(s):
// \inst18|LessThan0~1_combout  = (\inst18|hcnt [9] & !\inst18|LessThan0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst18|hcnt [9]),
	.datad(\inst18|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst18|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan0~1 .lut_mask = 16'h00F0;
defparam \inst18|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \inst18|hcnt[0] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|hcnt[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|hcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|hcnt[0] .is_wysiwyg = "true";
defparam \inst18|hcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \inst18|hcnt[1]~12 (
// Equation(s):
// \inst18|hcnt[1]~12_combout  = (\inst18|hcnt [1] & (!\inst18|hcnt[0]~11 )) # (!\inst18|hcnt [1] & ((\inst18|hcnt[0]~11 ) # (GND)))
// \inst18|hcnt[1]~13  = CARRY((!\inst18|hcnt[0]~11 ) # (!\inst18|hcnt [1]))

	.dataa(\inst18|hcnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|hcnt[0]~11 ),
	.combout(\inst18|hcnt[1]~12_combout ),
	.cout(\inst18|hcnt[1]~13 ));
// synopsys translate_off
defparam \inst18|hcnt[1]~12 .lut_mask = 16'h5A5F;
defparam \inst18|hcnt[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \inst18|hcnt[2]~14 (
// Equation(s):
// \inst18|hcnt[2]~14_combout  = (\inst18|hcnt [2] & (\inst18|hcnt[1]~13  $ (GND))) # (!\inst18|hcnt [2] & (!\inst18|hcnt[1]~13  & VCC))
// \inst18|hcnt[2]~15  = CARRY((\inst18|hcnt [2] & !\inst18|hcnt[1]~13 ))

	.dataa(\inst18|hcnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|hcnt[1]~13 ),
	.combout(\inst18|hcnt[2]~14_combout ),
	.cout(\inst18|hcnt[2]~15 ));
// synopsys translate_off
defparam \inst18|hcnt[2]~14 .lut_mask = 16'hA50A;
defparam \inst18|hcnt[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \inst18|hcnt[3]~16 (
// Equation(s):
// \inst18|hcnt[3]~16_combout  = (\inst18|hcnt [3] & (!\inst18|hcnt[2]~15 )) # (!\inst18|hcnt [3] & ((\inst18|hcnt[2]~15 ) # (GND)))
// \inst18|hcnt[3]~17  = CARRY((!\inst18|hcnt[2]~15 ) # (!\inst18|hcnt [3]))

	.dataa(gnd),
	.datab(\inst18|hcnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|hcnt[2]~15 ),
	.combout(\inst18|hcnt[3]~16_combout ),
	.cout(\inst18|hcnt[3]~17 ));
// synopsys translate_off
defparam \inst18|hcnt[3]~16 .lut_mask = 16'h3C3F;
defparam \inst18|hcnt[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \inst18|hcnt[3] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|hcnt[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|hcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|hcnt[3] .is_wysiwyg = "true";
defparam \inst18|hcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \inst18|hcnt[4]~18 (
// Equation(s):
// \inst18|hcnt[4]~18_combout  = (\inst18|hcnt [4] & (\inst18|hcnt[3]~17  $ (GND))) # (!\inst18|hcnt [4] & (!\inst18|hcnt[3]~17  & VCC))
// \inst18|hcnt[4]~19  = CARRY((\inst18|hcnt [4] & !\inst18|hcnt[3]~17 ))

	.dataa(gnd),
	.datab(\inst18|hcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|hcnt[3]~17 ),
	.combout(\inst18|hcnt[4]~18_combout ),
	.cout(\inst18|hcnt[4]~19 ));
// synopsys translate_off
defparam \inst18|hcnt[4]~18 .lut_mask = 16'hC30C;
defparam \inst18|hcnt[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \inst18|hcnt[4] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|hcnt[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|hcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|hcnt[4] .is_wysiwyg = "true";
defparam \inst18|hcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \inst18|hcnt[5]~20 (
// Equation(s):
// \inst18|hcnt[5]~20_combout  = (\inst18|hcnt [5] & (!\inst18|hcnt[4]~19 )) # (!\inst18|hcnt [5] & ((\inst18|hcnt[4]~19 ) # (GND)))
// \inst18|hcnt[5]~21  = CARRY((!\inst18|hcnt[4]~19 ) # (!\inst18|hcnt [5]))

	.dataa(gnd),
	.datab(\inst18|hcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|hcnt[4]~19 ),
	.combout(\inst18|hcnt[5]~20_combout ),
	.cout(\inst18|hcnt[5]~21 ));
// synopsys translate_off
defparam \inst18|hcnt[5]~20 .lut_mask = 16'h3C3F;
defparam \inst18|hcnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \inst18|hcnt[5] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|hcnt[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|hcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|hcnt[5] .is_wysiwyg = "true";
defparam \inst18|hcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \inst18|hcnt[6]~22 (
// Equation(s):
// \inst18|hcnt[6]~22_combout  = (\inst18|hcnt [6] & (\inst18|hcnt[5]~21  $ (GND))) # (!\inst18|hcnt [6] & (!\inst18|hcnt[5]~21  & VCC))
// \inst18|hcnt[6]~23  = CARRY((\inst18|hcnt [6] & !\inst18|hcnt[5]~21 ))

	.dataa(gnd),
	.datab(\inst18|hcnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|hcnt[5]~21 ),
	.combout(\inst18|hcnt[6]~22_combout ),
	.cout(\inst18|hcnt[6]~23 ));
// synopsys translate_off
defparam \inst18|hcnt[6]~22 .lut_mask = 16'hC30C;
defparam \inst18|hcnt[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \inst18|hcnt[6] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|hcnt[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|hcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|hcnt[6] .is_wysiwyg = "true";
defparam \inst18|hcnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \inst18|hcnt[8] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|hcnt[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|hcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|hcnt[8] .is_wysiwyg = "true";
defparam \inst18|hcnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \inst18|hcnt[1] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|hcnt[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|hcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|hcnt[1] .is_wysiwyg = "true";
defparam \inst18|hcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \inst18|Equal0~2 (
// Equation(s):
// \inst18|Equal0~2_combout  = (\inst18|hcnt [9] & (!\inst18|hcnt [8] & (\inst18|hcnt [7] & !\inst18|hcnt [1])))

	.dataa(\inst18|hcnt [9]),
	.datab(\inst18|hcnt [8]),
	.datac(\inst18|hcnt [7]),
	.datad(\inst18|hcnt [1]),
	.cin(gnd),
	.combout(\inst18|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Equal0~2 .lut_mask = 16'h0020;
defparam \inst18|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \inst18|hcnt[2] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|hcnt[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|hcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|hcnt[2] .is_wysiwyg = "true";
defparam \inst18|hcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \inst18|Equal0~3 (
// Equation(s):
// \inst18|Equal0~3_combout  = (\inst18|Equal0~1_combout  & (\inst18|Equal0~2_combout  & (\inst18|hcnt [3] & !\inst18|hcnt [2])))

	.dataa(\inst18|Equal0~1_combout ),
	.datab(\inst18|Equal0~2_combout ),
	.datac(\inst18|hcnt [3]),
	.datad(\inst18|hcnt [2]),
	.cin(gnd),
	.combout(\inst18|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|Equal0~3 .lut_mask = 16'h0080;
defparam \inst18|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \inst18|vcnt[7] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|vcnt[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst18|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|vcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|vcnt[7] .is_wysiwyg = "true";
defparam \inst18|vcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \inst18|vcnt[8]~26 (
// Equation(s):
// \inst18|vcnt[8]~26_combout  = (\inst18|vcnt [8] & (\inst18|vcnt[7]~25  $ (GND))) # (!\inst18|vcnt [8] & (!\inst18|vcnt[7]~25  & VCC))
// \inst18|vcnt[8]~27  = CARRY((\inst18|vcnt [8] & !\inst18|vcnt[7]~25 ))

	.dataa(gnd),
	.datab(\inst18|vcnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|vcnt[7]~25 ),
	.combout(\inst18|vcnt[8]~26_combout ),
	.cout(\inst18|vcnt[8]~27 ));
// synopsys translate_off
defparam \inst18|vcnt[8]~26 .lut_mask = 16'hC30C;
defparam \inst18|vcnt[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \inst18|vcnt[8] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|vcnt[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst18|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|vcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|vcnt[8] .is_wysiwyg = "true";
defparam \inst18|vcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \inst18|vcnt[9]~28 (
// Equation(s):
// \inst18|vcnt[9]~28_combout  = \inst18|vcnt [9] $ (\inst18|vcnt[8]~27 )

	.dataa(gnd),
	.datab(\inst18|vcnt [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst18|vcnt[8]~27 ),
	.combout(\inst18|vcnt[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|vcnt[9]~28 .lut_mask = 16'h3C3C;
defparam \inst18|vcnt[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \inst18|vcnt[9] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|vcnt[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst18|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|vcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|vcnt[9] .is_wysiwyg = "true";
defparam \inst18|vcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \inst18|LessThan1~0 (
// Equation(s):
// \inst18|LessThan1~0_combout  = (((!\inst18|vcnt [1] & !\inst18|vcnt [0])) # (!\inst18|vcnt [2])) # (!\inst18|vcnt [3])

	.dataa(\inst18|vcnt [3]),
	.datab(\inst18|vcnt [1]),
	.datac(\inst18|vcnt [2]),
	.datad(\inst18|vcnt [0]),
	.cin(gnd),
	.combout(\inst18|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan1~0 .lut_mask = 16'h5F7F;
defparam \inst18|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \inst18|LessThan1~2 (
// Equation(s):
// \inst18|LessThan1~2_combout  = (\inst18|vcnt [9] & (((\inst18|vcnt [8]) # (!\inst18|LessThan1~0_combout )) # (!\inst18|LessThan1~1_combout )))

	.dataa(\inst18|LessThan1~1_combout ),
	.datab(\inst18|vcnt [9]),
	.datac(\inst18|LessThan1~0_combout ),
	.datad(\inst18|vcnt [8]),
	.cin(gnd),
	.combout(\inst18|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan1~2 .lut_mask = 16'hCC4C;
defparam \inst18|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \inst18|vcnt[0] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|vcnt[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst18|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|vcnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|vcnt[0] .is_wysiwyg = "true";
defparam \inst18|vcnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \inst18|vcnt[1]~12 (
// Equation(s):
// \inst18|vcnt[1]~12_combout  = (\inst18|vcnt [1] & (!\inst18|vcnt[0]~11 )) # (!\inst18|vcnt [1] & ((\inst18|vcnt[0]~11 ) # (GND)))
// \inst18|vcnt[1]~13  = CARRY((!\inst18|vcnt[0]~11 ) # (!\inst18|vcnt [1]))

	.dataa(gnd),
	.datab(\inst18|vcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|vcnt[0]~11 ),
	.combout(\inst18|vcnt[1]~12_combout ),
	.cout(\inst18|vcnt[1]~13 ));
// synopsys translate_off
defparam \inst18|vcnt[1]~12 .lut_mask = 16'h3C3F;
defparam \inst18|vcnt[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \inst18|vcnt[1] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|vcnt[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst18|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|vcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|vcnt[1] .is_wysiwyg = "true";
defparam \inst18|vcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \inst18|vcnt[2]~14 (
// Equation(s):
// \inst18|vcnt[2]~14_combout  = (\inst18|vcnt [2] & (\inst18|vcnt[1]~13  $ (GND))) # (!\inst18|vcnt [2] & (!\inst18|vcnt[1]~13  & VCC))
// \inst18|vcnt[2]~15  = CARRY((\inst18|vcnt [2] & !\inst18|vcnt[1]~13 ))

	.dataa(gnd),
	.datab(\inst18|vcnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|vcnt[1]~13 ),
	.combout(\inst18|vcnt[2]~14_combout ),
	.cout(\inst18|vcnt[2]~15 ));
// synopsys translate_off
defparam \inst18|vcnt[2]~14 .lut_mask = 16'hC30C;
defparam \inst18|vcnt[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \inst18|vcnt[2] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|vcnt[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst18|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|vcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|vcnt[2] .is_wysiwyg = "true";
defparam \inst18|vcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \inst18|vcnt[3]~16 (
// Equation(s):
// \inst18|vcnt[3]~16_combout  = (\inst18|vcnt [3] & (!\inst18|vcnt[2]~15 )) # (!\inst18|vcnt [3] & ((\inst18|vcnt[2]~15 ) # (GND)))
// \inst18|vcnt[3]~17  = CARRY((!\inst18|vcnt[2]~15 ) # (!\inst18|vcnt [3]))

	.dataa(\inst18|vcnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|vcnt[2]~15 ),
	.combout(\inst18|vcnt[3]~16_combout ),
	.cout(\inst18|vcnt[3]~17 ));
// synopsys translate_off
defparam \inst18|vcnt[3]~16 .lut_mask = 16'h5A5F;
defparam \inst18|vcnt[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \inst18|vcnt[4]~18 (
// Equation(s):
// \inst18|vcnt[4]~18_combout  = (\inst18|vcnt [4] & (\inst18|vcnt[3]~17  $ (GND))) # (!\inst18|vcnt [4] & (!\inst18|vcnt[3]~17  & VCC))
// \inst18|vcnt[4]~19  = CARRY((\inst18|vcnt [4] & !\inst18|vcnt[3]~17 ))

	.dataa(gnd),
	.datab(\inst18|vcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|vcnt[3]~17 ),
	.combout(\inst18|vcnt[4]~18_combout ),
	.cout(\inst18|vcnt[4]~19 ));
// synopsys translate_off
defparam \inst18|vcnt[4]~18 .lut_mask = 16'hC30C;
defparam \inst18|vcnt[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \inst18|vcnt[4] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|vcnt[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst18|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|vcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|vcnt[4] .is_wysiwyg = "true";
defparam \inst18|vcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \inst18|vcnt[5]~20 (
// Equation(s):
// \inst18|vcnt[5]~20_combout  = (\inst18|vcnt [5] & (!\inst18|vcnt[4]~19 )) # (!\inst18|vcnt [5] & ((\inst18|vcnt[4]~19 ) # (GND)))
// \inst18|vcnt[5]~21  = CARRY((!\inst18|vcnt[4]~19 ) # (!\inst18|vcnt [5]))

	.dataa(\inst18|vcnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst18|vcnt[4]~19 ),
	.combout(\inst18|vcnt[5]~20_combout ),
	.cout(\inst18|vcnt[5]~21 ));
// synopsys translate_off
defparam \inst18|vcnt[5]~20 .lut_mask = 16'h5A5F;
defparam \inst18|vcnt[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \inst18|vcnt[6] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|vcnt[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst18|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|vcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|vcnt[6] .is_wysiwyg = "true";
defparam \inst18|vcnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \inst18|vcnt[5] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|vcnt[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst18|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|vcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|vcnt[5] .is_wysiwyg = "true";
defparam \inst18|vcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|rden_decode|w_anode72w[3]~0 (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|rden_decode|w_anode72w[3]~0_combout  = (!\inst18|vcnt [6] & (!\inst18|vcnt [7] & \inst18|vcnt [5]))

	.dataa(gnd),
	.datab(\inst18|vcnt [6]),
	.datac(\inst18|vcnt [7]),
	.datad(\inst18|vcnt [5]),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode72w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|rden_decode|w_anode72w[3]~0 .lut_mask = 16'h0300;
defparam \inst16|altsyncram_component|auto_generated|rden_decode|w_anode72w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \inst18|vcnt[3] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|vcnt[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst18|LessThan1~2_combout ),
	.sload(gnd),
	.ena(\inst18|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|vcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|vcnt[3] .is_wysiwyg = "true";
defparam \inst18|vcnt[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode72w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .init_file = "sakura.mif";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "sakura:inst17|altsyncram:altsyncram_component|altsyncram_rc91:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFF0FFFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03BFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8125B600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB98029FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|rden_decode|w_anode94w[3]~0 (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|rden_decode|w_anode94w[3]~0_combout  = (\inst18|vcnt [6] & (!\inst18|vcnt [7] & \inst18|vcnt [5]))

	.dataa(gnd),
	.datab(\inst18|vcnt [6]),
	.datac(\inst18|vcnt [7]),
	.datad(\inst18|vcnt [5]),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode94w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|rden_decode|w_anode94w[3]~0 .lut_mask = 16'h0C00;
defparam \inst16|altsyncram_component|auto_generated|rden_decode|w_anode94w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode94w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .init_file = "sakura.mif";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "sakura:inst17|altsyncram:altsyncram_component|altsyncram_rc91:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFE007FF00FFF0FC3FFFE05061FFFC07F1FFFFFF8BFF8FFFFFFFFFFFFFFFFFFFFFE02FFF01FFF8FE1FFFE0F800FFFC0FF1FFFFFFC7FF8FFFFFFFFFFFFFFFFFFFFFF87FFE00FFF8FF1FFFC3FC00FFF40FF0FFFFFFCBFF0FFFFFFFFFFFFFFFFFFFFFFFFFF803FFF87F87FFC7FF003FF00FF9FFFFFFC7FF8FFFFFFFFFFFFFFFFFFFFFFFFFE02DFFFC7FC7FFDFFF800FE01FF9FFFFFFC7FF8FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFC7DC1FFFFFFE000F01FF0FFFFFF87FF8FFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFC7000FFFFFFF300003FF8FFFFFFC7FF8FFFFFFFFFFFFFFFFFFFFFFFFE07FFC7FC70007FFFFFE3C0007FF87FFFFF8BFF0FFFFFFF87FFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFC0FFF01FC30007FFFFFE3F8003FF87FFFFFC7FF8FFFFFFF03FFFFFFFFFFFFFFF83FFF006003C1FFFFFFE7FF747FFC7FFFFFC7FF8FFFFFF000FFFFFFFFFFFFFFE0FFFC000003DFFFFFFFE3FFFC7FFC3FFFFFC3FF8FFFFFC0107FFFFFFFFFFFFFC1FFF8000A07FFFFFFFFC7FFFC3FFE3FFFFF8FFF0FFFFFC0F87FFFFFFFFFFFFF83FFF8C01FC7FFFFFFFFC7FFFC3FFE3FFFFFC7FF8FFFFF03F83FFFFFFFFFFFFE0FFFF3F83FE7FFFFFFFF87FFFE3FFE1FFFFF8FFF8FFFFE1FFE0FFFFFFFFFFFF81FFFE7FC3FEFFFFFFFFF8FFFFE3FFE1FFFFFC7FF0FFFFE1FFF0FFFFFFFFFFF807FFFCFFC3FEFFFFFF81F0FFFFF0FFF1FFFFF8BFF8FFFFE3FFF87FFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFF000FFFFDFFC7FFFFFFFF00A1FFFFF87FF1FFFFFC7FF8FFFFC3FFFC3FFFFFFFFE007FFFFBFFC7FE7FFFFC0001FFFFF81FF1FFFFF87FF8FFFF03FFFE1FFFFFFFF01FFFFFF3FFC7FE7FFFF83E03FFFFFE1FF1FFFFFCFFE8FFF803FFFE1FFFFFFFF07FFFFFEFFFC7FE7FFFF87F07FFFFFF03E1FFFFF87FF8FE0017FFFF1FFFFFFFF1FFFFFFEFFFC7FE7FFFF8FFFFFFFFFF0361FFFFFCBFF0B0005FFFFF0FFFFFFFE1FFFFFFCFFF87FE3FFFFCFFFFFFFFFF0601FFFFF87FF8001BFFFFFF8FFFFFFFE3FFFFFF9FFF83FF3FFFF8FFFFFFFFFE0E80FFFFF8FFF805BFFFFFFF8FFFFFFFC3FFFFFF9FFF83FE1FE7F8FFFFFFFFFC3FC07FFFF8BFF0A5FFFFFFFF0FFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFC7FFFFFF1FFFC3FF1FCFFCFFFFFFFFF83FC00FD4807FF9DFFFFFFFFF0FFFFFFFC7FFFFFE0FFF83FF0F87F8FFFFFFFFF07FF80000007FFFFFFFFFFFFF0FFFFFFF87FFFFFE0FFFC1FF068FFC7FFFFFFFF0FFFF000000FFFFFFFFFFFFFF0FFFFFFF8FFFFFFC0FFFC0FF000FF8FFFFFFFFF1FFFFE001BFFFFEFFFFFFFFFF0FFFFFFF8FFFFFFC0FFFC0FF000FFCFFFFFFFFC1FFFFFD5BDFFFFFFFFFFFFFFC1FFFFFFF8FFFFFF8C7FFC07F840FFC7FFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFF8FFFFFF0C7FFC07F8F0FFC7FFFFFFFC7FFFFFFFFFFFFFFFFFFFDAFE03FFFFFFF1FFFFFF1C7FFE03F8F1FFC7FFFFFFFC3FFFFFFFFFFFFFFFFFFEC8FE1FFFFF;
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \inst18|vcnt [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst18|vcnt [6]),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst16|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \inst16|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst16|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst16|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout  = \inst16|altsyncram_component|auto_generated|address_reg_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst16|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \inst16|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \inst16|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst16|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \inst16|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|rden_decode|w_anode83w[3]~0 (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|rden_decode|w_anode83w[3]~0_combout  = (\inst18|vcnt [6] & (!\inst18|vcnt [7] & !\inst18|vcnt [5]))

	.dataa(gnd),
	.datab(\inst18|vcnt [6]),
	.datac(\inst18|vcnt [7]),
	.datad(\inst18|vcnt [5]),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode83w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|rden_decode|w_anode83w[3]~0 .lut_mask = 16'h000C;
defparam \inst16|altsyncram_component|auto_generated|rden_decode|w_anode83w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode83w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .init_file = "sakura.mif";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "sakura:inst17|altsyncram:altsyncram_component|altsyncram_rc91:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFF1FFFFFE3E3FFE01FCE1FFC7FFFFFFF87FFFFFFFFFFFFFFFFFFB00F01FFFFFFFF1FFFFFE3E3FFE10F843FFC7FFFFFFFC7FFFFFFFFFFFFFFFFFA000D07FFFFFFFF1FFFFFE3F1FFE187C03FFE7FFFFFFFC7FFFFFFFFFFFFFFFFA000081FFFFFFFFF8FFFFFC7F1FFF1C3807FFC7FFFFFFF87FFFFFFFFFFFFFFFC0000003FFFFFFFFF8FFFFFC7F0FFE1E080FFFE3FFFFFFFC7FFFFFFFFFFFFFF9001E000FFFFFFFFFFC7FFFFCFF8FFF1E000FFFE3FFFFFFFC3FFFFFFFFFFFFF8001FC001FFFFFFFFFFC3FFFF8FF87FF0F800FFFE1FFFFFFFC3FFFFFFFFFBFFF801FFC007FFFFFFFFFFE07FFF8FFC7FF8FC007FFF1FFFFFFFE3FFFFFBFD55FFF02FFFE00FFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFF03FFF8FFC3FF8FE007FFF0FFFFFFFE1FFFFDFAC81FFF8FFFFC00FFFFFFFFFFFF80FFF9FFE1FF87F007FFF8FFFFFFFF1FFFF408001FFF9FFFFE00FFFFFFFFFFFFE07FF1FFE0DF87F807FFF87FFFFFFF07FF0000001FFF1FFFF8007FFFFFFFFFFFF81FF1FFF07FC7FFC7FFFC7FFFFFFF81BC0000243FFF8FFFE000FFFFFFFFFFFFFC0FF1FFF807C3FFE3FFFC3FFFFFFFC0000003FF1FFF9FFF0000FFFFFFFFFFFFFF0FF1FFFC03C3FFF1FFFC3FFFFFFFF80017FFFF3FFF0FF803E0FFFFFFFFFFFFFF87F3FFFF00E1FFF9FFFE3FFFFFFFFE8FFFFFFF3FFF9FE017807FFFFFFFFFFFFFC7E3FFFF8021FFF8FFFC3FFFFFFFFFFFFFFFFF1FFF8F807F80FFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFE3E3FFFFF801FFF8FFFE1FFFFFFFFFFFFFFFFF1FFF8C03FD03FFFFFFFFFFFFFFE1E3FFFFFE03FFFC7FFC3FFFFFFFFFFFFFFFFF1FFF800FFC0FFFFFFFFFFFFFFFE0C7FFFFFF03FFFC7FFE3FFFFFFFFFFFFFFFFF1FFF805FF81FFFFFFFFFFFFFFFF007FFFFFFFFFFFE1FFC3FFFFFFFFFFFFFFFFF0FFFC2FFE07FFFFFFFFFFFFFFFF81FFFFFFFFFFFFF1FFC3FFFFFFFFFFFFFFFFF87FF87FF40FFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFF1FFC7FFFFFFFFFFFFFFFFFC1FFF7FE01FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF07F87FFFFFFFFFFFFFFFFFC07FFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FFFFFFFFFFFFFFFFEFF01FFFF81FFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFE0E0FFFFFFFFFFFFFFFF84780FFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF841FFFFFFFFFFFFFFFE00003FFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFF00000FFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFC01A83FFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFC1FFEFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF83FFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFF07FFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneive_lcell_comb \inst18|LessThan1~3 (
// Equation(s):
// \inst18|LessThan1~3_combout  = (!\inst18|vcnt [6] & (!\inst18|vcnt [7] & !\inst18|vcnt [5]))

	.dataa(gnd),
	.datab(\inst18|vcnt [6]),
	.datac(\inst18|vcnt [7]),
	.datad(\inst18|vcnt [5]),
	.cin(gnd),
	.combout(\inst18|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|LessThan1~3 .lut_mask = 16'h0003;
defparam \inst18|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst18|LessThan1~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .init_file = "sakura.mif";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "sakura:inst17|altsyncram:altsyncram_component|altsyncram_rc91:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~2_combout  = (\inst16|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst16|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (!\inst16|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst16|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst17|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # 
// (!\inst16|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\inst17|altsyncram_component|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\inst16|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst16|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hD9C8;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~3_combout  = (\inst16|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst17|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~2_combout  & (\inst17|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # 
// (!\inst16|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst17|altsyncram_component|auto_generated|mux2|_~2_combout ))))

	.dataa(\inst16|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst17|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hF588;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \inst18|r~0 (
// Equation(s):
// \inst18|r~0_combout  = (!\inst18|hcnt [9] & (!\inst18|vcnt [8] & (!\inst18|hcnt [8] & !\inst18|vcnt [9])))

	.dataa(\inst18|hcnt [9]),
	.datab(\inst18|vcnt [8]),
	.datac(\inst18|hcnt [8]),
	.datad(\inst18|vcnt [9]),
	.cin(gnd),
	.combout(\inst18|r~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|r~0 .lut_mask = 16'h0001;
defparam \inst18|r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \inst17|altsyncram_component|auto_generated|rden_decode|w_anode105w[3]~0 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|rden_decode|w_anode105w[3]~0_combout  = (!\inst18|vcnt [6] & (\inst18|vcnt [7] & !\inst18|vcnt [5]))

	.dataa(gnd),
	.datab(\inst18|vcnt [6]),
	.datac(\inst18|vcnt [7]),
	.datad(\inst18|vcnt [5]),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode105w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode105w[3]~0 .lut_mask = 16'h0030;
defparam \inst17|altsyncram_component|auto_generated|rden_decode|w_anode105w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst17|altsyncram_component|auto_generated|rden_decode|w_anode105w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .init_file = "sakura.mif";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "sakura:inst17|altsyncram:altsyncram_component|altsyncram_rc91:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFC3FFF0603F007FC63FE03FFF87E0FF07FFC3FF0FFFFFFFFFFFFFFFFFFFFF9FFFC7FFE3F87F00FFC03FC01FFF8FF1FF0FFFC7FE1FFFFFFFFFFFFFFFFFFFFE07FF8FFFE3F0FF007FC07F8807FFC7F1FE0FFFC7FF0FFFFFFFFFFFFFFFFFFFFE01FF8FFFC3E1FE24FFC0FF8E0BFFC7F3FE3FFFC3FF1FFFFFFFFFFFFFFFFFFFF8003F0FFFC181FDFEFFC0FF8F83FFE7E3FC3FFFC7FE0FFFFFFFFFFFFFFFFFFFF874161FFF8003FFFF5FC1FF1F81FFEFF3F87FFFC3FF1FFFFFFFFFFFFFFFFFFFE07C003FFF8007FFFFBFC3FF1FC0FFF7FFF87FFFC3FF0FFFFFFFFFFFFFFFFFFFC1FF803FFF827FFFFFDFC7FC3FE07FFFF7F0FFFFC7FF8FFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFF87FFF27FFFEFFFFFFF9FC7FC7FF03FFFFFF1F7FFC3FF0FFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFBFCFF87FF83FFFFFE381FFC7FF8FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFBFCFF8FFFC1FFFFFE200FFC7FF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFBFDFF0FFFE0FFFFFC0087FC7FF8FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFF3FBFF1FFFF0FFFFFC0343FC3FF0FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFF3FFFE1FFFF87FFFFC07E0FC7FF8FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFBFF3FFFE3FFFF83FFFFC1FF0FC7FF0FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFC7FE3FFFC3F81FC3FFFF9FFFC7C7FF8FFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFFE3FFFFFFFFFFBFF17FE3FFFC7F00101FFFFFFFF83C7FF8FFFFFFFFFFFFFFFFFFE3FFFFFFFFF81FF3FFC3FFF8FF00000FFFFFFFFE7C7FF0FFFFFFFFFFFFFFFFFFE1FFFFFFFFD03FF3FF83FFF8FE18001FFFFFFFFE3C7FF8FFFFFFFFFFFFFFFFFFF1FFFFFFFFC07FE3FFC3FFF1FC3FDFFFFFFFFFFE3C3FF8FFFFFFFFFFFFFFFFFFF0FFFFFFFFC07FE3FFE3FFF3FC3FFFBFFFFFFFFE3C3FF8FFFFFFFFFFFFFFFFFFF87FFFFFFF80FFC3FFE3FFE3F83FFFFFFFFFFFFE3CFFF0FFFFFFFFFFFFFFFFFFFC3FFFFFFF80FFC1FFE3FFE7F8FFFFFFFFFFFFFC3C3FF8FFFFFFFFFFFFFFFFFFFC3FFFFAFF81FFC1FFF7FFC7F87FFFFFFFFFFFFC78FFF8FFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFF1FFFF87F01FF81FFF7FFCFF87FFFFFFFFFFFFC7C7FF8FFFFFFFFFFFFFFFFFFFF0FFFE03F03FF807FF7FF8FF8FFFFFFFFFEDEFC7C7FF0FFFFFFFFFFFFFFFFFFFF87FF003F03FF8C7FFFFF8FF87FFFFFFFFFE0787C7FF8FFFFFFFFFFFFFFFFFFFF83FF021F07FF1C7FFFFF9FFC7FFFFFFFFA00007C7FF0FFFFFFFFFFFFFFFFFFFFE1FE0F0707FF1E3FFFFF1FFCFFFFFFFF8000007C7FF8FFFFFFFFFFFFFFFFFFFFE0FC1F8207FF1F1FFFFF187C7FFFFFFF001E00F87FF8FFFFFFFFFFFFFFFFFFFFF0783F800FFF1F87FFFF003C7FFFFF7F007FC1FC3FF8FFFFFFFFFFFFFFFFFFFFFC207FE00FFF1F87FFFE000C3FFFE4FF87FFE3FCFFF0FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|rden_decode|w_anode116w[3]~0 (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|rden_decode|w_anode116w[3]~0_combout  = (!\inst18|vcnt [6] & (\inst18|vcnt [7] & \inst18|vcnt [5]))

	.dataa(gnd),
	.datab(\inst18|vcnt [6]),
	.datac(\inst18|vcnt [7]),
	.datad(\inst18|vcnt [5]),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode116w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|rden_decode|w_anode116w[3]~0 .lut_mask = 16'h3000;
defparam \inst16|altsyncram_component|auto_generated|rden_decode|w_anode116w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode116w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .init_file = "sakura.mif";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "sakura:inst17|altsyncram:altsyncram_component|altsyncram_rc91:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFC3FFFFFC3FFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFD2003FFFFFFFFFFFFC3FFFFFC3FFFFF80FFFFFFFFFFFFFFFFFFFFFFFFDFFBDEEFF901FFFFFFFFFFFFE3FFFFFE1FFFFE07FFFFFFFFFFFFFFFFFFFFFFFF7FFFFF6FDD807FFFFFFFFFFFE1FFFFFF1FFFF80FFFFFFFFFFFFFFFFFFFFE7FEFFBFDBDF556701FFFFFFFFFFFE1FFFFFF07FFF03FFFFFFFFFFFFFFFFFFFFFFD6EDDFFF3B7ABD807FFFFFFFFFFF1FFFFFF87FFC1FFFFFFFFFFFFFF79BFFA10000001FC045C642503FFFFFFFFFFF0FFFFFFE3FF83FFFFFFFFFFFD8200FFF800000002FA00005B5681FFFFFFFFFFF87FFFFFE1FF07FFFFFFFFFA4000007FF80000003FFC00000021207FFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFC7FFFFFF0FC1FFFFFFFFFE0000080FFF877D000FFF800000000281FFFFFFFFFFC1FFFFFF07C1FFFFFFFFFD8017FF0FFFC7FFC03FFF800000002000FFFFFFFFFFE3FFFFFFC10FFFFFFFFFFF803FFF8FFFC7FFE0FFDF87A0000000007FFFFFFFFFE07FFFFFE00FFFFFFFFFFFF01FFF87FFC7C381FFDF87FFD00000001FFFFFFFFFF07FFFFFF03FFFFFFFFFFFFC0FDFC7FFE78003FF1F8FFFFF8000000FFFFFFFFFF85FFFFFF87FFFFF8FFFFFFE0383C7FFE2000FFE1FC7FFFFF800000FFFFFFFFFFC17FFFFFEFFFFFE1FFFFFFF8001E3FFE0001FF01FC7FFFFFE80000FFFFFFFFFFE1FFFFFFFFFFFF80FFF3FFFF000E3FFE0347FF01FC7FFFFFFF8000FFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFF07FFFFFFFFFFC00FFE3FFFF06043FFF0FCFFC01FC7FFFFFFFE000FFFFFFFFFFF83FFFFFFFFFF800FFE0FFFFC7C03FE62FFFF801FC7FFFFFFFFC03FFFFFFFFFFFC0FFFFFFFFFE03CFFE07FFFFFC03FF7FFFFF001FC3FFFFFFFFF9BFFFFFFFFFFFF03FFFFFFFF80FE7FE01FFFFFF01FF5FFFFE001FE3FFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFAEFEFFE00FFFFFFC1FF7FFFF80E1FE3FFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFF7FE005FFFFFFFFFFFFFF81C1FC3FFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFE7FE301FFFFFFFFFFFFFF03E1FE3FFFFFFFFFFFFFFFFFFFFFFFFC0BFFFFFFFFFF7FE7817FFFFFFFFFFFFE07C3FE3FFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFF80FFFFFFFFFF7FE7C0FFFFFFFFFFFFFE0FE1FE1FFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFC7E07FFFFFFFFFFFFC1FC3FE3FFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFF7FE7E0FFFFFFFFFFFFF03FE3FE1FFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFF7FC7E1FFFFFFFFF67FF07FC1FE1FFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFE7FE7C3FFFFFFFFF03FE0FFC3FE1FFFFFFFFFFFFFFFFFFFFFFFFFF0FFFC9A4FF87FC787FDFFFFFFF03FE1FFC3FF1FFFFFFFFFFFFFFFFFFFFFFFFFF1FFF8001FE07FC70FF1FFFFCFE07FC1FFC3FE1FFFFFFFFFFFFFFFFFFFFFFFFFE3FFF0001FC0FFC70FE03FFF0FF0FF83FFC3FF1FFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~0_combout  = (\inst16|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst16|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\inst17|altsyncram_component|auto_generated|ram_block1a5~portadataout )))) # (!\inst16|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\inst16|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\inst17|altsyncram_component|auto_generated|ram_block1a4~portadataout )))

	.dataa(\inst16|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst16|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst17|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hBA98;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0 (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout  = (\inst18|vcnt [6] & (\inst18|vcnt [7] & !\inst18|vcnt [5]))

	.dataa(gnd),
	.datab(\inst18|vcnt [6]),
	.datac(\inst18|vcnt [7]),
	.datad(\inst18|vcnt [5]),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0 .lut_mask = 16'h00C0;
defparam \inst16|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \inst17|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst17|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .init_file = "sakura.mif";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "sakura:inst17|altsyncram:altsyncram_component|altsyncram_rc91:auto_generated|ALTSYNCRAM";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6A482A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA4000000002FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF40FFFFFFFFFFFFFFFA0000000000000016ED50FFFFFFFFFFFFFFFFFFFFFFFFD4007FFFFFFFFFFFFEC0000000000000000000007FFFFFFFFFFFFFFFF;
defparam \inst17|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFD100007FFFFFFFFFFFF000004222A4A2000000000013FFFFFFFFFFFFFFFFFFFFC000543FFFFFFFFFFF8000577FFFFFFFEC020000000017FFFFFFFFFFFFFFFFFF802FFC3FFFFFFFFFFE0157BFFFFFFFFEFFDA9630020001FFFFFFFFFFFFFFFFFF03FFFE1FFFFFFFFFD003FFFFFFFFFFFFFFFFFFEEA600000FFFFFFFFFFFFFFFFC07FFFE1FFFFFFFFE80AFFFFFFFFFFFFFFFFFFEFE6FA80002FFFFFFFFFFFFFFFC0FFFFF0FFFFFFFF808FFFFFFFFFFFFFFFFFFFFFFFFF7E4001FFFFFFFFFFFFFFC7FFFFF0FFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFED78001FFFFFFFFFFFFFC3FFFFF87FFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFF7FFE7001FFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \inst17|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \inst17|altsyncram_component|auto_generated|mux2|_~1_combout  = (\inst17|altsyncram_component|auto_generated|mux2|_~0_combout  & ((\inst17|altsyncram_component|auto_generated|ram_block1a7~portadataout ) # 
// ((!\inst16|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst17|altsyncram_component|auto_generated|mux2|_~0_combout  & (((\inst16|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \inst17|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\inst17|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datac(\inst16|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst17|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\inst17|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hBC8C;
defparam \inst17|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \inst19|r~0 (
// Equation(s):
// \inst19|r~0_combout  = (\inst18|r~0_combout  & ((\inst16|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst17|altsyncram_component|auto_generated|mux2|_~1_combout ))) # (!\inst16|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst17|altsyncram_component|auto_generated|mux2|_~3_combout ))))

	.dataa(\inst16|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\inst17|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datac(\inst18|r~0_combout ),
	.datad(\inst17|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\inst19|r~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst19|r~0 .lut_mask = 16'hE040;
defparam \inst19|r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \inst19|r (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst19|r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|r .is_wysiwyg = "true";
defparam \inst19|r .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode72w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .init_file = "badapple.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "badapple:inst16|altsyncram:altsyncram_component|altsyncram_di91:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode83w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .init_file = "badapple.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "badapple:inst16|altsyncram:altsyncram_component|altsyncram_di91:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF880000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE60000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000;
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \inst16|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst18|vcnt [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst16|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \inst16|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst16|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \inst16|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|mux2|_~2_combout  = (\inst16|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\inst16|altsyncram_component|auto_generated|ram_block1a2~portadataout ) # 
// (\inst16|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\inst16|altsyncram_component|auto_generated|out_address_reg_a [1] & (\inst16|altsyncram_component|auto_generated|ram_block1a0~portadataout  & 
// ((!\inst16|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\inst16|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\inst16|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\inst16|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\inst16|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hCCE2;
defparam \inst16|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode94w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .init_file = "badapple.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "badapple:inst16|altsyncram:altsyncram_component|altsyncram_di91:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB8000000000000000000000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DA000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|mux2|_~3_combout  = (\inst16|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst16|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// ((\inst16|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (!\inst16|altsyncram_component|auto_generated|mux2|_~2_combout  & (\inst16|altsyncram_component|auto_generated|ram_block1a1~portadataout )))) # 
// (!\inst16|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\inst16|altsyncram_component|auto_generated|mux2|_~2_combout ))))

	.dataa(\inst16|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst16|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\inst16|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.datad(\inst16|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hF858;
defparam \inst16|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|rden_decode|w_anode138w[3]~0 (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|rden_decode|w_anode138w[3]~0_combout  = (\inst18|vcnt [6] & (\inst18|vcnt [7] & \inst18|vcnt [5]))

	.dataa(gnd),
	.datab(\inst18|vcnt [6]),
	.datac(\inst18|vcnt [7]),
	.datad(\inst18|vcnt [5]),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode138w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|rden_decode|w_anode138w[3]~0 .lut_mask = 16'hC000;
defparam \inst16|altsyncram_component|auto_generated|rden_decode|w_anode138w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode138w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .init_file = "badapple.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "badapple:inst16|altsyncram:altsyncram_component|altsyncram_di91:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h001FFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000003FFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000FF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000008000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000;
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \inst16|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode127w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst18|vcnt [4],\inst18|vcnt [3],\inst18|vcnt [2],\inst18|vcnt [1],\inst18|vcnt [0],\inst18|hcnt [7],\inst18|hcnt [6],\inst18|hcnt [5],\inst18|hcnt [4],\inst18|hcnt [3],\inst18|hcnt [2],\inst18|hcnt [1],\inst18|hcnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst16|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .init_file = "badapple.mif";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "badapple:inst16|altsyncram:altsyncram_component|altsyncram_di91:auto_generated|ALTSYNCRAM";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFC00000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000007FFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFF8000;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFFFFFFFFFFFFC000000003FFFFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFFFFFFFFFFFFC000000001FFFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000007FFFFFFFFFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFF00000000000700FFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFF800;
defparam \inst16|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000780FFFFFFFFFFFFFFFFFFFFFFFFC000000000007FFFFFFFFFFFFF800000000007C07FFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFF800000000007E0FFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFF800000000007E07FFFFFFFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFF800000000003E07FFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFF800000000001F07FFFFFFFFFFFFFFFFFFFFFFFE0000000000007FFFFFFFFFFFF800000000000F07FFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFFFFFFC00000000001F07FFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFC00;
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \inst16|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \inst16|altsyncram_component|auto_generated|mux2|_~1_combout  = (\inst16|altsyncram_component|auto_generated|mux2|_~0_combout  & ((\inst16|altsyncram_component|auto_generated|ram_block1a7~portadataout ) # 
// ((!\inst16|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\inst16|altsyncram_component|auto_generated|mux2|_~0_combout  & (((\inst16|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \inst16|altsyncram_component|auto_generated|ram_block1a6~portadataout ))))

	.dataa(\inst16|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.datab(\inst16|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(\inst16|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\inst16|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\inst16|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hDA8A;
defparam \inst16|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \inst18|r~1 (
// Equation(s):
// \inst18|r~1_combout  = (\inst18|r~0_combout  & ((\inst16|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\inst16|altsyncram_component|auto_generated|mux2|_~1_combout ))) # (!\inst16|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\inst16|altsyncram_component|auto_generated|mux2|_~3_combout ))))

	.dataa(\inst16|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\inst16|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datac(\inst18|r~0_combout ),
	.datad(\inst16|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cin(gnd),
	.combout(\inst18|r~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|r~1 .lut_mask = 16'hE040;
defparam \inst18|r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \inst18|r (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|r~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|r .is_wysiwyg = "true";
defparam \inst18|r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \inst15|R~0 (
// Equation(s):
// \inst15|R~0_combout  = (\EN~input_o  & ((\sakura~input_o ))) # (!\EN~input_o  & (\inst18|r~q  & !\sakura~input_o ))

	.dataa(\EN~input_o ),
	.datab(gnd),
	.datac(\inst18|r~q ),
	.datad(\sakura~input_o ),
	.cin(gnd),
	.combout(\inst15|R~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|R~0 .lut_mask = 16'hAA50;
defparam \inst15|R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \inst15|R~1 (
// Equation(s):
// \inst15|R~1_combout  = (\sakura~input_o  & (!\badapple~input_o  & (\inst19|r~q  & !\inst15|R~0_combout ))) # (!\sakura~input_o  & (\badapple~input_o  & ((\inst15|R~0_combout ))))

	.dataa(\sakura~input_o ),
	.datab(\badapple~input_o ),
	.datac(\inst19|r~q ),
	.datad(\inst15|R~0_combout ),
	.cin(gnd),
	.combout(\inst15|R~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|R~1 .lut_mask = 16'h4420;
defparam \inst15|R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \inst18|always2~0 (
// Equation(s):
// \inst18|always2~0_combout  = ((\inst18|hcnt [4] & (\inst18|hcnt [5] & \inst18|hcnt [6])) # (!\inst18|hcnt [4] & (!\inst18|hcnt [5] & !\inst18|hcnt [6]))) # (!\inst18|Equal0~0_combout )

	.dataa(\inst18|Equal0~0_combout ),
	.datab(\inst18|hcnt [4]),
	.datac(\inst18|hcnt [5]),
	.datad(\inst18|hcnt [6]),
	.cin(gnd),
	.combout(\inst18|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|always2~0 .lut_mask = 16'hD557;
defparam \inst18|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \inst18|hs (
	.clk(\inst4896|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\inst18|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|hs .is_wysiwyg = "true";
defparam \inst18|hs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \inst15|HS~0 (
// Equation(s):
// \inst15|HS~0_combout  = (!\EN~input_o  & (\inst18|hs~q  & (\sakura~input_o  $ (\badapple~input_o ))))

	.dataa(\sakura~input_o ),
	.datab(\badapple~input_o ),
	.datac(\EN~input_o ),
	.datad(\inst18|hs~q ),
	.cin(gnd),
	.combout(\inst15|HS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|HS~0 .lut_mask = 16'h0600;
defparam \inst15|HS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \inst18|always3~0 (
// Equation(s):
// \inst18|always3~0_combout  = ((\inst18|vcnt [2]) # ((\inst18|vcnt [4]) # (!\inst18|vcnt [8]))) # (!\inst18|vcnt [3])

	.dataa(\inst18|vcnt [3]),
	.datab(\inst18|vcnt [2]),
	.datac(\inst18|vcnt [4]),
	.datad(\inst18|vcnt [8]),
	.cin(gnd),
	.combout(\inst18|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|always3~0 .lut_mask = 16'hFDFF;
defparam \inst18|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \inst18|always3~1 (
// Equation(s):
// \inst18|always3~1_combout  = ((\inst18|always3~0_combout ) # ((\inst18|vcnt [9]) # (!\inst18|vcnt [1]))) # (!\inst16|altsyncram_component|auto_generated|rden_decode|w_anode138w[3]~0_combout )

	.dataa(\inst16|altsyncram_component|auto_generated|rden_decode|w_anode138w[3]~0_combout ),
	.datab(\inst18|always3~0_combout ),
	.datac(\inst18|vcnt [1]),
	.datad(\inst18|vcnt [9]),
	.cin(gnd),
	.combout(\inst18|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|always3~1 .lut_mask = 16'hFFDF;
defparam \inst18|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \inst15|VS~0 (
// Equation(s):
// \inst15|VS~0_combout  = (!\EN~input_o  & (\inst18|always3~1_combout  & (\sakura~input_o  $ (\badapple~input_o ))))

	.dataa(\sakura~input_o ),
	.datab(\badapple~input_o ),
	.datac(\EN~input_o ),
	.datad(\inst18|always3~1_combout ),
	.cin(gnd),
	.combout(\inst15|VS~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|VS~0 .lut_mask = 16'h0600;
defparam \inst15|VS~0 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
