-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity state_buffer_kernel_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    current_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    zext_ln1073 : IN STD_LOGIC_VECTOR (5 downto 0);
    commit_time_V : IN STD_LOGIC_VECTOR (31 downto 0);
    removed_V_3_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    removed_V_3_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    removed_V_3_out_o_ap_vld : OUT STD_LOGIC;
    list_nodes_next_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    list_nodes_next_V_ce0 : OUT STD_LOGIC;
    list_nodes_next_V_we0 : OUT STD_LOGIC;
    list_nodes_next_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    list_nodes_next_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    list_nodes_state_lvt_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    list_nodes_state_lvt_V_ce0 : OUT STD_LOGIC;
    list_nodes_state_lvt_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    list_free_head_V_i : IN STD_LOGIC_VECTOR (15 downto 0);
    list_free_head_V_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    list_free_head_V_o_ap_vld : OUT STD_LOGIC;
    list_lp_sizes_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    list_lp_sizes_V_ce0 : OUT STD_LOGIC;
    list_lp_sizes_V_we0 : OUT STD_LOGIC;
    list_lp_sizes_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    list_lp_sizes_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    list_lp_heads_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    list_lp_heads_V_ce0 : OUT STD_LOGIC;
    list_lp_heads_V_we0 : OUT STD_LOGIC;
    list_lp_heads_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of state_buffer_kernel_state_buffer_kernel_Pipeline_VITIS_LOOP_101_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln1069_fu_162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal current_V_4_reg_286 : STD_LOGIC_VECTOR (15 downto 0);
    signal list_lp_heads_V_addr_reg_292 : STD_LOGIC_VECTOR (5 downto 0);
    signal list_lp_sizes_V_addr_reg_297 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln1069_reg_302 : STD_LOGIC_VECTOR (0 downto 0);
    signal list_nodes_next_V_addr_reg_306 : STD_LOGIC_VECTOR (6 downto 0);
    signal current_V_5_reg_316 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal or_ln105_fu_182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln105_reg_321 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1073_cast_fu_138_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_fu_168_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_1_fu_203_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1065_fu_197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal removed_V_fu_212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal keep_next_fu_48 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal current_V_fu_52 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_current_V_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal prev_V_fu_56 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln105_fu_177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component state_buffer_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component state_buffer_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    current_V_fu_52_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
                current_V_fu_52 <= current_V_2;
            elsif (((icmp_ln1069_reg_302 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                current_V_fu_52 <= current_V_5_reg_316;
            end if; 
        end if;
    end process;

    keep_next_fu_48_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
                keep_next_fu_48 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (or_ln105_fu_182_p2 = ap_const_lv1_1))) then 
                keep_next_fu_48 <= and_ln105_fu_188_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (or_ln105_fu_182_p2 = ap_const_lv1_0))) then 
                keep_next_fu_48 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    prev_V_fu_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
                prev_V_fu_56 <= ap_const_lv16_FFFF;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (or_ln105_fu_182_p2 = ap_const_lv1_1))) then 
                prev_V_fu_56 <= current_V_4_reg_286;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                current_V_4_reg_286 <= ap_sig_allocacmp_current_V_4;
                icmp_ln1069_reg_302 <= icmp_ln1069_fu_162_p2;
                list_lp_heads_V_addr_reg_292 <= zext_ln1073_cast_fu_138_p1(6 - 1 downto 0);
                list_lp_sizes_V_addr_reg_297 <= zext_ln1073_cast_fu_138_p1(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                current_V_5_reg_316 <= list_nodes_next_V_q0;
                or_ln105_reg_321 <= or_ln105_fu_182_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1069_fu_162_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                list_nodes_next_V_addr_reg_306 <= zext_ln587_fu_168_p1(7 - 1 downto 0);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, icmp_ln1069_fu_162_p2, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln1069_fu_162_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    and_ln105_fu_188_p2 <= (keep_next_fu_48 and icmp_ln105_fu_177_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start_int)
    begin
        if ((ap_start_int = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, icmp_ln1069_fu_162_p2, ap_start_int)
    begin
        if (((icmp_ln1069_fu_162_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_current_V_4_assign_proc : process(ap_CS_fsm_state1, current_V_2, ap_loop_init, current_V_fu_52)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_current_V_4 <= current_V_2;
        else 
            ap_sig_allocacmp_current_V_4 <= current_V_fu_52;
        end if; 
    end process;

    icmp_ln105_fu_177_p2 <= "1" when (signed(list_nodes_state_lvt_V_q0) > signed(commit_time_V)) else "0";
    icmp_ln1065_fu_197_p2 <= "1" when (prev_V_fu_56 = ap_const_lv16_FFFF) else "0";
    icmp_ln1069_fu_162_p2 <= "1" when (ap_sig_allocacmp_current_V_4 = ap_const_lv16_FFFF) else "0";

    list_free_head_V_o_assign_proc : process(ap_CS_fsm_state3, list_free_head_V_i, current_V_4_reg_286, icmp_ln1069_reg_302, or_ln105_reg_321)
    begin
        if (((icmp_ln1069_reg_302 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln105_reg_321 = ap_const_lv1_0))) then 
            list_free_head_V_o <= current_V_4_reg_286;
        else 
            list_free_head_V_o <= list_free_head_V_i;
        end if; 
    end process;


    list_free_head_V_o_ap_vld_assign_proc : process(ap_CS_fsm_state3, icmp_ln1069_reg_302, or_ln105_reg_321)
    begin
        if (((icmp_ln1069_reg_302 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln105_reg_321 = ap_const_lv1_0))) then 
            list_free_head_V_o_ap_vld <= ap_const_logic_1;
        else 
            list_free_head_V_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    list_lp_heads_V_address0 <= list_lp_heads_V_addr_reg_292;

    list_lp_heads_V_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            list_lp_heads_V_ce0 <= ap_const_logic_1;
        else 
            list_lp_heads_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    list_lp_heads_V_d0 <= list_nodes_next_V_q0;

    list_lp_heads_V_we0_assign_proc : process(ap_CS_fsm_state2, or_ln105_fu_182_p2, icmp_ln1065_fu_197_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1065_fu_197_p2 = ap_const_lv1_1) and (or_ln105_fu_182_p2 = ap_const_lv1_0))) then 
            list_lp_heads_V_we0 <= ap_const_logic_1;
        else 
            list_lp_heads_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    list_lp_sizes_V_address0 <= list_lp_sizes_V_addr_reg_297;

    list_lp_sizes_V_ce0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1069_reg_302, ap_CS_fsm_state2, or_ln105_fu_182_p2, or_ln105_reg_321)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (or_ln105_fu_182_p2 = ap_const_lv1_0)) or ((icmp_ln1069_reg_302 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln105_reg_321 = ap_const_lv1_0)))) then 
            list_lp_sizes_V_ce0 <= ap_const_logic_1;
        else 
            list_lp_sizes_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    list_lp_sizes_V_d0 <= std_logic_vector(unsigned(list_lp_sizes_V_q0) + unsigned(ap_const_lv16_FFFF));

    list_lp_sizes_V_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1069_reg_302, or_ln105_reg_321)
    begin
        if (((icmp_ln1069_reg_302 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln105_reg_321 = ap_const_lv1_0))) then 
            list_lp_sizes_V_we0 <= ap_const_logic_1;
        else 
            list_lp_sizes_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    list_nodes_next_V_address0_assign_proc : process(ap_CS_fsm_state1, icmp_ln1069_fu_162_p2, ap_CS_fsm_state3, icmp_ln1069_reg_302, list_nodes_next_V_addr_reg_306, ap_CS_fsm_state2, or_ln105_fu_182_p2, or_ln105_reg_321, zext_ln587_fu_168_p1, zext_ln587_1_fu_203_p1, icmp_ln1065_fu_197_p2)
    begin
        if (((icmp_ln1069_reg_302 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln105_reg_321 = ap_const_lv1_0))) then 
            list_nodes_next_V_address0 <= list_nodes_next_V_addr_reg_306;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1065_fu_197_p2 = ap_const_lv1_0) and (or_ln105_fu_182_p2 = ap_const_lv1_0))) then 
            list_nodes_next_V_address0 <= zext_ln587_1_fu_203_p1(7 - 1 downto 0);
        elsif (((icmp_ln1069_fu_162_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            list_nodes_next_V_address0 <= zext_ln587_fu_168_p1(7 - 1 downto 0);
        else 
            list_nodes_next_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    list_nodes_next_V_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln1069_fu_162_p2, ap_CS_fsm_state3, icmp_ln1069_reg_302, ap_CS_fsm_state2, or_ln105_fu_182_p2, or_ln105_reg_321, icmp_ln1065_fu_197_p2, ap_start_int)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1065_fu_197_p2 = ap_const_lv1_0) and (or_ln105_fu_182_p2 = ap_const_lv1_0)) or ((icmp_ln1069_fu_162_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln1069_reg_302 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln105_reg_321 = ap_const_lv1_0)))) then 
            list_nodes_next_V_ce0 <= ap_const_logic_1;
        else 
            list_nodes_next_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    list_nodes_next_V_d0_assign_proc : process(ap_CS_fsm_state3, list_nodes_next_V_q0, list_free_head_V_i, icmp_ln1069_reg_302, ap_CS_fsm_state2, or_ln105_fu_182_p2, or_ln105_reg_321, icmp_ln1065_fu_197_p2)
    begin
        if (((icmp_ln1069_reg_302 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln105_reg_321 = ap_const_lv1_0))) then 
            list_nodes_next_V_d0 <= list_free_head_V_i;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1065_fu_197_p2 = ap_const_lv1_0) and (or_ln105_fu_182_p2 = ap_const_lv1_0))) then 
            list_nodes_next_V_d0 <= list_nodes_next_V_q0;
        else 
            list_nodes_next_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    list_nodes_next_V_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln1069_reg_302, ap_CS_fsm_state2, or_ln105_fu_182_p2, or_ln105_reg_321, icmp_ln1065_fu_197_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln1065_fu_197_p2 = ap_const_lv1_0) and (or_ln105_fu_182_p2 = ap_const_lv1_0)) or ((icmp_ln1069_reg_302 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (or_ln105_reg_321 = ap_const_lv1_0)))) then 
            list_nodes_next_V_we0 <= ap_const_logic_1;
        else 
            list_nodes_next_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    list_nodes_state_lvt_V_address0 <= zext_ln587_fu_168_p1(7 - 1 downto 0);

    list_nodes_state_lvt_V_ce0_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            list_nodes_state_lvt_V_ce0 <= ap_const_logic_1;
        else 
            list_nodes_state_lvt_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln105_fu_182_p2 <= (keep_next_fu_48 or icmp_ln105_fu_177_p2);

    removed_V_3_out_o_assign_proc : process(removed_V_3_out_i, ap_CS_fsm_state2, or_ln105_fu_182_p2, removed_V_fu_212_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (or_ln105_fu_182_p2 = ap_const_lv1_0))) then 
            removed_V_3_out_o <= removed_V_fu_212_p2;
        else 
            removed_V_3_out_o <= removed_V_3_out_i;
        end if; 
    end process;


    removed_V_3_out_o_ap_vld_assign_proc : process(ap_CS_fsm_state2, or_ln105_fu_182_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (or_ln105_fu_182_p2 = ap_const_lv1_0))) then 
            removed_V_3_out_o_ap_vld <= ap_const_logic_1;
        else 
            removed_V_3_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    removed_V_fu_212_p2 <= std_logic_vector(unsigned(removed_V_3_out_i) + unsigned(ap_const_lv16_1));
    zext_ln1073_cast_fu_138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1073),64));
    zext_ln587_1_fu_203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(prev_V_fu_56),64));
    zext_ln587_fu_168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_current_V_4),64));
end behav;
