

================================================================
== Synthesis Summary Report of 'dct'
================================================================
+ General Information: 
    * Date:           Sat Mar 11 11:25:49 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        dct_prj
    * Solution:       DATAFLOW (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu50-fsvh2104-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ dct*                               |     -|  0.00|      179|  1.790e+03|         -|       84|     -|  dataflow|     -|  224 (3%)|  20502 (1%)|  25151 (2%)|    -|
    | + entry_proc                        |     -|  5.89|        0|      0.000|         -|        0|     -|        no|     -|         -|     2 (~0%)|    20 (~0%)|    -|
    | + read_data                         |     -|  0.00|       83|    830.000|         -|       83|     -|        no|     -|         -|  2072 (~0%)|  1688 (~0%)|    -|
    |  + read_data_Pipeline_RD_Loop_Row   |     -|  0.00|       11|    110.000|         -|       11|     -|        no|     -|         -|  1939 (~0%)|  1198 (~0%)|    -|
    |   o RD_Loop_Row                     |     -|  7.30|        9|     90.000|         3|        1|     8|       yes|     -|         -|           -|           -|    -|
    | + dct_2d                            |     -|  4.61|       13|    130.000|         -|        2|     -|       yes|     -|  224 (3%)|  8285 (~0%)|   9175 (1%)|    -|
    |  + dct_1d                           |     -|  4.61|        5|     50.000|         -|        1|     -|       yes|     -|  28 (~0%)|   779 (~0%)|   957 (~0%)|    -|
    |  + dct_1d                           |     -|  4.61|        5|     50.000|         -|        1|     -|       yes|     -|  28 (~0%)|   779 (~0%)|   957 (~0%)|    -|
    |  + dct_1d                           |     -|  4.61|        5|     50.000|         -|        1|     -|       yes|     -|  28 (~0%)|   779 (~0%)|   957 (~0%)|    -|
    |  + dct_1d                           |     -|  4.61|        5|     50.000|         -|        1|     -|       yes|     -|  28 (~0%)|   779 (~0%)|   957 (~0%)|    -|
    |  + dct_1d                           |     -|  4.61|        5|     50.000|         -|        1|     -|       yes|     -|  28 (~0%)|   779 (~0%)|   957 (~0%)|    -|
    |  + dct_1d                           |     -|  4.61|        5|     50.000|         -|        1|     -|       yes|     -|  28 (~0%)|   779 (~0%)|   957 (~0%)|    -|
    |  + dct_1d                           |     -|  4.61|        5|     50.000|         -|        1|     -|       yes|     -|  28 (~0%)|   779 (~0%)|   957 (~0%)|    -|
    |  + dct_1d                           |     -|  4.61|        5|     50.000|         -|        1|     -|       yes|     -|  28 (~0%)|   779 (~0%)|   957 (~0%)|    -|
    | + write_data                        |     -|  0.00|       81|    810.000|         -|       81|     -|        no|     -|         -|   652 (~0%)|  1279 (~0%)|    -|
    |  + write_data_Pipeline_WR_Loop_Row  |     -|  0.00|       10|    100.000|         -|       10|     -|        no|     -|         -|   520 (~0%)|   764 (~0%)|    -|
    |   o WR_Loop_Row                     |     -|  7.30|        8|     80.000|         2|        1|     8|       yes|     -|         -|           -|           -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 16 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                                    |
| s_axi_control | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                                    |
| s_axi_control | output_r_1 | 0x1c   | 32    | W      | Data signal of output_r          |                                                                                    |
| s_axi_control | output_r_2 | 0x20   | 32    | W      | Data signal of output_r          |                                                                                    |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | inout     | short*   |
| output   | inout     | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| input    | m_axi_gmem    | interface |          |
| input    | s_axi_control | interface | offset   |
| output   | m_axi_gmem    | interface |          |
| output   | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+----------------------------------------------------------------------------+
| HW Interface | Direction | Length | Width | Location                                                                   |
+--------------+-----------+--------+-------+----------------------------------------------------------------------------+
| m_axi_gmem   | read      | 2      | 512   | Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4 |
| m_axi_gmem   | write     | 2      | 512   | Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4 |
+--------------+-----------+--------+-------+----------------------------------------------------------------------------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------------+-----+--------+---------------+------+--------+---------+
| Name                                           | DSP | Pragma | Variable      | Op   | Impl   | Latency |
+------------------------------------------------+-----+--------+---------------+------+--------+---------+
| + dct                                          | 224 |        |               |      |        |         |
|   buf_2d_in_U                                  | -   |        | buf_2d_in     | fifo | srl    | 0       |
|   buf_2d_in_1_U                                | -   |        | buf_2d_in_1   | fifo | srl    | 0       |
|   buf_2d_in_2_U                                | -   |        | buf_2d_in_2   | fifo | srl    | 0       |
|   buf_2d_in_3_U                                | -   |        | buf_2d_in_3   | fifo | srl    | 0       |
|   buf_2d_in_4_U                                | -   |        | buf_2d_in_4   | fifo | srl    | 0       |
|   buf_2d_in_5_U                                | -   |        | buf_2d_in_5   | fifo | srl    | 0       |
|   buf_2d_in_6_U                                | -   |        | buf_2d_in_6   | fifo | srl    | 0       |
|   buf_2d_in_7_U                                | -   |        | buf_2d_in_7   | fifo | srl    | 0       |
|   buf_2d_in_8_U                                | -   |        | buf_2d_in_8   | fifo | srl    | 0       |
|   buf_2d_in_9_U                                | -   |        | buf_2d_in_9   | fifo | srl    | 0       |
|   buf_2d_in_10_U                               | -   |        | buf_2d_in_10  | fifo | srl    | 0       |
|   buf_2d_in_11_U                               | -   |        | buf_2d_in_11  | fifo | srl    | 0       |
|   buf_2d_in_12_U                               | -   |        | buf_2d_in_12  | fifo | srl    | 0       |
|   buf_2d_in_13_U                               | -   |        | buf_2d_in_13  | fifo | srl    | 0       |
|   buf_2d_in_14_U                               | -   |        | buf_2d_in_14  | fifo | srl    | 0       |
|   buf_2d_in_15_U                               | -   |        | buf_2d_in_15  | fifo | srl    | 0       |
|   buf_2d_in_16_U                               | -   |        | buf_2d_in_16  | fifo | srl    | 0       |
|   buf_2d_in_17_U                               | -   |        | buf_2d_in_17  | fifo | srl    | 0       |
|   buf_2d_in_18_U                               | -   |        | buf_2d_in_18  | fifo | srl    | 0       |
|   buf_2d_in_19_U                               | -   |        | buf_2d_in_19  | fifo | srl    | 0       |
|   buf_2d_in_20_U                               | -   |        | buf_2d_in_20  | fifo | srl    | 0       |
|   buf_2d_in_21_U                               | -   |        | buf_2d_in_21  | fifo | srl    | 0       |
|   buf_2d_in_22_U                               | -   |        | buf_2d_in_22  | fifo | srl    | 0       |
|   buf_2d_in_23_U                               | -   |        | buf_2d_in_23  | fifo | srl    | 0       |
|   buf_2d_in_24_U                               | -   |        | buf_2d_in_24  | fifo | srl    | 0       |
|   buf_2d_in_25_U                               | -   |        | buf_2d_in_25  | fifo | srl    | 0       |
|   buf_2d_in_26_U                               | -   |        | buf_2d_in_26  | fifo | srl    | 0       |
|   buf_2d_in_27_U                               | -   |        | buf_2d_in_27  | fifo | srl    | 0       |
|   buf_2d_in_28_U                               | -   |        | buf_2d_in_28  | fifo | srl    | 0       |
|   buf_2d_in_29_U                               | -   |        | buf_2d_in_29  | fifo | srl    | 0       |
|   buf_2d_in_30_U                               | -   |        | buf_2d_in_30  | fifo | srl    | 0       |
|   buf_2d_in_31_U                               | -   |        | buf_2d_in_31  | fifo | srl    | 0       |
|   buf_2d_in_32_U                               | -   |        | buf_2d_in_32  | fifo | srl    | 0       |
|   buf_2d_in_33_U                               | -   |        | buf_2d_in_33  | fifo | srl    | 0       |
|   buf_2d_in_34_U                               | -   |        | buf_2d_in_34  | fifo | srl    | 0       |
|   buf_2d_in_35_U                               | -   |        | buf_2d_in_35  | fifo | srl    | 0       |
|   buf_2d_in_36_U                               | -   |        | buf_2d_in_36  | fifo | srl    | 0       |
|   buf_2d_in_37_U                               | -   |        | buf_2d_in_37  | fifo | srl    | 0       |
|   buf_2d_in_38_U                               | -   |        | buf_2d_in_38  | fifo | srl    | 0       |
|   buf_2d_in_39_U                               | -   |        | buf_2d_in_39  | fifo | srl    | 0       |
|   buf_2d_in_40_U                               | -   |        | buf_2d_in_40  | fifo | srl    | 0       |
|   buf_2d_in_41_U                               | -   |        | buf_2d_in_41  | fifo | srl    | 0       |
|   buf_2d_in_42_U                               | -   |        | buf_2d_in_42  | fifo | srl    | 0       |
|   buf_2d_in_43_U                               | -   |        | buf_2d_in_43  | fifo | srl    | 0       |
|   buf_2d_in_44_U                               | -   |        | buf_2d_in_44  | fifo | srl    | 0       |
|   buf_2d_in_45_U                               | -   |        | buf_2d_in_45  | fifo | srl    | 0       |
|   buf_2d_in_46_U                               | -   |        | buf_2d_in_46  | fifo | srl    | 0       |
|   buf_2d_in_47_U                               | -   |        | buf_2d_in_47  | fifo | srl    | 0       |
|   buf_2d_in_48_U                               | -   |        | buf_2d_in_48  | fifo | srl    | 0       |
|   buf_2d_in_49_U                               | -   |        | buf_2d_in_49  | fifo | srl    | 0       |
|   buf_2d_in_50_U                               | -   |        | buf_2d_in_50  | fifo | srl    | 0       |
|   buf_2d_in_51_U                               | -   |        | buf_2d_in_51  | fifo | srl    | 0       |
|   buf_2d_in_52_U                               | -   |        | buf_2d_in_52  | fifo | srl    | 0       |
|   buf_2d_in_53_U                               | -   |        | buf_2d_in_53  | fifo | srl    | 0       |
|   buf_2d_in_54_U                               | -   |        | buf_2d_in_54  | fifo | srl    | 0       |
|   buf_2d_in_55_U                               | -   |        | buf_2d_in_55  | fifo | srl    | 0       |
|   buf_2d_in_56_U                               | -   |        | buf_2d_in_56  | fifo | srl    | 0       |
|   buf_2d_in_57_U                               | -   |        | buf_2d_in_57  | fifo | srl    | 0       |
|   buf_2d_in_58_U                               | -   |        | buf_2d_in_58  | fifo | srl    | 0       |
|   buf_2d_in_59_U                               | -   |        | buf_2d_in_59  | fifo | srl    | 0       |
|   buf_2d_in_60_U                               | -   |        | buf_2d_in_60  | fifo | srl    | 0       |
|   buf_2d_in_61_U                               | -   |        | buf_2d_in_61  | fifo | srl    | 0       |
|   buf_2d_in_62_U                               | -   |        | buf_2d_in_62  | fifo | srl    | 0       |
|   buf_2d_in_63_U                               | -   |        | buf_2d_in_63  | fifo | srl    | 0       |
|   buf_2d_out_U                                 | -   |        | buf_2d_out    | fifo | srl    | 0       |
|   buf_2d_out_1_U                               | -   |        | buf_2d_out_1  | fifo | srl    | 0       |
|   buf_2d_out_2_U                               | -   |        | buf_2d_out_2  | fifo | srl    | 0       |
|   buf_2d_out_3_U                               | -   |        | buf_2d_out_3  | fifo | srl    | 0       |
|   buf_2d_out_4_U                               | -   |        | buf_2d_out_4  | fifo | srl    | 0       |
|   buf_2d_out_5_U                               | -   |        | buf_2d_out_5  | fifo | srl    | 0       |
|   buf_2d_out_6_U                               | -   |        | buf_2d_out_6  | fifo | srl    | 0       |
|   buf_2d_out_7_U                               | -   |        | buf_2d_out_7  | fifo | srl    | 0       |
|   buf_2d_out_8_U                               | -   |        | buf_2d_out_8  | fifo | srl    | 0       |
|   buf_2d_out_9_U                               | -   |        | buf_2d_out_9  | fifo | srl    | 0       |
|   buf_2d_out_10_U                              | -   |        | buf_2d_out_10 | fifo | srl    | 0       |
|   buf_2d_out_11_U                              | -   |        | buf_2d_out_11 | fifo | srl    | 0       |
|   buf_2d_out_12_U                              | -   |        | buf_2d_out_12 | fifo | srl    | 0       |
|   buf_2d_out_13_U                              | -   |        | buf_2d_out_13 | fifo | srl    | 0       |
|   buf_2d_out_14_U                              | -   |        | buf_2d_out_14 | fifo | srl    | 0       |
|   buf_2d_out_15_U                              | -   |        | buf_2d_out_15 | fifo | srl    | 0       |
|   buf_2d_out_16_U                              | -   |        | buf_2d_out_16 | fifo | srl    | 0       |
|   buf_2d_out_17_U                              | -   |        | buf_2d_out_17 | fifo | srl    | 0       |
|   buf_2d_out_18_U                              | -   |        | buf_2d_out_18 | fifo | srl    | 0       |
|   buf_2d_out_19_U                              | -   |        | buf_2d_out_19 | fifo | srl    | 0       |
|   buf_2d_out_20_U                              | -   |        | buf_2d_out_20 | fifo | srl    | 0       |
|   buf_2d_out_21_U                              | -   |        | buf_2d_out_21 | fifo | srl    | 0       |
|   buf_2d_out_22_U                              | -   |        | buf_2d_out_22 | fifo | srl    | 0       |
|   buf_2d_out_23_U                              | -   |        | buf_2d_out_23 | fifo | srl    | 0       |
|   buf_2d_out_24_U                              | -   |        | buf_2d_out_24 | fifo | srl    | 0       |
|   buf_2d_out_25_U                              | -   |        | buf_2d_out_25 | fifo | srl    | 0       |
|   buf_2d_out_26_U                              | -   |        | buf_2d_out_26 | fifo | srl    | 0       |
|   buf_2d_out_27_U                              | -   |        | buf_2d_out_27 | fifo | srl    | 0       |
|   buf_2d_out_28_U                              | -   |        | buf_2d_out_28 | fifo | srl    | 0       |
|   buf_2d_out_29_U                              | -   |        | buf_2d_out_29 | fifo | srl    | 0       |
|   buf_2d_out_30_U                              | -   |        | buf_2d_out_30 | fifo | srl    | 0       |
|   buf_2d_out_31_U                              | -   |        | buf_2d_out_31 | fifo | srl    | 0       |
|   buf_2d_out_32_U                              | -   |        | buf_2d_out_32 | fifo | srl    | 0       |
|   buf_2d_out_33_U                              | -   |        | buf_2d_out_33 | fifo | srl    | 0       |
|   buf_2d_out_34_U                              | -   |        | buf_2d_out_34 | fifo | srl    | 0       |
|   buf_2d_out_35_U                              | -   |        | buf_2d_out_35 | fifo | srl    | 0       |
|   buf_2d_out_36_U                              | -   |        | buf_2d_out_36 | fifo | srl    | 0       |
|   buf_2d_out_37_U                              | -   |        | buf_2d_out_37 | fifo | srl    | 0       |
|   buf_2d_out_38_U                              | -   |        | buf_2d_out_38 | fifo | srl    | 0       |
|   buf_2d_out_39_U                              | -   |        | buf_2d_out_39 | fifo | srl    | 0       |
|   buf_2d_out_40_U                              | -   |        | buf_2d_out_40 | fifo | srl    | 0       |
|   buf_2d_out_41_U                              | -   |        | buf_2d_out_41 | fifo | srl    | 0       |
|   buf_2d_out_42_U                              | -   |        | buf_2d_out_42 | fifo | srl    | 0       |
|   buf_2d_out_43_U                              | -   |        | buf_2d_out_43 | fifo | srl    | 0       |
|   buf_2d_out_44_U                              | -   |        | buf_2d_out_44 | fifo | srl    | 0       |
|   buf_2d_out_45_U                              | -   |        | buf_2d_out_45 | fifo | srl    | 0       |
|   buf_2d_out_46_U                              | -   |        | buf_2d_out_46 | fifo | srl    | 0       |
|   buf_2d_out_47_U                              | -   |        | buf_2d_out_47 | fifo | srl    | 0       |
|   buf_2d_out_48_U                              | -   |        | buf_2d_out_48 | fifo | srl    | 0       |
|   buf_2d_out_49_U                              | -   |        | buf_2d_out_49 | fifo | srl    | 0       |
|   buf_2d_out_50_U                              | -   |        | buf_2d_out_50 | fifo | srl    | 0       |
|   buf_2d_out_51_U                              | -   |        | buf_2d_out_51 | fifo | srl    | 0       |
|   buf_2d_out_52_U                              | -   |        | buf_2d_out_52 | fifo | srl    | 0       |
|   buf_2d_out_53_U                              | -   |        | buf_2d_out_53 | fifo | srl    | 0       |
|   buf_2d_out_54_U                              | -   |        | buf_2d_out_54 | fifo | srl    | 0       |
|   buf_2d_out_55_U                              | -   |        | buf_2d_out_55 | fifo | srl    | 0       |
|   buf_2d_out_56_U                              | -   |        | buf_2d_out_56 | fifo | srl    | 0       |
|   buf_2d_out_57_U                              | -   |        | buf_2d_out_57 | fifo | srl    | 0       |
|   buf_2d_out_58_U                              | -   |        | buf_2d_out_58 | fifo | srl    | 0       |
|   buf_2d_out_59_U                              | -   |        | buf_2d_out_59 | fifo | srl    | 0       |
|   buf_2d_out_60_U                              | -   |        | buf_2d_out_60 | fifo | srl    | 0       |
|   buf_2d_out_61_U                              | -   |        | buf_2d_out_61 | fifo | srl    | 0       |
|   buf_2d_out_62_U                              | -   |        | buf_2d_out_62 | fifo | srl    | 0       |
|   buf_2d_out_63_U                              | -   |        | buf_2d_out_63 | fifo | srl    | 0       |
|  + read_data                                   | 0   |        |               |      |        |         |
|   + read_data_Pipeline_RD_Loop_Row             | 0   |        |               |      |        |         |
|     add_ln74_fu_981_p2                         | -   |        | add_ln74      | add  | fabric | 0       |
|  + dct_2d                                      | 224 |        |               |      |        |         |
|   + dct_1d (grp_dct_1d_fu_526)                 | 28  |        |               |      |        |         |
|     empty_fu_152_p2                            | -   |        | empty         | add  | fabric | 0       |
|     tmp6517_fu_180_p2                          | -   |        | tmp6517       | add  | fabric | 0       |
|     add_ln34_fu_204_p2                         | -   |        | add_ln34      | add  | fabric | 0       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | mul_ln22      | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U71                | 1   |        | mul_ln22_1    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | mul_ln22_2    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | mul_ln22_3    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp12         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp13         | mul  | dsp48  | 3       |
|     tmp15_fu_220_p2                            | -   |        | tmp15         | sub  | fabric | 0       |
|     mul_mul_17s_13ns_29_4_0_U76                | 1   |        | mul_ln32      | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | add_ln34_8    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | add_ln34_9    | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | add_ln34_10   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | add_ln34_11   | add  | dsp48  | 3       |
|     tmp19_fu_230_p2                            | -   |        | tmp19         | sub  | fabric | 0       |
|     tmp20_fu_240_p2                            | -   |        | tmp20         | sub  | fabric | 0       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp21         | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp22         | mul  | dsp48  | 3       |
|     tmp25_fu_246_p2                            | -   |        | tmp25         | sub  | fabric | 0       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | mul_ln32_1    | mul  | dsp48  | 3       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | add_ln34_13   | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | add_ln34_2    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | mul_ln22_4    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U72                 | 1   |        | mul_ln22_5    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U78                | 1   |        | mul_ln22_6    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | mul_ln22_7    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp30         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp31         | mul  | dsp48  | 3       |
|     tmp33_fu_275_p2                            | -   |        | tmp33         | sub  | fabric | 0       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | mul_ln32_2    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | add_ln34_14   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | add_ln34_15   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | add_ln34_16   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | add_ln34_17   | add  | dsp48  | 3       |
|     tmp35_fu_281_p2                            | -   |        | tmp35         | add  | fabric | 0       |
|     tmp36_fu_303_p2                            | -   |        | tmp36         | sub  | fabric | 0       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | mul_ln32_3    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U73                | 1   |        | mul_ln22_8    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | mul_ln22_9    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | mul_ln22_10   | mul  | dsp48  | 3       |
|     mul_mul_17s_12ns_29_4_0_U81                | 1   |        | tmp41         | mul  | dsp48  | 3       |
|     tmp43_fu_376_p2                            | -   |        | tmp43         | sub  | fabric | 0       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | mul_ln32_4    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | add_ln34_19   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | add_ln34_20   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | add_ln34_21   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | add_ln34_22   | add  | dsp48  | 3       |
|     tmp47_fu_342_p2                            | -   |        | tmp47         | sub  | fabric | 0       |
|     tmp48_fu_352_p2                            | -   |        | tmp48         | add  | fabric | 0       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp49         | sub  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp50         | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | mul_ln32_5    | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | add_ln34_24   | add  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | add_ln34_6    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | mul_ln32_6    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U74                 | 1   |        | mul_ln22_11   | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | mul_ln22_12   | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U84                 | 1   |        | mul_ln22_13   | mul  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | tmp59         | mul  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | mul_ln32_7    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | add_ln34_25   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | add_ln34_26   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | add_ln34_27   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | add_ln34_28   | add  | dsp48  | 3       |
|   + dct_1d (grp_dct_1d_fu_546)                 | 28  |        |               |      |        |         |
|     empty_fu_152_p2                            | -   |        | empty         | add  | fabric | 0       |
|     tmp6517_fu_180_p2                          | -   |        | tmp6517       | add  | fabric | 0       |
|     add_ln34_fu_204_p2                         | -   |        | add_ln34      | add  | fabric | 0       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | mul_ln22      | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U71                | 1   |        | mul_ln22_1    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | mul_ln22_2    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | mul_ln22_3    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp12         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp13         | mul  | dsp48  | 3       |
|     tmp15_fu_220_p2                            | -   |        | tmp15         | sub  | fabric | 0       |
|     mul_mul_17s_13ns_29_4_0_U76                | 1   |        | mul_ln32      | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | add_ln34_8    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | add_ln34_9    | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | add_ln34_10   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | add_ln34_11   | add  | dsp48  | 3       |
|     tmp19_fu_230_p2                            | -   |        | tmp19         | sub  | fabric | 0       |
|     tmp20_fu_240_p2                            | -   |        | tmp20         | sub  | fabric | 0       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp21         | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp22         | mul  | dsp48  | 3       |
|     tmp25_fu_246_p2                            | -   |        | tmp25         | sub  | fabric | 0       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | mul_ln32_1    | mul  | dsp48  | 3       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | add_ln34_13   | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | add_ln34_2    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | mul_ln22_4    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U72                 | 1   |        | mul_ln22_5    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U78                | 1   |        | mul_ln22_6    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | mul_ln22_7    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp30         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp31         | mul  | dsp48  | 3       |
|     tmp33_fu_275_p2                            | -   |        | tmp33         | sub  | fabric | 0       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | mul_ln32_2    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | add_ln34_14   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | add_ln34_15   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | add_ln34_16   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | add_ln34_17   | add  | dsp48  | 3       |
|     tmp35_fu_281_p2                            | -   |        | tmp35         | add  | fabric | 0       |
|     tmp36_fu_303_p2                            | -   |        | tmp36         | sub  | fabric | 0       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | mul_ln32_3    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U73                | 1   |        | mul_ln22_8    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | mul_ln22_9    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | mul_ln22_10   | mul  | dsp48  | 3       |
|     mul_mul_17s_12ns_29_4_0_U81                | 1   |        | tmp41         | mul  | dsp48  | 3       |
|     tmp43_fu_376_p2                            | -   |        | tmp43         | sub  | fabric | 0       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | mul_ln32_4    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | add_ln34_19   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | add_ln34_20   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | add_ln34_21   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | add_ln34_22   | add  | dsp48  | 3       |
|     tmp47_fu_342_p2                            | -   |        | tmp47         | sub  | fabric | 0       |
|     tmp48_fu_352_p2                            | -   |        | tmp48         | add  | fabric | 0       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp49         | sub  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp50         | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | mul_ln32_5    | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | add_ln34_24   | add  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | add_ln34_6    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | mul_ln32_6    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U74                 | 1   |        | mul_ln22_11   | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | mul_ln22_12   | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U84                 | 1   |        | mul_ln22_13   | mul  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | tmp59         | mul  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | mul_ln32_7    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | add_ln34_25   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | add_ln34_26   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | add_ln34_27   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | add_ln34_28   | add  | dsp48  | 3       |
|   + dct_1d (grp_dct_1d_fu_566)                 | 28  |        |               |      |        |         |
|     empty_fu_152_p2                            | -   |        | empty         | add  | fabric | 0       |
|     tmp6517_fu_180_p2                          | -   |        | tmp6517       | add  | fabric | 0       |
|     add_ln34_fu_204_p2                         | -   |        | add_ln34      | add  | fabric | 0       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | mul_ln22      | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U71                | 1   |        | mul_ln22_1    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | mul_ln22_2    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | mul_ln22_3    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp12         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp13         | mul  | dsp48  | 3       |
|     tmp15_fu_220_p2                            | -   |        | tmp15         | sub  | fabric | 0       |
|     mul_mul_17s_13ns_29_4_0_U76                | 1   |        | mul_ln32      | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | add_ln34_8    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | add_ln34_9    | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | add_ln34_10   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | add_ln34_11   | add  | dsp48  | 3       |
|     tmp19_fu_230_p2                            | -   |        | tmp19         | sub  | fabric | 0       |
|     tmp20_fu_240_p2                            | -   |        | tmp20         | sub  | fabric | 0       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp21         | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp22         | mul  | dsp48  | 3       |
|     tmp25_fu_246_p2                            | -   |        | tmp25         | sub  | fabric | 0       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | mul_ln32_1    | mul  | dsp48  | 3       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | add_ln34_13   | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | add_ln34_2    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | mul_ln22_4    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U72                 | 1   |        | mul_ln22_5    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U78                | 1   |        | mul_ln22_6    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | mul_ln22_7    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp30         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp31         | mul  | dsp48  | 3       |
|     tmp33_fu_275_p2                            | -   |        | tmp33         | sub  | fabric | 0       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | mul_ln32_2    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | add_ln34_14   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | add_ln34_15   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | add_ln34_16   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | add_ln34_17   | add  | dsp48  | 3       |
|     tmp35_fu_281_p2                            | -   |        | tmp35         | add  | fabric | 0       |
|     tmp36_fu_303_p2                            | -   |        | tmp36         | sub  | fabric | 0       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | mul_ln32_3    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U73                | 1   |        | mul_ln22_8    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | mul_ln22_9    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | mul_ln22_10   | mul  | dsp48  | 3       |
|     mul_mul_17s_12ns_29_4_0_U81                | 1   |        | tmp41         | mul  | dsp48  | 3       |
|     tmp43_fu_376_p2                            | -   |        | tmp43         | sub  | fabric | 0       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | mul_ln32_4    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | add_ln34_19   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | add_ln34_20   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | add_ln34_21   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | add_ln34_22   | add  | dsp48  | 3       |
|     tmp47_fu_342_p2                            | -   |        | tmp47         | sub  | fabric | 0       |
|     tmp48_fu_352_p2                            | -   |        | tmp48         | add  | fabric | 0       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp49         | sub  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp50         | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | mul_ln32_5    | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | add_ln34_24   | add  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | add_ln34_6    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | mul_ln32_6    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U74                 | 1   |        | mul_ln22_11   | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | mul_ln22_12   | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U84                 | 1   |        | mul_ln22_13   | mul  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | tmp59         | mul  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | mul_ln32_7    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | add_ln34_25   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | add_ln34_26   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | add_ln34_27   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | add_ln34_28   | add  | dsp48  | 3       |
|   + dct_1d (grp_dct_1d_fu_586)                 | 28  |        |               |      |        |         |
|     empty_fu_152_p2                            | -   |        | empty         | add  | fabric | 0       |
|     tmp6517_fu_180_p2                          | -   |        | tmp6517       | add  | fabric | 0       |
|     add_ln34_fu_204_p2                         | -   |        | add_ln34      | add  | fabric | 0       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | mul_ln22      | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U71                | 1   |        | mul_ln22_1    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | mul_ln22_2    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | mul_ln22_3    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp12         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp13         | mul  | dsp48  | 3       |
|     tmp15_fu_220_p2                            | -   |        | tmp15         | sub  | fabric | 0       |
|     mul_mul_17s_13ns_29_4_0_U76                | 1   |        | mul_ln32      | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | add_ln34_8    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | add_ln34_9    | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | add_ln34_10   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | add_ln34_11   | add  | dsp48  | 3       |
|     tmp19_fu_230_p2                            | -   |        | tmp19         | sub  | fabric | 0       |
|     tmp20_fu_240_p2                            | -   |        | tmp20         | sub  | fabric | 0       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp21         | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp22         | mul  | dsp48  | 3       |
|     tmp25_fu_246_p2                            | -   |        | tmp25         | sub  | fabric | 0       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | mul_ln32_1    | mul  | dsp48  | 3       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | add_ln34_13   | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | add_ln34_2    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | mul_ln22_4    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U72                 | 1   |        | mul_ln22_5    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U78                | 1   |        | mul_ln22_6    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | mul_ln22_7    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp30         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp31         | mul  | dsp48  | 3       |
|     tmp33_fu_275_p2                            | -   |        | tmp33         | sub  | fabric | 0       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | mul_ln32_2    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | add_ln34_14   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | add_ln34_15   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | add_ln34_16   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | add_ln34_17   | add  | dsp48  | 3       |
|     tmp35_fu_281_p2                            | -   |        | tmp35         | add  | fabric | 0       |
|     tmp36_fu_303_p2                            | -   |        | tmp36         | sub  | fabric | 0       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | mul_ln32_3    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U73                | 1   |        | mul_ln22_8    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | mul_ln22_9    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | mul_ln22_10   | mul  | dsp48  | 3       |
|     mul_mul_17s_12ns_29_4_0_U81                | 1   |        | tmp41         | mul  | dsp48  | 3       |
|     tmp43_fu_376_p2                            | -   |        | tmp43         | sub  | fabric | 0       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | mul_ln32_4    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | add_ln34_19   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | add_ln34_20   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | add_ln34_21   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | add_ln34_22   | add  | dsp48  | 3       |
|     tmp47_fu_342_p2                            | -   |        | tmp47         | sub  | fabric | 0       |
|     tmp48_fu_352_p2                            | -   |        | tmp48         | add  | fabric | 0       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp49         | sub  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp50         | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | mul_ln32_5    | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | add_ln34_24   | add  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | add_ln34_6    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | mul_ln32_6    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U74                 | 1   |        | mul_ln22_11   | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | mul_ln22_12   | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U84                 | 1   |        | mul_ln22_13   | mul  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | tmp59         | mul  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | mul_ln32_7    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | add_ln34_25   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | add_ln34_26   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | add_ln34_27   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | add_ln34_28   | add  | dsp48  | 3       |
|   + dct_1d (grp_dct_1d_fu_606)                 | 28  |        |               |      |        |         |
|     empty_fu_152_p2                            | -   |        | empty         | add  | fabric | 0       |
|     tmp6517_fu_180_p2                          | -   |        | tmp6517       | add  | fabric | 0       |
|     add_ln34_fu_204_p2                         | -   |        | add_ln34      | add  | fabric | 0       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | mul_ln22      | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U71                | 1   |        | mul_ln22_1    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | mul_ln22_2    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | mul_ln22_3    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp12         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp13         | mul  | dsp48  | 3       |
|     tmp15_fu_220_p2                            | -   |        | tmp15         | sub  | fabric | 0       |
|     mul_mul_17s_13ns_29_4_0_U76                | 1   |        | mul_ln32      | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | add_ln34_8    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | add_ln34_9    | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | add_ln34_10   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | add_ln34_11   | add  | dsp48  | 3       |
|     tmp19_fu_230_p2                            | -   |        | tmp19         | sub  | fabric | 0       |
|     tmp20_fu_240_p2                            | -   |        | tmp20         | sub  | fabric | 0       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp21         | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp22         | mul  | dsp48  | 3       |
|     tmp25_fu_246_p2                            | -   |        | tmp25         | sub  | fabric | 0       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | mul_ln32_1    | mul  | dsp48  | 3       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | add_ln34_13   | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | add_ln34_2    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | mul_ln22_4    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U72                 | 1   |        | mul_ln22_5    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U78                | 1   |        | mul_ln22_6    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | mul_ln22_7    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp30         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp31         | mul  | dsp48  | 3       |
|     tmp33_fu_275_p2                            | -   |        | tmp33         | sub  | fabric | 0       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | mul_ln32_2    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | add_ln34_14   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | add_ln34_15   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | add_ln34_16   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | add_ln34_17   | add  | dsp48  | 3       |
|     tmp35_fu_281_p2                            | -   |        | tmp35         | add  | fabric | 0       |
|     tmp36_fu_303_p2                            | -   |        | tmp36         | sub  | fabric | 0       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | mul_ln32_3    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U73                | 1   |        | mul_ln22_8    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | mul_ln22_9    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | mul_ln22_10   | mul  | dsp48  | 3       |
|     mul_mul_17s_12ns_29_4_0_U81                | 1   |        | tmp41         | mul  | dsp48  | 3       |
|     tmp43_fu_376_p2                            | -   |        | tmp43         | sub  | fabric | 0       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | mul_ln32_4    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | add_ln34_19   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | add_ln34_20   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | add_ln34_21   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | add_ln34_22   | add  | dsp48  | 3       |
|     tmp47_fu_342_p2                            | -   |        | tmp47         | sub  | fabric | 0       |
|     tmp48_fu_352_p2                            | -   |        | tmp48         | add  | fabric | 0       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp49         | sub  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp50         | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | mul_ln32_5    | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | add_ln34_24   | add  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | add_ln34_6    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | mul_ln32_6    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U74                 | 1   |        | mul_ln22_11   | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | mul_ln22_12   | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U84                 | 1   |        | mul_ln22_13   | mul  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | tmp59         | mul  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | mul_ln32_7    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | add_ln34_25   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | add_ln34_26   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | add_ln34_27   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | add_ln34_28   | add  | dsp48  | 3       |
|   + dct_1d (grp_dct_1d_fu_626)                 | 28  |        |               |      |        |         |
|     empty_fu_152_p2                            | -   |        | empty         | add  | fabric | 0       |
|     tmp6517_fu_180_p2                          | -   |        | tmp6517       | add  | fabric | 0       |
|     add_ln34_fu_204_p2                         | -   |        | add_ln34      | add  | fabric | 0       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | mul_ln22      | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U71                | 1   |        | mul_ln22_1    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | mul_ln22_2    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | mul_ln22_3    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp12         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp13         | mul  | dsp48  | 3       |
|     tmp15_fu_220_p2                            | -   |        | tmp15         | sub  | fabric | 0       |
|     mul_mul_17s_13ns_29_4_0_U76                | 1   |        | mul_ln32      | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | add_ln34_8    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | add_ln34_9    | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | add_ln34_10   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | add_ln34_11   | add  | dsp48  | 3       |
|     tmp19_fu_230_p2                            | -   |        | tmp19         | sub  | fabric | 0       |
|     tmp20_fu_240_p2                            | -   |        | tmp20         | sub  | fabric | 0       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp21         | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp22         | mul  | dsp48  | 3       |
|     tmp25_fu_246_p2                            | -   |        | tmp25         | sub  | fabric | 0       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | mul_ln32_1    | mul  | dsp48  | 3       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | add_ln34_13   | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | add_ln34_2    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | mul_ln22_4    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U72                 | 1   |        | mul_ln22_5    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U78                | 1   |        | mul_ln22_6    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | mul_ln22_7    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp30         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp31         | mul  | dsp48  | 3       |
|     tmp33_fu_275_p2                            | -   |        | tmp33         | sub  | fabric | 0       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | mul_ln32_2    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | add_ln34_14   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | add_ln34_15   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | add_ln34_16   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | add_ln34_17   | add  | dsp48  | 3       |
|     tmp35_fu_281_p2                            | -   |        | tmp35         | add  | fabric | 0       |
|     tmp36_fu_303_p2                            | -   |        | tmp36         | sub  | fabric | 0       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | mul_ln32_3    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U73                | 1   |        | mul_ln22_8    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | mul_ln22_9    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | mul_ln22_10   | mul  | dsp48  | 3       |
|     mul_mul_17s_12ns_29_4_0_U81                | 1   |        | tmp41         | mul  | dsp48  | 3       |
|     tmp43_fu_376_p2                            | -   |        | tmp43         | sub  | fabric | 0       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | mul_ln32_4    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | add_ln34_19   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | add_ln34_20   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | add_ln34_21   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | add_ln34_22   | add  | dsp48  | 3       |
|     tmp47_fu_342_p2                            | -   |        | tmp47         | sub  | fabric | 0       |
|     tmp48_fu_352_p2                            | -   |        | tmp48         | add  | fabric | 0       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp49         | sub  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp50         | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | mul_ln32_5    | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | add_ln34_24   | add  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | add_ln34_6    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | mul_ln32_6    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U74                 | 1   |        | mul_ln22_11   | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | mul_ln22_12   | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U84                 | 1   |        | mul_ln22_13   | mul  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | tmp59         | mul  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | mul_ln32_7    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | add_ln34_25   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | add_ln34_26   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | add_ln34_27   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | add_ln34_28   | add  | dsp48  | 3       |
|   + dct_1d (grp_dct_1d_fu_646)                 | 28  |        |               |      |        |         |
|     empty_fu_152_p2                            | -   |        | empty         | add  | fabric | 0       |
|     tmp6517_fu_180_p2                          | -   |        | tmp6517       | add  | fabric | 0       |
|     add_ln34_fu_204_p2                         | -   |        | add_ln34      | add  | fabric | 0       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | mul_ln22      | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U71                | 1   |        | mul_ln22_1    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | mul_ln22_2    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | mul_ln22_3    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp12         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp13         | mul  | dsp48  | 3       |
|     tmp15_fu_220_p2                            | -   |        | tmp15         | sub  | fabric | 0       |
|     mul_mul_17s_13ns_29_4_0_U76                | 1   |        | mul_ln32      | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | add_ln34_8    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | add_ln34_9    | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | add_ln34_10   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | add_ln34_11   | add  | dsp48  | 3       |
|     tmp19_fu_230_p2                            | -   |        | tmp19         | sub  | fabric | 0       |
|     tmp20_fu_240_p2                            | -   |        | tmp20         | sub  | fabric | 0       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp21         | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp22         | mul  | dsp48  | 3       |
|     tmp25_fu_246_p2                            | -   |        | tmp25         | sub  | fabric | 0       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | mul_ln32_1    | mul  | dsp48  | 3       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | add_ln34_13   | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | add_ln34_2    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | mul_ln22_4    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U72                 | 1   |        | mul_ln22_5    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U78                | 1   |        | mul_ln22_6    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | mul_ln22_7    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp30         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp31         | mul  | dsp48  | 3       |
|     tmp33_fu_275_p2                            | -   |        | tmp33         | sub  | fabric | 0       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | mul_ln32_2    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | add_ln34_14   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | add_ln34_15   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | add_ln34_16   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | add_ln34_17   | add  | dsp48  | 3       |
|     tmp35_fu_281_p2                            | -   |        | tmp35         | add  | fabric | 0       |
|     tmp36_fu_303_p2                            | -   |        | tmp36         | sub  | fabric | 0       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | mul_ln32_3    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U73                | 1   |        | mul_ln22_8    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | mul_ln22_9    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | mul_ln22_10   | mul  | dsp48  | 3       |
|     mul_mul_17s_12ns_29_4_0_U81                | 1   |        | tmp41         | mul  | dsp48  | 3       |
|     tmp43_fu_376_p2                            | -   |        | tmp43         | sub  | fabric | 0       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | mul_ln32_4    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | add_ln34_19   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | add_ln34_20   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | add_ln34_21   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | add_ln34_22   | add  | dsp48  | 3       |
|     tmp47_fu_342_p2                            | -   |        | tmp47         | sub  | fabric | 0       |
|     tmp48_fu_352_p2                            | -   |        | tmp48         | add  | fabric | 0       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp49         | sub  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp50         | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | mul_ln32_5    | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | add_ln34_24   | add  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | add_ln34_6    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | mul_ln32_6    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U74                 | 1   |        | mul_ln22_11   | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | mul_ln22_12   | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U84                 | 1   |        | mul_ln22_13   | mul  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | tmp59         | mul  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | mul_ln32_7    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | add_ln34_25   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | add_ln34_26   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | add_ln34_27   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | add_ln34_28   | add  | dsp48  | 3       |
|   + dct_1d (grp_dct_1d_fu_666)                 | 28  |        |               |      |        |         |
|     empty_fu_152_p2                            | -   |        | empty         | add  | fabric | 0       |
|     tmp6517_fu_180_p2                          | -   |        | tmp6517       | add  | fabric | 0       |
|     add_ln34_fu_204_p2                         | -   |        | add_ln34      | add  | fabric | 0       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | mul_ln22      | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U71                | 1   |        | mul_ln22_1    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | mul_ln22_2    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | mul_ln22_3    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp12         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | tmp13         | mul  | dsp48  | 3       |
|     tmp15_fu_220_p2                            | -   |        | tmp15         | sub  | fabric | 0       |
|     mul_mul_17s_13ns_29_4_0_U76                | 1   |        | mul_ln32      | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_12ns_29s_29_4_0_U75  | 1   |        | add_ln34_8    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U85        | 1   |        | add_ln34_9    | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U86          | 1   |        | add_ln34_10   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U87         | 1   |        | add_ln34_11   | add  | dsp48  | 3       |
|     tmp19_fu_230_p2                            | -   |        | tmp19         | sub  | fabric | 0       |
|     tmp20_fu_240_p2                            | -   |        | tmp20         | sub  | fabric | 0       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp21         | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | tmp22         | mul  | dsp48  | 3       |
|     tmp25_fu_246_p2                            | -   |        | tmp25         | sub  | fabric | 0       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | mul_ln32_1    | mul  | dsp48  | 3       |
|     mac_muladd_18s_14ns_13ns_29_4_0_U77        | 1   |        | add_ln34_13   | add  | dsp48  | 3       |
|     ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U88 | 1   |        | add_ln34_2    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | mul_ln22_4    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U72                 | 1   |        | mul_ln22_5    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U78                | 1   |        | mul_ln22_6    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | mul_ln22_7    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp30         | sub  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | tmp31         | mul  | dsp48  | 3       |
|     tmp33_fu_275_p2                            | -   |        | tmp33         | sub  | fabric | 0       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | mul_ln32_2    | mul  | dsp48  | 3       |
|     ama_submuladd_16s_16s_13ns_29s_29_4_0_U79  | 1   |        | add_ln34_14   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U89        | 1   |        | add_ln34_15   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_29s_29_4_0_U91         | 1   |        | add_ln34_16   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_13ns_29_4_0_U90         | 1   |        | add_ln34_17   | add  | dsp48  | 3       |
|     tmp35_fu_281_p2                            | -   |        | tmp35         | add  | fabric | 0       |
|     tmp36_fu_303_p2                            | -   |        | tmp36         | sub  | fabric | 0       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | mul_ln32_3    | mul  | dsp48  | 3       |
|     mul_mul_16s_14ns_29_4_0_U73                | 1   |        | mul_ln22_8    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | mul_ln22_9    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | mul_ln22_10   | mul  | dsp48  | 3       |
|     mul_mul_17s_12ns_29_4_0_U81                | 1   |        | tmp41         | mul  | dsp48  | 3       |
|     tmp43_fu_376_p2                            | -   |        | tmp43         | sub  | fabric | 0       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | mul_ln32_4    | mul  | dsp48  | 3       |
|     mac_muladd_16s_15s_29s_29_4_0_U80          | 1   |        | add_ln34_19   | add  | dsp48  | 3       |
|     mac_muladd_16s_15s_29ns_29_4_0_U92         | 1   |        | add_ln34_20   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U93         | 1   |        | add_ln34_21   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_13ns_29_4_0_U94        | 1   |        | add_ln34_22   | add  | dsp48  | 3       |
|     tmp47_fu_342_p2                            | -   |        | tmp47         | sub  | fabric | 0       |
|     tmp48_fu_352_p2                            | -   |        | tmp48         | add  | fabric | 0       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp49         | sub  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | tmp50         | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | mul_ln32_5    | mul  | dsp48  | 3       |
|     mac_muladd_18s_13ns_13ns_29_4_0_U82        | 1   |        | add_ln34_24   | add  | dsp48  | 3       |
|     ama_submuladd_18s_16s_14ns_29ns_29_4_0_U95 | 1   |        | add_ln34_6    | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | mul_ln32_6    | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U74                 | 1   |        | mul_ln22_11   | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | mul_ln22_12   | mul  | dsp48  | 3       |
|     mul_mul_16s_15s_29_4_0_U84                 | 1   |        | mul_ln22_13   | mul  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | tmp59         | mul  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | mul_ln32_7    | mul  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29s_29_4_0_U83         | 1   |        | add_ln34_25   | add  | dsp48  | 3       |
|     mac_muladd_16s_14ns_29ns_29_4_0_U96        | 1   |        | add_ln34_26   | add  | dsp48  | 3       |
|     mac_muladd_17s_13ns_29s_29_4_0_U97         | 1   |        | add_ln34_27   | add  | dsp48  | 3       |
|     mac_muladd_17s_12ns_13ns_29_4_0_U98        | 1   |        | add_ln34_28   | add  | dsp48  | 3       |
|  + write_data                                  | 0   |        |               |      |        |         |
|   + write_data_Pipeline_WR_Loop_Row            | 0   |        |               |      |        |         |
|     add_ln87_fu_629_p2                         | -   |        | add_ln87      | add  | fabric | 0       |
+------------------------------------------------+-----+--------+---------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------+------+------+--------+------------+---------+------+---------+
| Name           | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------+------+------+--------+------------+---------+------+---------+
| + dct          | 0    | 0    |        |            |         |      |         |
|   output_r_c_U | -    | -    |        | output_r_c | fifo    | srl  | 0       |
+----------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+---------------------------------------------+
| Type     | Options | Location                                    |
+----------+---------+---------------------------------------------+
| dataflow |         | dct_prj/DATAFLOW/directives.tcl:7 in dct    |
| pipeline | II=2    | dct_prj/DATAFLOW/directives.tcl:8 in dct_2d |
+----------+---------+---------------------------------------------+

* Inferred Pragmas
+--------------------------------------------+-----------------+------------------------------------------+-------------------------------+
| Source Pragma                              | Inferred Pragma | Options                                  | Location                      |
+--------------------------------------------+-----------------+------------------------------------------+-------------------------------+
| pipeline dct_prj/DATAFLOW/directives.tcl:8 | array_partition | dim=1 type=complete  variable=row_outbuf | variable row_outbuf in dct_2d |
| pipeline dct_prj/DATAFLOW/directives.tcl:8 | array_partition | dim=2 type=complete  variable=row_outbuf | variable row_outbuf in dct_2d |
| pipeline dct_prj/DATAFLOW/directives.tcl:8 | array_partition | dim=1 type=complete  variable=col_inbuf  | variable col_inbuf in dct_2d  |
| pipeline dct_prj/DATAFLOW/directives.tcl:8 | array_partition | dim=2 type=complete  variable=col_inbuf  | variable col_inbuf in dct_2d  |
| pipeline dct_prj/DATAFLOW/directives.tcl:8 | array_partition | dim=1 type=complete  variable=col_outbuf | variable col_outbuf in dct_2d |
| pipeline dct_prj/DATAFLOW/directives.tcl:8 | array_partition | dim=2 type=complete  variable=col_outbuf | variable col_outbuf in dct_2d |
| pipeline dct_prj/DATAFLOW/directives.tcl:8 | array_partition | dim=1 type=complete  variable=buf_2d_in  | variable buf_2d_in in dct     |
| pipeline dct_prj/DATAFLOW/directives.tcl:8 | array_partition | dim=2 type=complete  variable=buf_2d_in  | variable buf_2d_in in dct     |
| pipeline dct_prj/DATAFLOW/directives.tcl:8 | array_partition | dim=1 type=complete  variable=buf_2d_out | variable buf_2d_out in dct    |
| pipeline dct_prj/DATAFLOW/directives.tcl:8 | array_partition | dim=2 type=complete  variable=buf_2d_out | variable buf_2d_out in dct    |
+--------------------------------------------+-----------------+------------------------------------------+-------------------------------+


