#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd74d2200 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7fffd74b9a80 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7fffd752f970_0 .var "Clk", 0 0;
v0x7fffd752fa10_0 .var "Reset", 0 0;
v0x7fffd752fb20_0 .var "Start", 0 0;
v0x7fffd752fc10_0 .var/i "counter", 31 0;
v0x7fffd752fcb0_0 .var/i "flush", 31 0;
v0x7fffd752fde0_0 .var/i "i", 31 0;
v0x7fffd752fec0_0 .var/i "outfile", 31 0;
v0x7fffd752ffa0_0 .var/i "stall", 31 0;
S_0x7fffd74d0170 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x7fffd74d2200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
L_0x7fffd744ad10 .functor AND 1, v0x7fffd751db20_0, L_0x7fffd7530460, C4<1>, C4<1>;
L_0x7fffd7542f10 .functor AND 1, v0x7fffd751db20_0, L_0x7fffd7542e10, C4<1>, C4<1>;
v0x7fffd752c020_0 .net "Branching", 0 0, v0x7fffd751db20_0;  1 drivers
v0x7fffd752c0e0_0 .net "EX_ALUCtrl_o", 2 0, L_0x7fffd7530a60;  1 drivers
v0x7fffd752c180_0 .net "EX_ALUOp", 1 0, L_0x7fffd7543230;  1 drivers
v0x7fffd752c270_0 .net "EX_ALUSrc", 0 0, v0x7fffd7526360_0;  1 drivers
v0x7fffd752c360_0 .net "EX_ALU_toRegEXMEM", 31 0, L_0x7fffd7540e30;  1 drivers
v0x7fffd752c4c0_0 .net "EX_ALUfunct", 9 0, L_0x7fffd75436d0;  1 drivers
v0x7fffd752c5d0_0 .net "EX_Imm", 31 0, v0x7fffd75265a0_0;  1 drivers
v0x7fffd752c6e0_0 .net "EX_MUX_to_Rd1", 31 0, v0x7fffd751f5e0_0;  1 drivers
v0x7fffd752c7f0_0 .net "EX_MUXtoALU", 31 0, L_0x7fffd7541d70;  1 drivers
v0x7fffd752c940_0 .net "EX_MemRead_toRegEXMEM", 0 0, L_0x7fffd7543060;  1 drivers
v0x7fffd752c9e0_0 .net "EX_MemWrite_toRegEXMEM", 0 0, L_0x7fffd7543160;  1 drivers
v0x7fffd752cad0_0 .net "EX_MemtoReg_toRegEXMEM", 0 0, L_0x7fffd7542ff0;  1 drivers
v0x7fffd752cbc0_0 .net "EX_Rd1", 31 0, L_0x7fffd7543440;  1 drivers
v0x7fffd752ccd0_0 .net "EX_Rd2", 31 0, L_0x7fffd75434b0;  1 drivers
v0x7fffd752cde0_0 .net "EX_Rd2_MUX_to_MUX", 31 0, v0x7fffd751ffd0_0;  1 drivers
v0x7fffd752cea0_0 .net "EX_RegDest", 4 0, L_0x7fffd75437d0;  1 drivers
v0x7fffd752cf60_0 .net "EX_RegWrite_toRegEXMEM", 0 0, L_0x7fffd7542f80;  1 drivers
v0x7fffd752d160_0 .net "EX_Rs1_to_forwardUnit", 4 0, L_0x7fffd7543900;  1 drivers
v0x7fffd752d270_0 .net "EX_Rs2_to_forwardUnit", 4 0, L_0x7fffd7543a10;  1 drivers
v0x7fffd752d380_0 .var "Flush", 0 0;
v0x7fffd752d440_0 .net "ID_ALUOp_toRegIDEX", 1 0, L_0x7fffd7540ea0;  1 drivers
v0x7fffd752d550_0 .net "ID_ALUSrc_toRegIDEX", 0 0, L_0x7fffd7540f10;  1 drivers
v0x7fffd752d640_0 .net "ID_ImmGen_toRegIDEX", 31 0, v0x7fffd7521660_0;  1 drivers
v0x7fffd752d750_0 .net "ID_MemRead_toRegIDEX", 0 0, L_0x7fffd75410f0;  1 drivers
v0x7fffd752d840_0 .net "ID_MemWrite_toRegIDEX", 0 0, L_0x7fffd7541160;  1 drivers
v0x7fffd752d930_0 .net "ID_MemtoReg_toRegIDEX", 0 0, L_0x7fffd7541210;  1 drivers
v0x7fffd752da20_0 .net "ID_Rd1_toRegIDEX", 31 0, L_0x7fffd7542300;  1 drivers
v0x7fffd752db30_0 .net "ID_Rd2_toRegIDEX", 31 0, L_0x7fffd7542910;  1 drivers
RS_0x7fcfefd706d8 .resolv tri, L_0x7fffd7540f80, L_0x7fffd7540ff0;
v0x7fffd752dc40_0 .net8 "ID_RegWrite_toRegIDEX", 0 0, RS_0x7fcfefd706d8;  2 drivers
v0x7fffd752dd30_0 .net "ID_instr_fromIF", 31 0, v0x7fffd7528600_0;  1 drivers
v0x7fffd752de40_0 .net "ID_pc", 31 0, v0x7fffd7528880_0;  1 drivers
v0x7fffd752df00_0 .net "IF_instr_mem_o", 31 0, L_0x7fffd7541cb0;  1 drivers
v0x7fffd752dff0_0 .net "IF_pc_i", 31 0, L_0x7fffd75309c0;  1 drivers
v0x7fffd752e0e0_0 .net "IF_pc_mux_i", 31 0, L_0x7fffd7530080;  1 drivers
v0x7fffd752e1d0_0 .net "IF_pc_o", 31 0, v0x7fffd7523400_0;  1 drivers
v0x7fffd752e270_0 .net "MEM_MemAddr_or_ALUResult", 31 0, v0x7fffd7524620_0;  1 drivers
v0x7fffd752e310_0 .net "MEM_MemRead", 0 0, v0x7fffd75248b0_0;  1 drivers
v0x7fffd752e3b0_0 .net "MEM_MemReadData", 31 0, L_0x7fffd75417c0;  1 drivers
v0x7fffd752e4a0_0 .net "MEM_MemWrite", 0 0, L_0x7fffd75442e0;  1 drivers
v0x7fffd752e590_0 .net "MEM_MemWriteData", 31 0, L_0x7fffd7544450;  1 drivers
v0x7fffd752e680_0 .net "MEM_MemtoReg_toRegMEMWB", 0 0, L_0x7fffd7544110;  1 drivers
v0x7fffd752e770_0 .net "MEM_RegDest", 4 0, L_0x7fffd7544530;  1 drivers
v0x7fffd752e810_0 .net "MEM_RegWrite_toRegMEMWB", 0 0, L_0x7fffd7543c20;  1 drivers
v0x7fffd752e8b0_0 .net "NoOp", 0 0, L_0x7fffd744ab30;  1 drivers
v0x7fffd752e9a0_0 .net "PCWrite", 0 0, L_0x7fffd7501410;  1 drivers
v0x7fffd752ea90_0 .net "WB_ALUResult", 31 0, v0x7fffd7528f40_0;  1 drivers
v0x7fffd752eb80_0 .net "WB_MemReadData", 31 0, v0x7fffd7529290_0;  1 drivers
v0x7fffd752ec70_0 .net "WB_MemtoReg", 0 0, v0x7fffd75294e0_0;  1 drivers
v0x7fffd752ed60_0 .net "WB_RegDest", 4 0, v0x7fffd75297b0_0;  1 drivers
v0x7fffd752ee00_0 .net "WB_RegWrite", 0 0, v0x7fffd7529a00_0;  1 drivers
v0x7fffd752eea0_0 .net "WB_RegWriteData", 31 0, L_0x7fffd7541ea0;  1 drivers
v0x7fffd752efd0_0 .net *"_s0", 31 0, L_0x7fffd75301e0;  1 drivers
v0x7fffd752f070_0 .net *"_s2", 30 0, L_0x7fffd7530140;  1 drivers
v0x7fffd752f110_0 .net *"_s24", 0 0, L_0x7fffd7542e10;  1 drivers
v0x7fffd752f1b0_0 .net *"_s29", 6 0, L_0x7fffd7543ab0;  1 drivers
v0x7fffd752f250_0 .net *"_s31", 2 0, L_0x7fffd7543b80;  1 drivers
L_0x7fcfefd20018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd752f2f0_0 .net *"_s4", 0 0, L_0x7fcfefd20018;  1 drivers
v0x7fffd752f3d0_0 .net *"_s8", 0 0, L_0x7fffd7530460;  1 drivers
v0x7fffd752f490_0 .net "clk_i", 0 0, v0x7fffd752f970_0;  1 drivers
v0x7fffd752f530_0 .net "forwardA", 1 0, L_0x7fffd7530770;  1 drivers
v0x7fffd752f5f0_0 .net "forwardB", 1 0, L_0x7fffd75307e0;  1 drivers
v0x7fffd752f700_0 .net "rst_i", 0 0, v0x7fffd752fa10_0;  1 drivers
v0x7fffd752f7a0_0 .net "stall", 0 0, L_0x7fffd75013a0;  1 drivers
v0x7fffd752f890_0 .net "start_i", 0 0, v0x7fffd752fb20_0;  1 drivers
E_0x7fffd744a720 .event edge, v0x7fffd751da10_0, v0x7fffd7526f00_0, v0x7fffd7527170_0;
L_0x7fffd7530140 .part v0x7fffd7521660_0, 0, 31;
L_0x7fffd75301e0 .concat [ 1 31 0 0], L_0x7fcfefd20018, L_0x7fffd7530140;
L_0x7fffd75302d0 .arith/sum 32, v0x7fffd7528880_0, L_0x7fffd75301e0;
L_0x7fffd7530460 .cmp/eq 32, L_0x7fffd7542300, L_0x7fffd7542910;
L_0x7fffd75305f0 .part v0x7fffd7528600_0, 15, 5;
L_0x7fffd7530690 .part v0x7fffd7528600_0, 20, 5;
L_0x7fffd7541340 .part v0x7fffd7528600_0, 0, 7;
L_0x7fffd7542a90 .part v0x7fffd7528600_0, 15, 5;
L_0x7fffd7542b80 .part v0x7fffd7528600_0, 20, 5;
L_0x7fffd7542e10 .cmp/eq 32, L_0x7fffd7542300, L_0x7fffd7542910;
L_0x7fffd7543ab0 .part v0x7fffd7528600_0, 25, 7;
L_0x7fffd7543b80 .part v0x7fffd7528600_0, 12, 3;
L_0x7fffd7543c90 .concat [ 3 7 0 0], L_0x7fffd7543b80, L_0x7fffd7543ab0;
L_0x7fffd7543d30 .part v0x7fffd7528600_0, 7, 5;
L_0x7fffd7543e50 .part v0x7fffd7528600_0, 15, 5;
L_0x7fffd7543ef0 .part v0x7fffd7528600_0, 20, 5;
S_0x7fffd74d2980 .scope module, "ALU" "ALU" 3 134, 4 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
P_0x7fffd74e7990 .param/l "ADD" 1 4 19, +C4<00000000000000000000000000000000>;
P_0x7fffd74e79d0 .param/l "AND" 1 4 25, +C4<00000000000000000000000000000110>;
P_0x7fffd74e7a10 .param/l "MUL" 1 4 23, +C4<00000000000000000000000000000100>;
P_0x7fffd74e7a50 .param/l "SLL" 1 4 21, +C4<00000000000000000000000000000010>;
P_0x7fffd74e7a90 .param/l "SRA" 1 4 24, +C4<00000000000000000000000000000101>;
P_0x7fffd74e7ad0 .param/l "SUB" 1 4 22, +C4<00000000000000000000000000000011>;
P_0x7fffd74e7b10 .param/l "XOR" 1 4 20, +C4<00000000000000000000000000000001>;
L_0x7fffd7540e30 .functor BUFZ 32, v0x7fffd751bae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd750b370_0 .net "ALUCtrl_i", 2 0, L_0x7fffd7530a60;  alias, 1 drivers
v0x7fffd74ec850_0 .net "Zero_o", 0 0, L_0x7fffd7540d40;  1 drivers
v0x7fffd74f7ee0_0 .net *"_s0", 0 0, L_0x7fffd7540b70;  1 drivers
L_0x7fcfefd200a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffd74edf20_0 .net/2s *"_s2", 1 0, L_0x7fcfefd200a8;  1 drivers
L_0x7fcfefd200f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd74f2870_0 .net/2s *"_s4", 1 0, L_0x7fcfefd200f0;  1 drivers
v0x7fffd74f62d0_0 .net *"_s6", 1 0, L_0x7fffd7540ca0;  1 drivers
v0x7fffd751bae0_0 .var "data", 31 0;
v0x7fffd751bbc0_0 .net/s "data1_i", 31 0, v0x7fffd751f5e0_0;  alias, 1 drivers
v0x7fffd751bca0_0 .net "data2_i", 31 0, L_0x7fffd7541d70;  alias, 1 drivers
v0x7fffd751bd80_0 .net "data_o", 31 0, L_0x7fffd7540e30;  alias, 1 drivers
E_0x7fffd7449900 .event edge, v0x7fffd750b370_0, v0x7fffd751bbc0_0, v0x7fffd751bca0_0;
L_0x7fffd7540b70 .cmp/eq 32, v0x7fffd751f5e0_0, L_0x7fffd7541d70;
L_0x7fffd7540ca0 .functor MUXZ 2, L_0x7fcfefd200f0, L_0x7fcfefd200a8, L_0x7fffd7540b70, C4<>;
L_0x7fffd7540d40 .part L_0x7fffd7540ca0, 0, 1;
S_0x7fffd751bf00 .scope module, "ALUCtrl" "ALU_Control" 3 128, 5 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
P_0x7fffd751c0a0 .param/l "ADD" 1 5 23, +C4<00000000000000000000000000000000>;
P_0x7fffd751c0e0 .param/l "ADDI_FUNC" 1 5 19, C4<000>;
P_0x7fffd751c120 .param/l "ADD_FUNC" 1 5 16, C4<0000000000>;
P_0x7fffd751c160 .param/l "AND" 1 5 29, +C4<00000000000000000000000000000110>;
P_0x7fffd751c1a0 .param/l "AND_FUNC" 1 5 13, C4<0000000111>;
P_0x7fffd751c1e0 .param/l "I_TYPE" 1 5 12, +C4<00000000000000000000000000000001>;
P_0x7fffd751c220 .param/l "LW_SW_FUNC" 1 5 21, C4<010>;
P_0x7fffd751c260 .param/l "MUL" 1 5 27, +C4<00000000000000000000000000000100>;
P_0x7fffd751c2a0 .param/l "MUL_FUNC" 1 5 18, C4<0000001000>;
P_0x7fffd751c2e0 .param/l "R_TYPE" 1 5 11, +C4<00000000000000000000000000000000>;
P_0x7fffd751c320 .param/l "SLL" 1 5 25, +C4<00000000000000000000000000000010>;
P_0x7fffd751c360 .param/l "SLL_FUNC" 1 5 15, C4<0000000001>;
P_0x7fffd751c3a0 .param/l "SRA" 1 5 28, +C4<00000000000000000000000000000101>;
P_0x7fffd751c3e0 .param/l "SRAI_FUNC" 1 5 20, C4<101>;
P_0x7fffd751c420 .param/l "SUB" 1 5 26, +C4<00000000000000000000000000000011>;
P_0x7fffd751c460 .param/l "SUB_FUNC" 1 5 17, C4<0100000000>;
P_0x7fffd751c4a0 .param/l "XOR" 1 5 24, +C4<00000000000000000000000000000001>;
P_0x7fffd751c4e0 .param/l "XOR_FUNC" 1 5 14, C4<0000000100>;
L_0x7fffd7530a60 .functor BUFZ 3, v0x7fffd751ce30_0, C4<000>, C4<000>, C4<000>;
v0x7fffd751ce30_0 .var "ALUCtrl", 2 0;
v0x7fffd751cf30_0 .net "ALUCtrl_o", 2 0, L_0x7fffd7530a60;  alias, 1 drivers
v0x7fffd751cff0_0 .net "ALUOp_i", 1 0, L_0x7fffd7543230;  alias, 1 drivers
v0x7fffd751d0c0_0 .net "funct_i", 9 0, L_0x7fffd75436d0;  alias, 1 drivers
E_0x7fffd7449b40 .event edge, v0x7fffd751cff0_0, v0x7fffd751d0c0_0;
S_0x7fffd751d220 .scope module, "Control" "Control" 3 142, 6 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /INPUT 1 "NoOp_i"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 1 "MemRead_o"
    .port_info 6 /OUTPUT 1 "MemWrite_o"
    .port_info 7 /OUTPUT 1 "MemtoReg_o"
    .port_info 8 /OUTPUT 1 "Branch_o"
P_0x7fffd74ffc10 .param/l "BEQ" 1 6 27, C4<1100011>;
P_0x7fffd74ffc50 .param/l "I_TYPE" 1 6 24, C4<0010011>;
P_0x7fffd74ffc90 .param/l "LW" 1 6 25, C4<0000011>;
P_0x7fffd74ffcd0 .param/l "R_TYPE" 1 6 23, C4<0110011>;
P_0x7fffd74ffd10 .param/l "SW" 1 6 26, C4<0100011>;
L_0x7fffd7540ea0 .functor BUFZ 2, v0x7fffd751d6d0_0, C4<00>, C4<00>, C4<00>;
L_0x7fffd7540f10 .functor BUFZ 1, v0x7fffd751d8b0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd7540f80 .functor BUFZ 1, v0x7fffd751e200_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd7540ff0 .functor BUFZ 1, v0x7fffd751e200_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd75410f0 .functor BUFZ 1, v0x7fffd751dbe0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd7541160 .functor BUFZ 1, v0x7fffd751dd60_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd7541210 .functor BUFZ 1, v0x7fffd751dee0_0, C4<0>, C4<0>, C4<0>;
v0x7fffd751d6d0_0 .var "ALUOp", 1 0;
v0x7fffd751d7d0_0 .net "ALUOp_o", 1 0, L_0x7fffd7540ea0;  alias, 1 drivers
v0x7fffd751d8b0_0 .var "ALUSrc", 0 0;
v0x7fffd751d950_0 .net "ALUSrc_o", 0 0, L_0x7fffd7540f10;  alias, 1 drivers
v0x7fffd751da10_0 .net "Branch_o", 0 0, v0x7fffd751db20_0;  alias, 1 drivers
v0x7fffd751db20_0 .var "Branching", 0 0;
v0x7fffd751dbe0_0 .var "MemRead", 0 0;
v0x7fffd751dca0_0 .net "MemRead_o", 0 0, L_0x7fffd75410f0;  alias, 1 drivers
v0x7fffd751dd60_0 .var "MemWrite", 0 0;
v0x7fffd751de20_0 .net "MemWrite_o", 0 0, L_0x7fffd7541160;  alias, 1 drivers
v0x7fffd751dee0_0 .var "MemtoReg", 0 0;
v0x7fffd751dfa0_0 .net "MemtoReg_o", 0 0, L_0x7fffd7541210;  alias, 1 drivers
v0x7fffd751e060_0 .net "NoOp_i", 0 0, L_0x7fffd744ab30;  alias, 1 drivers
v0x7fffd751e120_0 .net "Op_i", 6 0, L_0x7fffd7541340;  1 drivers
v0x7fffd751e200_0 .var "RegWrite", 0 0;
v0x7fffd751e2c0_0 .net8 "RegWrite_o", 0 0, RS_0x7fcfefd706d8;  alias, 2 drivers
E_0x7fffd7449fc0 .event edge, v0x7fffd751e060_0, v0x7fffd751e120_0;
S_0x7fffd751e4a0 .scope module, "Data_Memory" "Data_Memory" 3 154, 7 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x7fffd751e700_0 .net "MemRead_i", 0 0, v0x7fffd75248b0_0;  alias, 1 drivers
v0x7fffd751e7e0_0 .net "MemWrite_i", 0 0, L_0x7fffd75442e0;  alias, 1 drivers
v0x7fffd751e8a0_0 .net *"_s0", 31 0, L_0x7fffd75413e0;  1 drivers
v0x7fffd751e960_0 .net *"_s2", 31 0, L_0x7fffd7541630;  1 drivers
v0x7fffd751ea40_0 .net *"_s4", 29 0, L_0x7fffd75414e0;  1 drivers
L_0x7fcfefd20138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd751eb70_0 .net *"_s6", 1 0, L_0x7fcfefd20138;  1 drivers
L_0x7fcfefd20180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd751ec50_0 .net/2s *"_s8", 31 0, L_0x7fcfefd20180;  1 drivers
v0x7fffd751ed30_0 .net "addr_i", 31 0, v0x7fffd7524620_0;  alias, 1 drivers
v0x7fffd751ee10_0 .net "clk_i", 0 0, v0x7fffd752f970_0;  alias, 1 drivers
v0x7fffd751ef60_0 .net "data_i", 31 0, L_0x7fffd7544450;  alias, 1 drivers
v0x7fffd751f040_0 .net "data_o", 31 0, L_0x7fffd75417c0;  alias, 1 drivers
v0x7fffd751f120 .array/s "memory", 1023 0, 31 0;
E_0x7fffd750ae80 .event posedge, v0x7fffd751ee10_0;
L_0x7fffd75413e0 .array/port v0x7fffd751f120, L_0x7fffd7541630;
L_0x7fffd75414e0 .part v0x7fffd7524620_0, 2, 30;
L_0x7fffd7541630 .concat [ 30 2 0 0], L_0x7fffd75414e0, L_0x7fcfefd20138;
L_0x7fffd75417c0 .functor MUXZ 32, L_0x7fcfefd20180, L_0x7fffd75413e0, v0x7fffd75248b0_0, C4<>;
S_0x7fffd751f2e0 .scope module, "EX_Rd1_to_ALU" "MUX32_2" 3 104, 8 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i"
    .port_info 1 /INPUT 32 "data01_i"
    .port_info 2 /INPUT 32 "data10_i"
    .port_info 3 /INPUT 32 "data11_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x7fffd751f5e0_0 .var "data", 31 0;
v0x7fffd751f6e0_0 .net "data00_i", 31 0, L_0x7fffd7543440;  alias, 1 drivers
v0x7fffd751f7c0_0 .net "data01_i", 31 0, L_0x7fffd7541ea0;  alias, 1 drivers
v0x7fffd751f880_0 .net "data10_i", 31 0, v0x7fffd7524620_0;  alias, 1 drivers
o0x7fcfefd70c78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd751f940_0 .net "data11_i", 31 0, o0x7fcfefd70c78;  0 drivers
v0x7fffd751fa50_0 .net "data_o", 31 0, v0x7fffd751f5e0_0;  alias, 1 drivers
v0x7fffd751fb10_0 .net "select_i", 1 0, L_0x7fffd7530770;  alias, 1 drivers
E_0x7fffd751f550/0 .event edge, v0x7fffd751fb10_0, v0x7fffd751f6e0_0, v0x7fffd751f7c0_0, v0x7fffd751ed30_0;
E_0x7fffd751f550/1 .event edge, v0x7fffd751f940_0;
E_0x7fffd751f550 .event/or E_0x7fffd751f550/0, E_0x7fffd751f550/1;
S_0x7fffd751fcd0 .scope module, "EX_Rd2_to_ALU" "MUX32_2" 3 113, 8 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i"
    .port_info 1 /INPUT 32 "data01_i"
    .port_info 2 /INPUT 32 "data10_i"
    .port_info 3 /INPUT 32 "data11_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x7fffd751ffd0_0 .var "data", 31 0;
v0x7fffd75200d0_0 .net "data00_i", 31 0, L_0x7fffd75434b0;  alias, 1 drivers
v0x7fffd75201b0_0 .net "data01_i", 31 0, L_0x7fffd7541ea0;  alias, 1 drivers
v0x7fffd75202b0_0 .net "data10_i", 31 0, v0x7fffd7524620_0;  alias, 1 drivers
o0x7fcfefd70e58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd75203a0_0 .net "data11_i", 31 0, o0x7fcfefd70e58;  0 drivers
v0x7fffd75204d0_0 .net "data_o", 31 0, v0x7fffd751ffd0_0;  alias, 1 drivers
v0x7fffd75205b0_0 .net "select_i", 1 0, L_0x7fffd75307e0;  alias, 1 drivers
E_0x7fffd751ff40/0 .event edge, v0x7fffd75205b0_0, v0x7fffd75200d0_0, v0x7fffd751f7c0_0, v0x7fffd751ed30_0;
E_0x7fffd751ff40/1 .event edge, v0x7fffd75203a0_0;
E_0x7fffd751ff40 .event/or E_0x7fffd751ff40/0, E_0x7fffd751ff40/1;
S_0x7fffd7520790 .scope module, "Hazard_Detection" "Hazard_Detection" 3 83, 9 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EX_MemRead_i"
    .port_info 1 /INPUT 5 "EX_RegDest_i"
    .port_info 2 /INPUT 5 "ID_Rs1_i"
    .port_info 3 /INPUT 5 "ID_Rs2_i"
    .port_info 4 /OUTPUT 1 "NoOp_o"
    .port_info 5 /OUTPUT 1 "Stall_o"
    .port_info 6 /OUTPUT 1 "PCWrite_o"
L_0x7fffd744ab30 .functor BUFZ 1, v0x7fffd7520e00_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd75013a0 .functor BUFZ 1, v0x7fffd7521260_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd7501410 .functor BUFZ 1, v0x7fffd7520fb0_0, C4<0>, C4<0>, C4<0>;
v0x7fffd7520aa0_0 .net "EX_MemRead_i", 0 0, L_0x7fffd7543060;  alias, 1 drivers
v0x7fffd7520b80_0 .net "EX_RegDest_i", 4 0, L_0x7fffd75437d0;  alias, 1 drivers
v0x7fffd7520c60_0 .net "ID_Rs1_i", 4 0, L_0x7fffd75305f0;  1 drivers
v0x7fffd7520d20_0 .net "ID_Rs2_i", 4 0, L_0x7fffd7530690;  1 drivers
v0x7fffd7520e00_0 .var "NoOp", 0 0;
v0x7fffd7520f10_0 .net "NoOp_o", 0 0, L_0x7fffd744ab30;  alias, 1 drivers
v0x7fffd7520fb0_0 .var "PCWrite", 0 0;
v0x7fffd7521050_0 .net "PCWrite_o", 0 0, L_0x7fffd7501410;  alias, 1 drivers
v0x7fffd7521110_0 .net "Stall_o", 0 0, L_0x7fffd75013a0;  alias, 1 drivers
v0x7fffd7521260_0 .var "stall", 0 0;
E_0x7fffd7520a10 .event edge, v0x7fffd7520aa0_0, v0x7fffd7520b80_0, v0x7fffd7520c60_0, v0x7fffd7520d20_0;
S_0x7fffd7521440 .scope module, "ImmGen" "ImmGen" 3 163, 10 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fffd7521660_0 .var "data", 31 0;
v0x7fffd7521760_0 .net "data_i", 31 0, v0x7fffd7528600_0;  alias, 1 drivers
v0x7fffd7521840_0 .net "data_o", 31 0, v0x7fffd7521660_0;  alias, 1 drivers
E_0x7fffd75215e0 .event edge, v0x7fffd7521760_0;
S_0x7fffd7521960 .scope module, "Instruction_Memory" "Instruction_Memory" 3 168, 11 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fffd7541cb0 .functor BUFZ 32, L_0x7fffd7541a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd7521c00_0 .net *"_s0", 31 0, L_0x7fffd7541a30;  1 drivers
v0x7fffd7521d00_0 .net *"_s2", 31 0, L_0x7fffd7541b70;  1 drivers
v0x7fffd7521de0_0 .net *"_s4", 29 0, L_0x7fffd7541ad0;  1 drivers
L_0x7fcfefd201c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd7521ed0_0 .net *"_s6", 1 0, L_0x7fcfefd201c8;  1 drivers
v0x7fffd7521fb0_0 .net "addr_i", 31 0, v0x7fffd7523400_0;  alias, 1 drivers
v0x7fffd7522090_0 .net "instr_o", 31 0, L_0x7fffd7541cb0;  alias, 1 drivers
v0x7fffd7522170 .array "memory", 255 0, 31 0;
L_0x7fffd7541a30 .array/port v0x7fffd7522170, L_0x7fffd7541b70;
L_0x7fffd7541ad0 .part v0x7fffd7523400_0, 2, 30;
L_0x7fffd7541b70 .concat [ 30 2 0 0], L_0x7fffd7541ad0, L_0x7fcfefd201c8;
S_0x7fffd7522290 .scope module, "MUXtoALU" "MUX32" 3 173, 12 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fffd7522460_0 .net "data1_i", 31 0, v0x7fffd751ffd0_0;  alias, 1 drivers
v0x7fffd7522550_0 .net "data2_i", 31 0, v0x7fffd75265a0_0;  alias, 1 drivers
v0x7fffd7522610_0 .net "data_o", 31 0, L_0x7fffd7541d70;  alias, 1 drivers
v0x7fffd7522710_0 .net "select_i", 0 0, v0x7fffd7526360_0;  alias, 1 drivers
L_0x7fffd7541d70 .functor MUXZ 32, v0x7fffd751ffd0_0, v0x7fffd75265a0_0, v0x7fffd7526360_0, C4<>;
S_0x7fffd7522860 .scope module, "MUXtoReg" "MUX32" 3 180, 12 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fffd7522a30_0 .net "data1_i", 31 0, v0x7fffd7528f40_0;  alias, 1 drivers
v0x7fffd7522b30_0 .net "data2_i", 31 0, v0x7fffd7529290_0;  alias, 1 drivers
v0x7fffd7522c10_0 .net "data_o", 31 0, L_0x7fffd7541ea0;  alias, 1 drivers
v0x7fffd7522d30_0 .net "select_i", 0 0, v0x7fffd75294e0_0;  alias, 1 drivers
L_0x7fffd7541ea0 .functor MUXZ 32, v0x7fffd7528f40_0, v0x7fffd7529290_0, v0x7fffd75294e0_0, C4<>;
S_0x7fffd7522e70 .scope module, "PC" "PC" 3 187, 13 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "PCWrite_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0x7fffd75231a0_0 .net "PCWrite_i", 0 0, L_0x7fffd7501410;  alias, 1 drivers
v0x7fffd7523260_0 .net "clk_i", 0 0, v0x7fffd752f970_0;  alias, 1 drivers
v0x7fffd7523330_0 .net "pc_i", 31 0, L_0x7fffd7530080;  alias, 1 drivers
v0x7fffd7523400_0 .var "pc_o", 31 0;
v0x7fffd75234d0_0 .net "rst_i", 0 0, v0x7fffd752fa10_0;  alias, 1 drivers
v0x7fffd75235c0_0 .net "start_i", 0 0, v0x7fffd752fb20_0;  alias, 1 drivers
E_0x7fffd7523120 .event posedge, v0x7fffd75234d0_0, v0x7fffd751ee10_0;
S_0x7fffd7523780 .scope module, "PC_Adder" "Adder" 3 122, 14 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fffd75239c0_0 .net "data1_in", 31 0, v0x7fffd7523400_0;  alias, 1 drivers
L_0x7fcfefd20060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffd7523af0_0 .net "data2_in", 31 0, L_0x7fcfefd20060;  1 drivers
v0x7fffd7523bd0_0 .net "data_o", 31 0, L_0x7fffd75309c0;  alias, 1 drivers
L_0x7fffd75309c0 .arith/sum 32, v0x7fffd7523400_0, L_0x7fcfefd20060;
S_0x7fffd7523d10 .scope module, "PC_Branching" "MUX32" 3 76, 12 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fffd7523ee0_0 .net "data1_i", 31 0, L_0x7fffd75309c0;  alias, 1 drivers
v0x7fffd7523fd0_0 .net "data2_i", 31 0, L_0x7fffd75302d0;  1 drivers
v0x7fffd7524090_0 .net "data_o", 31 0, L_0x7fffd7530080;  alias, 1 drivers
v0x7fffd7524190_0 .net "select_i", 0 0, L_0x7fffd744ad10;  1 drivers
L_0x7fffd7530080 .functor MUXZ 32, L_0x7fffd75309c0, L_0x7fffd75302d0, L_0x7fffd744ad10, C4<>;
S_0x7fffd75242e0 .scope module, "RegEXMEM" "RegEXMEM" 3 247, 15 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i"
    .port_info 1 /INPUT 1 "MemtoReg_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 32 "ALUResult_i"
    .port_info 5 /INPUT 32 "MemWrData_i"
    .port_info 6 /INPUT 5 "RegDest_i"
    .port_info 7 /OUTPUT 1 "RegWrite_o"
    .port_info 8 /OUTPUT 1 "MemtoReg_o"
    .port_info 9 /OUTPUT 1 "MemRead_o"
    .port_info 10 /OUTPUT 1 "MemWrite_o"
    .port_info 11 /OUTPUT 32 "ALUResult_o"
    .port_info 12 /OUTPUT 32 "MemWrData_o"
    .port_info 13 /OUTPUT 5 "RegDest_o"
    .port_info 14 /INPUT 1 "clk"
L_0x7fffd7543c20 .functor BUFZ 1, v0x7fffd75254f0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd7544110 .functor BUFZ 1, v0x7fffd7525040_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd75442e0 .functor BUFZ 1, v0x7fffd7524e10_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd7544450 .functor BUFZ 32, v0x7fffd7524b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffd7544530 .functor BUFZ 5, v0x7fffd7525260_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fffd7524620_0 .var "ALUResult", 31 0;
v0x7fffd7524720_0 .net "ALUResult_i", 31 0, L_0x7fffd7540e30;  alias, 1 drivers
v0x7fffd75247e0_0 .net "ALUResult_o", 31 0, v0x7fffd7524620_0;  alias, 1 drivers
v0x7fffd75248b0_0 .var "MemRead", 0 0;
v0x7fffd7524950_0 .net "MemRead_i", 0 0, L_0x7fffd7543060;  alias, 1 drivers
v0x7fffd7524a40_0 .net "MemRead_o", 0 0, v0x7fffd75248b0_0;  alias, 1 drivers
v0x7fffd7524b10_0 .var "MemWrData", 31 0;
v0x7fffd7524bb0_0 .net "MemWrData_i", 31 0, v0x7fffd751ffd0_0;  alias, 1 drivers
v0x7fffd7524cc0_0 .net "MemWrData_o", 31 0, L_0x7fffd7544450;  alias, 1 drivers
v0x7fffd7524e10_0 .var "MemWrite", 0 0;
v0x7fffd7524eb0_0 .net "MemWrite_i", 0 0, L_0x7fffd7543160;  alias, 1 drivers
v0x7fffd7524f70_0 .net "MemWrite_o", 0 0, L_0x7fffd75442e0;  alias, 1 drivers
v0x7fffd7525040_0 .var "MemtoReg", 0 0;
v0x7fffd75250e0_0 .net "MemtoReg_i", 0 0, L_0x7fffd7542ff0;  alias, 1 drivers
v0x7fffd75251a0_0 .net "MemtoReg_o", 0 0, L_0x7fffd7544110;  alias, 1 drivers
v0x7fffd7525260_0 .var "RegDest", 4 0;
v0x7fffd7525340_0 .net "RegDest_i", 4 0, L_0x7fffd75437d0;  alias, 1 drivers
v0x7fffd7525430_0 .net "RegDest_o", 4 0, L_0x7fffd7544530;  alias, 1 drivers
v0x7fffd75254f0_0 .var "RegWrite", 0 0;
v0x7fffd75255b0_0 .net "RegWrite_i", 0 0, L_0x7fffd7542f80;  alias, 1 drivers
v0x7fffd7525670_0 .net "RegWrite_o", 0 0, L_0x7fffd7543c20;  alias, 1 drivers
v0x7fffd7525730_0 .net "clk", 0 0, v0x7fffd752f970_0;  alias, 1 drivers
S_0x7fffd75259b0 .scope module, "RegIDEX" "RegIDEX" 3 217, 16 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i"
    .port_info 1 /INPUT 1 "MemtoReg_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 2 "ALUOp_i"
    .port_info 5 /INPUT 1 "ALUSrc_i"
    .port_info 6 /INPUT 32 "Rd1_i"
    .port_info 7 /INPUT 32 "Rd2_i"
    .port_info 8 /INPUT 32 "Imm_i"
    .port_info 9 /INPUT 10 "ALUCtrl_i"
    .port_info 10 /INPUT 5 "RegDest_i"
    .port_info 11 /INPUT 5 "Rs1_i"
    .port_info 12 /INPUT 5 "Rs2_i"
    .port_info 13 /OUTPUT 1 "RegWrite_o"
    .port_info 14 /OUTPUT 1 "MemtoReg_o"
    .port_info 15 /OUTPUT 1 "MemRead_o"
    .port_info 16 /OUTPUT 1 "MemWrite_o"
    .port_info 17 /OUTPUT 2 "ALUOp_o"
    .port_info 18 /OUTPUT 1 "ALUSrc_o"
    .port_info 19 /OUTPUT 32 "Rd1_o"
    .port_info 20 /OUTPUT 32 "Rd2_o"
    .port_info 21 /OUTPUT 32 "Imm_o"
    .port_info 22 /OUTPUT 10 "ALUCtrl_o"
    .port_info 23 /OUTPUT 5 "RegDest_o"
    .port_info 24 /OUTPUT 5 "Rs1_o"
    .port_info 25 /OUTPUT 5 "Rs2_o"
    .port_info 26 /INPUT 1 "clk"
L_0x7fffd7542f80 .functor BUFZ 1, v0x7fffd75275f0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd7542ff0 .functor BUFZ 1, v0x7fffd7526c20_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd7543060 .functor BUFZ 1, v0x7fffd7526800_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd7543160 .functor BUFZ 1, v0x7fffd7526a10_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd7543230 .functor BUFZ 2, v0x7fffd75260c0_0, C4<00>, C4<00>, C4<00>;
L_0x7fffd7543440 .functor BUFZ 32, v0x7fffd7526e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffd75434b0 .functor BUFZ 32, v0x7fffd75270b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffd75436d0 .functor BUFZ 10, v0x7fffd7525e10_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x7fffd75437d0 .functor BUFZ 5, v0x7fffd7527340_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffd7543900 .functor BUFZ 5, v0x7fffd7527820_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffd7543a10 .functor BUFZ 5, v0x7fffd7527a80_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fffd7525e10_0 .var "ALUCtrl", 9 0;
v0x7fffd7525f10_0 .net "ALUCtrl_i", 9 0, L_0x7fffd7543c90;  1 drivers
v0x7fffd7525ff0_0 .net "ALUCtrl_o", 9 0, L_0x7fffd75436d0;  alias, 1 drivers
v0x7fffd75260c0_0 .var "ALUOp", 1 0;
v0x7fffd7526180_0 .net "ALUOp_i", 1 0, L_0x7fffd7540ea0;  alias, 1 drivers
v0x7fffd7526290_0 .net "ALUOp_o", 1 0, L_0x7fffd7543230;  alias, 1 drivers
v0x7fffd7526360_0 .var "ALUSrc", 0 0;
v0x7fffd7526400_0 .net "ALUSrc_i", 0 0, L_0x7fffd7540f10;  alias, 1 drivers
v0x7fffd75264d0_0 .net "ALUSrc_o", 0 0, v0x7fffd7526360_0;  alias, 1 drivers
v0x7fffd75265a0_0 .var "Imm", 31 0;
v0x7fffd7526640_0 .net "Imm_i", 31 0, v0x7fffd7521660_0;  alias, 1 drivers
v0x7fffd7526730_0 .net "Imm_o", 31 0, v0x7fffd75265a0_0;  alias, 1 drivers
v0x7fffd7526800_0 .var "MemRead", 0 0;
v0x7fffd75268a0_0 .net "MemRead_i", 0 0, L_0x7fffd75410f0;  alias, 1 drivers
v0x7fffd7526970_0 .net "MemRead_o", 0 0, L_0x7fffd7543060;  alias, 1 drivers
v0x7fffd7526a10_0 .var "MemWrite", 0 0;
v0x7fffd7526ab0_0 .net "MemWrite_i", 0 0, L_0x7fffd7541160;  alias, 1 drivers
v0x7fffd7526b50_0 .net "MemWrite_o", 0 0, L_0x7fffd7543160;  alias, 1 drivers
v0x7fffd7526c20_0 .var "MemtoReg", 0 0;
v0x7fffd7526cc0_0 .net "MemtoReg_i", 0 0, L_0x7fffd7541210;  alias, 1 drivers
v0x7fffd7526d90_0 .net "MemtoReg_o", 0 0, L_0x7fffd7542ff0;  alias, 1 drivers
v0x7fffd7526e60_0 .var "Rd1", 31 0;
v0x7fffd7526f00_0 .net "Rd1_i", 31 0, L_0x7fffd7542300;  alias, 1 drivers
v0x7fffd7526fc0_0 .net "Rd1_o", 31 0, L_0x7fffd7543440;  alias, 1 drivers
v0x7fffd75270b0_0 .var "Rd2", 31 0;
v0x7fffd7527170_0 .net "Rd2_i", 31 0, L_0x7fffd7542910;  alias, 1 drivers
v0x7fffd7527250_0 .net "Rd2_o", 31 0, L_0x7fffd75434b0;  alias, 1 drivers
v0x7fffd7527340_0 .var "RegDest", 4 0;
v0x7fffd7527400_0 .net "RegDest_i", 4 0, L_0x7fffd7543d30;  1 drivers
v0x7fffd75274e0_0 .net "RegDest_o", 4 0, L_0x7fffd75437d0;  alias, 1 drivers
v0x7fffd75275f0_0 .var "RegWrite", 0 0;
v0x7fffd75276b0_0 .net8 "RegWrite_i", 0 0, RS_0x7fcfefd706d8;  alias, 2 drivers
v0x7fffd7527750_0 .net "RegWrite_o", 0 0, L_0x7fffd7542f80;  alias, 1 drivers
v0x7fffd7527820_0 .var "Rs1", 4 0;
v0x7fffd75278c0_0 .net "Rs1_i", 4 0, L_0x7fffd7543e50;  1 drivers
v0x7fffd75279a0_0 .net "Rs1_o", 4 0, L_0x7fffd7543900;  alias, 1 drivers
v0x7fffd7527a80_0 .var "Rs2", 4 0;
v0x7fffd7527b60_0 .net "Rs2_i", 4 0, L_0x7fffd7543ef0;  1 drivers
v0x7fffd7527c40_0 .net "Rs2_o", 4 0, L_0x7fffd7543a10;  alias, 1 drivers
v0x7fffd7527d20_0 .net "clk", 0 0, v0x7fffd752f970_0;  alias, 1 drivers
S_0x7fffd7528200 .scope module, "RegIFID" "RegIFID" 3 207, 17 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /OUTPUT 32 "instr_o"
    .port_info 3 /OUTPUT 32 "pc_o"
    .port_info 4 /INPUT 1 "stall"
    .port_info 5 /INPUT 1 "flush"
    .port_info 6 /INPUT 1 "clk"
v0x7fffd7528480_0 .net "clk", 0 0, v0x7fffd752f970_0;  alias, 1 drivers
v0x7fffd7528540_0 .net "flush", 0 0, L_0x7fffd7542f10;  1 drivers
v0x7fffd7528600_0 .var "instr", 31 0;
v0x7fffd75286f0_0 .net "instr_i", 31 0, L_0x7fffd7541cb0;  alias, 1 drivers
v0x7fffd75287e0_0 .net "instr_o", 31 0, v0x7fffd7528600_0;  alias, 1 drivers
v0x7fffd7528880_0 .var "pc", 31 0;
v0x7fffd7528940_0 .net "pc_i", 31 0, v0x7fffd7523400_0;  alias, 1 drivers
v0x7fffd7528a00_0 .net "pc_o", 31 0, v0x7fffd7528880_0;  alias, 1 drivers
v0x7fffd7528ae0_0 .net "stall", 0 0, L_0x7fffd75013a0;  alias, 1 drivers
S_0x7fffd7528cb0 .scope module, "RegMEMWB" "RegMEMWB" 3 265, 18 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i"
    .port_info 1 /INPUT 1 "MemtoReg_i"
    .port_info 2 /INPUT 32 "ALUResult_i"
    .port_info 3 /INPUT 32 "MemData_i"
    .port_info 4 /INPUT 5 "RegDest_i"
    .port_info 5 /OUTPUT 1 "RegWrite_o"
    .port_info 6 /OUTPUT 1 "MemtoReg_o"
    .port_info 7 /OUTPUT 32 "ALUResult_o"
    .port_info 8 /OUTPUT 32 "MemData_o"
    .port_info 9 /OUTPUT 5 "RegDest_o"
    .port_info 10 /INPUT 1 "clk"
v0x7fffd7528f40_0 .var "ALUResult", 31 0;
v0x7fffd7529040_0 .net "ALUResult_i", 31 0, v0x7fffd7524620_0;  alias, 1 drivers
v0x7fffd7529190_0 .net "ALUResult_o", 31 0, v0x7fffd7528f40_0;  alias, 1 drivers
v0x7fffd7529290_0 .var "MemData", 31 0;
v0x7fffd7529350_0 .net "MemData_i", 31 0, L_0x7fffd75417c0;  alias, 1 drivers
v0x7fffd7529410_0 .net "MemData_o", 31 0, v0x7fffd7529290_0;  alias, 1 drivers
v0x7fffd75294e0_0 .var "MemtoReg", 0 0;
v0x7fffd7529580_0 .net "MemtoReg_i", 0 0, L_0x7fffd7544110;  alias, 1 drivers
v0x7fffd7529650_0 .net "MemtoReg_o", 0 0, v0x7fffd75294e0_0;  alias, 1 drivers
v0x7fffd75297b0_0 .var "RegDest", 4 0;
v0x7fffd7529850_0 .net "RegDest_i", 4 0, L_0x7fffd7544530;  alias, 1 drivers
v0x7fffd7529940_0 .net "RegDest_o", 4 0, v0x7fffd75297b0_0;  alias, 1 drivers
v0x7fffd7529a00_0 .var "RegWrite", 0 0;
v0x7fffd7529ac0_0 .net "RegWrite_i", 0 0, L_0x7fffd7543c20;  alias, 1 drivers
v0x7fffd7529b90_0 .net "RegWrite_o", 0 0, v0x7fffd7529a00_0;  alias, 1 drivers
v0x7fffd7529c30_0 .net "clk", 0 0, v0x7fffd752f970_0;  alias, 1 drivers
S_0x7fffd7529e30 .scope module, "Registers" "Registers" 3 196, 19 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x7fffd7542070 .functor AND 1, L_0x7fffd7541f40, v0x7fffd7529a00_0, C4<1>, C4<1>;
L_0x7fffd7542550 .functor AND 1, L_0x7fffd75424b0, v0x7fffd7529a00_0, C4<1>, C4<1>;
v0x7fffd752a0d0_0 .net "RDaddr_i", 4 0, v0x7fffd75297b0_0;  alias, 1 drivers
v0x7fffd752a1e0_0 .net "RDdata_i", 31 0, L_0x7fffd7541ea0;  alias, 1 drivers
v0x7fffd752a280_0 .net "RS1addr_i", 4 0, L_0x7fffd7542a90;  1 drivers
v0x7fffd752a370_0 .net "RS1data_o", 31 0, L_0x7fffd7542300;  alias, 1 drivers
v0x7fffd752a460_0 .net "RS2addr_i", 4 0, L_0x7fffd7542b80;  1 drivers
v0x7fffd752a570_0 .net "RS2data_o", 31 0, L_0x7fffd7542910;  alias, 1 drivers
v0x7fffd752a630_0 .net "RegWrite_i", 0 0, v0x7fffd7529a00_0;  alias, 1 drivers
v0x7fffd752a700_0 .net *"_s0", 0 0, L_0x7fffd7541f40;  1 drivers
v0x7fffd752a7a0_0 .net *"_s12", 0 0, L_0x7fffd75424b0;  1 drivers
v0x7fffd752a8d0_0 .net *"_s14", 0 0, L_0x7fffd7542550;  1 drivers
v0x7fffd752a990_0 .net *"_s16", 31 0, L_0x7fffd7542610;  1 drivers
v0x7fffd752aa70_0 .net *"_s18", 6 0, L_0x7fffd75426f0;  1 drivers
v0x7fffd752ab50_0 .net *"_s2", 0 0, L_0x7fffd7542070;  1 drivers
L_0x7fcfefd20258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd752ac10_0 .net *"_s21", 1 0, L_0x7fcfefd20258;  1 drivers
v0x7fffd752acf0_0 .net *"_s4", 31 0, L_0x7fffd7542170;  1 drivers
v0x7fffd752add0_0 .net *"_s6", 6 0, L_0x7fffd7542210;  1 drivers
L_0x7fcfefd20210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd752aeb0_0 .net *"_s9", 1 0, L_0x7fcfefd20210;  1 drivers
v0x7fffd752b0a0_0 .net "clk_i", 0 0, v0x7fffd752f970_0;  alias, 1 drivers
v0x7fffd752b140 .array/s "register", 31 0, 31 0;
L_0x7fffd7541f40 .cmp/eq 5, L_0x7fffd7542a90, v0x7fffd75297b0_0;
L_0x7fffd7542170 .array/port v0x7fffd752b140, L_0x7fffd7542210;
L_0x7fffd7542210 .concat [ 5 2 0 0], L_0x7fffd7542a90, L_0x7fcfefd20210;
L_0x7fffd7542300 .functor MUXZ 32, L_0x7fffd7542170, L_0x7fffd7541ea0, L_0x7fffd7542070, C4<>;
L_0x7fffd75424b0 .cmp/eq 5, L_0x7fffd7542b80, v0x7fffd75297b0_0;
L_0x7fffd7542610 .array/port v0x7fffd752b140, L_0x7fffd75426f0;
L_0x7fffd75426f0 .concat [ 5 2 0 0], L_0x7fffd7542b80, L_0x7fcfefd20258;
L_0x7fffd7542910 .functor MUXZ 32, L_0x7fffd7542610, L_0x7fffd7541ea0, L_0x7fffd7542550, C4<>;
S_0x7fffd752b300 .scope module, "forwarding_unit" "Forwarding_Unit" 3 93, 20 1 0, S_0x7fffd74d0170;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_Rs1_i"
    .port_info 1 /INPUT 5 "EX_Rs2_i"
    .port_info 2 /INPUT 5 "WB_RegDest_i"
    .port_info 3 /INPUT 1 "WB_RegWrite_i"
    .port_info 4 /INPUT 5 "MEM_Rd_i"
    .port_info 5 /INPUT 1 "MEM_RegWrite_i"
    .port_info 6 /OUTPUT 2 "forwardA_o"
    .port_info 7 /OUTPUT 2 "forwardB_o"
L_0x7fffd7530770 .functor BUFZ 2, v0x7fffd752bc20_0, C4<00>, C4<00>, C4<00>;
L_0x7fffd75307e0 .functor BUFZ 2, v0x7fffd752bdc0_0, C4<00>, C4<00>, C4<00>;
v0x7fffd752b600_0 .net "EX_Rs1_i", 4 0, L_0x7fffd7543900;  alias, 1 drivers
v0x7fffd752b710_0 .net "EX_Rs2_i", 4 0, L_0x7fffd7543a10;  alias, 1 drivers
v0x7fffd752b7e0_0 .net "MEM_Rd_i", 4 0, L_0x7fffd7544530;  alias, 1 drivers
v0x7fffd752b900_0 .net "MEM_RegWrite_i", 0 0, L_0x7fffd7543c20;  alias, 1 drivers
v0x7fffd752b9f0_0 .net "WB_RegDest_i", 4 0, v0x7fffd75297b0_0;  alias, 1 drivers
v0x7fffd752bb30_0 .net "WB_RegWrite_i", 0 0, v0x7fffd7529a00_0;  alias, 1 drivers
v0x7fffd752bc20_0 .var "forwardA", 1 0;
v0x7fffd752bd00_0 .net "forwardA_o", 1 0, L_0x7fffd7530770;  alias, 1 drivers
v0x7fffd752bdc0_0 .var "forwardB", 1 0;
v0x7fffd752be80_0 .net "forwardB_o", 1 0, L_0x7fffd75307e0;  alias, 1 drivers
E_0x7fffd7523040/0 .event edge, v0x7fffd7525670_0, v0x7fffd7525430_0, v0x7fffd75279a0_0, v0x7fffd7529b90_0;
E_0x7fffd7523040/1 .event edge, v0x7fffd7529940_0, v0x7fffd7527c40_0;
E_0x7fffd7523040 .event/or E_0x7fffd7523040/0, E_0x7fffd7523040/1;
    .scope S_0x7fffd7520790;
T_0 ;
    %wait E_0x7fffd7520a10;
    %load/vec4 v0x7fffd7520aa0_0;
    %load/vec4 v0x7fffd7520b80_0;
    %load/vec4 v0x7fffd7520c60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffd7520b80_0;
    %load/vec4 v0x7fffd7520d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7520e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7521260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7520fb0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7520e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7521260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd7520fb0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffd752b300;
T_1 ;
    %wait E_0x7fffd7523040;
    %load/vec4 v0x7fffd752b900_0;
    %load/vec4 v0x7fffd752b7e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd752b7e0_0;
    %load/vec4 v0x7fffd752b600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd752bc20_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffd752bb30_0;
    %load/vec4 v0x7fffd752b9f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd752b900_0;
    %load/vec4 v0x7fffd752b7e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd752b7e0_0;
    %load/vec4 v0x7fffd752b600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fffd752b9f0_0;
    %load/vec4 v0x7fffd752b600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd752bc20_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd752bc20_0, 0, 2;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7fffd752b900_0;
    %load/vec4 v0x7fffd752b7e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd752b7e0_0;
    %load/vec4 v0x7fffd752b710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd752bdc0_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fffd752bb30_0;
    %load/vec4 v0x7fffd752b9f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd752b900_0;
    %load/vec4 v0x7fffd752b7e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd752b7e0_0;
    %load/vec4 v0x7fffd752b710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fffd752b9f0_0;
    %load/vec4 v0x7fffd752b710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd752bdc0_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd752bdc0_0, 0, 2;
T_1.7 ;
T_1.5 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd751f2e0;
T_2 ;
    %wait E_0x7fffd751f550;
    %load/vec4 v0x7fffd751fb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x7fffd751f6e0_0;
    %store/vec4 v0x7fffd751f5e0_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x7fffd751f7c0_0;
    %store/vec4 v0x7fffd751f5e0_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7fffd751f880_0;
    %store/vec4 v0x7fffd751f5e0_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x7fffd751f940_0;
    %store/vec4 v0x7fffd751f5e0_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffd751fcd0;
T_3 ;
    %wait E_0x7fffd751ff40;
    %load/vec4 v0x7fffd75205b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x7fffd75200d0_0;
    %store/vec4 v0x7fffd751ffd0_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x7fffd75201b0_0;
    %store/vec4 v0x7fffd751ffd0_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x7fffd75202b0_0;
    %store/vec4 v0x7fffd751ffd0_0, 0, 32;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x7fffd75203a0_0;
    %store/vec4 v0x7fffd751ffd0_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffd751bf00;
T_4 ;
    %wait E_0x7fffd7449b40;
    %load/vec4 v0x7fffd751cff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x7fffd751d0c0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fffd751ce30_0, 0, 3;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffd751ce30_0, 0, 3;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffd751ce30_0, 0, 3;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd751ce30_0, 0, 3;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffd751ce30_0, 0, 3;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffd751ce30_0, 0, 3;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x7fffd751d0c0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd751ce30_0, 0, 3;
    %jmp T_4.13;
T_4.11 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fffd751ce30_0, 0, 3;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd751ce30_0, 0, 3;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffd74d2980;
T_5 ;
    %wait E_0x7fffd7449900;
    %load/vec4 v0x7fffd750b370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x7fffd751bbc0_0;
    %load/vec4 v0x7fffd751bca0_0;
    %add;
    %store/vec4 v0x7fffd751bae0_0, 0, 32;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x7fffd751bbc0_0;
    %load/vec4 v0x7fffd751bca0_0;
    %xor;
    %store/vec4 v0x7fffd751bae0_0, 0, 32;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x7fffd751bbc0_0;
    %ix/getv 4, v0x7fffd751bca0_0;
    %shiftl 4;
    %store/vec4 v0x7fffd751bae0_0, 0, 32;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x7fffd751bbc0_0;
    %load/vec4 v0x7fffd751bca0_0;
    %sub;
    %store/vec4 v0x7fffd751bae0_0, 0, 32;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x7fffd751bbc0_0;
    %load/vec4 v0x7fffd751bca0_0;
    %mul;
    %store/vec4 v0x7fffd751bae0_0, 0, 32;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x7fffd751bbc0_0;
    %load/vec4 v0x7fffd751bca0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fffd751bae0_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7fffd751bbc0_0;
    %load/vec4 v0x7fffd751bca0_0;
    %and;
    %store/vec4 v0x7fffd751bae0_0, 0, 32;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffd751d220;
T_6 ;
    %wait E_0x7fffd7449fc0;
    %load/vec4 v0x7fffd751e060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fffd751e120_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd751d6d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751e200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751d8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751db20_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd751d6d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751d8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd751e200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751db20_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd751d6d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd751e200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd751d8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751db20_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd751d6d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd751e200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd751d8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd751dbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd751dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751db20_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd751d6d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751e200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd751d8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dbe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd751dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751db20_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd751d6d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751e200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd751d8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd751db20_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd751d6d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751e200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751d8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751dee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd751db20_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd751e4a0;
T_7 ;
    %wait E_0x7fffd750ae80;
    %load/vec4 v0x7fffd751e7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fffd751ef60_0;
    %load/vec4 v0x7fffd751ed30_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd751f120, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffd7521440;
T_8 ;
    %wait E_0x7fffd75215e0;
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffd7521660_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffd7521660_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffd7521660_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffd7521760_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffd7521660_0, 0, 32;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd7521660_0, 0, 32;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffd7522e70;
T_9 ;
    %wait E_0x7fffd7523120;
    %load/vec4 v0x7fffd75234d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd7523400_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fffd75231a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fffd75235c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fffd7523330_0;
    %assign/vec4 v0x7fffd7523400_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fffd7523400_0;
    %assign/vec4 v0x7fffd7523400_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffd7529e30;
T_10 ;
    %wait E_0x7fffd750ae80;
    %load/vec4 v0x7fffd752a630_0;
    %load/vec4 v0x7fffd752a0d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fffd752a1e0_0;
    %load/vec4 v0x7fffd752a0d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd752b140, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffd7528200;
T_11 ;
    %wait E_0x7fffd750ae80;
    %load/vec4 v0x7fffd7528540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7fffd7528ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fffd75286f0_0;
    %assign/vec4 v0x7fffd7528600_0, 0;
    %load/vec4 v0x7fffd7528940_0;
    %assign/vec4 v0x7fffd7528880_0, 0;
T_11.2 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd7528600_0, 0;
    %load/vec4 v0x7fffd7528940_0;
    %assign/vec4 v0x7fffd7528880_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffd75259b0;
T_12 ;
    %wait E_0x7fffd750ae80;
    %load/vec4 v0x7fffd75276b0_0;
    %assign/vec4 v0x7fffd75275f0_0, 0;
    %load/vec4 v0x7fffd7526cc0_0;
    %assign/vec4 v0x7fffd7526c20_0, 0;
    %load/vec4 v0x7fffd75268a0_0;
    %assign/vec4 v0x7fffd7526800_0, 0;
    %load/vec4 v0x7fffd7526ab0_0;
    %assign/vec4 v0x7fffd7526a10_0, 0;
    %load/vec4 v0x7fffd7526180_0;
    %assign/vec4 v0x7fffd75260c0_0, 0;
    %load/vec4 v0x7fffd7526400_0;
    %assign/vec4 v0x7fffd7526360_0, 0;
    %load/vec4 v0x7fffd7526f00_0;
    %assign/vec4 v0x7fffd7526e60_0, 0;
    %load/vec4 v0x7fffd7527170_0;
    %assign/vec4 v0x7fffd75270b0_0, 0;
    %load/vec4 v0x7fffd7526640_0;
    %assign/vec4 v0x7fffd75265a0_0, 0;
    %load/vec4 v0x7fffd7525f10_0;
    %assign/vec4 v0x7fffd7525e10_0, 0;
    %load/vec4 v0x7fffd7527400_0;
    %assign/vec4 v0x7fffd7527340_0, 0;
    %load/vec4 v0x7fffd75278c0_0;
    %assign/vec4 v0x7fffd7527820_0, 0;
    %load/vec4 v0x7fffd7527b60_0;
    %assign/vec4 v0x7fffd7527a80_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fffd75242e0;
T_13 ;
    %wait E_0x7fffd750ae80;
    %load/vec4 v0x7fffd75255b0_0;
    %assign/vec4 v0x7fffd75254f0_0, 0;
    %load/vec4 v0x7fffd75250e0_0;
    %assign/vec4 v0x7fffd7525040_0, 0;
    %load/vec4 v0x7fffd7524950_0;
    %assign/vec4 v0x7fffd75248b0_0, 0;
    %load/vec4 v0x7fffd7524eb0_0;
    %assign/vec4 v0x7fffd7524e10_0, 0;
    %load/vec4 v0x7fffd7524720_0;
    %assign/vec4 v0x7fffd7524620_0, 0;
    %load/vec4 v0x7fffd7524bb0_0;
    %assign/vec4 v0x7fffd7524b10_0, 0;
    %load/vec4 v0x7fffd7525340_0;
    %assign/vec4 v0x7fffd7525260_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffd7528cb0;
T_14 ;
    %wait E_0x7fffd750ae80;
    %load/vec4 v0x7fffd7529ac0_0;
    %assign/vec4 v0x7fffd7529a00_0, 0;
    %load/vec4 v0x7fffd7529580_0;
    %assign/vec4 v0x7fffd75294e0_0, 0;
    %load/vec4 v0x7fffd7529040_0;
    %assign/vec4 v0x7fffd7528f40_0, 0;
    %load/vec4 v0x7fffd7529350_0;
    %assign/vec4 v0x7fffd7529290_0, 0;
    %load/vec4 v0x7fffd7529850_0;
    %assign/vec4 v0x7fffd75297b0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffd74d0170;
T_15 ;
    %wait E_0x7fffd744a720;
    %load/vec4 v0x7fffd752c020_0;
    %load/vec4 v0x7fffd752da20_0;
    %load/vec4 v0x7fffd752db30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x7fffd752d380_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fffd74d2200;
T_16 ;
    %delay 25, 0;
    %load/vec4 v0x7fffd752f970_0;
    %inv;
    %store/vec4 v0x7fffd752f970_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffd74d2200;
T_17 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd752fc10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd752ffa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd752fcb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd752fde0_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x7fffd752fde0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffd752fde0_0;
    %store/vec4a v0x7fffd7522170, 4, 0;
    %load/vec4 v0x7fffd752fde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd752fde0_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd752fde0_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x7fffd752fde0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffd752fde0_0;
    %store/vec4a v0x7fffd751f120, 4, 0;
    %load/vec4 v0x7fffd752fde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd752fde0_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd751f120, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd751f120, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd751f120, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd751f120, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd751f120, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd752fde0_0, 0, 32;
T_17.4 ;
    %load/vec4 v0x7fffd752fde0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffd752fde0_0;
    %store/vec4a v0x7fffd752b140, 4, 0;
    %load/vec4 v0x7fffd752fde0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd752fde0_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd752b140, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd752b140, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd752b140, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd752b140, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd752b140, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd752b140, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd752b140, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd752b140, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7529a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd75294e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd7528f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd7529290_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffd75297b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd7528600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd7528880_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd75275f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7526c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7526800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7526a10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd75260c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7526360_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd7526e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd75270b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd75265a0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fffd7525e10_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffd7527340_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffd7527820_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fffd7527a80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd75254f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7525040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd75248b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd7524e10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd7524620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd7524b10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x7fffd752fde0_0;
    %store/vec4 v0x7fffd7525260_0, 4, 1;
    %vpi_call 2 92 "$readmemb", "instruction.txt", v0x7fffd7522170 {0 0 0};
    %vpi_func 2 96 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fffd752fec0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd752f970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd752fa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd752fb20_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd752fa10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd752fb20_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x7fffd74d2200;
T_18 ;
    %wait E_0x7fffd750ae80;
    %load/vec4 v0x7fffd752fc10_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 111 "$finish" {0 0 0};
T_18.0 ;
    %load/vec4 v0x7fffd7521110_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffd751da10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7fffd752ffa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd752ffa0_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x7fffd752d380_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0x7fffd752fcb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd752fcb0_0, 0, 32;
T_18.4 ;
    %vpi_call 2 119 "$fdisplay", v0x7fffd752fec0_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7fffd752fc10_0, v0x7fffd752fb20_0, v0x7fffd752ffa0_0, v0x7fffd752fcb0_0, v0x7fffd7523400_0 {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x7fffd752fec0_0, "Registers" {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x7fffd752fec0_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7fffd752b140, 0>, &A<v0x7fffd752b140, 8>, &A<v0x7fffd752b140, 16>, &A<v0x7fffd752b140, 24> {0 0 0};
    %vpi_call 2 125 "$fdisplay", v0x7fffd752fec0_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7fffd752b140, 1>, &A<v0x7fffd752b140, 9>, &A<v0x7fffd752b140, 17>, &A<v0x7fffd752b140, 25> {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0x7fffd752fec0_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7fffd752b140, 2>, &A<v0x7fffd752b140, 10>, &A<v0x7fffd752b140, 18>, &A<v0x7fffd752b140, 26> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x7fffd752fec0_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7fffd752b140, 3>, &A<v0x7fffd752b140, 11>, &A<v0x7fffd752b140, 19>, &A<v0x7fffd752b140, 27> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x7fffd752fec0_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7fffd752b140, 4>, &A<v0x7fffd752b140, 12>, &A<v0x7fffd752b140, 20>, &A<v0x7fffd752b140, 28> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x7fffd752fec0_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7fffd752b140, 5>, &A<v0x7fffd752b140, 13>, &A<v0x7fffd752b140, 21>, &A<v0x7fffd752b140, 29> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x7fffd752fec0_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7fffd752b140, 6>, &A<v0x7fffd752b140, 14>, &A<v0x7fffd752b140, 22>, &A<v0x7fffd752b140, 30> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x7fffd752fec0_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7fffd752b140, 7>, &A<v0x7fffd752b140, 15>, &A<v0x7fffd752b140, 23>, &A<v0x7fffd752b140, 31> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0x7fffd752fec0_0, "Data Memory: 0x00 = %10d", &A<v0x7fffd751f120, 0> {0 0 0};
    %vpi_call 2 136 "$fdisplay", v0x7fffd752fec0_0, "Data Memory: 0x04 = %10d", &A<v0x7fffd751f120, 1> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v0x7fffd752fec0_0, "Data Memory: 0x08 = %10d", &A<v0x7fffd751f120, 2> {0 0 0};
    %vpi_call 2 138 "$fdisplay", v0x7fffd752fec0_0, "Data Memory: 0x0C = %10d", &A<v0x7fffd751f120, 3> {0 0 0};
    %vpi_call 2 139 "$fdisplay", v0x7fffd752fec0_0, "Data Memory: 0x10 = %10d", &A<v0x7fffd751f120, 4> {0 0 0};
    %vpi_call 2 140 "$fdisplay", v0x7fffd752fec0_0, "Data Memory: 0x14 = %10d", &A<v0x7fffd751f120, 5> {0 0 0};
    %vpi_call 2 141 "$fdisplay", v0x7fffd752fec0_0, "Data Memory: 0x18 = %10d", &A<v0x7fffd751f120, 6> {0 0 0};
    %vpi_call 2 142 "$fdisplay", v0x7fffd752fec0_0, "Data Memory: 0x1C = %10d", &A<v0x7fffd751f120, 7> {0 0 0};
    %vpi_call 2 144 "$fdisplay", v0x7fffd752fec0_0, "\012" {0 0 0};
    %load/vec4 v0x7fffd752fc10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd752fc10_0, 0, 32;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Control.v";
    "../../Data_Memory.v";
    "MUX32_2.v";
    "Hazard_Detection.v";
    "ImmGen.v";
    "../../Instruction_Memory.v";
    "MUX32.v";
    "../../PC.v";
    "Adder.v";
    "RegEXMEM.v";
    "RegIDEX.v";
    "RegIFID.v";
    "RegMEMWB.v";
    "../../Registers.v";
    "Forwarding_Unit.v";
