# DSD LAB 4

**Rida Tayyaba**

**2023_EE_156**

### Simulation

* 1 rtl files (.sv)
* 1 testbench files (.sv)
* 1 constraints file(.xdc)

### Report
### Task 1
Truth table.
### Task 2
k-maps, prime and essential prime implicants.
### Task 3
Circuit diagram of k-maps.
### Task 4
Circuit diagram inferred by the Xilinx Vivado.
### Task 5
Maximum combinational delay in Synthesis.
### Task 6
Resource Utilization.
