# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runaccumulator.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:11 on Apr 27,2022
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module accumulator
# -- Compiling module accumulator_testbench
# 
# Top level modules:
# 	accumulator_testbench
# End time: 16:15:11 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work accumulator_testbench 
# Start time: 16:15:12 on Apr 27,2022
# Loading sv_std.std
# Loading work.accumulator_testbench
# Loading work.accumulator
# ** Error: Cannot open macro file: accumulator_wave.do
# Error in macro ./runaccumulator.do line 20
# Cannot open macro file: accumulator_wave.do
#     while executing
# "do accumulator_wave.do"
add wave -position end  sim:/accumulator_testbench/clk
add wave -position end  sim:/accumulator_testbench/en
add wave -position 1  sim:/accumulator_testbench/reset
add wave -position end  sim:/accumulator_testbench/dataIn
add wave -position end  sim:/accumulator_testbench/dataOut
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {E:/College/Spring 2022/EE 371/Labs/ECE-371-Lab-3/accumulator_wave.do}
do runaccumulator.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:42 on Apr 27,2022
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module accumulator
# -- Compiling module accumulator_testbench
# 
# Top level modules:
# 	accumulator_testbench
# End time: 16:15:42 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:15:44 on Apr 27,2022, Elapsed time: 0:00:32
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work accumulator_testbench 
# Start time: 16:15:44 on Apr 27,2022
# Loading sv_std.std
# Loading work.accumulator_testbench
# Loading work.accumulator
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator.sv(38)
#    Time: 1250 ps  Iteration: 1  Instance: /accumulator_testbench
# Break in Module accumulator_testbench at ./accumulator.sv line 38
do runcounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:28 on Apr 27,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 16:35:28 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:35:29 on Apr 27,2022, Elapsed time: 0:19:45
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 16:35:29 on Apr 27,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Error: (vish-4014) No objects found matching '/counter_testbench/divInFifoSum'.
# Executing ONERROR command at macro ./counter_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/counter_testbench/dut/accumulator'.
# Executing ONERROR command at macro ./counter_wave.do line 8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(44)
#    Time: 6750 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 44
do runcounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:15 on Apr 27,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 16:36:15 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:36:17 on Apr 27,2022, Elapsed time: 0:00:48
# Errors: 6, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 16:36:17 on Apr 27,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Error: (vish-4014) No objects found matching '/counter_testbench/divInFifoSum'.
# Executing ONERROR command at macro ./counter_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/counter_testbench/dut/accumulator'.
# Executing ONERROR command at macro ./counter_wave.do line 8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(44)
#    Time: 6750 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 44
do runcounter.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:31 on Apr 27,2022
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 16:48:31 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:48:33 on Apr 27,2022, Elapsed time: 0:12:16
# Errors: 6, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench 
# Start time: 16:48:33 on Apr 27,2022
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Error: (vish-4014) No objects found matching '/counter_testbench/divInFifoSum'.
# Executing ONERROR command at macro ./counter_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/counter_testbench/dut/accumulator'.
# Executing ONERROR command at macro ./counter_wave.do line 8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(44)
#    Time: 6750 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 44
do runfiR.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:26 on Apr 27,2022
# vlog -reportprogress 300 ./FIR_Filter.sv 
# -- Compiling module FIR_Filter
# -- Compiling module FIR_Filter_testbench
# 
# Top level modules:
# 	FIR_Filter_testbench
# End time: 16:49:27 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:27 on Apr 27,2022
# vlog -reportprogress 300 ./fifo.sv 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 16:49:27 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:27 on Apr 27,2022
# vlog -reportprogress 300 ./fifo_ctrl.sv 
# -- Compiling module fifo_ctrl
# 
# Top level modules:
# 	fifo_ctrl
# End time: 16:49:27 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:27 on Apr 27,2022
# vlog -reportprogress 300 ./reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 16:49:27 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:49:28 on Apr 27,2022, Elapsed time: 0:00:55
# Errors: 6, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work FIR_Filter_testbench 
# Start time: 16:49:28 on Apr 27,2022
# Loading sv_std.std
# Loading work.FIR_Filter_testbench
# Loading work.FIR_Filter
# Loading work.fifo
# Loading work.fifo_ctrl
# Loading work.reg_file
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./FIR_Filter.sv(59)
#    Time: 3250 ps  Iteration: 1  Instance: /FIR_Filter_testbench
# Break in Module FIR_Filter_testbench at ./FIR_Filter.sv line 59
do runaccumulator.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:47 on Apr 27,2022
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module accumulator
# -- Compiling module accumulator_testbench
# 
# Top level modules:
# 	accumulator_testbench
# End time: 17:09:47 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:09:49 on Apr 27,2022, Elapsed time: 0:20:21
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work accumulator_testbench 
# Start time: 17:09:49 on Apr 27,2022
# Loading sv_std.std
# Loading work.accumulator_testbench
# Loading work.accumulator
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator.sv(38)
#    Time: 1250 ps  Iteration: 1  Instance: /accumulator_testbench
# Break in Module accumulator_testbench at ./accumulator.sv line 38
do runaccumulator.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:10:46 on Apr 27,2022
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module accumulator
# -- Compiling module accumulator_testbench
# 
# Top level modules:
# 	accumulator_testbench
# End time: 17:10:46 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:10:47 on Apr 27,2022, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work accumulator_testbench 
# Start time: 17:10:47 on Apr 27,2022
# Loading sv_std.std
# Loading work.accumulator_testbench
# Loading work.accumulator
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator.sv(40)
#    Time: 950 ps  Iteration: 1  Instance: /accumulator_testbench
# Break in Module accumulator_testbench at ./accumulator.sv line 40
do runAccumulator.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:31 on Apr 27,2022
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module accumulator
# -- Compiling module accumulator_testbench
# 
# Top level modules:
# 	accumulator_testbench
# End time: 17:21:31 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:21:32 on Apr 27,2022, Elapsed time: 0:10:45
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work accumulator_testbench 
# Start time: 17:21:33 on Apr 27,2022
# Loading sv_std.std
# Loading work.accumulator_testbench
# Loading work.accumulator
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator.sv(41)
#    Time: 950 ps  Iteration: 1  Instance: /accumulator_testbench
# Break in Module accumulator_testbench at ./accumulator.sv line 41
# End time: 18:06:54 on Apr 27,2022, Elapsed time: 0:45:21
# Errors: 0, Warnings: 0
