---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---
<ol>
<li> Arish Sateesan, Sharad Sinha, Smitha.K.G., and A.P. Vinod, "A Survey of Algorithmic and Hardware Optimization Techniques for Vision Convolutional Neural Networks on FPGAs," 2021 Neural Processing Letters.<br>
<a class="waves-effect waves-light -resume" href="https://www.esat.kuleuven.be/cosic/publications/private/article-3329.pdf" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
<li> Arish Sateesan, Sharad Sinha and Smitha.K.G., "DASH: Design Automation for Synthesis and Hardware Generation for CNN," 2020 International Conference on Field-Programmable Technology (ICFPT), Maui, 2020<br>
<a class="waves-effect waves-light -resume" href="https://www.esat.kuleuven.be/cosic/publications/article-3272.pdf" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
	<li>A. Sateesan, J. Vliegen, J. Daemen and N. Mentens, "Novel Bloom filter algorithms and architectures for ultra-high-speed network security applications," 2020 23rd Euromicro Conference on Digital System Design (DSD), Kranj, Slovenia, 2020, pp. 262-269, doi: 10.1109/DSD51259.2020.00050<br>
<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/9217852" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
<li>Arish S, Sharad Sinha, Smith K G, “Optimization of Convolutional Neural Networks on Resource Constrained Devices”, IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2019, DOI: doi.org/10.1109/isvlsi.2019.00013<br>
	<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/8839614" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
	</li>	
<li>Arish S, R.K.Sharma, “Run-time Reconfigurable Multi-precision Floating Point Matrix Multiplier Intellectual Property Core on FPGA”, International Journal of Circuits, Systems and Signal Processing, 2017, DOI: doi.org/10.1007/s00034-016-0335-2<br>
	<a class="waves-effect waves-light -resume" href="https://link.springer.com/article/10.1007/s00034-016-0335-2" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
<li>Arish S, R.K.Sharma, “Run-time reconfigurable multi-precision floating point multiplier design for high speed, low-power applications”, IEEE International Conference on Signal Processing and Integrated Networks(SPIN), pp. 902 - 907, 2015, DOI: doi.org/10.1109/spin.2015.7095315<br>
	<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/7342650" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
<li>Arish S, R.K.Sharma, “An efficient floating point multiplier design for high speed applications using Karatsuba algorithm and Urdhva-Tiryagbhyam algorithm”, IEEE International Conference on Signal Processing and Communication(ICSC), pp. 303-308, 2015, DOI: doi.org/10.1109/icspcom.2015.7150666<br>
	<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/7150666/" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
<li>Arish S, R.K.Sharma, “An efficient binary multiplier design for high speed applications using Karatsuba algorithm and Urdhva-Tiryagbhyam algorithm”, IEEE Global Conference on Communication Technologies (GCCT), pp. 192-196, 2015, DOI: doi.org/10.1109/gcct.2015.7342650<br>
	<a class="waves-effect waves-light -resume" href="https://ieeexplore.ieee.org/document/7095315" target="_"><i class="fa fa-eye" aria-hidden="true"></i>&nbsp;&nbsp;&nbsp;View</a><br><br>
</li>
</ol>
