Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Mon Feb 20 12:34:48 2017
| Host             : pc603s running 64-bit Ubuntu 16.04.2 LTS
| Command          : report_power -file vivado_wrapper_power_routed.rpt -pb vivado_wrapper_power_summary_routed.pb -rpx vivado_wrapper_power_routed.rpx
| Design           : vivado_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.701  |
| Dynamic (W)              | 1.568  |
| Device Static (W)        | 0.133  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 65.4   |
| Junction Temperature (C) | 44.6   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.004 |        3 |       --- |             --- |
| Slice Logic              |     0.002 |     1770 |       --- |             --- |
|   LUT as Logic           |     0.002 |      488 |     17600 |            2.77 |
|   Register               |    <0.001 |      771 |     35200 |            2.19 |
|   CARRY4                 |    <0.001 |       14 |      4400 |            0.32 |
|   LUT as Shift Register  |    <0.001 |       68 |      6000 |            1.13 |
|   Others                 |     0.000 |      264 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |        8 |      6000 |            0.13 |
| Signals                  |     0.003 |     1222 |       --- |             --- |
| PS7                      |     1.558 |        1 |       --- |             --- |
| Static Power             |     0.133 |          |           |                 |
| Total                    |     1.701 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.009 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.736 |       0.705 |      0.030 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | vivado_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+-----------+
| Name                                                 | Power (W) |
+------------------------------------------------------+-----------+
| vivado_wrapper                                       |     1.568 |
|   vivado_i                                           |     1.568 |
|     axi_mem_intercon                                 |     0.001 |
|       s00_couplers                                   |     0.001 |
|         auto_pc                                      |     0.001 |
|           inst                                       |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst             |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst    |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue              |    <0.001 |
|                   inst                               |    <0.001 |
|                     fifo_gen_inst                    |    <0.001 |
|                       inst_fifo_gen                  |    <0.001 |
|                         gconvfifo.rf                 |    <0.001 |
|                           grf.rf                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd |    <0.001 |
|                               gr1.gr1_int.rfwft      |    <0.001 |
|                               grss.rsts              |    <0.001 |
|                               rpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr |    <0.001 |
|                               gwss.wsts              |    <0.001 |
|                               wpntr                  |    <0.001 |
|                             rstblk                   |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_data_inst    |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst  |    <0.001 |
|               USE_WRITE.write_addr_inst              |    <0.001 |
|                 USE_BURSTS.cmd_queue                 |    <0.001 |
|                   inst                               |    <0.001 |
|                     fifo_gen_inst                    |    <0.001 |
|                       inst_fifo_gen                  |    <0.001 |
|                         gconvfifo.rf                 |    <0.001 |
|                           grf.rf                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd |    <0.001 |
|                               gr1.gr1_int.rfwft      |    <0.001 |
|                               grss.rsts              |    <0.001 |
|                               rpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr |    <0.001 |
|                               gwss.wsts              |    <0.001 |
|                               wpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.mem    |    <0.001 |
|                               gdm.dm_gen.dm          |    <0.001 |
|                                 RAM_reg_0_31_0_4     |    <0.001 |
|                             rstblk                   |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue            |    <0.001 |
|                   inst                               |    <0.001 |
|                     fifo_gen_inst                    |    <0.001 |
|                       inst_fifo_gen                  |    <0.001 |
|                         gconvfifo.rf                 |    <0.001 |
|                           grf.rf                     |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd |    <0.001 |
|                               gr1.gr1_int.rfwft      |    <0.001 |
|                               grss.rsts              |    <0.001 |
|                               rpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr |    <0.001 |
|                               gwss.wsts              |    <0.001 |
|                               wpntr                  |    <0.001 |
|                             gntv_or_sync_fifo.mem    |    <0.001 |
|                               gdm.dm_gen.dm          |    <0.001 |
|                                 RAM_reg_0_31_0_4     |    <0.001 |
|                             rstblk                   |    <0.001 |
|               USE_WRITE.write_data_inst              |    <0.001 |
|     processing_system7_0                             |     1.559 |
|       inst                                           |     1.559 |
|     processing_system7_0_axi_periph                  |     0.006 |
|       s00_couplers                                   |     0.006 |
|         auto_pc                                      |     0.006 |
|           inst                                       |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s     |     0.006 |
|               RD.ar_channel_0                        |     0.001 |
|                 ar_cmd_fsm_0                         |    <0.001 |
|                 cmd_translator_0                     |    <0.001 |
|                   incr_cmd_0                         |    <0.001 |
|                   wrap_cmd_0                         |    <0.001 |
|               RD.r_channel_0                         |     0.001 |
|                 rd_data_fifo_0                       |    <0.001 |
|                 transaction_fifo_0                   |    <0.001 |
|               SI_REG                                 |     0.002 |
|                 ar_pipe                              |    <0.001 |
|                 aw_pipe                              |    <0.001 |
|                 b_pipe                               |    <0.001 |
|                 r_pipe                               |    <0.001 |
|               WR.aw_channel_0                        |     0.001 |
|                 aw_cmd_fsm_0                         |    <0.001 |
|                 cmd_translator_0                     |    <0.001 |
|                   incr_cmd_0                         |    <0.001 |
|                   wrap_cmd_0                         |    <0.001 |
|               WR.b_channel_0                         |    <0.001 |
|                 bid_fifo_0                           |    <0.001 |
|                 bresp_fifo_0                         |    <0.001 |
|     rst_processing_system7_0_100M                    |    <0.001 |
|       U0                                             |    <0.001 |
|         EXT_LPF                                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                  |    <0.001 |
|         SEQ                                          |    <0.001 |
|           SEQ_COUNTER                                |    <0.001 |
|     toplevel_0                                       |     0.001 |
|       inst                                           |     0.001 |
|         toplevel_AXILiteS_s_axi_U                    |    <0.001 |
|         toplevel_ocm_V_m_axi_U                       |    <0.001 |
|           bus_read                                   |    <0.001 |
|             buff_rdata                               |    <0.001 |
|             rs_rdata                                 |    <0.001 |
+------------------------------------------------------+-----------+


