// Seed: 2989455351
module module_0;
  wire id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 ();
  uwire id_6 = 1 < "";
endmodule
module module_2 ();
  initial begin : LABEL_0
    if (1) begin : LABEL_0
      assume (1);
      disable id_1;
    end else id_2 = id_2;
  end
  assign id_3 = 1 == 1;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
