module Clk(clk,saida);
	input clk;
	logic Q;
	output [7:0]saida;
	
	always_ff @(posedge clk)begin
			Q <= Q+1;
	end
	
	assign saida = Q;
	
endmodule
