v 20130925 2
B 300 0 1200 2200 3 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
P 1800 1900 1500 1900 1 0 0
{
T 1500 1950 5 10 0 0 0 6 1
pintype=out
T 1442 1892 9 10 1 1 0 6 1
pinlabel=Q
T 1592 1942 5 10 0 1 0 0 1
pinnumber=1
T 1500 1950 5 10 0 0 0 6 1
pinseq=1
}
P 0 1900 300 1900 1 0 0
{
T 100 1950 5 10 0 0 0 0 1
pintype=in
T 100 1950 5 10 0 0 0 0 1
pinseq=2
T 358 1892 9 10 1 1 0 0 1
pinlabel=D
T 208 1842 5 10 0 1 0 6 1
pinnumber=2
}
P 0 1500 300 1500 1 0 0
{
T 100 1550 5 10 0 0 0 0 1
pintype=in
T 100 1550 5 10 0 0 0 0 1
pinseq=3
T 358 1492 9 10 1 1 0 0 1
pinlabel=E1
T 208 1442 5 10 0 1 0 6 1
pinnumber=3
}
P 0 1100 300 1100 1 0 0
{
T 100 1150 5 10 0 0 0 0 1
pintype=in
T 100 1150 5 10 0 0 0 0 1
pinseq=4
T 358 1092 9 10 1 1 0 0 1
pinlabel=E0
T 208 1042 5 10 0 1 0 6 1
pinnumber=4
}
P 0 300 300 300 1 0 0
{
T 100 350 5 10 0 0 0 0 1
pintype=clk
T 100 350 5 10 0 0 0 0 1
pinseq=5
T 358 292 9 10 1 1 0 0 1
pinlabel=X
T 208 342 5 10 0 1 0 6 1
pinnumber=5
}
T 295 895 8 10 0 0 0 0 1
net=VDD:6
T 295 695 8 10 0 0 0 0 1
net=GND:7
T 792 1608 5 16 1 1 270 0 1
device=LATE2P
T 1292 1992 8 10 0 1 0 0 1
description=High-active D-Latch w/ two high-active (or'd) Enables
T 292 2289 5 10 1 1 0 0 1
refdes=X?
T 1892 1092 8 10 0 0 0 0 1
footprint=none
T -8 -308 8 10 0 1 0 0 1
source=LATE2P.sch
T 600 -200 9 10 0 0 0 0 1
numslots=0
