#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000267ef7d0c60 .scope module, "SPI_TOP" "SPI_TOP" 2 15;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INOUT 1 "SS";
    .port_info 2 /INOUT 1 "MOSI";
    .port_info 3 /INOUT 1 "MISO";
    .port_info 4 /INOUT 1 "SCK";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "SS_master";
    .port_info 7 /INPUT 8 "SPCR_in";
    .port_info 8 /OUTPUT 1 "SPIF";
    .port_info 9 /INPUT 8 "SPIBR_in";
    .port_info 10 /INPUT 8 "SPDR_From_user";
P_00000267ef79d410 .param/l "PrescalarWidth" 0 2 16, +C4<00000000000000000000000000000011>;
v00000267ef85da50_0 .net "BRG_clr", 0 0, L_00000267ef7eca70;  1 drivers
v00000267ef85c290_0 .net "BaudRate", 0 0, L_00000267ef85c650;  1 drivers
v00000267ef85d0f0_0 .net "CPHA", 0 0, v00000267ef85bae0_0;  1 drivers
v00000267ef85daf0_0 .net "CPOL", 0 0, v00000267ef85a460_0;  1 drivers
v00000267ef85d690_0 .net "Data_in", 0 0, L_00000267ef85c790;  1 drivers
v00000267ef85d2d0_0 .net "Data_out", 0 0, v00000267ef85b860_0;  1 drivers
v00000267ef85d370_0 .net "LSBFE", 0 0, v00000267ef85bb80_0;  1 drivers
v00000267ef85dc30_0 .net "MISO", 0 0, L_00000267ef8ea190;  1 drivers
v00000267ef85d230_0 .net "MOSI", 0 0, L_00000267ef85c6f0;  1 drivers
v00000267ef85d190_0 .net "MSTR", 0 0, v00000267ef85bc20_0;  1 drivers
v00000267ef85ce70_0 .net "M_BaudRate", 0 0, v00000267ef8563a0_0;  1 drivers
v00000267ef85d910_0 .net "M_Sample_clk", 0 0, v00000267ef85b680_0;  1 drivers
v00000267ef85cab0_0 .net "M_Shift_clk", 0 0, v00000267ef85a780_0;  1 drivers
v00000267ef85dcd0_0 .net "Reg_write_en", 0 0, v00000267ef857ac0_0;  1 drivers
v00000267ef85c830_0 .net "SCK", 0 0, L_00000267ef8ea5f0;  1 drivers
v00000267ef85d410_0 .net "SCK_in", 0 0, L_00000267ef8ea870;  1 drivers
v00000267ef85c330_0 .net "SCK_out", 0 0, v00000267ef85ba40_0;  1 drivers
o00000267ef802b48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000267ef85cb50_0 .net "SPCR_in", 7 0, o00000267ef802b48;  0 drivers
o00000267ef802d28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000267ef85d4b0_0 .net "SPDR_From_user", 7 0, o00000267ef802d28;  0 drivers
v00000267ef85cbf0_0 .net "SPDR_in", 7 0, L_00000267ef7ecb50;  1 drivers
v00000267ef85c8d0_0 .net "SPDR_out", 7 0, v00000267ef85b400_0;  1 drivers
v00000267ef85c970_0 .net "SPDR_rd_en", 0 0, v00000267ef857340_0;  1 drivers
v00000267ef85cc90_0 .net "SPDR_wr_en", 0 0, v00000267ef856f80_0;  1 drivers
v00000267ef85d550_0 .net "SPE", 0 0, v00000267ef85bcc0_0;  1 drivers
o00000267ef802f08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000267ef85d050_0 .net "SPIBR_in", 7 0, o00000267ef802f08;  0 drivers
v00000267ef85c3d0_0 .net "SPIF", 0 0, v00000267ef85a820_0;  1 drivers
v00000267ef85d9b0_0 .net "SPISR_in", 0 0, v00000267ef8577a0_0;  1 drivers
v00000267ef85ca10_0 .net "SPR", 2 0, L_00000267ef8ea370;  1 drivers
v00000267ef85deb0_0 .net "SS", 0 0, L_00000267ef8ebb30;  1 drivers
o00000267ef8024e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000267ef85c470_0 .net "SS_master", 0 0, o00000267ef8024e8;  0 drivers
v00000267ef85c0b0_0 .net "S_BaudRate", 0 0, v00000267ef85bd60_0;  1 drivers
v00000267ef85df50_0 .net "S_Sample_clk", 0 0, L_00000267ef7ed640;  1 drivers
v00000267ef85cdd0_0 .net "S_Shift_clk", 0 0, v00000267ef85adc0_0;  1 drivers
v00000267ef85cf10_0 .net "Sample_clk", 0 0, v00000267ef8575c0_0;  1 drivers
v00000267ef85d870_0 .net "Shift_clk", 0 0, v00000267ef857980_0;  1 drivers
o00000267ef801678 .functor BUFZ 1, C4<z>; HiZ drive
v00000267ef85d5f0_0 .net "clk", 0 0, o00000267ef801678;  0 drivers
v00000267ef85cfb0_0 .net "control_BaudRate", 0 0, v00000267ef856b20_0;  1 drivers
v00000267ef85db90_0 .net "counter", 2 0, v00000267ef7f4670_0;  1 drivers
v00000267ef85d730_0 .net "counter_enable", 0 0, v00000267ef857a20_0;  1 drivers
v00000267ef85dd70_0 .net "idle", 0 0, v00000267ef856260_0;  1 drivers
o00000267ef801738 .functor BUFZ 1, C4<z>; HiZ drive
v00000267ef85c5b0_0 .net "rst", 0 0, o00000267ef801738;  0 drivers
v00000267ef85de10_0 .net "shifter_en", 0 0, v00000267ef856940_0;  1 drivers
v00000267ef85c150_0 .net "start", 0 0, v00000267ef857660_0;  1 drivers
S_00000267ef7d0eb0 .scope module, "u_BRG" "BRG" 2 61, 3 3 0, S_00000267ef7d0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 3 "SPR";
    .port_info 4 /OUTPUT 1 "BaudRate";
P_00000267ef79c4d0 .param/l "PrescalarWidth" 0 3 4, +C4<00000000000000000000000000000011>;
v00000267ef7f4e90_0 .net "BaudRate", 0 0, L_00000267ef85c650;  alias, 1 drivers
v00000267ef7f4ad0_0 .net "SPR", 2 0, L_00000267ef8ea370;  alias, 1 drivers
L_00000267ef8a2098 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000267ef7f43f0_0 .net/2u *"_ivl_0", 7 0, L_00000267ef8a2098;  1 drivers
v00000267ef7f4490_0 .net "clk", 0 0, o00000267ef801678;  alias, 0 drivers
v00000267ef7f4cb0_0 .net "clr", 0 0, L_00000267ef7eca70;  alias, 1 drivers
v00000267ef7f5070_0 .var "counter", 7 0;
v00000267ef7f4170_0 .net "counterNext", 7 0, L_00000267ef85c1f0;  1 drivers
v00000267ef7f4210_0 .net "rst", 0 0, o00000267ef801738;  alias, 0 drivers
E_00000267ef79c510/0 .event negedge, v00000267ef7f4210_0;
E_00000267ef79c510/1 .event posedge, v00000267ef7f4490_0;
E_00000267ef79c510 .event/or E_00000267ef79c510/0, E_00000267ef79c510/1;
L_00000267ef85c1f0 .arith/sum 8, v00000267ef7f5070_0, L_00000267ef8a2098;
L_00000267ef85c650 .part/v v00000267ef7f5070_0, L_00000267ef8ea370, 1;
S_00000267ef7d5fb0 .scope module, "u_Bit_counter" "Bit_counter" 2 88, 4 2 0, S_00000267ef7d0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BaudRate";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "counter_enable";
    .port_info 3 /OUTPUT 3 "counter";
v00000267ef7f4530_0 .net "BaudRate", 0 0, v00000267ef856b20_0;  alias, 1 drivers
v00000267ef7f4670_0 .var "counter", 2 0;
v00000267ef7f45d0_0 .net "counter_enable", 0 0, v00000267ef857a20_0;  alias, 1 drivers
v00000267ef7f4710_0 .net "rst", 0 0, o00000267ef801738;  alias, 0 drivers
E_00000267ef79c650/0 .event negedge, v00000267ef7f4210_0;
E_00000267ef79c650/1 .event posedge, v00000267ef7f4530_0;
E_00000267ef79c650 .event/or E_00000267ef79c650/0, E_00000267ef79c650/1;
S_00000267ef7d6140 .scope module, "u_Master_Slave_controller" "Master_Slave_controller" 2 128, 5 4 0, S_00000267ef7d0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "control_BaudRate";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "SPE";
    .port_info 5 /INPUT 1 "MSTR";
    .port_info 6 /INPUT 3 "counter";
    .port_info 7 /OUTPUT 1 "counter_enable";
    .port_info 8 /OUTPUT 1 "Reg_write_en";
    .port_info 9 /OUTPUT 1 "Shifter_en";
    .port_info 10 /OUTPUT 1 "idle";
    .port_info 11 /OUTPUT 1 "start";
    .port_info 12 /OUTPUT 1 "SPIF";
    .port_info 13 /OUTPUT 1 "BRG_clr";
    .port_info 14 /OUTPUT 1 "SPDR_wr_en";
    .port_info 15 /OUTPUT 1 "SPDR_rd_en";
P_00000267ef7d62d0 .param/l "Idle" 1 5 23, +C4<00000000000000000000000000000001>;
P_00000267ef7d6308 .param/l "Run" 1 5 23, +C4<00000000000000000000000000000010>;
P_00000267ef7d6340 .param/l "Start" 1 5 23, +C4<00000000000000000000000000000000>;
P_00000267ef7d6378 .param/l "Update" 1 5 23, +C4<00000000000000000000000000000011>;
L_00000267ef7ecfb0 .functor NOT 1, v00000267ef85bc20_0, C4<0>, C4<0>, C4<0>;
L_00000267ef7ed5d0 .functor OR 1, L_00000267ef7ecfb0, L_00000267ef8ebb30, C4<0>, C4<0>;
L_00000267ef7ecdf0 .functor NOT 1, v00000267ef85bcc0_0, C4<0>, C4<0>, C4<0>;
L_00000267ef7eca70 .functor OR 1, L_00000267ef7ed5d0, L_00000267ef7ecdf0, C4<0>, C4<0>;
v00000267ef7f47b0_0 .net "BRG_clr", 0 0, L_00000267ef7eca70;  alias, 1 drivers
v00000267ef7f4850_0 .net "MSTR", 0 0, v00000267ef85bc20_0;  alias, 1 drivers
v00000267ef857ac0_0 .var "Reg_write_en", 0 0;
v00000267ef857340_0 .var "SPDR_rd_en", 0 0;
v00000267ef856f80_0 .var "SPDR_wr_en", 0 0;
v00000267ef857b60_0 .net "SPE", 0 0, v00000267ef85bcc0_0;  alias, 1 drivers
v00000267ef8577a0_0 .var "SPIF", 0 0;
v00000267ef857200_0 .net "SS", 0 0, L_00000267ef8ebb30;  alias, 1 drivers
v00000267ef856940_0 .var "Shifter_en", 0 0;
v00000267ef8578e0_0 .net *"_ivl_0", 0 0, L_00000267ef7ecfb0;  1 drivers
v00000267ef8564e0_0 .net *"_ivl_2", 0 0, L_00000267ef7ed5d0;  1 drivers
v00000267ef856440_0 .net *"_ivl_4", 0 0, L_00000267ef7ecdf0;  1 drivers
v00000267ef857840_0 .net "clk", 0 0, o00000267ef801678;  alias, 0 drivers
v00000267ef8573e0_0 .net "control_BaudRate", 0 0, v00000267ef856b20_0;  alias, 1 drivers
v00000267ef8570c0_0 .net "counter", 2 0, v00000267ef7f4670_0;  alias, 1 drivers
v00000267ef857a20_0 .var "counter_enable", 0 0;
v00000267ef8569e0_0 .var "current_state", 1 0;
v00000267ef856260_0 .var "idle", 0 0;
v00000267ef857e80_0 .var "next_state", 1 0;
v00000267ef856800_0 .net "rst", 0 0, o00000267ef801738;  alias, 0 drivers
v00000267ef857660_0 .var "start", 0 0;
v00000267ef857c00_0 .var "temp", 0 0;
E_00000267ef79cf10 .event anyedge, v00000267ef8569e0_0;
E_00000267ef79c810 .event posedge, v00000267ef7f4490_0;
E_00000267ef79c850 .event anyedge, v00000267ef8569e0_0, v00000267ef857b60_0, v00000267ef857200_0, v00000267ef7f4670_0;
S_00000267ef7c7860 .scope module, "u_Master_slave_select" "Master_slave_select" 2 110, 6 2 0, S_00000267ef7d0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "S_BaudRate";
    .port_info 2 /INPUT 1 "BaudRate";
    .port_info 3 /INPUT 1 "M_Shift_clk";
    .port_info 4 /INPUT 1 "M_Sample_clk";
    .port_info 5 /INPUT 1 "S_Shift_clk";
    .port_info 6 /INPUT 1 "S_Sample_clk";
    .port_info 7 /INPUT 1 "idle";
    .port_info 8 /INPUT 1 "start";
    .port_info 9 /OUTPUT 1 "M_BaudRate";
    .port_info 10 /OUTPUT 1 "control_BaudRate";
    .port_info 11 /OUTPUT 1 "Shift_clk";
    .port_info 12 /OUTPUT 1 "Sample_clk";
v00000267ef857160_0 .net "BaudRate", 0 0, L_00000267ef85c650;  alias, 1 drivers
v00000267ef857020_0 .net "MSTR", 0 0, v00000267ef85bc20_0;  alias, 1 drivers
v00000267ef8563a0_0 .var "M_BaudRate", 0 0;
v00000267ef8572a0_0 .net "M_Sample_clk", 0 0, v00000267ef85b680_0;  alias, 1 drivers
v00000267ef8568a0_0 .net "M_Shift_clk", 0 0, v00000267ef85a780_0;  alias, 1 drivers
v00000267ef856a80_0 .net "S_BaudRate", 0 0, v00000267ef85bd60_0;  alias, 1 drivers
v00000267ef857480_0 .net "S_Sample_clk", 0 0, L_00000267ef7ed640;  alias, 1 drivers
v00000267ef857520_0 .net "S_Shift_clk", 0 0, v00000267ef85adc0_0;  alias, 1 drivers
v00000267ef8575c0_0 .var "Sample_clk", 0 0;
v00000267ef857980_0 .var "Shift_clk", 0 0;
v00000267ef856b20_0 .var "control_BaudRate", 0 0;
v00000267ef856580_0 .net "idle", 0 0, v00000267ef856260_0;  alias, 1 drivers
v00000267ef856bc0_0 .net "start", 0 0, v00000267ef857660_0;  alias, 1 drivers
E_00000267ef79c8d0/0 .event anyedge, v00000267ef7f4850_0, v00000267ef857660_0, v00000267ef7f4e90_0, v00000267ef8568a0_0;
E_00000267ef79c8d0/1 .event anyedge, v00000267ef8572a0_0, v00000267ef856a80_0, v00000267ef857520_0, v00000267ef857480_0;
E_00000267ef79c8d0 .event/or E_00000267ef79c8d0/0, E_00000267ef79c8d0/1;
S_00000267ef7c79f0 .scope module, "u_Port_control_logic" "Port_control_logic" 2 170, 7 2 0, S_00000267ef7d0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "SCK_out";
    .port_info 2 /INPUT 1 "Data_out";
    .port_info 3 /INPUT 1 "SS_master";
    .port_info 4 /INOUT 1 "MOSI";
    .port_info 5 /INOUT 1 "MISO";
    .port_info 6 /INOUT 1 "SCK";
    .port_info 7 /INOUT 1 "SS";
    .port_info 8 /OUTPUT 1 "SCK_in";
    .port_info 9 /OUTPUT 1 "Data_in";
L_00000267ef7ecae0 .functor NOT 1, v00000267ef85bc20_0, C4<0>, C4<0>, C4<0>;
v00000267ef856e40_0 .net "Data_in", 0 0, L_00000267ef85c790;  alias, 1 drivers
v00000267ef856620_0 .net "Data_out", 0 0, v00000267ef85b860_0;  alias, 1 drivers
v00000267ef857700_0 .net "MISO", 0 0, L_00000267ef8ea190;  alias, 1 drivers
v00000267ef857ca0_0 .net "MOSI", 0 0, L_00000267ef85c6f0;  alias, 1 drivers
v00000267ef856c60_0 .net "MSTR", 0 0, v00000267ef85bc20_0;  alias, 1 drivers
v00000267ef856120_0 .net "SCK", 0 0, L_00000267ef8ea5f0;  alias, 1 drivers
v00000267ef857d40_0 .net "SCK_in", 0 0, L_00000267ef8ea870;  alias, 1 drivers
v00000267ef856d00_0 .net "SCK_out", 0 0, v00000267ef85ba40_0;  alias, 1 drivers
v00000267ef857f20_0 .net "SS", 0 0, L_00000267ef8ebb30;  alias, 1 drivers
v00000267ef857de0_0 .net "SS_master", 0 0, o00000267ef8024e8;  alias, 0 drivers
o00000267ef802518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000267ef856080_0 name=_ivl_0
o00000267ef802548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000267ef8566c0_0 name=_ivl_12
o00000267ef802578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000267ef856da0_0 name=_ivl_16
o00000267ef8025a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000267ef8561c0_0 name=_ivl_20
v00000267ef856760_0 .net *"_ivl_6", 0 0, L_00000267ef7ecae0;  1 drivers
o00000267ef802608 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000267ef856ee0_0 name=_ivl_8
L_00000267ef85c6f0 .functor MUXZ 1, o00000267ef802518, v00000267ef85b860_0, v00000267ef85bc20_0, C4<>;
L_00000267ef85c790 .functor MUXZ 1, L_00000267ef85c6f0, L_00000267ef8ea190, v00000267ef85bc20_0, C4<>;
L_00000267ef8ea190 .functor MUXZ 1, o00000267ef802608, v00000267ef85b860_0, L_00000267ef7ecae0, C4<>;
L_00000267ef8ebb30 .functor MUXZ 1, o00000267ef802548, o00000267ef8024e8, v00000267ef85bc20_0, C4<>;
L_00000267ef8ea5f0 .functor MUXZ 1, o00000267ef802578, v00000267ef85ba40_0, v00000267ef85bc20_0, C4<>;
L_00000267ef8ea870 .functor MUXZ 1, L_00000267ef8ea5f0, o00000267ef8025a8, v00000267ef85bc20_0, C4<>;
S_00000267ef7c3270 .scope module, "u_SCK_control_master" "SCK_control_master" 2 188, 8 2 0, S_00000267ef7d0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "M_BaudRate";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "SCK_out";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v00000267ef856300_0 .net "CPHA", 0 0, v00000267ef85bae0_0;  alias, 1 drivers
v00000267ef85b9a0_0 .net "CPOL", 0 0, v00000267ef85a460_0;  alias, 1 drivers
v00000267ef85a320_0 .net "M_BaudRate", 0 0, v00000267ef8563a0_0;  alias, 1 drivers
v00000267ef85ba40_0 .var "SCK_out", 0 0;
v00000267ef85b680_0 .var "Sample_clk", 0 0;
v00000267ef85a780_0 .var "Shift_clk", 0 0;
v00000267ef85b220_0 .net "idle", 0 0, v00000267ef856260_0;  alias, 1 drivers
E_00000267ef79cb90 .event anyedge, v00000267ef856260_0, v00000267ef8563a0_0, v00000267ef85b9a0_0, v00000267ef856300_0;
S_00000267ef7c3400 .scope module, "u_SCK_control_slave" "SCK_control_slave" 2 100, 9 2 0, S_00000267ef7d0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SCK_in";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "S_BaudRate";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
L_00000267ef7ed640 .functor BUFZ 1, v00000267ef85bd60_0, C4<0>, C4<0>, C4<0>;
v00000267ef85ad20_0 .net "CPHA", 0 0, v00000267ef85bae0_0;  alias, 1 drivers
v00000267ef85b720_0 .net "CPOL", 0 0, v00000267ef85a460_0;  alias, 1 drivers
v00000267ef85a3c0_0 .net "SCK_in", 0 0, L_00000267ef8ea870;  alias, 1 drivers
v00000267ef85bd60_0 .var "S_BaudRate", 0 0;
v00000267ef85be00_0 .net "Sample_clk", 0 0, L_00000267ef7ed640;  alias, 1 drivers
v00000267ef85adc0_0 .var "Shift_clk", 0 0;
v00000267ef85aaa0_0 .net "idle", 0 0, v00000267ef856260_0;  alias, 1 drivers
E_00000267ef79ae90/0 .event anyedge, v00000267ef856260_0, v00000267ef856a80_0, v00000267ef85b9a0_0, v00000267ef856300_0;
E_00000267ef79ae90/1 .event anyedge, v00000267ef857d40_0;
E_00000267ef79ae90 .event/or E_00000267ef79ae90/0, E_00000267ef79ae90/1;
S_00000267ef7b9b50 .scope module, "u_SPCR" "SPCR" 2 200, 10 3 0, S_00000267ef7d0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "SPCR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "SPE";
    .port_info 4 /OUTPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "CPOL";
    .port_info 6 /OUTPUT 1 "CPHA";
    .port_info 7 /OUTPUT 1 "LSBFE";
v00000267ef85bae0_0 .var "CPHA", 0 0;
v00000267ef85a460_0 .var "CPOL", 0 0;
v00000267ef85bb80_0 .var "LSBFE", 0 0;
v00000267ef85bc20_0 .var "MSTR", 0 0;
v00000267ef85ae60_0 .net "SPCR_in", 7 0, o00000267ef802b48;  alias, 0 drivers
v00000267ef85bcc0_0 .var "SPE", 0 0;
v00000267ef85bea0_0 .net "clk", 0 0, o00000267ef801678;  alias, 0 drivers
v00000267ef85af00_0 .net "rst", 0 0, o00000267ef801738;  alias, 0 drivers
S_00000267ef7b9ce0 .scope module, "u_SPDR" "SPDR" 2 227, 11 2 0, S_00000267ef7d0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "SPDR_in";
    .port_info 1 /INPUT 8 "SPDR_From_user";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /OUTPUT 8 "SPDR_out";
L_00000267ef7ecb50 .functor BUFZ 8, v00000267ef85a280_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000267ef85a280_0 .var "SPDR", 7 0;
v00000267ef85a960_0 .net "SPDR_From_user", 7 0, o00000267ef802d28;  alias, 0 drivers
v00000267ef85bf40_0 .net "SPDR_in", 7 0, v00000267ef85b400_0;  alias, 1 drivers
v00000267ef85afa0_0 .net "SPDR_out", 7 0, L_00000267ef7ecb50;  alias, 1 drivers
v00000267ef85b2c0_0 .net "SPDR_rd_en", 0 0, v00000267ef857340_0;  alias, 1 drivers
v00000267ef85a0a0_0 .net "clk", 0 0, o00000267ef801678;  alias, 0 drivers
v00000267ef85a140_0 .net "en", 0 0, v00000267ef856f80_0;  alias, 1 drivers
v00000267ef85a1e0_0 .net "rst", 0 0, o00000267ef801738;  alias, 0 drivers
S_00000267ef7cf6a0 .scope module, "u_SPIBR" "SPIBR" 2 219, 12 1 0, S_00000267ef7d0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "SPIBR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 3 "SPR";
v00000267ef85a500_0 .net "SPIBR_in", 7 0, o00000267ef802f08;  alias, 0 drivers
v00000267ef85a5a0_0 .net "SPR", 2 0, L_00000267ef8ea370;  alias, 1 drivers
v00000267ef85ab40_0 .var "SPR0", 0 0;
v00000267ef85aa00_0 .var "SPR1", 0 0;
v00000267ef85a640_0 .var "SPR2", 0 0;
v00000267ef85a6e0_0 .net "clk", 0 0, o00000267ef801678;  alias, 0 drivers
v00000267ef85b7c0_0 .net "rst", 0 0, o00000267ef801738;  alias, 0 drivers
L_00000267ef8ea370 .concat [ 1 1 1 0], v00000267ef85ab40_0, v00000267ef85aa00_0, v00000267ef85a640_0;
S_00000267ef7cf830 .scope module, "u_SPISR" "SPISR" 2 211, 13 3 0, S_00000267ef7d0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "SPISR_in";
    .port_info 4 /OUTPUT 1 "SPIF";
v00000267ef85a820_0 .var "SPIF", 0 0;
v00000267ef85a8c0_0 .net "SPISR_in", 0 0, v00000267ef8577a0_0;  alias, 1 drivers
v00000267ef85b0e0_0 .net "clk", 0 0, o00000267ef801678;  alias, 0 drivers
v00000267ef85b040_0 .net "en", 0 0, v00000267ef857ac0_0;  alias, 1 drivers
v00000267ef85abe0_0 .net "rst", 0 0, o00000267ef801738;  alias, 0 drivers
S_00000267ef7cf1a0 .scope module, "u_Shifter" "Shifter" 2 71, 14 3 0, S_00000267ef7d0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Sample_clk";
    .port_info 1 /INPUT 1 "Shift_clk";
    .port_info 2 /INPUT 1 "Data_in";
    .port_info 3 /INPUT 1 "shifter_en";
    .port_info 4 /INPUT 1 "SPDR_wr_en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /INPUT 8 "SPDR_in";
    .port_info 7 /OUTPUT 8 "SPDR_out";
    .port_info 8 /OUTPUT 1 "Data_out";
P_00000267ef79cb50 .param/l "DWIDTH" 0 14 3, +C4<00000000000000000000000000001000>;
v00000267ef85ac80_0 .net "Data_in", 0 0, L_00000267ef85c790;  alias, 1 drivers
v00000267ef85b860_0 .var "Data_out", 0 0;
v00000267ef85b360_0 .net "SPDR_in", 7 0, L_00000267ef7ecb50;  alias, 1 drivers
v00000267ef85b400_0 .var "SPDR_out", 7 0;
v00000267ef85b4a0_0 .net "SPDR_rd_en", 0 0, v00000267ef857340_0;  alias, 1 drivers
v00000267ef85b540_0 .net "SPDR_wr_en", 0 0, v00000267ef856f80_0;  alias, 1 drivers
v00000267ef85b5e0_0 .net "Sample_clk", 0 0, v00000267ef8575c0_0;  alias, 1 drivers
v00000267ef85b900_0 .net "Shift_clk", 0 0, v00000267ef857980_0;  alias, 1 drivers
v00000267ef85cd30_0 .var "shifter_data", 7 0;
v00000267ef85d7d0_0 .var "shifter_data_reg", 7 0;
v00000267ef85c510_0 .net "shifter_en", 0 0, v00000267ef856940_0;  alias, 1 drivers
E_00000267ef79bf10/0 .event anyedge, v00000267ef856f80_0, v00000267ef85cd30_0, v00000267ef85d7d0_0, v00000267ef857340_0;
E_00000267ef79bf10/1 .event anyedge, v00000267ef85afa0_0;
E_00000267ef79bf10 .event/or E_00000267ef79bf10/0, E_00000267ef79bf10/1;
E_00000267ef79b590 .event posedge, v00000267ef857980_0;
E_00000267ef7da020 .event posedge, v00000267ef8575c0_0;
    .scope S_00000267ef7d0eb0;
T_0 ;
    %wait E_00000267ef79c510;
    %load/vec4 v00000267ef7f4210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000267ef7f5070_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000267ef7f4cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000267ef7f5070_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000267ef7f4170_0;
    %store/vec4 v00000267ef7f5070_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000267ef7cf1a0;
T_1 ;
    %wait E_00000267ef7da020;
    %load/vec4 v00000267ef85d7d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000267ef85ac80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000267ef85d7d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000267ef7cf1a0;
T_2 ;
    %wait E_00000267ef79b590;
    %load/vec4 v00000267ef85c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000267ef85d7d0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v00000267ef85b860_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000267ef7cf1a0;
T_3 ;
    %wait E_00000267ef79bf10;
    %load/vec4 v00000267ef85b540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000267ef85cd30_0;
    %store/vec4 v00000267ef85b400_0, 0, 8;
    %load/vec4 v00000267ef85d7d0_0;
    %store/vec4 v00000267ef85cd30_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000267ef85b4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000267ef85b360_0;
    %store/vec4 v00000267ef85d7d0_0, 0, 8;
    %load/vec4 v00000267ef85b360_0;
    %store/vec4 v00000267ef85cd30_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v00000267ef85b400_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000267ef85d7d0_0;
    %store/vec4 v00000267ef85cd30_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v00000267ef85b400_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000267ef7d5fb0;
T_4 ;
    %wait E_00000267ef79c650;
    %load/vec4 v00000267ef7f4710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000267ef7f4670_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000267ef7f45d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000267ef7f4670_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000267ef7f4670_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000267ef7c3400;
T_5 ;
    %wait E_00000267ef79ae90;
    %load/vec4 v00000267ef85aaa0_0;
    %nor/r;
    %load/vec4 v00000267ef85bd60_0;
    %nor/r;
    %and;
    %store/vec4 v00000267ef85adc0_0, 0, 1;
    %load/vec4 v00000267ef85b720_0;
    %load/vec4 v00000267ef85ad20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v00000267ef85a3c0_0;
    %store/vec4 v00000267ef85bd60_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v00000267ef85aaa0_0;
    %nor/r;
    %load/vec4 v00000267ef85a3c0_0;
    %nor/r;
    %and;
    %store/vec4 v00000267ef85bd60_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000267ef85a3c0_0;
    %nor/r;
    %store/vec4 v00000267ef85bd60_0, 0, 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v00000267ef85aaa0_0;
    %load/vec4 v00000267ef85a3c0_0;
    %or;
    %store/vec4 v00000267ef85bd60_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000267ef7c7860;
T_6 ;
    %wait E_00000267ef79c8d0;
    %load/vec4 v00000267ef857020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000267ef856bc0_0;
    %inv;
    %load/vec4 v00000267ef857160_0;
    %inv;
    %and;
    %store/vec4 v00000267ef8563a0_0, 0, 1;
    %load/vec4 v00000267ef857160_0;
    %store/vec4 v00000267ef856b20_0, 0, 1;
    %load/vec4 v00000267ef8568a0_0;
    %store/vec4 v00000267ef857980_0, 0, 1;
    %load/vec4 v00000267ef8572a0_0;
    %store/vec4 v00000267ef8575c0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000267ef857020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267ef8563a0_0, 0, 1;
    %load/vec4 v00000267ef856a80_0;
    %store/vec4 v00000267ef856b20_0, 0, 1;
    %load/vec4 v00000267ef857520_0;
    %store/vec4 v00000267ef857980_0, 0, 1;
    %load/vec4 v00000267ef857480_0;
    %store/vec4 v00000267ef8575c0_0, 0, 1;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000267ef7d6140;
T_7 ;
    %wait E_00000267ef79c650;
    %load/vec4 v00000267ef856800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000267ef8569e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000267ef857e80_0;
    %assign/vec4 v00000267ef8569e0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000267ef7d6140;
T_8 ;
    %wait E_00000267ef79c850;
    %load/vec4 v00000267ef8569e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v00000267ef857b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000267ef857e80_0, 0, 2;
T_8.5 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v00000267ef857200_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.9, 9;
    %load/vec4 v00000267ef857b60_0;
    %and;
T_8.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000267ef857e80_0, 0, 2;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000267ef857e80_0, 0, 2;
T_8.8 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v00000267ef8570c0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000267ef857e80_0, 0, 2;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000267ef857e80_0, 0, 2;
T_8.11 ;
    %jmp T_8.4;
T_8.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000267ef857e80_0, 0, 2;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000267ef7d6140;
T_9 ;
    %wait E_00000267ef79c810;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267ef857c00_0, 0;
    %load/vec4 v00000267ef8569e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000267ef857e80_0;
    %assign/vec4 v00000267ef8569e0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000267ef7d6140;
T_10 ;
    %wait E_00000267ef79cf10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267ef856260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267ef857340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267ef856f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267ef856940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267ef8577a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267ef857ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267ef857a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000267ef857660_0, 0, 1;
    %load/vec4 v00000267ef8569e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267ef857660_0, 0, 1;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267ef856260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267ef857340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267ef857ac0_0, 0, 1;
    %jmp T_10.4;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267ef856940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267ef857a20_0, 0, 1;
    %jmp T_10.4;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267ef856260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267ef856f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267ef8577a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000267ef857ac0_0, 0, 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000267ef7c3270;
T_11 ;
    %wait E_00000267ef79cb90;
    %load/vec4 v00000267ef85b220_0;
    %nor/r;
    %load/vec4 v00000267ef85a320_0;
    %nor/r;
    %and;
    %store/vec4 v00000267ef85a780_0, 0, 1;
    %load/vec4 v00000267ef85a320_0;
    %store/vec4 v00000267ef85b680_0, 0, 1;
    %load/vec4 v00000267ef85b9a0_0;
    %load/vec4 v00000267ef856300_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v00000267ef85a320_0;
    %store/vec4 v00000267ef85ba40_0, 0, 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v00000267ef85b220_0;
    %nor/r;
    %load/vec4 v00000267ef85a320_0;
    %nor/r;
    %and;
    %store/vec4 v00000267ef85ba40_0, 0, 1;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v00000267ef85a320_0;
    %nor/r;
    %store/vec4 v00000267ef85ba40_0, 0, 1;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v00000267ef85b220_0;
    %load/vec4 v00000267ef85a320_0;
    %or;
    %store/vec4 v00000267ef85ba40_0, 0, 1;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000267ef7b9b50;
T_12 ;
    %wait E_00000267ef79c510;
    %load/vec4 v00000267ef85af00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267ef85bcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267ef85bc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267ef85a460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267ef85bae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267ef85bb80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000267ef85ae60_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v00000267ef85bcc0_0, 0;
    %load/vec4 v00000267ef85ae60_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v00000267ef85bc20_0, 0;
    %load/vec4 v00000267ef85ae60_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v00000267ef85a460_0, 0;
    %load/vec4 v00000267ef85ae60_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v00000267ef85bae0_0, 0;
    %load/vec4 v00000267ef85ae60_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000267ef85bb80_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000267ef7cf830;
T_13 ;
    %wait E_00000267ef79c510;
    %load/vec4 v00000267ef85abe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267ef85a820_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000267ef85b040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000267ef85a8c0_0;
    %assign/vec4 v00000267ef85a820_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000267ef85a820_0;
    %assign/vec4 v00000267ef85a820_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000267ef7cf6a0;
T_14 ;
    %wait E_00000267ef79c510;
    %load/vec4 v00000267ef85b7c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267ef85ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000267ef85aa00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000267ef85a640_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000267ef85a500_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000267ef85ab40_0, 0;
    %load/vec4 v00000267ef85a500_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000267ef85aa00_0, 0;
    %load/vec4 v00000267ef85a500_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v00000267ef85a640_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000267ef7b9ce0;
T_15 ;
    %wait E_00000267ef79c510;
    %load/vec4 v00000267ef85a1e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000267ef85a280_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000267ef85a140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v00000267ef85bf40_0;
    %assign/vec4 v00000267ef85a280_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v00000267ef85b2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v00000267ef85a960_0;
    %assign/vec4 v00000267ef85a280_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v00000267ef85afa0_0;
    %assign/vec4 v00000267ef85a280_0, 0;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "SPI_TOP.v";
    "./../BRG/BRG.v";
    "./../Bit_counter\Bit_counter.v";
    "./../Master_Slave_controller\Master_Slave_controller.v";
    "./../Master_Slave_controller\Master_slave_select.v";
    "./../Port_control_logic\Port_control_logic.v";
    "./../SCK_control\SCK_control_master.v";
    "./../SCK_control\SCK_control_slave.v";
    "./../Registers\SPCR.v";
    "./../Registers\SPDR.v";
    "./../Registers\SPIBR.v";
    "./../Registers\SPISR.v";
    "./../Shifter\Shifter.v";
