verilog xil_defaultlib -i "../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../SoC_Project.gen/sources_1/bd/soc_design/ipshared/ec67/hdl" --include "../../../../SoC_Project.gen/sources_1/bd/soc_design/ipshared/6cfa/hdl" --include "../../../../SoC_Project.gen/sources_1/bd/soc_design/ipshared/f0b6/hdl/verilog" --include "../../../../SoC_Project.gen/sources_1/bd/soc_design/ipshared/a8e4/hdl/verilog" \
"../../../bd/soc_design/ip/soc_design_processing_system7_0_0/sim/soc_design_processing_system7_0_0.v" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/sim/bd_404a.v" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_0/sim/bd_404a_one_0.v" \

sv xil_defaultlib -i "../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../SoC_Project.gen/sources_1/bd/soc_design/ipshared/ec67/hdl" --include "../../../../SoC_Project.gen/sources_1/bd/soc_design/ipshared/6cfa/hdl" --include "../../../../SoC_Project.gen/sources_1/bd/soc_design/ipshared/f0b6/hdl/verilog" --include "../../../../SoC_Project.gen/sources_1/bd/soc_design/ipshared/a8e4/hdl/verilog" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_2/sim/bd_404a_s00mmu_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_3/sim/bd_404a_s00tr_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_4/sim/bd_404a_s00sic_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_5/sim/bd_404a_s00a2s_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_6/sim/bd_404a_sarn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_7/sim/bd_404a_srn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_8/sim/bd_404a_sawn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_9/sim/bd_404a_swn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_10/sim/bd_404a_sbn_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_11/sim/bd_404a_m00s2a_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/bd_0/ip/ip_12/sim/bd_404a_m00e_0.sv" \
"../../../bd/soc_design/ip/soc_design_axi_smc_0/sim/soc_design_axi_smc_0.sv" \

verilog xil_defaultlib -i "../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "C:/Xilinx/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../SoC_Project.gen/sources_1/bd/soc_design/ipshared/ec67/hdl" --include "../../../../SoC_Project.gen/sources_1/bd/soc_design/ipshared/6cfa/hdl" --include "../../../../SoC_Project.gen/sources_1/bd/soc_design/ipshared/f0b6/hdl/verilog" --include "../../../../SoC_Project.gen/sources_1/bd/soc_design/ipshared/a8e4/hdl/verilog" \
"../../../bd/soc_design/sim/soc_design.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
