{
  "module_name": "fuse-tegra30.c",
  "hash_id": "bf5a47a23c411138fadf046b5c03675de875581f30a68f0f61f4956429a07c37",
  "original_prompt": "Ingested from linux-6.6.14/drivers/soc/tegra/fuse/fuse-tegra30.c",
  "human_readable_source": "\n \n\n#include <linux/device.h>\n#include <linux/clk.h>\n#include <linux/err.h>\n#include <linux/io.h>\n#include <linux/kernel.h>\n#include <linux/nvmem-consumer.h>\n#include <linux/nvmem-provider.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/random.h>\n\n#include <soc/tegra/fuse.h>\n\n#include \"fuse.h\"\n\n#define FUSE_BEGIN\t0x100\n\n \n#define FUSE_VENDOR_CODE\t0x100\n#define FUSE_FAB_CODE\t\t0x104\n#define FUSE_LOT_CODE_0\t\t0x108\n#define FUSE_LOT_CODE_1\t\t0x10c\n#define FUSE_WAFER_ID\t\t0x110\n#define FUSE_X_COORDINATE\t0x114\n#define FUSE_Y_COORDINATE\t0x118\n\n#define FUSE_HAS_REVISION_INFO\tBIT(0)\n\n#if defined(CONFIG_ARCH_TEGRA_3x_SOC) || \\\n    defined(CONFIG_ARCH_TEGRA_114_SOC) || \\\n    defined(CONFIG_ARCH_TEGRA_124_SOC) || \\\n    defined(CONFIG_ARCH_TEGRA_132_SOC) || \\\n    defined(CONFIG_ARCH_TEGRA_210_SOC) || \\\n    defined(CONFIG_ARCH_TEGRA_186_SOC) || \\\n    defined(CONFIG_ARCH_TEGRA_194_SOC) || \\\n    defined(CONFIG_ARCH_TEGRA_234_SOC)\nstatic u32 tegra30_fuse_read_early(struct tegra_fuse *fuse, unsigned int offset)\n{\n\tif (WARN_ON(!fuse->base))\n\t\treturn 0;\n\n\treturn readl_relaxed(fuse->base + FUSE_BEGIN + offset);\n}\n\nstatic u32 tegra30_fuse_read(struct tegra_fuse *fuse, unsigned int offset)\n{\n\tu32 value;\n\tint err;\n\n\terr = pm_runtime_resume_and_get(fuse->dev);\n\tif (err)\n\t\treturn 0;\n\n\tvalue = readl_relaxed(fuse->base + FUSE_BEGIN + offset);\n\n\tpm_runtime_put(fuse->dev);\n\n\treturn value;\n}\n\nstatic void __init tegra30_fuse_add_randomness(void)\n{\n\tu32 randomness[12];\n\n\trandomness[0] = tegra_sku_info.sku_id;\n\trandomness[1] = tegra_read_straps();\n\trandomness[2] = tegra_read_chipid();\n\trandomness[3] = tegra_sku_info.cpu_process_id << 16;\n\trandomness[3] |= tegra_sku_info.soc_process_id;\n\trandomness[4] = tegra_sku_info.cpu_speedo_id << 16;\n\trandomness[4] |= tegra_sku_info.soc_speedo_id;\n\trandomness[5] = tegra_fuse_read_early(FUSE_VENDOR_CODE);\n\trandomness[6] = tegra_fuse_read_early(FUSE_FAB_CODE);\n\trandomness[7] = tegra_fuse_read_early(FUSE_LOT_CODE_0);\n\trandomness[8] = tegra_fuse_read_early(FUSE_LOT_CODE_1);\n\trandomness[9] = tegra_fuse_read_early(FUSE_WAFER_ID);\n\trandomness[10] = tegra_fuse_read_early(FUSE_X_COORDINATE);\n\trandomness[11] = tegra_fuse_read_early(FUSE_Y_COORDINATE);\n\n\tadd_device_randomness(randomness, sizeof(randomness));\n}\n\nstatic void __init tegra30_fuse_init(struct tegra_fuse *fuse)\n{\n\tfuse->read_early = tegra30_fuse_read_early;\n\tfuse->read = tegra30_fuse_read;\n\n\ttegra_init_revision();\n\n\tif (fuse->soc->speedo_init)\n\t\tfuse->soc->speedo_init(&tegra_sku_info);\n\n\ttegra30_fuse_add_randomness();\n}\n#endif\n\n#ifdef CONFIG_ARCH_TEGRA_3x_SOC\nstatic const struct tegra_fuse_info tegra30_fuse_info = {\n\t.read = tegra30_fuse_read,\n\t.size = 0x2a4,\n\t.spare = 0x144,\n};\n\nconst struct tegra_fuse_soc tegra30_fuse_soc = {\n\t.init = tegra30_fuse_init,\n\t.speedo_init = tegra30_init_speedo_data,\n\t.info = &tegra30_fuse_info,\n\t.soc_attr_group = &tegra_soc_attr_group,\n\t.clk_suspend_on = false,\n};\n#endif\n\n#ifdef CONFIG_ARCH_TEGRA_114_SOC\nstatic const struct tegra_fuse_info tegra114_fuse_info = {\n\t.read = tegra30_fuse_read,\n\t.size = 0x2a0,\n\t.spare = 0x180,\n};\n\nconst struct tegra_fuse_soc tegra114_fuse_soc = {\n\t.init = tegra30_fuse_init,\n\t.speedo_init = tegra114_init_speedo_data,\n\t.info = &tegra114_fuse_info,\n\t.soc_attr_group = &tegra_soc_attr_group,\n\t.clk_suspend_on = false,\n};\n#endif\n\n#if defined(CONFIG_ARCH_TEGRA_124_SOC) || defined(CONFIG_ARCH_TEGRA_132_SOC)\nstatic const struct nvmem_cell_info tegra124_fuse_cells[] = {\n\t{\n\t\t.name = \"tsensor-cpu1\",\n\t\t.offset = 0x084,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-cpu2\",\n\t\t.offset = 0x088,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-cpu0\",\n\t\t.offset = 0x098,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"xusb-pad-calibration\",\n\t\t.offset = 0x0f0,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-cpu3\",\n\t\t.offset = 0x12c,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"sata-calibration\",\n\t\t.offset = 0x124,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-gpu\",\n\t\t.offset = 0x154,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-mem0\",\n\t\t.offset = 0x158,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-mem1\",\n\t\t.offset = 0x15c,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-pllx\",\n\t\t.offset = 0x160,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-common\",\n\t\t.offset = 0x180,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-realignment\",\n\t\t.offset = 0x1fc,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t},\n};\n\nstatic const struct nvmem_cell_lookup tegra124_fuse_lookups[] = {\n\t{\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"xusb-pad-calibration\",\n\t\t.dev_id = \"7009f000.padctl\",\n\t\t.con_id = \"calibration\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"sata-calibration\",\n\t\t.dev_id = \"70020000.sata\",\n\t\t.con_id = \"calibration\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-common\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"common\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-realignment\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"realignment\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-cpu0\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"cpu0\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-cpu1\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"cpu1\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-cpu2\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"cpu2\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-cpu3\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"cpu3\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-mem0\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"mem0\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-mem1\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"mem1\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-gpu\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"gpu\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-pllx\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"pllx\",\n\t},\n};\n\nstatic const struct tegra_fuse_info tegra124_fuse_info = {\n\t.read = tegra30_fuse_read,\n\t.size = 0x300,\n\t.spare = 0x200,\n};\n\nconst struct tegra_fuse_soc tegra124_fuse_soc = {\n\t.init = tegra30_fuse_init,\n\t.speedo_init = tegra124_init_speedo_data,\n\t.info = &tegra124_fuse_info,\n\t.lookups = tegra124_fuse_lookups,\n\t.num_lookups = ARRAY_SIZE(tegra124_fuse_lookups),\n\t.cells = tegra124_fuse_cells,\n\t.num_cells = ARRAY_SIZE(tegra124_fuse_cells),\n\t.soc_attr_group = &tegra_soc_attr_group,\n\t.clk_suspend_on = true,\n};\n#endif\n\n#if defined(CONFIG_ARCH_TEGRA_210_SOC)\nstatic const struct nvmem_cell_info tegra210_fuse_cells[] = {\n\t{\n\t\t.name = \"tsensor-cpu1\",\n\t\t.offset = 0x084,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-cpu2\",\n\t\t.offset = 0x088,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-cpu0\",\n\t\t.offset = 0x098,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"xusb-pad-calibration\",\n\t\t.offset = 0x0f0,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-cpu3\",\n\t\t.offset = 0x12c,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"sata-calibration\",\n\t\t.offset = 0x124,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-gpu\",\n\t\t.offset = 0x154,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-mem0\",\n\t\t.offset = 0x158,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-mem1\",\n\t\t.offset = 0x15c,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-pllx\",\n\t\t.offset = 0x160,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"tsensor-common\",\n\t\t.offset = 0x180,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"gpu-calibration\",\n\t\t.offset = 0x204,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"xusb-pad-calibration-ext\",\n\t\t.offset = 0x250,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t},\n};\n\nstatic const struct nvmem_cell_lookup tegra210_fuse_lookups[] = {\n\t{\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-cpu1\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"cpu1\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-cpu2\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"cpu2\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-cpu0\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"cpu0\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"xusb-pad-calibration\",\n\t\t.dev_id = \"7009f000.padctl\",\n\t\t.con_id = \"calibration\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-cpu3\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"cpu3\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"sata-calibration\",\n\t\t.dev_id = \"70020000.sata\",\n\t\t.con_id = \"calibration\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-gpu\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"gpu\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-mem0\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"mem0\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-mem1\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"mem1\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-pllx\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"pllx\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"tsensor-common\",\n\t\t.dev_id = \"700e2000.thermal-sensor\",\n\t\t.con_id = \"common\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"gpu-calibration\",\n\t\t.dev_id = \"57000000.gpu\",\n\t\t.con_id = \"calibration\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"xusb-pad-calibration-ext\",\n\t\t.dev_id = \"7009f000.padctl\",\n\t\t.con_id = \"calibration-ext\",\n\t},\n};\n\nstatic const struct tegra_fuse_info tegra210_fuse_info = {\n\t.read = tegra30_fuse_read,\n\t.size = 0x300,\n\t.spare = 0x280,\n};\n\nconst struct tegra_fuse_soc tegra210_fuse_soc = {\n\t.init = tegra30_fuse_init,\n\t.speedo_init = tegra210_init_speedo_data,\n\t.info = &tegra210_fuse_info,\n\t.lookups = tegra210_fuse_lookups,\n\t.cells = tegra210_fuse_cells,\n\t.num_cells = ARRAY_SIZE(tegra210_fuse_cells),\n\t.num_lookups = ARRAY_SIZE(tegra210_fuse_lookups),\n\t.soc_attr_group = &tegra_soc_attr_group,\n\t.clk_suspend_on = false,\n};\n#endif\n\n#if defined(CONFIG_ARCH_TEGRA_186_SOC)\nstatic const struct nvmem_cell_info tegra186_fuse_cells[] = {\n\t{\n\t\t.name = \"xusb-pad-calibration\",\n\t\t.offset = 0x0f0,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"xusb-pad-calibration-ext\",\n\t\t.offset = 0x250,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t},\n};\n\nstatic const struct nvmem_cell_lookup tegra186_fuse_lookups[] = {\n\t{\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"xusb-pad-calibration\",\n\t\t.dev_id = \"3520000.padctl\",\n\t\t.con_id = \"calibration\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"xusb-pad-calibration-ext\",\n\t\t.dev_id = \"3520000.padctl\",\n\t\t.con_id = \"calibration-ext\",\n\t},\n};\n\nstatic const struct nvmem_keepout tegra186_fuse_keepouts[] = {\n\t{ .start = 0x01c, .end = 0x0f0 },\n\t{ .start = 0x138, .end = 0x198 },\n\t{ .start = 0x1d8, .end = 0x250 },\n\t{ .start = 0x280, .end = 0x290 },\n\t{ .start = 0x340, .end = 0x344 }\n};\n\nstatic const struct tegra_fuse_info tegra186_fuse_info = {\n\t.read = tegra30_fuse_read,\n\t.size = 0x478,\n\t.spare = 0x280,\n};\n\nconst struct tegra_fuse_soc tegra186_fuse_soc = {\n\t.init = tegra30_fuse_init,\n\t.info = &tegra186_fuse_info,\n\t.lookups = tegra186_fuse_lookups,\n\t.num_lookups = ARRAY_SIZE(tegra186_fuse_lookups),\n\t.cells = tegra186_fuse_cells,\n\t.num_cells = ARRAY_SIZE(tegra186_fuse_cells),\n\t.keepouts = tegra186_fuse_keepouts,\n\t.num_keepouts = ARRAY_SIZE(tegra186_fuse_keepouts),\n\t.soc_attr_group = &tegra_soc_attr_group,\n\t.clk_suspend_on = false,\n};\n#endif\n\n#if defined(CONFIG_ARCH_TEGRA_194_SOC)\nstatic const struct nvmem_cell_info tegra194_fuse_cells[] = {\n\t{\n\t\t.name = \"xusb-pad-calibration\",\n\t\t.offset = 0x0f0,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"gpu-gcplex-config-fuse\",\n\t\t.offset = 0x1c8,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"xusb-pad-calibration-ext\",\n\t\t.offset = 0x250,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"gpu-pdi0\",\n\t\t.offset = 0x300,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"gpu-pdi1\",\n\t\t.offset = 0x304,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t},\n};\n\nstatic const struct nvmem_cell_lookup tegra194_fuse_lookups[] = {\n\t{\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"xusb-pad-calibration\",\n\t\t.dev_id = \"3520000.padctl\",\n\t\t.con_id = \"calibration\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"xusb-pad-calibration-ext\",\n\t\t.dev_id = \"3520000.padctl\",\n\t\t.con_id = \"calibration-ext\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"gpu-gcplex-config-fuse\",\n\t\t.dev_id = \"17000000.gpu\",\n\t\t.con_id = \"gcplex-config-fuse\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"gpu-pdi0\",\n\t\t.dev_id = \"17000000.gpu\",\n\t\t.con_id = \"pdi0\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"gpu-pdi1\",\n\t\t.dev_id = \"17000000.gpu\",\n\t\t.con_id = \"pdi1\",\n\t},\n};\n\nstatic const struct nvmem_keepout tegra194_fuse_keepouts[] = {\n\t{ .start = 0x01c, .end = 0x0b8 },\n\t{ .start = 0x12c, .end = 0x198 },\n\t{ .start = 0x1a0, .end = 0x1bc },\n\t{ .start = 0x1d8, .end = 0x250 },\n\t{ .start = 0x270, .end = 0x290 },\n\t{ .start = 0x310, .end = 0x45c }\n};\n\nstatic const struct tegra_fuse_info tegra194_fuse_info = {\n\t.read = tegra30_fuse_read,\n\t.size = 0x650,\n\t.spare = 0x280,\n};\n\nconst struct tegra_fuse_soc tegra194_fuse_soc = {\n\t.init = tegra30_fuse_init,\n\t.info = &tegra194_fuse_info,\n\t.lookups = tegra194_fuse_lookups,\n\t.num_lookups = ARRAY_SIZE(tegra194_fuse_lookups),\n\t.cells = tegra194_fuse_cells,\n\t.num_cells = ARRAY_SIZE(tegra194_fuse_cells),\n\t.keepouts = tegra194_fuse_keepouts,\n\t.num_keepouts = ARRAY_SIZE(tegra194_fuse_keepouts),\n\t.soc_attr_group = &tegra194_soc_attr_group,\n\t.clk_suspend_on = false,\n};\n#endif\n\n#if defined(CONFIG_ARCH_TEGRA_234_SOC)\nstatic const struct nvmem_cell_info tegra234_fuse_cells[] = {\n\t{\n\t\t.name = \"xusb-pad-calibration\",\n\t\t.offset = 0x0f0,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t}, {\n\t\t.name = \"xusb-pad-calibration-ext\",\n\t\t.offset = 0x250,\n\t\t.bytes = 4,\n\t\t.bit_offset = 0,\n\t\t.nbits = 32,\n\t},\n};\n\nstatic const struct nvmem_cell_lookup tegra234_fuse_lookups[] = {\n\t{\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"xusb-pad-calibration\",\n\t\t.dev_id = \"3520000.padctl\",\n\t\t.con_id = \"calibration\",\n\t}, {\n\t\t.nvmem_name = \"fuse\",\n\t\t.cell_name = \"xusb-pad-calibration-ext\",\n\t\t.dev_id = \"3520000.padctl\",\n\t\t.con_id = \"calibration-ext\",\n\t},\n};\n\nstatic const struct nvmem_keepout tegra234_fuse_keepouts[] = {\n\t{ .start = 0x01c, .end = 0x0c8 },\n\t{ .start = 0x12c, .end = 0x184 },\n\t{ .start = 0x190, .end = 0x198 },\n\t{ .start = 0x1a0, .end = 0x204 },\n\t{ .start = 0x21c, .end = 0x250 },\n\t{ .start = 0x25c, .end = 0x2f0 },\n\t{ .start = 0x310, .end = 0x3d8 },\n\t{ .start = 0x400, .end = 0x4f0 },\n\t{ .start = 0x4f8, .end = 0x7e8 },\n\t{ .start = 0x8d0, .end = 0x8d8 },\n\t{ .start = 0xacc, .end = 0xf00 }\n};\n\nstatic const struct tegra_fuse_info tegra234_fuse_info = {\n\t.read = tegra30_fuse_read,\n\t.size = 0xf90,\n\t.spare = 0x280,\n};\n\nconst struct tegra_fuse_soc tegra234_fuse_soc = {\n\t.init = tegra30_fuse_init,\n\t.info = &tegra234_fuse_info,\n\t.lookups = tegra234_fuse_lookups,\n\t.num_lookups = ARRAY_SIZE(tegra234_fuse_lookups),\n\t.cells = tegra234_fuse_cells,\n\t.num_cells = ARRAY_SIZE(tegra234_fuse_cells),\n\t.keepouts = tegra234_fuse_keepouts,\n\t.num_keepouts = ARRAY_SIZE(tegra234_fuse_keepouts),\n\t.soc_attr_group = &tegra194_soc_attr_group,\n\t.clk_suspend_on = false,\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}