// Seed: 1236865259
module module_0 (
    id_1
);
  input wire id_1;
  always begin : LABEL_0
    $unsigned(54);
    ;
  end
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11[1'd0 :-1'b0],
    id_12
);
  output wire id_12;
  input logic [7:0] id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout reg id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_7 <= #1 id_4;
  module_0 modCall_1 (id_5);
endmodule
