{"vcs1":{"timestamp_begin":1684350345.304273400, "rt":1.35, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684350346.742631219, "rt":1.23, "ut":0.46, "st":0.17}}
{"link":{"timestamp_begin":1684350348.044751273, "rt":0.57, "ut":0.24, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684350344.647011270}
{"VCS_COMP_START_TIME": 1684350344.647011270}
{"VCS_COMP_END_TIME": 1684350351.026335022}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330208}}
{"stitch_vcselab": {"peak_mem": 228280}}
