INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/asmcvd_xp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asmcvd_xp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sources_1/new/pipeline_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aitesam961/GitHub/bi-tribble/asmcvd_xp/asmcvd_xp.srcs/sim_1/new/asmcvd_xp_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asmcvd_xp_tb
