{"vcs1":{"timestamp_begin":1740054175.452211203, "rt":4.38, "ut":4.13, "st":0.19}}
{"vcselab":{"timestamp_begin":1740054179.919382417, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1740054180.236970025, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740054175.155162052}
{"VCS_COMP_START_TIME": 1740054175.155162052}
{"VCS_COMP_END_TIME": 1740054180.545426038}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287964}}
{"vcselab": {"peak_mem": 150352}}
