

================================================================
== Vivado HLS Report for 'blurf'
================================================================
* Date:           Sat May 15 16:21:24 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        imageprosseing
* Solution:       averagepipe
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.495|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  50007|  50007|  50007|  50007|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+-------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- rows_colll  |  50005|  50005|        11|          5|          2|  10000|    yes   |
        +--------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %a1) nounwind, !map !64"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %b1) nounwind, !map !68"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @blurf_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [imageprosseing/imgpro.c:75]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.03>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %0 ], [ %add_ln75_1, %colll_end ]" [imageprosseing/imgpro.c:75]   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %select_ln75_2, %colll_end ]" [imageprosseing/imgpro.c:75]   --->   Operation 19 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %0 ], [ %j, %colll_end ]"   --->   Operation 20 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [imageprosseing/imgpro.c:86]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.48ns)   --->   "%icmp_ln91 = icmp eq i7 %i_0, -29" [imageprosseing/imgpro.c:91]   --->   Operation 22 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.48ns)   --->   "%icmp_ln103 = icmp eq i7 %i_0, 0" [imageprosseing/imgpro.c:103]   --->   Operation 23 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.20ns)   --->   "%icmp_ln75 = icmp eq i14 %indvar_flatten, -6384" [imageprosseing/imgpro.c:75]   --->   Operation 24 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.81ns)   --->   "%add_ln75_1 = add i14 %indvar_flatten, 1" [imageprosseing/imgpro.c:75]   --->   Operation 25 'add' 'add_ln75_1' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %25, label %colll_begin" [imageprosseing/imgpro.c:75]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.48ns)   --->   "%icmp_ln77 = icmp eq i7 %j_0, -28" [imageprosseing/imgpro.c:77]   --->   Operation 27 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln75)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln75 = select i1 %icmp_ln77, i7 0, i7 %j_0" [imageprosseing/imgpro.c:75]   --->   Operation 28 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln86 = add i7 2, %i_0" [imageprosseing/imgpro.c:86]   --->   Operation 29 'add' 'add_ln86' <Predicate = (!icmp_ln75)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.99ns)   --->   "%select_ln75_1 = select i1 %icmp_ln77, i7 %add_ln86, i7 %i" [imageprosseing/imgpro.c:75]   --->   Operation 30 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i7 %select_ln75_1 to i15" [imageprosseing/imgpro.c:75]   --->   Operation 31 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (4.17ns)   --->   "%mul_ln86 = mul i15 100, %zext_ln75_1" [imageprosseing/imgpro.c:86]   --->   Operation 32 'mul' 'mul_ln86' <Predicate = (!icmp_ln75)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i15 %mul_ln86 to i14" [imageprosseing/imgpro.c:86]   --->   Operation 33 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.99ns)   --->   "%select_ln75_2 = select i1 %icmp_ln77, i7 %i, i7 %i_0" [imageprosseing/imgpro.c:75]   --->   Operation 34 'select' 'select_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i7 %select_ln75_2 to i15" [imageprosseing/imgpro.c:75]   --->   Operation 35 'zext' 'zext_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (4.17ns)   --->   "%mul_ln88 = mul i15 100, %zext_ln75_2" [imageprosseing/imgpro.c:88]   --->   Operation 36 'mul' 'mul_ln88' <Predicate = (!icmp_ln75)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i15 %mul_ln88 to i14" [imageprosseing/imgpro.c:88]   --->   Operation 37 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.48ns)   --->   "%icmp_ln91_2 = icmp eq i7 %i, -29" [imageprosseing/imgpro.c:91]   --->   Operation 38 'icmp' 'icmp_ln91_2' <Predicate = (!icmp_ln75)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.99ns)   --->   "%select_ln75_3 = select i1 %icmp_ln77, i1 %icmp_ln91_2, i1 %icmp_ln91" [imageprosseing/imgpro.c:75]   --->   Operation 39 'select' 'select_ln75_3' <Predicate = (!icmp_ln75)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %select_ln75_2 to i8" [imageprosseing/imgpro.c:75]   --->   Operation 40 'zext' 'zext_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.87ns)   --->   "%add_ln75 = add i8 -1, %zext_ln75" [imageprosseing/imgpro.c:75]   --->   Operation 41 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.48ns)   --->   "%icmp_ln103_1 = icmp eq i7 %i, 0" [imageprosseing/imgpro.c:103]   --->   Operation 42 'icmp' 'icmp_ln103_1' <Predicate = (!icmp_ln75)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.99ns)   --->   "%select_ln75_4 = select i1 %icmp_ln77, i1 %icmp_ln103_1, i1 %icmp_ln103" [imageprosseing/imgpro.c:75]   --->   Operation 43 'select' 'select_ln75_4' <Predicate = (!icmp_ln75)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln79)   --->   "%or_ln79 = or i7 %select_ln75, %select_ln75_2" [imageprosseing/imgpro.c:79]   --->   Operation 44 'or' 'or_ln79' <Predicate = (!icmp_ln75)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.48ns) (out node of the LUT)   --->   "%icmp_ln79 = icmp eq i7 %or_ln79, 0" [imageprosseing/imgpro.c:79]   --->   Operation 45 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln75)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %2, label %3" [imageprosseing/imgpro.c:79]   --->   Operation 46 'br' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.48ns)   --->   "%icmp_ln91_1 = icmp eq i7 %select_ln75, -29" [imageprosseing/imgpro.c:91]   --->   Operation 47 'icmp' 'icmp_ln91_1' <Predicate = (!icmp_ln75 & !icmp_ln79)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.97ns)   --->   "%and_ln91 = and i1 %select_ln75_3, %icmp_ln91_1" [imageprosseing/imgpro.c:91]   --->   Operation 48 'and' 'and_ln91' <Predicate = (!icmp_ln75 & !icmp_ln79)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %and_ln91, label %4, label %5" [imageprosseing/imgpro.c:91]   --->   Operation 49 'br' <Predicate = (!icmp_ln75 & !icmp_ln79)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.97ns)   --->   "%and_ln103 = and i1 %select_ln75_4, %icmp_ln91_1" [imageprosseing/imgpro.c:103]   --->   Operation 50 'and' 'and_ln103' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %and_ln103, label %6, label %7" [imageprosseing/imgpro.c:103]   --->   Operation 51 'br' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.48ns)   --->   "%icmp_ln116 = icmp eq i7 %select_ln75, 0" [imageprosseing/imgpro.c:116]   --->   Operation 52 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln116 = and i1 %select_ln75_3, %icmp_ln116" [imageprosseing/imgpro.c:116]   --->   Operation 53 'and' 'and_ln116' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %and_ln116, label %8, label %9" [imageprosseing/imgpro.c:116]   --->   Operation 54 'br' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91_1, label %10, label %11" [imageprosseing/imgpro.c:128]   --->   Operation 55 'br' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln116, label %12, label %13" [imageprosseing/imgpro.c:140]   --->   Operation 56 'br' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %select_ln75_4, label %14, label %15" [imageprosseing/imgpro.c:152]   --->   Operation 57 'br' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %select_ln75_3, label %16, label %17" [imageprosseing/imgpro.c:164]   --->   Operation 58 'br' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br label %19"   --->   Operation 59 'br' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br label %20"   --->   Operation 60 'br' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %21"   --->   Operation 61 'br' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br label %22"   --->   Operation 62 'br' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br label %23"   --->   Operation 63 'br' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br label %24"   --->   Operation 64 'br' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %colll_end"   --->   Operation 65 'br' <Predicate = (!icmp_ln75 & !icmp_ln79)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.42>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i15 %mul_ln86 to i64" [imageprosseing/imgpro.c:86]   --->   Operation 66 'zext' 'zext_ln86' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.81ns)   --->   "%add_ln106 = add i14 98, %trunc_ln86" [imageprosseing/imgpro.c:106]   --->   Operation 67 'add' 'add_ln106' <Predicate = (!icmp_ln75)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i14 %add_ln106 to i64" [imageprosseing/imgpro.c:106]   --->   Operation 68 'zext' 'zext_ln106' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%a1_addr_4 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln106" [imageprosseing/imgpro.c:106]   --->   Operation 69 'getelementptr' 'a1_addr_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.81ns)   --->   "%add_ln110 = add i14 99, %trunc_ln86" [imageprosseing/imgpro.c:110]   --->   Operation 70 'add' 'add_ln110' <Predicate = (!icmp_ln75)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i14 %add_ln110 to i64" [imageprosseing/imgpro.c:110]   --->   Operation 71 'zext' 'zext_ln110' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%a1_addr_5 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln110" [imageprosseing/imgpro.c:110]   --->   Operation 72 'getelementptr' 'a1_addr_5' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%a1_addr_6 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln86" [imageprosseing/imgpro.c:147]   --->   Operation 73 'getelementptr' 'a1_addr_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.81ns)   --->   "%add_ln93 = add i14 98, %trunc_ln88" [imageprosseing/imgpro.c:93]   --->   Operation 74 'add' 'add_ln93' <Predicate = (!icmp_ln75)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i14 %add_ln93 to i64" [imageprosseing/imgpro.c:93]   --->   Operation 75 'zext' 'zext_ln93' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%a1_addr_8 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln93" [imageprosseing/imgpro.c:93]   --->   Operation 76 'getelementptr' 'a1_addr_8' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.81ns)   --->   "%add_ln101_3 = add i14 99, %trunc_ln88" [imageprosseing/imgpro.c:101]   --->   Operation 77 'add' 'add_ln101_3' <Predicate = (!icmp_ln75)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i14 %add_ln101_3 to i64" [imageprosseing/imgpro.c:101]   --->   Operation 78 'zext' 'zext_ln101_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%a1_addr_9 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln101_2" [imageprosseing/imgpro.c:101]   --->   Operation 79 'getelementptr' 'a1_addr_9' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%b1_addr_1 = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln101_2" [imageprosseing/imgpro.c:101]   --->   Operation 80 'getelementptr' 'b1_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i8 %add_ln75 to i15" [imageprosseing/imgpro.c:95]   --->   Operation 81 'sext' 'sext_ln95' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (4.17ns)   --->   "%mul_ln95 = mul i15 100, %sext_ln95" [imageprosseing/imgpro.c:95]   --->   Operation 82 'mul' 'mul_ln95' <Predicate = (!icmp_ln75)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln95_1 = sext i15 %mul_ln95 to i64" [imageprosseing/imgpro.c:95]   --->   Operation 83 'sext' 'sext_ln95_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%a1_addr_14 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln95_1" [imageprosseing/imgpro.c:120]   --->   Operation 84 'getelementptr' 'a1_addr_14' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln121 = or i15 %mul_ln95, 1" [imageprosseing/imgpro.c:121]   --->   Operation 85 'or' 'or_ln121' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i15 %or_ln121 to i64" [imageprosseing/imgpro.c:121]   --->   Operation 86 'zext' 'zext_ln121' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%a1_addr_15 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln121" [imageprosseing/imgpro.c:121]   --->   Operation 87 'getelementptr' 'a1_addr_15' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i7 %select_ln75 to i8" [imageprosseing/imgpro.c:77]   --->   Operation 88 'zext' 'zext_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.87ns)   --->   "%add_ln178 = add i7 %select_ln75, 1" [imageprosseing/imgpro.c:178]   --->   Operation 89 'add' 'add_ln178' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i7 %add_ln178 to i14" [imageprosseing/imgpro.c:178]   --->   Operation 90 'zext' 'zext_ln178_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.81ns)   --->   "%add_ln178_1 = add i14 %zext_ln178_1, %trunc_ln88" [imageprosseing/imgpro.c:178]   --->   Operation 91 'add' 'add_ln178_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i14 %add_ln178_1 to i64" [imageprosseing/imgpro.c:178]   --->   Operation 92 'zext' 'zext_ln178_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%a1_addr_28 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln178_2" [imageprosseing/imgpro.c:178]   --->   Operation 93 'getelementptr' 'a1_addr_28' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (3.25ns)   --->   "%right_5 = load i32* %a1_addr_28, align 4" [imageprosseing/imgpro.c:178]   --->   Operation 94 'load' 'right_5' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 95 [1/1] (1.87ns)   --->   "%add_ln179 = add i8 %zext_ln77, -1" [imageprosseing/imgpro.c:179]   --->   Operation 95 'add' 'add_ln179' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln179 = sext i8 %add_ln179 to i15" [imageprosseing/imgpro.c:179]   --->   Operation 96 'sext' 'sext_ln179' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.94ns)   --->   "%add_ln179_1 = add i15 %sext_ln179, %mul_ln88" [imageprosseing/imgpro.c:179]   --->   Operation 97 'add' 'add_ln179_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln179_1 = sext i15 %add_ln179_1 to i64" [imageprosseing/imgpro.c:179]   --->   Operation 98 'sext' 'sext_ln179_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%a1_addr_29 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln179_1" [imageprosseing/imgpro.c:179]   --->   Operation 99 'getelementptr' 'a1_addr_29' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (3.25ns)   --->   "%left_5 = load i32* %a1_addr_29, align 4" [imageprosseing/imgpro.c:179]   --->   Operation 100 'load' 'left_5' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i7 %select_ln75 to i14" [imageprosseing/imgpro.c:168]   --->   Operation 101 'zext' 'zext_ln168_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.81ns)   --->   "%add_ln174_5 = add i14 %zext_ln168_1, %trunc_ln88" [imageprosseing/imgpro.c:174]   --->   Operation 102 'add' 'add_ln174_5' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i14 %add_ln174_5 to i64" [imageprosseing/imgpro.c:174]   --->   Operation 103 'zext' 'zext_ln174' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%a1_addr_27 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln174" [imageprosseing/imgpro.c:174]   --->   Operation 104 'getelementptr' 'a1_addr_27' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.87ns)   --->   "%add_ln169 = add i7 %select_ln75, 1" [imageprosseing/imgpro.c:169]   --->   Operation 105 'add' 'add_ln169' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln169_1 = zext i7 %add_ln169 to i14" [imageprosseing/imgpro.c:169]   --->   Operation 106 'zext' 'zext_ln169_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.81ns)   --->   "%add_ln173 = add i14 %zext_ln169_1, %trunc_ln88" [imageprosseing/imgpro.c:173]   --->   Operation 107 'add' 'add_ln173' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i14 %add_ln173 to i64" [imageprosseing/imgpro.c:173]   --->   Operation 108 'zext' 'zext_ln173' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%a1_addr_26 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln173" [imageprosseing/imgpro.c:173]   --->   Operation 109 'getelementptr' 'a1_addr_26' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (3.25ns)   --->   "%right_4 = load i32* %a1_addr_26, align 4" [imageprosseing/imgpro.c:173]   --->   Operation 110 'load' 'right_4' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 111 [2/2] (3.25ns)   --->   "%a1_load_36 = load i32* %a1_addr_27, align 4" [imageprosseing/imgpro.c:174]   --->   Operation 111 'load' 'a1_load_36' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 112 [1/1] (1.87ns)   --->   "%add_ln154 = add i8 %zext_ln77, -1" [imageprosseing/imgpro.c:154]   --->   Operation 112 'add' 'add_ln154' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln154 = sext i8 %add_ln154 to i15" [imageprosseing/imgpro.c:154]   --->   Operation 113 'sext' 'sext_ln154' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.94ns)   --->   "%add_ln155 = add i15 %sext_ln154, %mul_ln86" [imageprosseing/imgpro.c:155]   --->   Operation 114 'add' 'add_ln155' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i15 %add_ln155 to i64" [imageprosseing/imgpro.c:155]   --->   Operation 115 'sext' 'sext_ln155' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%a1_addr_17 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln155" [imageprosseing/imgpro.c:155]   --->   Operation 116 'getelementptr' 'a1_addr_17' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (3.25ns)   --->   "%sw_2 = load i32* %a1_addr_17, align 4" [imageprosseing/imgpro.c:155]   --->   Operation 117 'load' 'sw_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i7 %select_ln75 to i14" [imageprosseing/imgpro.c:159]   --->   Operation 118 'zext' 'zext_ln159' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.81ns)   --->   "%add_ln159 = add i14 %zext_ln159, %trunc_ln86" [imageprosseing/imgpro.c:159]   --->   Operation 119 'add' 'add_ln159' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln159_1 = zext i14 %add_ln159 to i64" [imageprosseing/imgpro.c:159]   --->   Operation 120 'zext' 'zext_ln159_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%a1_addr_18 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln159_1" [imageprosseing/imgpro.c:159]   --->   Operation 121 'getelementptr' 'a1_addr_18' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_3 : Operation 122 [2/2] (3.25ns)   --->   "%bottom_4 = load i32* %a1_addr_18, align 4" [imageprosseing/imgpro.c:159]   --->   Operation 122 'load' 'bottom_4' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 123 [2/2] (3.25ns)   --->   "%top_3 = load i32* %a1_addr_14, align 4" [imageprosseing/imgpro.c:144]   --->   Operation 123 'load' 'top_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 124 [2/2] (3.25ns)   --->   "%bottom_3 = load i32* %a1_addr_6, align 4" [imageprosseing/imgpro.c:147]   --->   Operation 124 'load' 'bottom_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 125 [2/2] (3.25ns)   --->   "%left_2 = load i32* %a1_addr_8, align 4" [imageprosseing/imgpro.c:130]   --->   Operation 125 'load' 'left_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 126 [2/2] (3.25ns)   --->   "%bottom_2 = load i32* %a1_addr_5, align 4" [imageprosseing/imgpro.c:135]   --->   Operation 126 'load' 'bottom_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 127 [2/2] (3.25ns)   --->   "%top_1 = load i32* %a1_addr_14, align 4" [imageprosseing/imgpro.c:120]   --->   Operation 127 'load' 'top_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 128 [2/2] (3.25ns)   --->   "%ne = load i32* %a1_addr_15, align 4" [imageprosseing/imgpro.c:121]   --->   Operation 128 'load' 'ne' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 129 [2/2] (3.25ns)   --->   "%left_1 = load i32* %a1_addr_8, align 4" [imageprosseing/imgpro.c:105]   --->   Operation 129 'load' 'left_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%sw = load i32* %a1_addr_4, align 4" [imageprosseing/imgpro.c:106]   --->   Operation 130 'load' 'sw' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 131 [2/2] (3.25ns)   --->   "%left = load i32* %a1_addr_8, align 4" [imageprosseing/imgpro.c:93]   --->   Operation 131 'load' 'left' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 132 [2/2] (3.25ns)   --->   "%a1_load_4 = load i32* %a1_addr_9, align 4" [imageprosseing/imgpro.c:101]   --->   Operation 132 'load' 'a1_load_4' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i7 %select_ln75 to i14" [imageprosseing/imgpro.c:86]   --->   Operation 133 'zext' 'zext_ln86_1' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.81ns)   --->   "%add_ln86_1 = add i14 %trunc_ln86, %zext_ln86_1" [imageprosseing/imgpro.c:86]   --->   Operation 134 'add' 'add_ln86_1' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i14 %add_ln86_1 to i64" [imageprosseing/imgpro.c:86]   --->   Operation 135 'zext' 'zext_ln86_2' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%a1_addr = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln86_2" [imageprosseing/imgpro.c:86]   --->   Operation 136 'getelementptr' 'a1_addr' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 137 [2/2] (3.25ns)   --->   "%bottom = load i32* %a1_addr, align 4" [imageprosseing/imgpro.c:86]   --->   Operation 137 'load' 'bottom' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 138 [1/1] (1.87ns)   --->   "%add_ln87 = add i7 %select_ln75, 1" [imageprosseing/imgpro.c:87]   --->   Operation 138 'add' 'add_ln87' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i7 %add_ln87 to i14" [imageprosseing/imgpro.c:87]   --->   Operation 139 'zext' 'zext_ln87' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.81ns)   --->   "%add_ln87_1 = add i14 %trunc_ln86, %zext_ln87" [imageprosseing/imgpro.c:87]   --->   Operation 140 'add' 'add_ln87_1' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i14 %add_ln87_1 to i64" [imageprosseing/imgpro.c:87]   --->   Operation 141 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%a1_addr_1 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln87_1" [imageprosseing/imgpro.c:87]   --->   Operation 142 'getelementptr' 'a1_addr_1' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 143 [2/2] (3.25ns)   --->   "%se = load i32* %a1_addr_1, align 4" [imageprosseing/imgpro.c:87]   --->   Operation 143 'load' 'se' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 4 <SV = 3> <Delay = 6.93>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @rows_colll_str)"   --->   Operation 144 'specloopname' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind"   --->   Operation 145 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln148 = or i14 %trunc_ln86, 1" [imageprosseing/imgpro.c:148]   --->   Operation 146 'or' 'or_ln148' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i14 %or_ln148 to i64" [imageprosseing/imgpro.c:148]   --->   Operation 147 'zext' 'zext_ln148' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%a1_addr_7 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln148" [imageprosseing/imgpro.c:148]   --->   Operation 148 'getelementptr' 'a1_addr_7' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i15 %mul_ln88 to i64" [imageprosseing/imgpro.c:88]   --->   Operation 149 'zext' 'zext_ln88' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln125 = or i14 %trunc_ln88, 1" [imageprosseing/imgpro.c:125]   --->   Operation 150 'or' 'or_ln125' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i14 %or_ln125 to i64" [imageprosseing/imgpro.c:125]   --->   Operation 151 'zext' 'zext_ln125' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%a1_addr_10 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln125" [imageprosseing/imgpro.c:125]   --->   Operation 152 'getelementptr' 'a1_addr_10' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%a1_addr_11 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln88" [imageprosseing/imgpro.c:126]   --->   Operation 153 'getelementptr' 'a1_addr_11' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%b1_addr_2 = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln88" [imageprosseing/imgpro.c:126]   --->   Operation 154 'getelementptr' 'b1_addr_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (1.94ns)   --->   "%add_ln95 = add i15 99, %mul_ln95" [imageprosseing/imgpro.c:95]   --->   Operation 155 'add' 'add_ln95' <Predicate = (!icmp_ln75)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln95_2 = sext i15 %add_ln95 to i64" [imageprosseing/imgpro.c:95]   --->   Operation 156 'sext' 'sext_ln95_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%a1_addr_12 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln95_2" [imageprosseing/imgpro.c:95]   --->   Operation 157 'getelementptr' 'a1_addr_12' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (1.94ns)   --->   "%add_ln97 = add i15 98, %mul_ln95" [imageprosseing/imgpro.c:97]   --->   Operation 158 'add' 'add_ln97' <Predicate = (!icmp_ln75)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i15 %add_ln97 to i64" [imageprosseing/imgpro.c:97]   --->   Operation 159 'sext' 'sext_ln97' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%a1_addr_13 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln97" [imageprosseing/imgpro.c:97]   --->   Operation 160 'getelementptr' 'a1_addr_13' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str5) nounwind" [imageprosseing/imgpro.c:78]   --->   Operation 161 'specloopname' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str5) nounwind" [imageprosseing/imgpro.c:78]   --->   Operation 162 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [imageprosseing/imgpro.c:79]   --->   Operation 163 'specpipeline' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (1.81ns)   --->   "%add_ln184 = add i14 %zext_ln178_1, %trunc_ln86" [imageprosseing/imgpro.c:184]   --->   Operation 164 'add' 'add_ln184' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i14 %add_ln184 to i64" [imageprosseing/imgpro.c:184]   --->   Operation 165 'zext' 'zext_ln184' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%a1_addr_34 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln184" [imageprosseing/imgpro.c:184]   --->   Operation 166 'getelementptr' 'a1_addr_34' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_4 : Operation 167 [1/2] (3.25ns)   --->   "%right_5 = load i32* %a1_addr_28, align 4" [imageprosseing/imgpro.c:178]   --->   Operation 167 'load' 'right_5' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 168 [1/2] (3.25ns)   --->   "%left_5 = load i32* %a1_addr_29, align 4" [imageprosseing/imgpro.c:179]   --->   Operation 168 'load' 'left_5' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i7 %select_ln75 to i14" [imageprosseing/imgpro.c:180]   --->   Operation 169 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (1.81ns)   --->   "%add_ln183 = add i14 %zext_ln180_1, %trunc_ln86" [imageprosseing/imgpro.c:183]   --->   Operation 170 'add' 'add_ln183' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i14 %add_ln183 to i64" [imageprosseing/imgpro.c:183]   --->   Operation 171 'zext' 'zext_ln183' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%a1_addr_33 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln183" [imageprosseing/imgpro.c:183]   --->   Operation 172 'getelementptr' 'a1_addr_33' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (1.81ns)   --->   "%add_ln186_8 = add i14 %zext_ln180_1, %trunc_ln88" [imageprosseing/imgpro.c:186]   --->   Operation 173 'add' 'add_ln186_8' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [2/2] (3.25ns)   --->   "%bottom_5 = load i32* %a1_addr_33, align 4" [imageprosseing/imgpro.c:183]   --->   Operation 174 'load' 'bottom_5' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 175 [2/2] (3.25ns)   --->   "%se_3 = load i32* %a1_addr_34, align 4" [imageprosseing/imgpro.c:184]   --->   Operation 175 'load' 'se_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 176 [1/1] (2.55ns)   --->   "%add_ln186 = add i32 %right_5, %left_5" [imageprosseing/imgpro.c:186]   --->   Operation 176 'add' 'add_ln186' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i7 %select_ln75 to i15" [imageprosseing/imgpro.c:168]   --->   Operation 177 'zext' 'zext_ln168' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (1.94ns)   --->   "%add_ln168 = add i15 %zext_ln168, %mul_ln95" [imageprosseing/imgpro.c:168]   --->   Operation 178 'add' 'add_ln168' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln168 = sext i15 %add_ln168 to i64" [imageprosseing/imgpro.c:168]   --->   Operation 179 'sext' 'sext_ln168' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%a1_addr_23 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln168" [imageprosseing/imgpro.c:168]   --->   Operation 180 'getelementptr' 'a1_addr_23' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_4 : Operation 181 [2/2] (3.25ns)   --->   "%top_4 = load i32* %a1_addr_23, align 4" [imageprosseing/imgpro.c:168]   --->   Operation 181 'load' 'top_4' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i7 %add_ln169 to i15" [imageprosseing/imgpro.c:169]   --->   Operation 182 'zext' 'zext_ln169' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (1.94ns)   --->   "%add_ln169_1 = add i15 %zext_ln169, %mul_ln95" [imageprosseing/imgpro.c:169]   --->   Operation 183 'add' 'add_ln169_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln169 = sext i15 %add_ln169_1 to i64" [imageprosseing/imgpro.c:169]   --->   Operation 184 'sext' 'sext_ln169' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%a1_addr_24 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln169" [imageprosseing/imgpro.c:169]   --->   Operation 185 'getelementptr' 'a1_addr_24' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_4 : Operation 186 [2/2] (3.25ns)   --->   "%ne_2 = load i32* %a1_addr_24, align 4" [imageprosseing/imgpro.c:169]   --->   Operation 186 'load' 'ne_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 187 [1/2] (3.25ns)   --->   "%right_4 = load i32* %a1_addr_26, align 4" [imageprosseing/imgpro.c:173]   --->   Operation 187 'load' 'right_4' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 188 [1/2] (3.25ns)   --->   "%a1_load_36 = load i32* %a1_addr_27, align 4" [imageprosseing/imgpro.c:174]   --->   Operation 188 'load' 'a1_load_36' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 189 [1/2] (3.25ns)   --->   "%sw_2 = load i32* %a1_addr_17, align 4" [imageprosseing/imgpro.c:155]   --->   Operation 189 'load' 'sw_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 190 [1/1] (1.81ns)   --->   "%add_ln162_5 = add i14 %zext_ln159, %trunc_ln88" [imageprosseing/imgpro.c:162]   --->   Operation 190 'add' 'add_ln162_5' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/2] (3.25ns)   --->   "%bottom_4 = load i32* %a1_addr_18, align 4" [imageprosseing/imgpro.c:159]   --->   Operation 191 'load' 'bottom_4' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 192 [1/1] (1.87ns)   --->   "%add_ln160 = add i7 %select_ln75, 1" [imageprosseing/imgpro.c:160]   --->   Operation 192 'add' 'add_ln160' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i7 %add_ln160 to i14" [imageprosseing/imgpro.c:160]   --->   Operation 193 'zext' 'zext_ln160' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (1.81ns)   --->   "%add_ln160_1 = add i14 %zext_ln160, %trunc_ln86" [imageprosseing/imgpro.c:160]   --->   Operation 194 'add' 'add_ln160_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i14 %add_ln160_1 to i64" [imageprosseing/imgpro.c:160]   --->   Operation 195 'zext' 'zext_ln160_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%a1_addr_19 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln160_1" [imageprosseing/imgpro.c:160]   --->   Operation 196 'getelementptr' 'a1_addr_19' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (1.81ns)   --->   "%add_ln161 = add i14 %zext_ln160, %trunc_ln88" [imageprosseing/imgpro.c:161]   --->   Operation 197 'add' 'add_ln161' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i14 %add_ln161 to i64" [imageprosseing/imgpro.c:161]   --->   Operation 198 'zext' 'zext_ln161' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%a1_addr_20 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln161" [imageprosseing/imgpro.c:161]   --->   Operation 199 'getelementptr' 'a1_addr_20' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_4 : Operation 200 [2/2] (3.25ns)   --->   "%se_2 = load i32* %a1_addr_19, align 4" [imageprosseing/imgpro.c:160]   --->   Operation 200 'load' 'se_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 201 [2/2] (3.25ns)   --->   "%right_3 = load i32* %a1_addr_20, align 4" [imageprosseing/imgpro.c:161]   --->   Operation 201 'load' 'right_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 202 [1/1] (2.55ns)   --->   "%add_ln162 = add i32 %sw_2, %bottom_4" [imageprosseing/imgpro.c:162]   --->   Operation 202 'add' 'add_ln162' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/2] (3.25ns)   --->   "%top_3 = load i32* %a1_addr_14, align 4" [imageprosseing/imgpro.c:144]   --->   Operation 203 'load' 'top_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 204 [1/2] (3.25ns)   --->   "%bottom_3 = load i32* %a1_addr_6, align 4" [imageprosseing/imgpro.c:147]   --->   Operation 204 'load' 'bottom_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 205 [2/2] (3.25ns)   --->   "%se_1 = load i32* %a1_addr_7, align 4" [imageprosseing/imgpro.c:148]   --->   Operation 205 'load' 'se_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 206 [2/2] (3.25ns)   --->   "%right_2 = load i32* %a1_addr_10, align 4" [imageprosseing/imgpro.c:149]   --->   Operation 206 'load' 'right_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 207 [1/1] (2.55ns)   --->   "%add_ln150 = add i32 %top_3, %bottom_3" [imageprosseing/imgpro.c:150]   --->   Operation 207 'add' 'add_ln150' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/2] (3.25ns)   --->   "%left_2 = load i32* %a1_addr_8, align 4" [imageprosseing/imgpro.c:130]   --->   Operation 208 'load' 'left_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 209 [2/2] (3.25ns)   --->   "%top_2 = load i32* %a1_addr_12, align 4" [imageprosseing/imgpro.c:132]   --->   Operation 209 'load' 'top_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 210 [1/2] (3.25ns)   --->   "%bottom_2 = load i32* %a1_addr_5, align 4" [imageprosseing/imgpro.c:135]   --->   Operation 210 'load' 'bottom_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 211 [2/2] (3.25ns)   --->   "%a1_load_18 = load i32* %a1_addr_9, align 4" [imageprosseing/imgpro.c:138]   --->   Operation 211 'load' 'a1_load_18' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 212 [1/2] (3.25ns)   --->   "%top_1 = load i32* %a1_addr_14, align 4" [imageprosseing/imgpro.c:120]   --->   Operation 212 'load' 'top_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 213 [1/2] (3.25ns)   --->   "%ne = load i32* %a1_addr_15, align 4" [imageprosseing/imgpro.c:121]   --->   Operation 213 'load' 'ne' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 214 [2/2] (3.25ns)   --->   "%right_1 = load i32* %a1_addr_10, align 4" [imageprosseing/imgpro.c:125]   --->   Operation 214 'load' 'right_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 215 [2/2] (3.25ns)   --->   "%a1_load_12 = load i32* %a1_addr_11, align 4" [imageprosseing/imgpro.c:126]   --->   Operation 215 'load' 'a1_load_12' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 216 [1/2] (3.25ns)   --->   "%left_1 = load i32* %a1_addr_8, align 4" [imageprosseing/imgpro.c:105]   --->   Operation 216 'load' 'left_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 217 [1/2] (3.25ns)   --->   "%sw = load i32* %a1_addr_4, align 4" [imageprosseing/imgpro.c:106]   --->   Operation 217 'load' 'sw' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 218 [2/2] (3.25ns)   --->   "%bottom_1 = load i32* %a1_addr_5, align 4" [imageprosseing/imgpro.c:110]   --->   Operation 218 'load' 'bottom_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 219 [2/2] (3.25ns)   --->   "%a1_load_8 = load i32* %a1_addr_9, align 4" [imageprosseing/imgpro.c:113]   --->   Operation 219 'load' 'a1_load_8' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 220 [1/2] (3.25ns)   --->   "%left = load i32* %a1_addr_8, align 4" [imageprosseing/imgpro.c:93]   --->   Operation 220 'load' 'left' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 221 [2/2] (3.25ns)   --->   "%top = load i32* %a1_addr_12, align 4" [imageprosseing/imgpro.c:95]   --->   Operation 221 'load' 'top' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 222 [2/2] (3.25ns)   --->   "%nw = load i32* %a1_addr_13, align 4" [imageprosseing/imgpro.c:97]   --->   Operation 222 'load' 'nw' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 223 [1/2] (3.25ns)   --->   "%a1_load_4 = load i32* %a1_addr_9, align 4" [imageprosseing/imgpro.c:101]   --->   Operation 223 'load' 'a1_load_4' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 224 [1/1] (2.55ns)   --->   "%add_ln101_1 = add i32 %left, %a1_load_4" [imageprosseing/imgpro.c:101]   --->   Operation 224 'add' 'add_ln101_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (1.81ns)   --->   "%add_ln89_3 = add i14 %trunc_ln88, %zext_ln86_1" [imageprosseing/imgpro.c:89]   --->   Operation 225 'add' 'add_ln89_3' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i14 %add_ln89_3 to i64" [imageprosseing/imgpro.c:89]   --->   Operation 226 'zext' 'zext_ln89_2' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%a1_addr_3 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln89_2" [imageprosseing/imgpro.c:89]   --->   Operation 227 'getelementptr' 'a1_addr_3' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 228 [1/2] (3.25ns)   --->   "%bottom = load i32* %a1_addr, align 4" [imageprosseing/imgpro.c:86]   --->   Operation 228 'load' 'bottom' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 229 [1/1] (1.81ns)   --->   "%add_ln88 = add i14 %trunc_ln88, %zext_ln87" [imageprosseing/imgpro.c:88]   --->   Operation 229 'add' 'add_ln88' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i14 %add_ln88 to i64" [imageprosseing/imgpro.c:88]   --->   Operation 230 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%a1_addr_2 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln88_1" [imageprosseing/imgpro.c:88]   --->   Operation 231 'getelementptr' 'a1_addr_2' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 232 [1/2] (3.25ns)   --->   "%se = load i32* %a1_addr_1, align 4" [imageprosseing/imgpro.c:87]   --->   Operation 232 'load' 'se' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 233 [2/2] (3.25ns)   --->   "%right = load i32* %a1_addr_2, align 4" [imageprosseing/imgpro.c:88]   --->   Operation 233 'load' 'right' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 234 [2/2] (3.25ns)   --->   "%a1_load = load i32* %a1_addr_3, align 4" [imageprosseing/imgpro.c:89]   --->   Operation 234 'load' 'a1_load' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 5 <SV = 4> <Delay = 7.62>
ST_5 : Operation 235 [1/1] (1.94ns)   --->   "%add_ln185 = add i15 %sext_ln179, %mul_ln86" [imageprosseing/imgpro.c:185]   --->   Operation 235 'add' 'add_ln185' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i15 %add_ln185 to i64" [imageprosseing/imgpro.c:185]   --->   Operation 236 'sext' 'sext_ln185' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%a1_addr_35 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln185" [imageprosseing/imgpro.c:185]   --->   Operation 237 'getelementptr' 'a1_addr_35' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i14 %add_ln186_8 to i64" [imageprosseing/imgpro.c:186]   --->   Operation 238 'zext' 'zext_ln186' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%a1_addr_36 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln186" [imageprosseing/imgpro.c:186]   --->   Operation 239 'getelementptr' 'a1_addr_36' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_5 : Operation 240 [1/2] (3.25ns)   --->   "%bottom_5 = load i32* %a1_addr_33, align 4" [imageprosseing/imgpro.c:183]   --->   Operation 240 'load' 'bottom_5' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 241 [1/2] (3.25ns)   --->   "%se_3 = load i32* %a1_addr_34, align 4" [imageprosseing/imgpro.c:184]   --->   Operation 241 'load' 'se_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 242 [2/2] (3.25ns)   --->   "%sw_3 = load i32* %a1_addr_35, align 4" [imageprosseing/imgpro.c:185]   --->   Operation 242 'load' 'sw_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 243 [2/2] (3.25ns)   --->   "%a1_load_45 = load i32* %a1_addr_36, align 4" [imageprosseing/imgpro.c:186]   --->   Operation 243 'load' 'a1_load_45' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 244 [1/1] (1.87ns)   --->   "%add_ln166 = add i8 %zext_ln77, -1" [imageprosseing/imgpro.c:166]   --->   Operation 244 'add' 'add_ln166' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i8 %add_ln166 to i15" [imageprosseing/imgpro.c:166]   --->   Operation 245 'sext' 'sext_ln166' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (1.94ns)   --->   "%add_ln166_1 = add i15 %sext_ln166, %mul_ln88" [imageprosseing/imgpro.c:166]   --->   Operation 246 'add' 'add_ln166_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln166_1 = sext i15 %add_ln166_1 to i64" [imageprosseing/imgpro.c:166]   --->   Operation 247 'sext' 'sext_ln166_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%a1_addr_22 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln166_1" [imageprosseing/imgpro.c:166]   --->   Operation 248 'getelementptr' 'a1_addr_22' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (1.94ns)   --->   "%add_ln170 = add i15 %sext_ln166, %mul_ln95" [imageprosseing/imgpro.c:170]   --->   Operation 249 'add' 'add_ln170' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln170 = sext i15 %add_ln170 to i64" [imageprosseing/imgpro.c:170]   --->   Operation 250 'sext' 'sext_ln170' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%a1_addr_25 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln170" [imageprosseing/imgpro.c:170]   --->   Operation 251 'getelementptr' 'a1_addr_25' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_5 : Operation 252 [2/2] (3.25ns)   --->   "%left_4 = load i32* %a1_addr_22, align 4" [imageprosseing/imgpro.c:166]   --->   Operation 252 'load' 'left_4' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 253 [1/2] (3.25ns)   --->   "%top_4 = load i32* %a1_addr_23, align 4" [imageprosseing/imgpro.c:168]   --->   Operation 253 'load' 'top_4' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 254 [1/2] (3.25ns)   --->   "%ne_2 = load i32* %a1_addr_24, align 4" [imageprosseing/imgpro.c:169]   --->   Operation 254 'load' 'ne_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 255 [2/2] (3.25ns)   --->   "%nw_2 = load i32* %a1_addr_25, align 4" [imageprosseing/imgpro.c:170]   --->   Operation 255 'load' 'nw_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 256 [1/1] (2.55ns)   --->   "%add_ln174 = add i32 %top_4, %ne_2" [imageprosseing/imgpro.c:174]   --->   Operation 256 'add' 'add_ln174' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (1.94ns)   --->   "%add_ln154_1 = add i15 %sext_ln154, %mul_ln88" [imageprosseing/imgpro.c:154]   --->   Operation 257 'add' 'add_ln154_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln154_1 = sext i15 %add_ln154_1 to i64" [imageprosseing/imgpro.c:154]   --->   Operation 258 'sext' 'sext_ln154_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%a1_addr_16 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln154_1" [imageprosseing/imgpro.c:154]   --->   Operation 259 'getelementptr' 'a1_addr_16' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_5 : Operation 260 [2/2] (3.25ns)   --->   "%left_3 = load i32* %a1_addr_16, align 4" [imageprosseing/imgpro.c:154]   --->   Operation 260 'load' 'left_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i14 %add_ln162_5 to i64" [imageprosseing/imgpro.c:162]   --->   Operation 261 'zext' 'zext_ln162' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%a1_addr_21 = getelementptr [10000 x i32]* %a1, i64 0, i64 %zext_ln162" [imageprosseing/imgpro.c:162]   --->   Operation 262 'getelementptr' 'a1_addr_21' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_5 : Operation 263 [1/2] (3.25ns)   --->   "%se_2 = load i32* %a1_addr_19, align 4" [imageprosseing/imgpro.c:160]   --->   Operation 263 'load' 'se_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 264 [1/2] (3.25ns)   --->   "%right_3 = load i32* %a1_addr_20, align 4" [imageprosseing/imgpro.c:161]   --->   Operation 264 'load' 'right_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 265 [2/2] (3.25ns)   --->   "%a1_load_30 = load i32* %a1_addr_21, align 4" [imageprosseing/imgpro.c:162]   --->   Operation 265 'load' 'a1_load_30' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 266 [2/2] (3.25ns)   --->   "%ne_1 = load i32* %a1_addr_15, align 4" [imageprosseing/imgpro.c:145]   --->   Operation 266 'load' 'ne_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 267 [1/2] (3.25ns)   --->   "%se_1 = load i32* %a1_addr_7, align 4" [imageprosseing/imgpro.c:148]   --->   Operation 267 'load' 'se_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 268 [1/2] (3.25ns)   --->   "%right_2 = load i32* %a1_addr_10, align 4" [imageprosseing/imgpro.c:149]   --->   Operation 268 'load' 'right_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 269 [2/2] (3.25ns)   --->   "%a1_load_24 = load i32* %a1_addr_11, align 4" [imageprosseing/imgpro.c:150]   --->   Operation 269 'load' 'a1_load_24' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 270 [2/2] (3.25ns)   --->   "%sw_1 = load i32* %a1_addr_4, align 4" [imageprosseing/imgpro.c:131]   --->   Operation 270 'load' 'sw_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 271 [1/2] (3.25ns)   --->   "%top_2 = load i32* %a1_addr_12, align 4" [imageprosseing/imgpro.c:132]   --->   Operation 271 'load' 'top_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 272 [2/2] (3.25ns)   --->   "%nw_1 = load i32* %a1_addr_13, align 4" [imageprosseing/imgpro.c:134]   --->   Operation 272 'load' 'nw_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 273 [1/2] (3.25ns)   --->   "%a1_load_18 = load i32* %a1_addr_9, align 4" [imageprosseing/imgpro.c:138]   --->   Operation 273 'load' 'a1_load_18' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 274 [1/1] (2.55ns)   --->   "%add_ln138 = add i32 %left_2, %top_2" [imageprosseing/imgpro.c:138]   --->   Operation 274 'add' 'add_ln138' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/2] (3.25ns)   --->   "%right_1 = load i32* %a1_addr_10, align 4" [imageprosseing/imgpro.c:125]   --->   Operation 275 'load' 'right_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 276 [1/2] (3.25ns)   --->   "%a1_load_12 = load i32* %a1_addr_11, align 4" [imageprosseing/imgpro.c:126]   --->   Operation 276 'load' 'a1_load_12' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 277 [1/1] (2.55ns)   --->   "%add_ln126_1 = add i32 %top_1, %a1_load_12" [imageprosseing/imgpro.c:126]   --->   Operation 277 'add' 'add_ln126_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 278 [1/2] (3.25ns)   --->   "%bottom_1 = load i32* %a1_addr_5, align 4" [imageprosseing/imgpro.c:110]   --->   Operation 278 'load' 'bottom_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 279 [1/2] (3.25ns)   --->   "%a1_load_8 = load i32* %a1_addr_9, align 4" [imageprosseing/imgpro.c:113]   --->   Operation 279 'load' 'a1_load_8' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 280 [1/1] (2.55ns)   --->   "%add_ln113_1 = add i32 %left_1, %a1_load_8" [imageprosseing/imgpro.c:113]   --->   Operation 280 'add' 'add_ln113_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/2] (3.25ns)   --->   "%top = load i32* %a1_addr_12, align 4" [imageprosseing/imgpro.c:95]   --->   Operation 281 'load' 'top' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 282 [1/2] (3.25ns)   --->   "%nw = load i32* %a1_addr_13, align 4" [imageprosseing/imgpro.c:97]   --->   Operation 282 'load' 'nw' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101 = add i32 %top, %nw" [imageprosseing/imgpro.c:101]   --->   Operation 283 'add' 'add_ln101' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 284 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln101_2 = add i32 %add_ln101_1, %add_ln101" [imageprosseing/imgpro.c:101]   --->   Operation 284 'add' 'add_ln101_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln101_2, i32 31)" [imageprosseing/imgpro.c:101]   --->   Operation 285 'bitselect' 'tmp_20' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln101_2, i32 2, i32 31)" [imageprosseing/imgpro.c:101]   --->   Operation 286 'partselect' 'tmp_4' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91)> <Delay = 0.00>
ST_5 : Operation 287 [1/2] (3.25ns)   --->   "%right = load i32* %a1_addr_2, align 4" [imageprosseing/imgpro.c:88]   --->   Operation 287 'load' 'right' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 288 [1/2] (3.25ns)   --->   "%a1_load = load i32* %a1_addr_3, align 4" [imageprosseing/imgpro.c:89]   --->   Operation 288 'load' 'a1_load' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 289 [1/1] (2.55ns)   --->   "%add_ln89 = add i32 %right, %se" [imageprosseing/imgpro.c:89]   --->   Operation 289 'add' 'add_ln89' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.62>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i7 %add_ln178 to i15" [imageprosseing/imgpro.c:178]   --->   Operation 290 'zext' 'zext_ln178' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (1.94ns)   --->   "%add_ln181 = add i15 %zext_ln178, %mul_ln95" [imageprosseing/imgpro.c:181]   --->   Operation 291 'add' 'add_ln181' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i15 %add_ln181 to i64" [imageprosseing/imgpro.c:181]   --->   Operation 292 'sext' 'sext_ln181' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%a1_addr_31 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln181" [imageprosseing/imgpro.c:181]   --->   Operation 293 'getelementptr' 'a1_addr_31' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (1.94ns)   --->   "%add_ln182 = add i15 %sext_ln179, %mul_ln95" [imageprosseing/imgpro.c:182]   --->   Operation 294 'add' 'add_ln182' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i7 %select_ln75 to i15" [imageprosseing/imgpro.c:180]   --->   Operation 295 'zext' 'zext_ln180' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (1.94ns)   --->   "%add_ln180 = add i15 %zext_ln180, %mul_ln95" [imageprosseing/imgpro.c:180]   --->   Operation 296 'add' 'add_ln180' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i15 %add_ln180 to i64" [imageprosseing/imgpro.c:180]   --->   Operation 297 'sext' 'sext_ln180' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%a1_addr_30 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln180" [imageprosseing/imgpro.c:180]   --->   Operation 298 'getelementptr' 'a1_addr_30' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_6 : Operation 299 [2/2] (3.25ns)   --->   "%top_5 = load i32* %a1_addr_30, align 4" [imageprosseing/imgpro.c:180]   --->   Operation 299 'load' 'top_5' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 300 [2/2] (3.25ns)   --->   "%ne_3 = load i32* %a1_addr_31, align 4" [imageprosseing/imgpro.c:181]   --->   Operation 300 'load' 'ne_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 301 [1/2] (3.25ns)   --->   "%sw_3 = load i32* %a1_addr_35, align 4" [imageprosseing/imgpro.c:185]   --->   Operation 301 'load' 'sw_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 302 [1/2] (3.25ns)   --->   "%a1_load_45 = load i32* %a1_addr_36, align 4" [imageprosseing/imgpro.c:186]   --->   Operation 302 'load' 'a1_load_45' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_4 = add i32 %sw_3, %a1_load_45" [imageprosseing/imgpro.c:186]   --->   Operation 303 'add' 'add_ln186_4' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 304 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln186_5 = add i32 %add_ln186_4, %se_3" [imageprosseing/imgpro.c:186]   --->   Operation 304 'add' 'add_ln186_5' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 305 [1/2] (3.25ns)   --->   "%left_4 = load i32* %a1_addr_22, align 4" [imageprosseing/imgpro.c:166]   --->   Operation 305 'load' 'left_4' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 306 [1/2] (3.25ns)   --->   "%nw_2 = load i32* %a1_addr_25, align 4" [imageprosseing/imgpro.c:170]   --->   Operation 306 'load' 'nw_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln174_2 = add i32 %right_4, %a1_load_36" [imageprosseing/imgpro.c:174]   --->   Operation 307 'add' 'add_ln174_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 308 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln174_3 = add i32 %add_ln174_2, %nw_2" [imageprosseing/imgpro.c:174]   --->   Operation 308 'add' 'add_ln174_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 309 [1/2] (3.25ns)   --->   "%left_3 = load i32* %a1_addr_16, align 4" [imageprosseing/imgpro.c:154]   --->   Operation 309 'load' 'left_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 310 [1/2] (3.25ns)   --->   "%a1_load_30 = load i32* %a1_addr_21, align 4" [imageprosseing/imgpro.c:162]   --->   Operation 310 'load' 'a1_load_30' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln162_2 = add i32 %right_3, %a1_load_30" [imageprosseing/imgpro.c:162]   --->   Operation 311 'add' 'add_ln162_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 312 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln162_3 = add i32 %add_ln162_2, %se_2" [imageprosseing/imgpro.c:162]   --->   Operation 312 'add' 'add_ln162_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 313 [1/2] (3.25ns)   --->   "%ne_1 = load i32* %a1_addr_15, align 4" [imageprosseing/imgpro.c:145]   --->   Operation 313 'load' 'ne_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 314 [1/2] (3.25ns)   --->   "%a1_load_24 = load i32* %a1_addr_11, align 4" [imageprosseing/imgpro.c:150]   --->   Operation 314 'load' 'a1_load_24' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_2 = add i32 %right_2, %a1_load_24" [imageprosseing/imgpro.c:150]   --->   Operation 315 'add' 'add_ln150_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 316 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln150_3 = add i32 %add_ln150_2, %se_1" [imageprosseing/imgpro.c:150]   --->   Operation 316 'add' 'add_ln150_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 317 [1/2] (3.25ns)   --->   "%sw_1 = load i32* %a1_addr_4, align 4" [imageprosseing/imgpro.c:131]   --->   Operation 317 'load' 'sw_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 318 [1/2] (3.25ns)   --->   "%nw_1 = load i32* %a1_addr_13, align 4" [imageprosseing/imgpro.c:134]   --->   Operation 318 'load' 'nw_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_6 : Operation 319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_2 = add i32 %bottom_2, %a1_load_18" [imageprosseing/imgpro.c:138]   --->   Operation 319 'add' 'add_ln138_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 320 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln138_3 = add i32 %add_ln138_2, %nw_1" [imageprosseing/imgpro.c:138]   --->   Operation 320 'add' 'add_ln138_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126 = add i32 %ne, %right_1" [imageprosseing/imgpro.c:126]   --->   Operation 321 'add' 'add_ln126' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 322 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln126_2 = add i32 %add_ln126_1, %add_ln126" [imageprosseing/imgpro.c:126]   --->   Operation 322 'add' 'add_ln126_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln126_2, i32 31)" [imageprosseing/imgpro.c:126]   --->   Operation 323 'bitselect' 'tmp_22' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (2.55ns)   --->   "%sub_ln126 = sub i32 0, %add_ln126_2" [imageprosseing/imgpro.c:126]   --->   Operation 324 'sub' 'sub_ln126' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln126, i32 2, i32 31)" [imageprosseing/imgpro.c:126]   --->   Operation 325 'partselect' 'tmp_7' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_8 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln126_2, i32 2, i32 31)" [imageprosseing/imgpro.c:126]   --->   Operation 326 'partselect' 'tmp_8' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113 = add i32 %sw, %bottom_1" [imageprosseing/imgpro.c:113]   --->   Operation 327 'add' 'add_ln113' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 328 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln113_2 = add i32 %add_ln113_1, %add_ln113" [imageprosseing/imgpro.c:113]   --->   Operation 328 'add' 'add_ln113_2' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln113_2, i32 31)" [imageprosseing/imgpro.c:113]   --->   Operation 329 'bitselect' 'tmp_21' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (2.55ns)   --->   "%sub_ln113 = sub i32 0, %add_ln113_2" [imageprosseing/imgpro.c:113]   --->   Operation 330 'sub' 'sub_ln113' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln113, i32 2, i32 31)" [imageprosseing/imgpro.c:113]   --->   Operation 331 'partselect' 'tmp_5' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln113_2, i32 2, i32 31)" [imageprosseing/imgpro.c:113]   --->   Operation 332 'partselect' 'tmp_6' <Predicate = (!icmp_ln75 & !icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (2.55ns)   --->   "%sub_ln101 = sub i32 0, %add_ln101_2" [imageprosseing/imgpro.c:101]   --->   Operation 333 'sub' 'sub_ln101' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91 & tmp_20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln101, i32 2, i32 31)" [imageprosseing/imgpro.c:101]   --->   Operation 334 'partselect' 'tmp_3' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91 & tmp_20)> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i30 %tmp_3 to i31" [imageprosseing/imgpro.c:101]   --->   Operation 335 'zext' 'zext_ln101' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91 & tmp_20)> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (2.49ns)   --->   "%sub_ln101_1 = sub i31 0, %zext_ln101" [imageprosseing/imgpro.c:101]   --->   Operation 336 'sub' 'sub_ln101_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91 & tmp_20)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i30 %tmp_4 to i31" [imageprosseing/imgpro.c:101]   --->   Operation 337 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91 & !tmp_20)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.73ns)   --->   "%select_ln101 = select i1 %tmp_20, i31 %sub_ln101_1, i31 %zext_ln101_1" [imageprosseing/imgpro.c:101]   --->   Operation 338 'select' 'select_ln101' <Predicate = (!icmp_ln75 & !icmp_ln79 & and_ln91)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_1 = add i32 %a1_load, %bottom" [imageprosseing/imgpro.c:89]   --->   Operation 339 'add' 'add_ln89_1' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 340 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln89_2 = add i32 %add_ln89, %add_ln89_1" [imageprosseing/imgpro.c:89]   --->   Operation 340 'add' 'add_ln89_2' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln89_2, i32 31)" [imageprosseing/imgpro.c:89]   --->   Operation 341 'bitselect' 'tmp_19' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (2.55ns)   --->   "%sub_ln89 = sub i32 0, %add_ln89_2" [imageprosseing/imgpro.c:89]   --->   Operation 342 'sub' 'sub_ln89' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln89, i32 2, i32 31)" [imageprosseing/imgpro.c:89]   --->   Operation 343 'partselect' 'tmp' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %add_ln89_2, i32 2, i32 31)" [imageprosseing/imgpro.c:89]   --->   Operation 344 'partselect' 'tmp_2' <Predicate = (!icmp_ln75 & icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str5, i32 %tmp_1) nounwind" [imageprosseing/imgpro.c:188]   --->   Operation 345 'specregionend' 'empty' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (1.87ns)   --->   "%j = add i7 %select_ln75, 1" [imageprosseing/imgpro.c:77]   --->   Operation 346 'add' 'j' <Predicate = (!icmp_ln75)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 347 'br' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.47>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln182 = sext i15 %add_ln182 to i64" [imageprosseing/imgpro.c:182]   --->   Operation 348 'sext' 'sext_ln182' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_7 : Operation 349 [1/1] (0.00ns)   --->   "%a1_addr_32 = getelementptr [10000 x i32]* %a1, i64 0, i64 %sext_ln182" [imageprosseing/imgpro.c:182]   --->   Operation 349 'getelementptr' 'a1_addr_32' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_7 : Operation 350 [1/2] (3.25ns)   --->   "%top_5 = load i32* %a1_addr_30, align 4" [imageprosseing/imgpro.c:180]   --->   Operation 350 'load' 'top_5' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 351 [1/2] (3.25ns)   --->   "%ne_3 = load i32* %a1_addr_31, align 4" [imageprosseing/imgpro.c:181]   --->   Operation 351 'load' 'ne_3' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 352 [2/2] (3.25ns)   --->   "%nw_3 = load i32* %a1_addr_32, align 4" [imageprosseing/imgpro.c:182]   --->   Operation 352 'load' 'nw_3' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 353 [1/1] (2.55ns)   --->   "%add_ln186_1 = add i32 %top_5, %ne_3" [imageprosseing/imgpro.c:186]   --->   Operation 353 'add' 'add_ln186_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln174_1 = add i32 %add_ln174, %left_4" [imageprosseing/imgpro.c:174]   --->   Operation 354 'add' 'add_ln174_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 355 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln174_4 = add i32 %add_ln174_3, %add_ln174_1" [imageprosseing/imgpro.c:174]   --->   Operation 355 'add' 'add_ln174_4' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln174_4, i32 31)" [imageprosseing/imgpro.c:174]   --->   Operation 356 'bitselect' 'tmp_32' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln162_1 = add i32 %add_ln162, %left_3" [imageprosseing/imgpro.c:162]   --->   Operation 357 'add' 'add_ln162_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 358 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln162_4 = add i32 %add_ln162_3, %add_ln162_1" [imageprosseing/imgpro.c:162]   --->   Operation 358 'add' 'add_ln162_4' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln162_4, i32 31)" [imageprosseing/imgpro.c:162]   --->   Operation 359 'bitselect' 'tmp_29' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_7 : Operation 360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln150_1 = add i32 %add_ln150, %ne_1" [imageprosseing/imgpro.c:150]   --->   Operation 360 'add' 'add_ln150_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 361 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln150_4 = add i32 %add_ln150_3, %add_ln150_1" [imageprosseing/imgpro.c:150]   --->   Operation 361 'add' 'add_ln150_4' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln150_4, i32 31)" [imageprosseing/imgpro.c:150]   --->   Operation 362 'bitselect' 'tmp_26' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_1 = add i32 %add_ln138, %sw_1" [imageprosseing/imgpro.c:138]   --->   Operation 363 'add' 'add_ln138_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 364 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln138_4 = add i32 %add_ln138_3, %add_ln138_1" [imageprosseing/imgpro.c:138]   --->   Operation 364 'add' 'add_ln138_4' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln138_4, i32 31)" [imageprosseing/imgpro.c:138]   --->   Operation 365 'bitselect' 'tmp_23' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i30 %tmp_7 to i31" [imageprosseing/imgpro.c:126]   --->   Operation 366 'zext' 'zext_ln126' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116 & tmp_22)> <Delay = 0.00>
ST_7 : Operation 367 [1/1] (2.49ns)   --->   "%sub_ln126_1 = sub i31 0, %zext_ln126" [imageprosseing/imgpro.c:126]   --->   Operation 367 'sub' 'sub_ln126_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116 & tmp_22)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i30 %tmp_8 to i31" [imageprosseing/imgpro.c:126]   --->   Operation 368 'zext' 'zext_ln126_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116 & !tmp_22)> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (0.73ns)   --->   "%select_ln126 = select i1 %tmp_22, i31 %sub_ln126_1, i31 %zext_ln126_1" [imageprosseing/imgpro.c:126]   --->   Operation 369 'select' 'select_ln126' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i31 %select_ln126 to i32" [imageprosseing/imgpro.c:126]   --->   Operation 370 'sext' 'sext_ln126' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 0.00>
ST_7 : Operation 371 [1/1] (3.25ns)   --->   "store i32 %sext_ln126, i32* %b1_addr_2, align 4" [imageprosseing/imgpro.c:126]   --->   Operation 371 'store' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "br label %22" [imageprosseing/imgpro.c:127]   --->   Operation 372 'br' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & and_ln116)> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i30 %tmp_5 to i31" [imageprosseing/imgpro.c:113]   --->   Operation 373 'zext' 'zext_ln113' <Predicate = (!icmp_ln79 & !and_ln91 & and_ln103 & tmp_21)> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (2.49ns)   --->   "%sub_ln113_1 = sub i31 0, %zext_ln113" [imageprosseing/imgpro.c:113]   --->   Operation 374 'sub' 'sub_ln113_1' <Predicate = (!icmp_ln79 & !and_ln91 & and_ln103 & tmp_21)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i30 %tmp_6 to i31" [imageprosseing/imgpro.c:113]   --->   Operation 375 'zext' 'zext_ln113_1' <Predicate = (!icmp_ln79 & !and_ln91 & and_ln103 & !tmp_21)> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.73ns)   --->   "%select_ln113 = select i1 %tmp_21, i31 %sub_ln113_1, i31 %zext_ln113_1" [imageprosseing/imgpro.c:113]   --->   Operation 376 'select' 'select_ln113' <Predicate = (!icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%b1_addr = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln89_2" [imageprosseing/imgpro.c:89]   --->   Operation 377 'getelementptr' 'b1_addr' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i30 %tmp to i31" [imageprosseing/imgpro.c:89]   --->   Operation 378 'zext' 'zext_ln89' <Predicate = (icmp_ln79 & tmp_19)> <Delay = 0.00>
ST_7 : Operation 379 [1/1] (2.49ns)   --->   "%sub_ln89_1 = sub i31 0, %zext_ln89" [imageprosseing/imgpro.c:89]   --->   Operation 379 'sub' 'sub_ln89_1' <Predicate = (icmp_ln79 & tmp_19)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i30 %tmp_2 to i31" [imageprosseing/imgpro.c:89]   --->   Operation 380 'zext' 'zext_ln89_1' <Predicate = (icmp_ln79 & !tmp_19)> <Delay = 0.00>
ST_7 : Operation 381 [1/1] (0.73ns)   --->   "%select_ln89 = select i1 %tmp_19, i31 %sub_ln89_1, i31 %zext_ln89_1" [imageprosseing/imgpro.c:89]   --->   Operation 381 'select' 'select_ln89' <Predicate = (icmp_ln79)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i31 %select_ln89 to i32" [imageprosseing/imgpro.c:89]   --->   Operation 382 'sext' 'sext_ln89' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 383 [1/1] (3.25ns)   --->   "store i32 %sext_ln89, i32* %b1_addr, align 4" [imageprosseing/imgpro.c:89]   --->   Operation 383 'store' <Predicate = (icmp_ln79)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "br label %colll_end" [imageprosseing/imgpro.c:90]   --->   Operation 384 'br' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.49>
ST_8 : Operation 385 [1/2] (3.25ns)   --->   "%nw_3 = load i32* %a1_addr_32, align 4" [imageprosseing/imgpro.c:182]   --->   Operation 385 'load' 'nw_3' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_3 = add i32 %nw_3, %bottom_5" [imageprosseing/imgpro.c:186]   --->   Operation 386 'add' 'add_ln186_3' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 387 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln186_6 = add i32 %add_ln186_5, %add_ln186_3" [imageprosseing/imgpro.c:186]   --->   Operation 387 'add' 'add_ln186_6' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i32 %add_ln174_4 to i65" [imageprosseing/imgpro.c:174]   --->   Operation 388 'sext' 'sext_ln174' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_8 : Operation 389 [1/1] (8.49ns)   --->   "%mul_ln174 = mul i65 %sext_ln174, 5726623062" [imageprosseing/imgpro.c:174]   --->   Operation 389 'mul' 'mul_ln174' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_34 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln174, i32 35, i32 64)" [imageprosseing/imgpro.c:174]   --->   Operation 390 'partselect' 'tmp_34' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_8 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i32 %add_ln162_4 to i65" [imageprosseing/imgpro.c:162]   --->   Operation 391 'sext' 'sext_ln162' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_8 : Operation 392 [1/1] (8.49ns)   --->   "%mul_ln162 = mul i65 %sext_ln162, 5726623062" [imageprosseing/imgpro.c:162]   --->   Operation 392 'mul' 'mul_ln162' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_31 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln162, i32 35, i32 64)" [imageprosseing/imgpro.c:162]   --->   Operation 393 'partselect' 'tmp_31' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln150 = sext i32 %add_ln150_4 to i65" [imageprosseing/imgpro.c:150]   --->   Operation 394 'sext' 'sext_ln150' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 0.00>
ST_8 : Operation 395 [1/1] (8.49ns)   --->   "%mul_ln150 = mul i65 %sext_ln150, 5726623062" [imageprosseing/imgpro.c:150]   --->   Operation 395 'mul' 'mul_ln150' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_28 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln150, i32 35, i32 64)" [imageprosseing/imgpro.c:150]   --->   Operation 396 'partselect' 'tmp_28' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 0.00>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i32 %add_ln138_4 to i65" [imageprosseing/imgpro.c:138]   --->   Operation 397 'sext' 'sext_ln138' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 0.00>
ST_8 : Operation 398 [1/1] (8.49ns)   --->   "%mul_ln138 = mul i65 %sext_ln138, 5726623062" [imageprosseing/imgpro.c:138]   --->   Operation 398 'mul' 'mul_ln138' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_25 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln138, i32 35, i32 64)" [imageprosseing/imgpro.c:138]   --->   Operation 399 'partselect' 'tmp_25' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 0.00>
ST_8 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i31 %select_ln113 to i32" [imageprosseing/imgpro.c:113]   --->   Operation 400 'sext' 'sext_ln113' <Predicate = (!icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 0.00>
ST_8 : Operation 401 [1/1] (3.25ns)   --->   "store i32 %sext_ln113, i32* %b1_addr_1, align 4" [imageprosseing/imgpro.c:113]   --->   Operation 401 'store' <Predicate = (!icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "br label %23" [imageprosseing/imgpro.c:115]   --->   Operation 402 'br' <Predicate = (!icmp_ln79 & !and_ln91 & and_ln103)> <Delay = 0.00>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i31 %select_ln101 to i32" [imageprosseing/imgpro.c:101]   --->   Operation 403 'sext' 'sext_ln101' <Predicate = (!icmp_ln79 & and_ln91)> <Delay = 0.00>
ST_8 : Operation 404 [1/1] (3.25ns)   --->   "store i32 %sext_ln101, i32* %b1_addr_1, align 4" [imageprosseing/imgpro.c:101]   --->   Operation 404 'store' <Predicate = (!icmp_ln79 & and_ln91)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 405 [1/1] (0.00ns)   --->   "br label %24" [imageprosseing/imgpro.c:102]   --->   Operation 405 'br' <Predicate = (!icmp_ln79 & and_ln91)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.73>
ST_9 : Operation 406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_2 = add i32 %add_ln186_1, %add_ln186" [imageprosseing/imgpro.c:186]   --->   Operation 406 'add' 'add_ln186_2' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 407 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln186_7 = add i32 %add_ln186_6, %add_ln186_2" [imageprosseing/imgpro.c:186]   --->   Operation 407 'add' 'add_ln186_7' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln186_7, i32 31)" [imageprosseing/imgpro.c:186]   --->   Operation 408 'bitselect' 'tmp_35' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_9 : Operation 409 [1/1] (3.54ns)   --->   "%sub_ln174 = sub i65 0, %mul_ln174" [imageprosseing/imgpro.c:174]   --->   Operation 409 'sub' 'sub_ln174' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3 & tmp_32)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node sub_ln174_1)   --->   "%tmp_33 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %sub_ln174, i32 35, i32 64)" [imageprosseing/imgpro.c:174]   --->   Operation 410 'partselect' 'tmp_33' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3 & tmp_32)> <Delay = 0.00>
ST_9 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node sub_ln174_1)   --->   "%sext_ln174_1 = sext i30 %tmp_33 to i32" [imageprosseing/imgpro.c:174]   --->   Operation 411 'sext' 'sext_ln174_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3 & tmp_32)> <Delay = 0.00>
ST_9 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln174_2 = sext i30 %tmp_34 to i32" [imageprosseing/imgpro.c:174]   --->   Operation 412 'sext' 'sext_ln174_2' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_9 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node sub_ln174_1)   --->   "%select_ln174 = select i1 %tmp_32, i32 %sext_ln174_1, i32 %sext_ln174_2" [imageprosseing/imgpro.c:174]   --->   Operation 413 'select' 'select_ln174' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3 & tmp_32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 414 [1/1] (2.49ns) (out node of the LUT)   --->   "%sub_ln174_1 = sub i32 0, %select_ln174" [imageprosseing/imgpro.c:174]   --->   Operation 414 'sub' 'sub_ln174_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3 & tmp_32)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 415 [1/1] (0.69ns)   --->   "%select_ln174_1 = select i1 %tmp_32, i32 %sub_ln174_1, i32 %sext_ln174_2" [imageprosseing/imgpro.c:174]   --->   Operation 415 'select' 'select_ln174_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 416 [1/1] (3.54ns)   --->   "%sub_ln162 = sub i65 0, %mul_ln162" [imageprosseing/imgpro.c:162]   --->   Operation 416 'sub' 'sub_ln162' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4 & tmp_29)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node sub_ln162_1)   --->   "%tmp_30 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %sub_ln162, i32 35, i32 64)" [imageprosseing/imgpro.c:162]   --->   Operation 417 'partselect' 'tmp_30' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4 & tmp_29)> <Delay = 0.00>
ST_9 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node sub_ln162_1)   --->   "%sext_ln162_1 = sext i30 %tmp_30 to i32" [imageprosseing/imgpro.c:162]   --->   Operation 418 'sext' 'sext_ln162_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4 & tmp_29)> <Delay = 0.00>
ST_9 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln162_2 = sext i30 %tmp_31 to i32" [imageprosseing/imgpro.c:162]   --->   Operation 419 'sext' 'sext_ln162_2' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_9 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node sub_ln162_1)   --->   "%select_ln162 = select i1 %tmp_29, i32 %sext_ln162_1, i32 %sext_ln162_2" [imageprosseing/imgpro.c:162]   --->   Operation 420 'select' 'select_ln162' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4 & tmp_29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 421 [1/1] (2.49ns) (out node of the LUT)   --->   "%sub_ln162_1 = sub i32 0, %select_ln162" [imageprosseing/imgpro.c:162]   --->   Operation 421 'sub' 'sub_ln162_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4 & tmp_29)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 422 [1/1] (0.69ns)   --->   "%select_ln162_1 = select i1 %tmp_29, i32 %sub_ln162_1, i32 %sext_ln162_2" [imageprosseing/imgpro.c:162]   --->   Operation 422 'select' 'select_ln162_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 423 [1/1] (3.54ns)   --->   "%sub_ln150 = sub i65 0, %mul_ln150" [imageprosseing/imgpro.c:150]   --->   Operation 423 'sub' 'sub_ln150' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116 & tmp_26)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node sub_ln150_1)   --->   "%tmp_27 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %sub_ln150, i32 35, i32 64)" [imageprosseing/imgpro.c:150]   --->   Operation 424 'partselect' 'tmp_27' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116 & tmp_26)> <Delay = 0.00>
ST_9 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node sub_ln150_1)   --->   "%sext_ln150_1 = sext i30 %tmp_27 to i32" [imageprosseing/imgpro.c:150]   --->   Operation 425 'sext' 'sext_ln150_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116 & tmp_26)> <Delay = 0.00>
ST_9 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln150_2 = sext i30 %tmp_28 to i32" [imageprosseing/imgpro.c:150]   --->   Operation 426 'sext' 'sext_ln150_2' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 0.00>
ST_9 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node sub_ln150_1)   --->   "%select_ln150 = select i1 %tmp_26, i32 %sext_ln150_1, i32 %sext_ln150_2" [imageprosseing/imgpro.c:150]   --->   Operation 427 'select' 'select_ln150' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116 & tmp_26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 428 [1/1] (2.49ns) (out node of the LUT)   --->   "%sub_ln150_1 = sub i32 0, %select_ln150" [imageprosseing/imgpro.c:150]   --->   Operation 428 'sub' 'sub_ln150_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116 & tmp_26)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 429 [1/1] (0.69ns)   --->   "%select_ln150_1 = select i1 %tmp_26, i32 %sub_ln150_1, i32 %sext_ln150_2" [imageprosseing/imgpro.c:150]   --->   Operation 429 'select' 'select_ln150_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 430 [1/1] (3.54ns)   --->   "%sub_ln138 = sub i65 0, %mul_ln138" [imageprosseing/imgpro.c:138]   --->   Operation 430 'sub' 'sub_ln138' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1 & tmp_23)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node sub_ln138_1)   --->   "%tmp_24 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %sub_ln138, i32 35, i32 64)" [imageprosseing/imgpro.c:138]   --->   Operation 431 'partselect' 'tmp_24' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1 & tmp_23)> <Delay = 0.00>
ST_9 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node sub_ln138_1)   --->   "%sext_ln138_1 = sext i30 %tmp_24 to i32" [imageprosseing/imgpro.c:138]   --->   Operation 432 'sext' 'sext_ln138_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1 & tmp_23)> <Delay = 0.00>
ST_9 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln138_2 = sext i30 %tmp_25 to i32" [imageprosseing/imgpro.c:138]   --->   Operation 433 'sext' 'sext_ln138_2' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 0.00>
ST_9 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node sub_ln138_1)   --->   "%select_ln138 = select i1 %tmp_23, i32 %sext_ln138_1, i32 %sext_ln138_2" [imageprosseing/imgpro.c:138]   --->   Operation 434 'select' 'select_ln138' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1 & tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 435 [1/1] (2.49ns) (out node of the LUT)   --->   "%sub_ln138_1 = sub i32 0, %select_ln138" [imageprosseing/imgpro.c:138]   --->   Operation 435 'sub' 'sub_ln138_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1 & tmp_23)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 436 [1/1] (0.69ns)   --->   "%select_ln138_1 = select i1 %tmp_23, i32 %sub_ln138_1, i32 %sext_ln138_2" [imageprosseing/imgpro.c:138]   --->   Operation 436 'select' 'select_ln138_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.49>
ST_10 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i32 %add_ln186_7 to i65" [imageprosseing/imgpro.c:186]   --->   Operation 437 'sext' 'sext_ln186' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_10 : Operation 438 [1/1] (8.49ns)   --->   "%mul_ln186 = mul i65 %sext_ln186, 7635497416" [imageprosseing/imgpro.c:186]   --->   Operation 438 'mul' 'mul_ln186' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_37 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln186, i32 36, i32 64)" [imageprosseing/imgpro.c:186]   --->   Operation 439 'partselect' 'tmp_37' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_10 : Operation 440 [1/1] (0.00ns)   --->   "%b1_addr_4 = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln174" [imageprosseing/imgpro.c:174]   --->   Operation 440 'getelementptr' 'b1_addr_4' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_10 : Operation 441 [1/1] (3.25ns)   --->   "store i32 %select_ln174_1, i32* %b1_addr_4, align 4" [imageprosseing/imgpro.c:174]   --->   Operation 441 'store' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 442 [1/1] (0.00ns)   --->   "br label %18" [imageprosseing/imgpro.c:175]   --->   Operation 442 'br' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & select_ln75_3)> <Delay = 0.00>
ST_10 : Operation 443 [1/1] (0.00ns)   --->   "%b1_addr_3 = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln162" [imageprosseing/imgpro.c:162]   --->   Operation 443 'getelementptr' 'b1_addr_3' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_10 : Operation 444 [1/1] (3.25ns)   --->   "store i32 %select_ln162_1, i32* %b1_addr_3, align 4" [imageprosseing/imgpro.c:162]   --->   Operation 444 'store' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 445 [1/1] (0.00ns)   --->   "br label %19" [imageprosseing/imgpro.c:163]   --->   Operation 445 'br' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & select_ln75_4)> <Delay = 0.00>
ST_10 : Operation 446 [1/1] (3.25ns)   --->   "store i32 %select_ln150_1, i32* %b1_addr_2, align 4" [imageprosseing/imgpro.c:150]   --->   Operation 446 'store' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 447 [1/1] (0.00ns)   --->   "br label %20" [imageprosseing/imgpro.c:151]   --->   Operation 447 'br' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & icmp_ln116)> <Delay = 0.00>
ST_10 : Operation 448 [1/1] (3.25ns)   --->   "store i32 %select_ln138_1, i32* %b1_addr_1, align 4" [imageprosseing/imgpro.c:138]   --->   Operation 448 'store' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 449 [1/1] (0.00ns)   --->   "br label %21" [imageprosseing/imgpro.c:139]   --->   Operation 449 'br' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & icmp_ln91_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.74>
ST_11 : Operation 450 [1/1] (3.54ns)   --->   "%sub_ln186 = sub i65 0, %mul_ln186" [imageprosseing/imgpro.c:186]   --->   Operation 450 'sub' 'sub_ln186' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3 & tmp_35)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node sub_ln186_1)   --->   "%tmp_36 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %sub_ln186, i32 36, i32 64)" [imageprosseing/imgpro.c:186]   --->   Operation 451 'partselect' 'tmp_36' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3 & tmp_35)> <Delay = 0.00>
ST_11 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node sub_ln186_1)   --->   "%sext_ln186_1 = sext i29 %tmp_36 to i32" [imageprosseing/imgpro.c:186]   --->   Operation 452 'sext' 'sext_ln186_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3 & tmp_35)> <Delay = 0.00>
ST_11 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i29 %tmp_37 to i32" [imageprosseing/imgpro.c:186]   --->   Operation 453 'sext' 'sext_ln186_2' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_11 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node sub_ln186_1)   --->   "%select_ln186 = select i1 %tmp_35, i32 %sext_ln186_1, i32 %sext_ln186_2" [imageprosseing/imgpro.c:186]   --->   Operation 454 'select' 'select_ln186' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3 & tmp_35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 455 [1/1] (2.46ns) (out node of the LUT)   --->   "%sub_ln186_1 = sub i32 0, %select_ln186" [imageprosseing/imgpro.c:186]   --->   Operation 455 'sub' 'sub_ln186_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3 & tmp_35)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 456 [1/1] (0.73ns)   --->   "%select_ln186_1 = select i1 %tmp_35, i32 %sub_ln186_1, i32 %sext_ln186_2" [imageprosseing/imgpro.c:186]   --->   Operation 456 'select' 'select_ln186_1' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 457 [1/1] (0.00ns)   --->   "%b1_addr_5 = getelementptr [10000 x i32]* %b1, i64 0, i64 %zext_ln186" [imageprosseing/imgpro.c:186]   --->   Operation 457 'getelementptr' 'b1_addr_5' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>
ST_12 : Operation 458 [1/1] (3.25ns)   --->   "store i32 %select_ln186_1, i32* %b1_addr_5, align 4" [imageprosseing/imgpro.c:186]   --->   Operation 458 'store' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 459 [1/1] (0.00ns)   --->   "br label %18"   --->   Operation 459 'br' <Predicate = (!icmp_ln79 & !and_ln91 & !and_ln103 & !and_ln116 & !icmp_ln91_1 & !icmp_ln116 & !select_ln75_4 & !select_ln75_3)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 460 [1/1] (0.00ns)   --->   "ret void" [imageprosseing/imgpro.c:203]   --->   Operation 460 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', imageprosseing/imgpro.c:75) with incoming values : ('add_ln75_1', imageprosseing/imgpro.c:75) [8]  (1.77 ns)

 <State 2>: 7.03ns
The critical path consists of the following:
	'phi' operation ('i_0', imageprosseing/imgpro.c:75) with incoming values : ('select_ln75_2', imageprosseing/imgpro.c:75) [9]  (0 ns)
	'add' operation ('i', imageprosseing/imgpro.c:86) [11]  (1.87 ns)
	'select' operation ('select_ln75_1', imageprosseing/imgpro.c:75) [23]  (0.993 ns)
	'mul' operation ('mul_ln86', imageprosseing/imgpro.c:86) [25]  (4.17 ns)

 <State 3>: 7.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln95', imageprosseing/imgpro.c:95) [60]  (4.17 ns)
	'getelementptr' operation ('a1_addr_14', imageprosseing/imgpro.c:120) [68]  (0 ns)
	'load' operation ('top', imageprosseing/imgpro.c:144) on array 'a1' [271]  (3.25 ns)

 <State 4>: 6.94ns
The critical path consists of the following:
	'add' operation ('add_ln160', imageprosseing/imgpro.c:160) [239]  (1.87 ns)
	'add' operation ('add_ln160_1', imageprosseing/imgpro.c:160) [241]  (1.81 ns)
	'getelementptr' operation ('a1_addr_19', imageprosseing/imgpro.c:160) [243]  (0 ns)
	'load' operation ('se', imageprosseing/imgpro.c:160) on array 'a1' [247]  (3.25 ns)

 <State 5>: 7.63ns
The critical path consists of the following:
	'load' operation ('top', imageprosseing/imgpro.c:95) on array 'a1' [368]  (3.25 ns)
	'add' operation ('add_ln101', imageprosseing/imgpro.c:101) [371]  (0 ns)
	'add' operation ('add_ln101_2', imageprosseing/imgpro.c:101) [373]  (4.37 ns)

 <State 6>: 7.63ns
The critical path consists of the following:
	'load' operation ('sw', imageprosseing/imgpro.c:185) on array 'a1' [143]  (3.25 ns)
	'add' operation ('add_ln186_4', imageprosseing/imgpro.c:186) [149]  (0 ns)
	'add' operation ('add_ln186_5', imageprosseing/imgpro.c:186) [150]  (4.37 ns)

 <State 7>: 6.48ns
The critical path consists of the following:
	'sub' operation ('sub_ln126_1', imageprosseing/imgpro.c:126) [336]  (2.49 ns)
	'select' operation ('select_ln126', imageprosseing/imgpro.c:126) [339]  (0.733 ns)
	'store' operation ('store_ln126', imageprosseing/imgpro.c:126) of variable 'sext_ln126', imageprosseing/imgpro.c:126 on array 'b1' [341]  (3.25 ns)

 <State 8>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul_ln174', imageprosseing/imgpro.c:174) [205]  (8.5 ns)

 <State 9>: 6.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln174', imageprosseing/imgpro.c:174) [206]  (3.55 ns)
	'select' operation ('select_ln174', imageprosseing/imgpro.c:174) [212]  (0 ns)
	'sub' operation ('sub_ln174_1', imageprosseing/imgpro.c:174) [213]  (2.49 ns)
	'select' operation ('select_ln174_1', imageprosseing/imgpro.c:174) [214]  (0.698 ns)

 <State 10>: 8.5ns
The critical path consists of the following:
	'mul' operation ('mul_ln186', imageprosseing/imgpro.c:186) [154]  (8.5 ns)

 <State 11>: 6.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln186', imageprosseing/imgpro.c:186) [155]  (3.55 ns)
	'select' operation ('select_ln186', imageprosseing/imgpro.c:186) [161]  (0 ns)
	'sub' operation ('sub_ln186_1', imageprosseing/imgpro.c:186) [162]  (2.46 ns)
	'select' operation ('select_ln186_1', imageprosseing/imgpro.c:186) [163]  (0.733 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('b1_addr_5', imageprosseing/imgpro.c:186) [137]  (0 ns)
	'store' operation ('store_ln186', imageprosseing/imgpro.c:186) of variable 'select_ln186_1', imageprosseing/imgpro.c:186 on array 'b1' [164]  (3.25 ns)

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
