<!DOCTYPE html><html lang="zh-CN"><head><meta charset="UTF-8"><meta name="viewport" content="width=device-width,initial-scale=1,maximum-scale=2"><meta name="theme-color" content="#222"><meta name="generator" content="Hexo 6.0.0"><link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png"><link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32.png"><link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16.png"><link rel="mask-icon" href="/images/logo.svg" color="#222"><meta name="google-site-verification" content="bzZtQTbSAJGrkq97ZYmZLMazo8HfoVPpqj8aDEPrObA"><link rel="stylesheet" href="/css/main.css"><link rel="stylesheet" href="/lib/font-awesome/css/all.min.css"><script id="hexo-configurations">var NexT=window.NexT||{},CONFIG={hostname:"sourcelizi.github.io",root:"/",scheme:"Pisces",version:"7.8.0",exturl:!1,sidebar:{position:"left",display:"post",padding:18,offset:12,onmobile:!1},copycode:{enable:!0,show_result:!0,style:null},back2top:{enable:!0,sidebar:!1,scrollpercent:!1},bookmark:{enable:!1,color:"#222",save:"auto"},fancybox:!1,mediumzoom:!1,lazyload:!1,pangu:!1,comments:{style:"tabs",active:null,storage:!0,lazyload:!1,nav:null},algolia:{hits:{per_page:10},labels:{input_placeholder:"Search for Posts",hits_empty:"We didn't find any results for the search: ${query}",hits_stats:"${hits} results found in ${time} ms"}},localsearch:{enable:!0,trigger:"auto",top_n_per_article:1,unescape:!1,preload:!1},motion:{enable:!1,async:!1,transition:{post_block:"fadeIn",post_header:"slideDownIn",post_body:"slideDownIn",coll_header:"slideLeftIn",sidebar:"slideUpIn"}},path:"search.xml"}</script><meta name="description" content="资源HDLBits 基础题目学习 Github 上有哪些优秀的 Verilog&#x2F;FPGA 项目？ Complex Digital Systems MIT课程 基础"><meta property="og:type" content="article"><meta property="og:title" content="Verilog基础学习笔记"><meta property="og:url" content="https://sourcelizi.github.io/202203/verilog-basic-notes/index.html"><meta property="og:site_name" content="搬砖笔记"><meta property="og:description" content="资源HDLBits 基础题目学习 Github 上有哪些优秀的 Verilog&#x2F;FPGA 项目？ Complex Digital Systems MIT课程 基础"><meta property="og:locale" content="zh_CN"><meta property="article:published_time" content="2022-03-10T13:41:26.000Z"><meta property="article:modified_time" content="2022-03-18T08:07:44.841Z"><meta property="article:author" content="SourceLizi"><meta property="article:tag" content="博客,Blog,Embedded,Binary,CTF,Linux,Hardware,Verilog"><meta name="twitter:card" content="summary"><link rel="canonical" href="https://sourcelizi.github.io/202203/verilog-basic-notes/"><script id="page-configurations">CONFIG.page={sidebar:"",isHome:!1,isPost:!0,lang:"zh-CN"}</script><title>Verilog基础学习笔记 | 搬砖笔记</title><noscript><style>.sidebar-inner,.use-motion .brand,.use-motion .collection-header,.use-motion .comments,.use-motion .menu-item,.use-motion .pagination,.use-motion .post-block,.use-motion .post-body,.use-motion .post-header{opacity:initial}.use-motion .site-subtitle,.use-motion .site-title{opacity:initial;top:initial}.use-motion .logo-line-before i{left:initial}.use-motion .logo-line-after i{right:initial}</style></noscript></head><body itemscope itemtype="http://schema.org/WebPage"><div class="container"><div class="headband"></div><header class="header" itemscope itemtype="http://schema.org/WPHeader"><div class="header-inner"><div class="site-brand-container"><div class="site-nav-toggle"><div class="toggle" aria-label="切换导航栏"><span class="toggle-line toggle-line-first"></span> <span class="toggle-line toggle-line-middle"></span> <span class="toggle-line toggle-line-last"></span></div></div><div class="site-meta"><a href="/" class="brand" rel="start"><span class="logo-line-before"><i></i></span><h1 class="site-title">搬砖笔记</h1><span class="logo-line-after"><i></i></span></a><p class="site-subtitle" itemprop="description">SourceLizi's Blog</p></div><div class="site-nav-right"><div class="toggle popup-trigger"><i class="fa fa-search fa-fw fa-lg"></i></div></div></div><nav class="site-nav"><ul id="menu" class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a></li><li class="menu-item menu-item-search"><a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索</a></li></ul></nav><div class="search-pop-overlay"><div class="popup search-popup"><div class="search-header"><span class="search-icon"><i class="fa fa-search"></i></span><div class="search-input-container"><input autocomplete="off" autocapitalize="off" placeholder="搜索..." spellcheck="false" type="search" class="search-input"></div><span class="popup-btn-close"><i class="fa fa-times-circle"></i></span></div><div id="search-result"><div id="no-result"><i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i></div></div></div></div></div></header><div class="back-to-top"><i class="fa fa-arrow-up"></i> <span>0%</span></div><div class="reading-progress-bar"></div><main class="main"><div class="main-inner"><div class="content-wrap"><div class="content post posts-expand"><article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN"><link itemprop="mainEntityOfPage" href="https://sourcelizi.github.io/202203/verilog-basic-notes/"><span hidden itemprop="author" itemscope itemtype="http://schema.org/Person"><meta itemprop="image" content="/images/avatar.png"><meta itemprop="name" content="SourceLizi"><meta itemprop="description" content="SourceLizi's Blog"></span><span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization"><meta itemprop="name" content="搬砖笔记"></span><header class="post-header"><h1 class="post-title" itemprop="name headline">Verilog基础学习笔记</h1><div class="post-meta"><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-calendar"></i> </span><span class="post-meta-item-text">发表于</span> <time title="创建时间：2022-03-10 21:41:26" itemprop="dateCreated datePublished" datetime="2022-03-10T21:41:26+08:00">2022-03-10</time> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-calendar-check"></i> </span><span class="post-meta-item-text">更新于</span> <time title="修改时间：2022-03-18 16:07:44" itemprop="dateModified" datetime="2022-03-18T16:07:44+08:00">2022-03-18</time> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-folder"></i> </span><span class="post-meta-item-text">分类于</span> <span itemprop="about" itemscope itemtype="http://schema.org/Thing"><a href="/categories/Hardware/" itemprop="url" rel="index"><span itemprop="name">Hardware</span></a> </span>， <span itemprop="about" itemscope itemtype="http://schema.org/Thing"><a href="/categories/Hardware/HDL/" itemprop="url" rel="index"><span itemprop="name">HDL</span></a></span></span></div></header><div class="post-body" itemprop="articleBody"><h2 id="资源"><a href="#资源" class="headerlink" title="资源"></a>资源</h2><p><a target="_blank" rel="noopener" href="https://hdlbits.01xz.net/wiki/Main_Page">HDLBits</a> 基础题目学习</p><p><a target="_blank" rel="noopener" href="https://www.zhihu.com/question/348990787/answer/1963185908">Github 上有哪些优秀的 Verilog&#x2F;FPGA 项目？</a></p><p><a target="_blank" rel="noopener" href="https://ocw.mit.edu/courses/electrical-engineering-and-computer-science/6-884-complex-digital-systems-spring-2005/">Complex Digital Systems</a> MIT课程</p><h2 id="基础"><a href="#基础" class="headerlink" title="基础"></a>基础</h2><h3 id="语法"><a href="#语法" class="headerlink" title="语法"></a>语法</h3><p>相比于VHDL的entity，Verilog的设计由module组成，其基本表示如下（Verilog-2001和Verilog-1995支持的写法略有不同）</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module ( <span class="keyword">output</span> out ); </span><br><span class="line">    <span class="comment">// Verilog-2001</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module ( out );</span><br><span class="line">    <span class="keyword">output</span> out;</span><br><span class="line">    <span class="comment">// Verilog-1995</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure><p>每一个模块由<em>module…endmodule</em>组成，module后面跟的是模块名称以及参数，括号内包含了输入或输出参数，分别以input或output关键字修饰。Verilog的行末如同C语言，都需要带上分号。</p><h4 id="关键字"><a href="#关键字" class="headerlink" title="关键字"></a>关键字</h4><ul><li><p>module &#x2F; endmodule: 模块定义，模块的连接可以按名称或者按参数顺序，如</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(<span class="keyword">input</span> in, <span class="keyword">output</span> out);</span><br><span class="line">    <span class="comment">//module定义：module top_module(input a, output o);</span></span><br><span class="line">    module_m m1(<span class="variable">.a</span>(in),<span class="variable">.o</span>(out)); <span class="comment">//使用名称连接</span></span><br><span class="line">    module_m m2(in,out);<span class="comment">// 使用参数顺序</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li><li><p>assign: 用于连续赋值，相当于硬件连线操作，非单个时刻的事件</p><p>例如将模块输入输出接在一起</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(<span class="keyword">input</span> in, <span class="keyword">output</span> out);</span><br><span class="line">	<span class="keyword">assign</span> out = in;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li><li><p>input &#x2F; output &#x2F; inout: 端口输入&#x2F;输出&#x2F;双向定义类型</p></li><li><p>wire: wire类型变量相当于物理连线，只能被assign赋值</p></li><li><p>reg: reg类型变量相当于寄存器，只能在always和initial语句块中被赋值</p></li><li><p>generate: 生成代码块，总是以<code>generate...endgenerate</code>组成，例如</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">genvar</span> i;</span><br><span class="line"><span class="keyword">generate</span></span><br><span class="line">    <span class="keyword">for</span>(i=<span class="number">0</span>;i&lt;<span class="number">100</span>;i++)<span class="keyword">begin</span>:gen</span><br><span class="line">        <span class="comment">//...generate by i</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endgenerate</span></span><br></pre></td></tr></table></figure><p>其中<code>begin:gen</code>的gen为必须的代码块名称，for循环内部可引用i自动生成</p></li></ul><h4 id="运算符"><a href="#运算符" class="headerlink" title="运算符"></a>运算符</h4><ul><li><p>位运算符：输出与输入数据位数等长，包括&amp;, |, ~, ^，分别代表与，或，非以及异或</p></li><li><p>逻辑运算符：即把两侧都看作一个单独的值进行操作，输出只有一位，其中包括&amp;&amp;, || , !，分别代表逻辑与，逻辑或，以及逻辑非</p></li><li><p>关系运算符：<code>&gt; &lt; &lt;= &gt;= == !=</code></p></li><li><p>拼接运算符：用于拼接多个符号,如<code>&#123;a,b&#125;</code>，花括号前可带数字代表重复,例如<code>&#123;&#123;2&#123;a&#125;&#125;,&#123;2&#123;b&#125;&#125;&#125;</code>等同于aabb拼接在一起</p></li><li><p>移位运算符： &lt;&lt; &gt;&gt;</p></li><li><p>归约操作符：只有一个操作数的逻辑运算符，表示对某个向量操作数逐位进行操作，最终输出一位的结果，其中包括包括：归约与（&amp;），归约与非（~&amp;），归约或（|），归约或非（~|），归约异或（^），归约同或（~^）。</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">A = <span class="number">4&#x27;b1010</span> ;</span><br><span class="line">&amp;A ;      <span class="comment">//相当于 1 &amp; 0 &amp; 1 &amp; 0 = 1&#x27;b0，可用来判断变量A是否全1</span></span><br></pre></td></tr></table></figure></li><li><p>双目运算符：同C语言里的双目运算符，形如<code>condition_expression ? true_expression : false_expression</code></p></li></ul><h2 id="特性"><a href="#特性" class="headerlink" title="特性"></a>特性</h2><h3 id="Vector"><a href="#Vector" class="headerlink" title="Vector"></a>Vector</h3><p>类似C语言的数组，Verilog变量可以被声明为多个元素的vector，其格式为</p><blockquote><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">type</span> [upper:lower] vector_name;</span><br></pre></td></tr></table></figure></blockquote><p>例如<code>wire [7:0] w;</code>为8bit的名为w的wire（最高位在第七位），访问变量可以只截取部分，但是不能逆定义顺序访问，如用<code>w[0:7]</code>访问刚才定义的w是非法的。</p><h3 id="数值表示"><a href="#数值表示" class="headerlink" title="数值表示"></a>数值表示</h3><p>Verilog的四种电平：0,1,x(未知),z(高阻)</p><p>通常数值表示以<code>位宽&#39;类型 数值</code>来表示，例如</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="number">3&#x27;b000</span> <span class="comment">//二进制</span></span><br><span class="line"><span class="number">4&#x27;hef</span> <span class="comment">//十六进制</span></span><br></pre></td></tr></table></figure><p>位宽即开头数字不一定需要指定，但是<code>&#39;</code>是必须的，类型有<code>b,h,d,o</code>分别代表二进制，十六进制，十进制，八进制。数值中间可以增加下划线（对数值本身无影响）</p><h3 id="带参数例化"><a href="#带参数例化" class="headerlink" title="带参数例化"></a>带参数例化</h3><p>可以在声明模块时定义参数，用#号开头即可声明参数列表，但是例化时参数列表在模块名之前</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> m <span class="comment">//#号开头表示参数列表</span></span><br><span class="line">    #( <span class="keyword">parameter</span> p1 = <span class="number">0</span>,</span><br><span class="line">       <span class="keyword">parameter</span> p2 = <span class="number">0</span>)</span><br><span class="line">    ( <span class="comment">//以下为端口列表</span></span><br><span class="line">        <span class="keyword">input</span> clk,</span><br><span class="line">        <span class="keyword">input</span> x,</span><br><span class="line">        <span class="keyword">output</span> y</span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//例化时指定参数</span></span><br><span class="line">m <span class="variable">#(.p1(2),.p2(2))</span></span><br><span class="line">	m_name(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.x</span>(x),</span><br><span class="line">        <span class="variable">.y</span>(y)</span><br><span class="line">	);</span><br></pre></td></tr></table></figure><p>第二种办法是在模块内部定义<code>parameter</code>，再用<code>defparam a.para=xxx</code>指定某个类型的模块的参数。但这种办法一般不建议使用。</p><h3 id="赋值类型"><a href="#赋值类型" class="headerlink" title="赋值类型"></a>赋值类型</h3><ul><li><p>连续赋值：使用<code>assign</code>关键字的赋值，赋值左值必须是wire类型，赋值过程相当于硬件连线，时间上连续，语句形如<code>assign x = y;</code> ，多用于组合逻辑的门级描述。</p></li><li><p>过程阻塞赋值：在<code>always @(*)</code>语句块内的赋值，赋值左值必须是reg类型，其他与连续赋值基本相似，语句形如<code>x=y;</code>，多用于组合逻辑的行为描述</p></li><li><p>过程无阻塞赋值：在<code>always @(posedge clk)</code>内的赋值，即带时钟信号的赋值，赋值左值必须为reg类型，相当于触发器锁存行为，语句形如<code>x &lt;= y;</code>，多用于时序逻辑的行为描述。</p><blockquote><h4 id="Blocking-vs-Non-Blocking-Assignment"><a href="#Blocking-vs-Non-Blocking-Assignment" class="headerlink" title="Blocking vs. Non-Blocking Assignment"></a>Blocking vs. Non-Blocking Assignment</h4><p>There are three types of assignments in Verilog:</p><ul><li><strong>Continuous</strong> assignments (<code>assign x = y;</code>). Can only be used when <strong>not</strong> inside a procedure (“always block”).</li><li>Procedural <strong>blocking</strong> assignment: (<code>x = y;</code>). Can only be used inside a procedure.</li><li>Procedural <strong>non-blocking</strong> assignment: (<code>x &lt;= y;</code>). Can only be used inside a procedure.</li></ul><p>In a <strong>combinational</strong> always block, use <strong>blocking</strong> assignments. In a <strong>clocked</strong> always block, use <strong>non-blocking</strong> assignments. A full understanding of why is not particularly useful for hardware design and requires a good understanding of how Verilog simulators keep track of events. Not following this rule results in extremely hard to find errors that are both non-deterministic and differ between simulation and synthesized hardware.</p></blockquote></li></ul></div><footer class="post-footer"><div class="post-nav"><div class="post-nav-item"><a href="/202202/imu-algorithm/" rel="prev" title="IMU | 姿态解算算法"><i class="fa fa-chevron-left"></i> IMU | 姿态解算算法</a></div><div class="post-nav-item"><a href="/202203/trice-and-rtt/" rel="next" title="配合OpenOCD的RTT使用Trice日志库">配合OpenOCD的RTT使用Trice日志库 <i class="fa fa-chevron-right"></i></a></div></div></footer></article></div><script>window.addEventListener("tabs:register",()=>{let{activeClass:t}=CONFIG.comments;if(CONFIG.comments.storage&&(t=localStorage.getItem("comments_active")||t),t){let e=document.querySelector(`a[href="#comment-${t}"]`);e&&e.click()}}),CONFIG.comments.storage&&window.addEventListener("tabs:click",t=>{if(!t.target.matches(".tabs-comment .tab-content .tab-pane"))return;let e=t.target.classList[1];localStorage.setItem("comments_active",e)})</script></div><div class="toggle sidebar-toggle"><span class="toggle-line toggle-line-first"></span> <span class="toggle-line toggle-line-middle"></span> <span class="toggle-line toggle-line-last"></span></div><aside class="sidebar"><div class="sidebar-inner"><ul class="sidebar-nav motion-element"><li class="sidebar-nav-toc">文章目录</li><li class="sidebar-nav-overview">站点概览</li></ul><div class="post-toc-wrap sidebar-panel"><div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%B5%84%E6%BA%90"><span class="nav-number">1.</span> <span class="nav-text">资源</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%9F%BA%E7%A1%80"><span class="nav-number">2.</span> <span class="nav-text">基础</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%AF%AD%E6%B3%95"><span class="nav-number">2.1.</span> <span class="nav-text">语法</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%85%B3%E9%94%AE%E5%AD%97"><span class="nav-number">2.1.1.</span> <span class="nav-text">关键字</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="nav-number">2.1.2.</span> <span class="nav-text">运算符</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%89%B9%E6%80%A7"><span class="nav-number">3.</span> <span class="nav-text">特性</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#Vector"><span class="nav-number">3.1.</span> <span class="nav-text">Vector</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%95%B0%E5%80%BC%E8%A1%A8%E7%A4%BA"><span class="nav-number">3.2.</span> <span class="nav-text">数值表示</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%B8%A6%E5%8F%82%E6%95%B0%E4%BE%8B%E5%8C%96"><span class="nav-number">3.3.</span> <span class="nav-text">带参数例化</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%B5%8B%E5%80%BC%E7%B1%BB%E5%9E%8B"><span class="nav-number">3.4.</span> <span class="nav-text">赋值类型</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#Blocking-vs-Non-Blocking-Assignment"><span class="nav-number">3.4.1.</span> <span class="nav-text">Blocking vs. Non-Blocking Assignment</span></a></li></ol></li></ol></li></ol></div></div><div class="site-overview-wrap sidebar-panel"><div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person"><img class="site-author-image" itemprop="image" alt="SourceLizi" src="/images/avatar.png"><p class="site-author-name" itemprop="name">SourceLizi</p><div class="site-description" itemprop="description">SourceLizi's Blog</div></div><div class="site-state-wrap motion-element"><nav class="site-state"><div class="site-state-item site-state-posts"><a href="/archives/"><span class="site-state-item-count">36</span> <span class="site-state-item-name">日志</span></a></div><div class="site-state-item site-state-categories"><a href="/categories/"><span class="site-state-item-count">6</span> <span class="site-state-item-name">分类</span></a></div><div class="site-state-item site-state-tags"><a href="/tags/"><span class="site-state-item-count">20</span> <span class="site-state-item-name">标签</span></a></div></nav></div><div class="links-of-author motion-element"><span class="links-of-author-item"><a href="https://github.com/SourceLizi" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;SourceLizi" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a> </span><span class="links-of-author-item"><a href="mailto:lizi_bussiness@outlook.com" title="E-Mail → mailto:lizi_bussiness@outlook.com" rel="noopener" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a></span></div></div></div></aside><div id="sidebar-dimmer"></div></div></main><footer class="footer"><div class="footer-inner"><div class="copyright">&copy; 2019 – <span itemprop="copyrightYear">2022</span> <span class="with-love"><i></i> </span><span class="author" itemprop="copyrightHolder">SourceLizi</span></div><div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://pisces.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Pisces</a> 强力驱动</div></div></footer></div><script src="/lib/anime.min.js"></script><script src="/js/utils.js"></script><script src="/js/schemes/pisces.js"></script><script src="/js/next-boot.js"></script><script src="/js/local-search.js"></script></body></html>