-- generated by Digital. Don't modify this file!
-- Any changes will be lost if this file is regenerated.

LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity DECODER_4 is
  port (
    out_0: out std_logic;
    out_1: out std_logic;
    out_2: out std_logic;
    out_3: out std_logic;
    out_4: out std_logic;
    out_5: out std_logic;
    out_6: out std_logic;
    out_7: out std_logic;
    out_8: out std_logic;
    out_9: out std_logic;
    out_10: out std_logic;
    out_11: out std_logic;
    out_12: out std_logic;
    out_13: out std_logic;
    out_14: out std_logic;
    out_15: out std_logic;
    sel: in std_logic_vector (3 downto 0) );
end DECODER_4;

architecture Behavioral of DECODER_4 is
begin
  out_0 <= '1' when sel = "0000" else '0';
  out_1 <= '1' when sel = "0001" else '0';
  out_2 <= '1' when sel = "0010" else '0';
  out_3 <= '1' when sel = "0011" else '0';
  out_4 <= '1' when sel = "0100" else '0';
  out_5 <= '1' when sel = "0101" else '0';
  out_6 <= '1' when sel = "0110" else '0';
  out_7 <= '1' when sel = "0111" else '0';
  out_8 <= '1' when sel = "1000" else '0';
  out_9 <= '1' when sel = "1001" else '0';
  out_10 <= '1' when sel = "1010" else '0';
  out_11 <= '1' when sel = "1011" else '0';
  out_12 <= '1' when sel = "1100" else '0';
  out_13 <= '1' when sel = "1101" else '0';
  out_14 <= '1' when sel = "1110" else '0';
  out_15 <= '1' when sel = "1111" else '0';
end Behavioral;


LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

entity hw22 is
  port (
    Ci1: in std_logic;
    Ci0: in std_logic;
    Yi: in std_logic;
    Xi: in std_logic;
    Co0: out std_logic;
    Co1: out std_logic);
end hw22;

architecture Behavioral of hw22 is
  signal s0: std_logic_vector(3 downto 0);
  signal s1: std_logic;
  signal s2: std_logic;
  signal s3: std_logic;
  signal s4: std_logic;
  signal s5: std_logic;
  signal s6: std_logic;
  signal s7: std_logic;
  signal s8: std_logic;
  signal s9: std_logic;
  signal s10: std_logic;
  signal s11: std_logic;
  signal s12: std_logic;
  signal s13: std_logic;
  signal s14: std_logic;
  signal s15: std_logic;
  signal s16: std_logic;
begin
  s0(0) <= Ci1;
  s0(1) <= Ci0;
  s0(2) <= Yi;
  s0(3) <= Xi;
  gate0: entity work.DECODER_4
    port map (
      sel => s0,
      out_0 => s1,
      out_1 => s2,
      out_2 => s3,
      out_3 => s4,
      out_4 => s5,
      out_5 => s6,
      out_6 => s7,
      out_7 => s8,
      out_8 => s9,
      out_9 => s10,
      out_10 => s11,
      out_11 => s12,
      out_12 => s13,
      out_13 => s14,
      out_14 => s15,
      out_15 => s16);
  Co0 <= (s15 OR s12 OR s11 OR s10 OR s9 OR s3);
  Co1 <= (s14 OR s8 OR s7 OR s6 OR s5 OR s2);
end Behavioral;

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

entity main is
  port (
    X0: in std_logic;
    Y0: in std_logic;
    X1: in std_logic;
    Y1: in std_logic;
    X2: in std_logic;
    Y2: in std_logic;
    X3: in std_logic;
    Y3: in std_logic;
    XX: in std_logic;
    oo: in std_logic;
    X: out std_logic;
    Y: out std_logic);
end main;

architecture Behavioral of main is
  signal s0: std_logic;
  signal s1: std_logic;
  signal s2: std_logic;
  signal s3: std_logic;
  signal s4: std_logic;
  signal s5: std_logic;
begin
  gate0: entity work.hw22
    port map (
      Ci1 => XX,
      Ci0 => oo,
      Yi => Y0,
      Xi => X0,
      Co0 => s0,
      Co1 => s1);
  gate1: entity work.hw22
    port map (
      Ci1 => s1,
      Ci0 => s0,
      Yi => Y1,
      Xi => X1,
      Co0 => s2,
      Co1 => s3);
  gate2: entity work.hw22
    port map (
      Ci1 => s3,
      Ci0 => s2,
      Yi => Y2,
      Xi => X2,
      Co0 => s4,
      Co1 => s5);
  gate3: entity work.hw22
    port map (
      Ci1 => s5,
      Ci0 => s4,
      Yi => Y3,
      Xi => X3,
      Co0 => X,
      Co1 => Y);
end Behavioral;
