Analysis & Synthesis report for lg_highlevel
Mon Apr 06 03:09:56 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: pll:pll0|altpll:altpll_component
 15. altpll Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "Gpu:Gpu0"
 17. Port Connectivity Checks: "VgaController:VgaController0"
 18. Port Connectivity Checks: "Writeback:Writeback0"
 19. Port Connectivity Checks: "Decode:Decode0|SignExtension:SE0"
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages
 22. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 06 03:09:56 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lg_highlevel                                    ;
; Top-level Entity Name              ; lg_highlevel                                    ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 277                                             ;
;     Total combinational functions  ; 251                                             ;
;     Dedicated logic registers      ; 155                                             ;
; Total registers                    ; 155                                             ;
; Total pins                         ; 116                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; lg_highlevel       ; lg_highlevel       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+----------------------------------+-----------------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                   ; File Name with Absolute Path                                                                                  ; Library ;
+----------------------------------+-----------------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; gpu.v                            ; yes             ; User Verilog HDL File                       ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/gpu.v            ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File                       ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/vga_controller.v ;         ;
; pixel_gen.v                      ; yes             ; User Verilog HDL File                       ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/pixel_gen.v      ;         ;
; multi_sram.v                     ; yes             ; User Verilog HDL File                       ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/multi_sram.v     ;         ;
; seven_segment.v                  ; yes             ; User Verilog HDL File                       ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/seven_segment.v  ;         ;
; writeback.v                      ; yes             ; User Verilog HDL File                       ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/writeback.v      ;         ;
; memory.v                         ; yes             ; User Verilog HDL File                       ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/memory.v         ;         ;
; execute.v                        ; yes             ; User Verilog HDL File                       ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/execute.v        ;         ;
; sign_extension.v                 ; yes             ; User Verilog HDL File                       ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/sign_extension.v ;         ;
; decode.v                         ; yes             ; User Verilog HDL File                       ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/decode.v         ;         ;
; lg_highlevel.v                   ; yes             ; User Verilog HDL File                       ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/lg_highlevel.v   ;         ;
; global_def.h                     ; yes             ; User Unspecified File                       ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/global_def.h     ;         ;
; fetch.v                          ; yes             ; User Verilog HDL File                       ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/fetch.v          ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File                  ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/pll.v            ;         ;
; data.hex                         ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/data.hex         ;         ;
; test0.hex                        ; yes             ; Auto-Found Hexadecimal (Intel-Format) File  ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/test0.hex        ;         ;
; altpll.tdf                       ; yes             ; Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                  ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                              ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                             ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                           ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                           ;         ;
+----------------------------------+-----------------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                          ;
+---------------------------------------------+----------------------------------------+
; Resource                                    ; Usage                                  ;
+---------------------------------------------+----------------------------------------+
; Estimated Total logic elements              ; 277                                    ;
;                                             ;                                        ;
; Total combinational functions               ; 251                                    ;
; Logic element usage by number of LUT inputs ;                                        ;
;     -- 4 input functions                    ; 47                                     ;
;     -- 3 input functions                    ; 58                                     ;
;     -- <=2 input functions                  ; 146                                    ;
;                                             ;                                        ;
; Logic elements by mode                      ;                                        ;
;     -- normal mode                          ; 118                                    ;
;     -- arithmetic mode                      ; 133                                    ;
;                                             ;                                        ;
; Total registers                             ; 155                                    ;
;     -- Dedicated logic registers            ; 155                                    ;
;     -- I/O registers                        ; 0                                      ;
;                                             ;                                        ;
; I/O pins                                    ; 116                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                      ;
; Total PLLs                                  ; 1                                      ;
;     -- PLLs                                 ; 1                                      ;
;                                             ;                                        ;
; Maximum fan-out node                        ; pll:pll0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 155                                    ;
; Total fan-out                               ; 1297                                   ;
; Average fan-out                             ; 2.48                                   ;
+---------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                           ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                            ; Library Name ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------+--------------+
; |lg_highlevel                     ; 251 (0)           ; 155 (0)      ; 0           ; 0            ; 0       ; 0         ; 116  ; 0            ; |lg_highlevel                                  ; work         ;
;    |Gpu:Gpu0|                     ; 78 (78)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|Gpu:Gpu0                         ; work         ;
;    |MultiSram:MultiSram0|         ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|MultiSram:MultiSram0             ; work         ;
;    |PixelGen:PixelGen0|           ; 83 (83)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|PixelGen:PixelGen0               ; work         ;
;    |VgaController:VgaController0| ; 72 (72)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|VgaController:VgaController0     ; work         ;
;    |pll:pll0|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|pll:pll0                         ; work         ;
;       |altpll:altpll_component|   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lg_highlevel|pll:pll0|altpll:altpll_component ; work         ;
+-----------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+------------------------+----------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File                                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+----------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 12.1    ; N/A          ; N/A          ; |lg_highlevel|pll:pll0 ; C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/pll.v ;
+--------+--------------+---------+--------------+--------------+------------------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; Gpu:Gpu0|O_GPU_WRITE                   ; Stuck at VCC due to stuck port data_in ;
; Gpu:Gpu0|O_GPU_READ                    ; Stuck at GND due to stuck port data_in ;
; Gpu:Gpu0|O_GPU_DATA[0..3,12..15]       ; Stuck at GND due to stuck port data_in ;
; Memory:Memory0|LedROut[0..9]           ; Stuck at GND due to stuck port clock   ;
; Memory:Memory0|LedGOut[0..7]           ; Stuck at GND due to stuck port clock   ;
; Memory:Memory0|HexOut[0..15]           ; Stuck at GND due to stuck port clock   ;
; Execute:Execute0|O_LOCK                ; Lost fanout                            ;
; Decode:Decode0|O_LOCK                  ; Lost fanout                            ;
; Fetch:Fetch0|O_LOCK                    ; Lost fanout                            ;
; Total Number of Removed Registers = 47 ;                                        ;
+----------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                               ;
+---------------------------+-------------------------+---------------------------------------------------------------------+
; Register name             ; Reason for Removal      ; Registers Removed due to This Register                              ;
+---------------------------+-------------------------+---------------------------------------------------------------------+
; Memory:Memory0|LedROut[0] ; Stuck at GND            ; Execute:Execute0|O_LOCK, Decode:Decode0|O_LOCK, Fetch:Fetch0|O_LOCK ;
;                           ; due to stuck port clock ;                                                                     ;
+---------------------------+-------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 155   ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 155   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 100   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Gpu:Gpu0|O_GPU_DATA[8]                 ; 1       ;
; Gpu:Gpu0|O_GPU_DATA[9]                 ; 1       ;
; Gpu:Gpu0|O_GPU_DATA[10]                ; 1       ;
; Gpu:Gpu0|O_GPU_DATA[11]                ; 1       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |lg_highlevel|PixelGen:PixelGen0|O_GREEN[0]     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |lg_highlevel|PixelGen:PixelGen0|O_NEXT_ADDR[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll0|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 37037                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer        ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 14                    ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK0_DIVIDE_BY                ; 15                    ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 6                     ; Untyped               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Gpu:Gpu0"                                                                                       ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; O_GPUStallSignal ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VgaController:VgaController0"                                                                                   ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; O_ADDRESS   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; O_VGA_SYNC  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; O_VGA_BLANK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; O_VGA_CLOCK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Writeback:Writeback0"                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; O_LOCK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Decode:Decode0|SignExtension:SE0"                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "Out[31..16]" have no fanouts ;
; Out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Apr 06 03:09:51 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10238): Verilog Module Declaration warning at gpu.v(23): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Gpu"
Info (12021): Found 1 design units, including 1 entities, in source file gpu.v
    Info (12023): Found entity 1: Gpu
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VgaController
Info (12021): Found 1 design units, including 1 entities, in source file pixel_gen.v
    Info (12023): Found entity 1: PixelGen
Info (12021): Found 1 design units, including 1 entities, in source file multi_sram.v
    Info (12023): Found entity 1: MultiSram
Info (12021): Found 1 design units, including 1 entities, in source file seven_segment.v
    Info (12023): Found entity 1: SevenSeg
Info (12021): Found 1 design units, including 1 entities, in source file writeback.v
    Info (12023): Found entity 1: Writeback
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: Memory
Info (12021): Found 1 design units, including 1 entities, in source file execute.v
    Info (12023): Found entity 1: Execute
Info (12021): Found 1 design units, including 1 entities, in source file sign_extension.v
    Info (12023): Found entity 1: SignExtension
Info (12021): Found 1 design units, including 1 entities, in source file decode.v
    Info (12023): Found entity 1: Decode
Warning (10238): Verilog Module Declaration warning at lg_highlevel.v(35): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "lg_highlevel"
Info (12021): Found 1 design units, including 1 entities, in source file lg_highlevel.v
    Info (12023): Found entity 1: lg_highlevel
Info (12021): Found 1 design units, including 1 entities, in source file fetch.v
    Info (12023): Found entity 1: Fetch
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Warning (12019): Can't analyze file -- file gpu_test.v is missing
Warning (10236): Verilog HDL Implicit Net warning at lg_highlevel.v(227): created implicit net for "GPUStallSignal"
Warning (10236): Verilog HDL Implicit Net warning at lg_highlevel.v(257): created implicit net for "RegWEn_ED"
Warning (10236): Verilog HDL Implicit Net warning at lg_highlevel.v(259): created implicit net for "VRegWEn_ED"
Warning (10236): Verilog HDL Implicit Net warning at lg_highlevel.v(261): created implicit net for "CCWEn_ED"
Info (12127): Elaborating entity "lg_highlevel" for the top level hierarchy
Warning (10175): Verilog HDL warning at lg_highlevel.v(78): ignoring unsupported system task
Warning (10755): Verilog HDL warning at lg_highlevel.v(82): assignments to test_clock create a combinational loop
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll0"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "Fetch" for hierarchy "Fetch:Fetch0"
Warning (10850): Verilog HDL warning at fetch.v(52): number of words (7) in memory file does not match the number of elements in the address range [0:255]
Warning (10230): Verilog HDL assignment warning at fetch.v(97): truncated value with size 32 to match size of target (16)
Warning (10030): Net "InstMem.data_a" at fetch.v(44) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "InstMem.waddr_a" at fetch.v(44) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "InstMem.we_a" at fetch.v(44) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "Decode" for hierarchy "Decode:Decode0"
Warning (10036): Verilog HDL or VHDL warning at decode.v(136): object "RF_VALID" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at decode.v(137): object "VRF_VALID" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at decode.v(187): object "br_stall" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at decode.v(189): object "CCValue" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at decode.v(193): object "Idx" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at decode.v(194): object "VecSrc1Value" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at decode.v(195): object "VecSrc2Value" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at decode.v(199): object "DestVRegIdx" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at decode.v(330): truncated value with size 17 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at decode.v(349): truncated value with size 4 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at decode.v(356): truncated value with size 4 to match size of target (2)
Warning (10240): Verilog HDL Always Construct warning at decode.v(212): inferring latch(es) for variable "dep_stall", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(212): inferring latch(es) for variable "DestRegIdx", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(212): inferring latch(es) for variable "Imm", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(212): inferring latch(es) for variable "Src1Value", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at decode.v(212): inferring latch(es) for variable "Src2Value", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "O_DestVRegIdx" at decode.v(106) has no driver
Warning (10034): Output port "O_Idx" at decode.v(107) has no driver
Warning (10034): Output port "O_CCValue" at decode.v(109) has no driver
Warning (10034): Output port "O_VecSrc1Value" at decode.v(111) has no driver
Warning (10034): Output port "O_VecSrc2Value" at decode.v(112) has no driver
Warning (10034): Output port "O_BranchStallSignal" at decode.v(125) has no driver
Info (10041): Inferred latch for "Src2Value[0]" at decode.v(212)
Info (10041): Inferred latch for "Src2Value[1]" at decode.v(212)
Info (10041): Inferred latch for "Src2Value[2]" at decode.v(212)
Info (10041): Inferred latch for "Src2Value[3]" at decode.v(212)
Info (10041): Inferred latch for "Src2Value[4]" at decode.v(212)
Info (10041): Inferred latch for "Src2Value[5]" at decode.v(212)
Info (10041): Inferred latch for "Src2Value[6]" at decode.v(212)
Info (10041): Inferred latch for "Src2Value[7]" at decode.v(212)
Info (10041): Inferred latch for "Src2Value[8]" at decode.v(212)
Info (10041): Inferred latch for "Src2Value[9]" at decode.v(212)
Info (10041): Inferred latch for "Src2Value[10]" at decode.v(212)
Info (10041): Inferred latch for "Src2Value[11]" at decode.v(212)
Info (10041): Inferred latch for "Src2Value[12]" at decode.v(212)
Info (10041): Inferred latch for "Src2Value[13]" at decode.v(212)
Info (10041): Inferred latch for "Src2Value[14]" at decode.v(212)
Info (10041): Inferred latch for "Src2Value[15]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[0]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[1]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[2]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[3]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[4]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[5]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[6]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[7]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[8]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[9]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[10]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[11]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[12]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[13]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[14]" at decode.v(212)
Info (10041): Inferred latch for "Src1Value[15]" at decode.v(212)
Info (10041): Inferred latch for "Imm[0]" at decode.v(212)
Info (10041): Inferred latch for "Imm[1]" at decode.v(212)
Info (10041): Inferred latch for "Imm[2]" at decode.v(212)
Info (10041): Inferred latch for "Imm[3]" at decode.v(212)
Info (10041): Inferred latch for "Imm[4]" at decode.v(212)
Info (10041): Inferred latch for "Imm[5]" at decode.v(212)
Info (10041): Inferred latch for "Imm[6]" at decode.v(212)
Info (10041): Inferred latch for "Imm[7]" at decode.v(212)
Info (10041): Inferred latch for "Imm[8]" at decode.v(212)
Info (10041): Inferred latch for "Imm[9]" at decode.v(212)
Info (10041): Inferred latch for "Imm[10]" at decode.v(212)
Info (10041): Inferred latch for "Imm[11]" at decode.v(212)
Info (10041): Inferred latch for "Imm[12]" at decode.v(212)
Info (10041): Inferred latch for "Imm[13]" at decode.v(212)
Info (10041): Inferred latch for "Imm[14]" at decode.v(212)
Info (10041): Inferred latch for "Imm[15]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][0]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][1]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][2]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][3]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][4]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][5]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][6]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][7]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][8]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][9]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][10]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][11]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][12]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][13]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][14]" at decode.v(212)
Info (10041): Inferred latch for "RF[7][15]" at decode.v(212)
Info (10041): Inferred latch for "DestRegIdx[0]" at decode.v(212)
Info (10041): Inferred latch for "DestRegIdx[1]" at decode.v(212)
Info (10041): Inferred latch for "DestRegIdx[2]" at decode.v(212)
Info (10041): Inferred latch for "DestRegIdx[3]" at decode.v(212)
Info (12128): Elaborating entity "SignExtension" for hierarchy "Decode:Decode0|SignExtension:SE0"
Info (12128): Elaborating entity "Execute" for hierarchy "Execute:Execute0"
Warning (10036): Verilog HDL or VHDL warning at execute.v(113): object "RF" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at execute.v(135): inferring latch(es) for variable "write_dest", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at execute.v(135): inferring latch(es) for variable "DestRegIdx", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at execute.v(135): inferring latch(es) for variable "DestValue", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "O_Opcode" at execute.v(73) has no driver
Warning (10034): Output port "O_R15PC" at execute.v(75) has no driver
Warning (10034): Output port "O_DestRegIdx" at execute.v(77) has no driver
Warning (10034): Output port "O_DestVRegIdx" at execute.v(78) has no driver
Warning (10034): Output port "O_DestValue" at execute.v(79) has no driver
Warning (10034): Output port "O_CCValue" at execute.v(80) has no driver
Warning (10034): Output port "O_VecSrc1Value" at execute.v(81) has no driver
Warning (10034): Output port "O_VecDestValue" at execute.v(82) has no driver
Warning (10034): Output port "O_MARValue" at execute.v(86) has no driver
Warning (10034): Output port "O_MDRValue" at execute.v(87) has no driver
Warning (10034): Output port "O_BranchPC_Signal" at execute.v(96) has no driver
Warning (10034): Output port "O_BranchAddrSelect_Signal" at execute.v(97) has no driver
Warning (10034): Output port "O_RegWEn" at execute.v(90) has no driver
Warning (10034): Output port "O_VRegWEn_Signal" at execute.v(101) has no driver
Warning (10034): Output port "O_CCWEn_Signal" at execute.v(102) has no driver
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:Memory0"
Warning (10036): Verilog HDL or VHDL warning at memory.v(168): object "dst_value" assigned a value but never read
Warning (10850): Verilog HDL warning at memory.v(117): number of words (38) in memory file does not match the number of elements in the address range [0:255]
Warning (10230): Verilog HDL assignment warning at memory.v(170): truncated value with size 16 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at memory.v(213): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at memory.v(215): truncated value with size 16 to match size of target (8)
Warning (10034): Output port "O_Opcode" at memory.v(82) has no driver
Warning (10034): Output port "O_R15PC" at memory.v(85) has no driver
Warning (10034): Output port "O_DestRegIdx" at memory.v(86) has no driver
Warning (10034): Output port "O_DestVRegIdx" at memory.v(87) has no driver
Warning (10034): Output port "O_CCValue" at memory.v(90) has no driver
Warning (10034): Output port "O_VecSrc1Value" at memory.v(91) has no driver
Warning (10034): Output port "O_VecDestValue" at memory.v(92) has no driver
Warning (10034): Output port "O_DestValue" at memory.v(88) has no driver
Info (12128): Elaborating entity "SevenSeg" for hierarchy "Memory:Memory0|SevenSeg:sseg0"
Info (12128): Elaborating entity "Writeback" for hierarchy "Writeback:Writeback0"
Warning (10036): Verilog HDL or VHDL warning at writeback.v(85): object "vertex_point_status" assigned a value but never read
Warning (10034): Output port "O_WriteBackRegIdx" at writeback.v(67) has no driver
Warning (10034): Output port "O_WriteBackVRegIdx" at writeback.v(68) has no driver
Warning (10034): Output port "O_WriteBackData" at writeback.v(69) has no driver
Warning (10034): Output port "O_CCValue" at writeback.v(71) has no driver
Warning (10034): Output port "O_VecDestValue" at writeback.v(70) has no driver
Warning (10034): Output port "O_RegWEn" at writeback.v(72) has no driver
Warning (10034): Output port "O_VRegWEn" at writeback.v(73) has no driver
Warning (10034): Output port "O_CCWEn" at writeback.v(74) has no driver
Info (12128): Elaborating entity "VgaController" for hierarchy "VgaController:VgaController0"
Warning (10230): Verilog HDL assignment warning at vga_controller.v(58): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(59): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(60): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(71): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(72): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(73): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(101): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_controller.v(123): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "Gpu" for hierarchy "Gpu:Gpu0"
Warning (10230): Verilog HDL assignment warning at gpu.v(79): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at gpu.v(84): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at gpu.v(91): truncated value with size 32 to match size of target (18)
Warning (10240): Verilog HDL Always Construct warning at gpu.v(65): inferring latch(es) for variable "O_GPUStallSignal", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at gpu.v(122): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at gpu.v(137): truncated value with size 32 to match size of target (10)
Info (10041): Inferred latch for "O_GPUStallSignal" at gpu.v(65)
Info (12128): Elaborating entity "PixelGen" for hierarchy "PixelGen:PixelGen0"
Warning (10230): Verilog HDL assignment warning at pixel_gen.v(48): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at pixel_gen.v(52): truncated value with size 32 to match size of target (18)
Info (12128): Elaborating entity "MultiSram" for hierarchy "MultiSram:MultiSram0"
Warning (10230): Verilog HDL assignment warning at multi_sram.v(44): truncated value with size 32 to match size of target (18)
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "GPUStallSignal" is missing source, defaulting to GND
    Warning (12110): Net "test_clock" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "GPUStallSignal" is missing source, defaulting to GND
    Warning (12110): Net "test_clock" is missing source, defaulting to GND
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/output_files/lg_highlevel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27[1]"
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 394 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 83 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 277 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 169 warnings
    Info: Peak virtual memory: 460 megabytes
    Info: Processing ended: Mon Apr 06 03:09:56 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/beer/Documents/3220-Assignments/Assignment-7/distributed_version/gpu_frame_restored/output_files/lg_highlevel.map.smsg.


