{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 18:57:52 2019 " "Info: Processing started: Thu Apr 04 18:57:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|19 " "Warning: Node \"DDA:inst\|74373b:inst6\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|19 " "Warning: Node \"DDA:inst\|74373b:inst3\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|18 " "Warning: Node \"DDA:inst\|74373b:inst6\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|17 " "Warning: Node \"DDA:inst\|74373b:inst6\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|16 " "Warning: Node \"DDA:inst\|74373b:inst6\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|15 " "Warning: Node \"DDA:inst\|74373b:inst6\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|14 " "Warning: Node \"DDA:inst\|74373b:inst6\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|13 " "Warning: Node \"DDA:inst\|74373b:inst6\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst6\|12 " "Warning: Node \"DDA:inst\|74373b:inst6\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|18 " "Warning: Node \"DDA:inst\|74373b:inst3\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|17 " "Warning: Node \"DDA:inst\|74373b:inst3\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|16 " "Warning: Node \"DDA:inst\|74373b:inst3\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|15 " "Warning: Node \"DDA:inst\|74373b:inst3\|15\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|14 " "Warning: Node \"DDA:inst\|74373b:inst3\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|13 " "Warning: Node \"DDA:inst\|74373b:inst3\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DDA:inst\|74373b:inst3\|12 " "Warning: Node \"DDA:inst\|74373b:inst3\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|17 " "Warning: Node \"74373b:inst5\|17\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|18 " "Warning: Node \"74373b:inst5\|18\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|19 " "Warning: Node \"74373b:inst5\|19\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|13 " "Warning: Node \"74373b:inst5\|13\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|14 " "Warning: Node \"74373b:inst5\|14\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|16 " "Warning: Node \"74373b:inst5\|16\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "74373b:inst5\|12 " "Warning: Node \"74373b:inst5\|12\" is a latch" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/CPLDTest/xuat_xung.bdf" { { -288 -424 -256 -272 "CLK" "" } { -288 -256 -123 -276 "CLK" "" } { 248 224 376 260 "CLK" "" } { -216 496 576 -200 "CLK" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NADV " "Info: Assuming node \"NADV\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/CPLDTest/xuat_xung.bdf" { { -272 -424 -256 -256 "NADV" "" } { -272 -256 -150 -260 "NADV" "" } { -256 -16 56 -240 "NADV" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NWE " "Info: Assuming node \"NWE\" is a latch enable. Will not compute fmax for this pin." {  } { { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/CPLDTest/xuat_xung.bdf" { { -224 -424 -256 -208 "NWE" "" } { -224 -256 -151 -212 "NWE" "" } { 216 231 376 228 "NWE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "13 " "Warning: Found 13 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|12 " "Info: Detected ripple clock \"74373b:inst5\|12\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|16 " "Info: Detected ripple clock \"74373b:inst5\|16\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|14 " "Info: Detected ripple clock \"74373b:inst5\|14\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|13 " "Info: Detected ripple clock \"74373b:inst5\|13\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|19 " "Info: Detected ripple clock \"74373b:inst5\|19\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|18 " "Info: Detected ripple clock \"74373b:inst5\|18\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74373b:inst5\|17 " "Info: Detected ripple clock \"74373b:inst5\|17\" as buffer" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "74373b:inst5\|17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder_2:inst15\|encoder_module:inst13\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DDA:inst\|74138:inst2\|15~0 " "Info: Detected gated clock \"DDA:inst\|74138:inst2\|15~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDA:inst\|74138:inst2\|15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DDA:inst\|74138:inst2\|16~1 " "Info: Detected gated clock \"DDA:inst\|74138:inst2\|16~1\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDA:inst\|74138:inst2\|16~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DDA:inst\|74138:inst2\|16~0 " "Info: Detected gated clock \"DDA:inst\|74138:inst2\|16~0\" as buffer" {  } { { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDA:inst\|74138:inst2\|16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "encoder_2:inst15\|inst7~0 " "Info: Detected gated clock \"encoder_2:inst15\|inst7~0\" as buffer" {  } { { "encoder_2.bdf" "" { Schematic "C:/Users/Welcome/Desktop/CPLDTest/encoder_2.bdf" { { 416 336 400 464 "inst7" "" } } } } { "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/study/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "encoder_2:inst15\|inst7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register DDA:inst\|test:inst\|Ntemp\[1\] register DDA:inst\|test:inst\|acc\[4\] 77.99 MHz 12.822 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 77.99 MHz between source register \"DDA:inst\|test:inst\|Ntemp\[1\]\" and destination register \"DDA:inst\|test:inst\|acc\[4\]\" (period= 12.822 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.113 ns + Longest register register " "Info: + Longest register to register delay is 12.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDA:inst\|test:inst\|Ntemp\[1\] 1 REG LC_X4_Y2_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y2_N9; Fanout = 3; REG Node = 'DDA:inst\|test:inst\|Ntemp\[1\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDA:inst|test:inst|Ntemp[1] } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.028 ns) + CELL(0.978 ns) 3.006 ns DDA:inst\|test:inst\|Add2~22 2 COMB LC_X4_Y2_N1 2 " "Info: 2: + IC(2.028 ns) + CELL(0.978 ns) = 3.006 ns; Loc. = LC_X4_Y2_N1; Fanout = 2; COMB Node = 'DDA:inst\|test:inst\|Add2~22'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { DDA:inst|test:inst|Ntemp[1] DDA:inst|test:inst|Add2~22 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/test.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.129 ns DDA:inst\|test:inst\|Add2~27 3 COMB LC_X4_Y2_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.129 ns; Loc. = LC_X4_Y2_N2; Fanout = 2; COMB Node = 'DDA:inst\|test:inst\|Add2~27'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { DDA:inst|test:inst|Add2~22 DDA:inst|test:inst|Add2~27 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/test.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 3.944 ns DDA:inst\|test:inst\|Add2~30 4 COMB LC_X4_Y2_N3 5 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 3.944 ns; Loc. = LC_X4_Y2_N3; Fanout = 5; COMB Node = 'DDA:inst\|test:inst\|Add2~30'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { DDA:inst|test:inst|Add2~27 DDA:inst|test:inst|Add2~30 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/test.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.948 ns) + CELL(0.740 ns) 6.632 ns DDA:inst\|test:inst\|LessThan2~1 5 COMB LC_X3_Y4_N1 2 " "Info: 5: + IC(1.948 ns) + CELL(0.740 ns) = 6.632 ns; Loc. = LC_X3_Y4_N1; Fanout = 2; COMB Node = 'DDA:inst\|test:inst\|LessThan2~1'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { DDA:inst|test:inst|Add2~30 DDA:inst|test:inst|LessThan2~1 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/test.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.511 ns) 8.969 ns DDA:inst\|test:inst\|LessThan2~2 6 COMB LC_X7_Y4_N7 7 " "Info: 6: + IC(1.826 ns) + CELL(0.511 ns) = 8.969 ns; Loc. = LC_X7_Y4_N7; Fanout = 7; COMB Node = 'DDA:inst\|test:inst\|LessThan2~2'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.337 ns" { DDA:inst|test:inst|LessThan2~1 DDA:inst|test:inst|LessThan2~2 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/test.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.591 ns) 12.113 ns DDA:inst\|test:inst\|acc\[4\] 7 REG LC_X2_Y2_N0 2 " "Info: 7: + IC(2.553 ns) + CELL(0.591 ns) = 12.113 ns; Loc. = LC_X2_Y2_N0; Fanout = 2; REG Node = 'DDA:inst\|test:inst\|acc\[4\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.144 ns" { DDA:inst|test:inst|LessThan2~2 DDA:inst|test:inst|acc[4] } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.758 ns ( 31.02 % ) " "Info: Total cell delay = 3.758 ns ( 31.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.355 ns ( 68.98 % ) " "Info: Total interconnect delay = 8.355 ns ( 68.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.113 ns" { DDA:inst|test:inst|Ntemp[1] DDA:inst|test:inst|Add2~22 DDA:inst|test:inst|Add2~27 DDA:inst|test:inst|Add2~30 DDA:inst|test:inst|LessThan2~1 DDA:inst|test:inst|LessThan2~2 DDA:inst|test:inst|acc[4] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "12.113 ns" { DDA:inst|test:inst|Ntemp[1] {} DDA:inst|test:inst|Add2~22 {} DDA:inst|test:inst|Add2~27 {} DDA:inst|test:inst|Add2~30 {} DDA:inst|test:inst|LessThan2~1 {} DDA:inst|test:inst|LessThan2~2 {} DDA:inst|test:inst|acc[4] {} } { 0.000ns 2.028ns 0.000ns 0.000ns 1.948ns 1.826ns 2.553ns } { 0.000ns 0.978ns 0.123ns 0.815ns 0.740ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 54 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 54; CLK Node = 'CLK'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/CPLDTest/xuat_xung.bdf" { { -288 -424 -256 -272 "CLK" "" } { -288 -256 -123 -276 "CLK" "" } { 248 224 376 260 "CLK" "" } { -216 496 576 -200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns DDA:inst\|test:inst\|acc\[4\] 2 REG LC_X2_Y2_N0 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y2_N0; Fanout = 2; REG Node = 'DDA:inst\|test:inst\|acc\[4\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK DDA:inst|test:inst|acc[4] } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK DDA:inst|test:inst|acc[4] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} DDA:inst|test:inst|acc[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 54 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 54; CLK Node = 'CLK'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/CPLDTest/xuat_xung.bdf" { { -288 -424 -256 -272 "CLK" "" } { -288 -256 -123 -276 "CLK" "" } { 248 224 376 260 "CLK" "" } { -216 496 576 -200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns DDA:inst\|test:inst\|Ntemp\[1\] 2 REG LC_X4_Y2_N9 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y2_N9; Fanout = 3; REG Node = 'DDA:inst\|test:inst\|Ntemp\[1\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK DDA:inst|test:inst|Ntemp[1] } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK DDA:inst|test:inst|Ntemp[1] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} DDA:inst|test:inst|Ntemp[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK DDA:inst|test:inst|acc[4] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} DDA:inst|test:inst|acc[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK DDA:inst|test:inst|Ntemp[1] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} DDA:inst|test:inst|Ntemp[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/test.v" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.113 ns" { DDA:inst|test:inst|Ntemp[1] DDA:inst|test:inst|Add2~22 DDA:inst|test:inst|Add2~27 DDA:inst|test:inst|Add2~30 DDA:inst|test:inst|LessThan2~1 DDA:inst|test:inst|LessThan2~2 DDA:inst|test:inst|acc[4] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "12.113 ns" { DDA:inst|test:inst|Ntemp[1] {} DDA:inst|test:inst|Add2~22 {} DDA:inst|test:inst|Add2~27 {} DDA:inst|test:inst|Add2~30 {} DDA:inst|test:inst|LessThan2~1 {} DDA:inst|test:inst|LessThan2~2 {} DDA:inst|test:inst|acc[4] {} } { 0.000ns 2.028ns 0.000ns 0.000ns 1.948ns 1.826ns 2.553ns } { 0.000ns 0.978ns 0.123ns 0.815ns 0.740ns 0.511ns 0.591ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK DDA:inst|test:inst|acc[4] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} DDA:inst|test:inst|acc[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK DDA:inst|test:inst|Ntemp[1] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} DDA:inst|test:inst|Ntemp[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DDA:inst\|test:inst14\|dir PULSE_WR CLK 7.561 ns register " "Info: tsu for register \"DDA:inst\|test:inst14\|dir\" (data pin = \"PULSE_WR\", clock pin = \"CLK\") is 7.561 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.576 ns + Longest pin register " "Info: + Longest pin to register delay is 10.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns PULSE_WR 1 PIN PIN_75 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_75; Fanout = 5; PIN Node = 'PULSE_WR'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE_WR } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/CPLDTest/xuat_xung.bdf" { { -320 -424 -256 -304 "PULSE_WR" "" } { -328 -256 -176 -312 "PULSE_WR" "" } { 184 196 376 196 "PULSE_WR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.939 ns) + CELL(0.740 ns) 4.811 ns DDA:inst\|test:inst\|Equal0~0 2 COMB LC_X6_Y2_N8 29 " "Info: 2: + IC(2.939 ns) + CELL(0.740 ns) = 4.811 ns; Loc. = LC_X6_Y2_N8; Fanout = 29; COMB Node = 'DDA:inst\|test:inst\|Equal0~0'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.679 ns" { PULSE_WR DDA:inst|test:inst|Equal0~0 } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/test.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.522 ns) + CELL(1.243 ns) 10.576 ns DDA:inst\|test:inst14\|dir 3 REG LC_X7_Y4_N6 2 " "Info: 3: + IC(4.522 ns) + CELL(1.243 ns) = 10.576 ns; Loc. = LC_X7_Y4_N6; Fanout = 2; REG Node = 'DDA:inst\|test:inst14\|dir'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.765 ns" { DDA:inst|test:inst|Equal0~0 DDA:inst|test:inst14|dir } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/test.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 29.45 % ) " "Info: Total cell delay = 3.115 ns ( 29.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.461 ns ( 70.55 % ) " "Info: Total interconnect delay = 7.461 ns ( 70.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.576 ns" { PULSE_WR DDA:inst|test:inst|Equal0~0 DDA:inst|test:inst14|dir } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "10.576 ns" { PULSE_WR {} PULSE_WR~combout {} DDA:inst|test:inst|Equal0~0 {} DDA:inst|test:inst14|dir {} } { 0.000ns 0.000ns 2.939ns 4.522ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "test.v" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/test.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 54 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 54; CLK Node = 'CLK'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/CPLDTest/xuat_xung.bdf" { { -288 -424 -256 -272 "CLK" "" } { -288 -256 -123 -276 "CLK" "" } { 248 224 376 260 "CLK" "" } { -216 496 576 -200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns DDA:inst\|test:inst14\|dir 2 REG LC_X7_Y4_N6 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y4_N6; Fanout = 2; REG Node = 'DDA:inst\|test:inst14\|dir'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK DDA:inst|test:inst14|dir } "NODE_NAME" } } { "test.v" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/test.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK DDA:inst|test:inst14|dir } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} DDA:inst|test:inst14|dir {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.576 ns" { PULSE_WR DDA:inst|test:inst|Equal0~0 DDA:inst|test:inst14|dir } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "10.576 ns" { PULSE_WR {} PULSE_WR~combout {} DDA:inst|test:inst|Equal0~0 {} DDA:inst|test:inst14|dir {} } { 0.000ns 0.000ns 2.939ns 4.522ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK DDA:inst|test:inst14|dir } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} DDA:inst|test:inst14|dir {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Data\[8\] encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[8\] 16.547 ns register " "Info: tco from clock \"CLK\" to destination pin \"Data\[8\]\" through register \"encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[8\]\" is 16.547 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.390 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 54 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 54; CLK Node = 'CLK'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/CPLDTest/xuat_xung.bdf" { { -288 -424 -256 -272 "CLK" "" } { -288 -256 -123 -276 "CLK" "" } { 248 224 376 260 "CLK" "" } { -216 496 576 -200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\] 2 REG LC_X2_Y3_N2 27 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X2_Y3_N2; Fanout = 27; REG Node = 'encoder_2:inst15\|encoder_module:inst14\|lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_g7h:auto_generated\|safe_q\[0\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { CLK encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_g7h.tdf" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/db/cntr_g7h.tdf" 58 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.748 ns) + CELL(0.918 ns) 7.390 ns encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[8\] 3 REG LC_X4_Y1_N0 4 " "Info: 3: + IC(2.748 ns) + CELL(0.918 ns) = 7.390 ns; Loc. = LC_X4_Y1_N0; Fanout = 4; REG Node = 'encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[8\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.666 ns" { encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 45.67 % ) " "Info: Total cell delay = 3.375 ns ( 45.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.015 ns ( 54.33 % ) " "Info: Total interconnect delay = 4.015 ns ( 54.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { CLK encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[8] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { CLK {} CLK~combout {} encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] {} encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[8] {} } { 0.000ns 0.000ns 1.267ns 2.748ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_t2h.tdf" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.781 ns + Longest register pin " "Info: + Longest register to pin delay is 8.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[8\] 1 REG LC_X4_Y1_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y1_N0; Fanout = 4; REG Node = 'encoder_2:inst15\|encoder_module:inst14\|encoder:inst1\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_t2h:auto_generated\|safe_q\[8\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_t2h.tdf" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/db/cntr_t2h.tdf" 165 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.284 ns) + CELL(0.511 ns) 3.795 ns encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_4bc:auto_generated\|result_node\[8\]~7 2 COMB LC_X5_Y3_N8 1 " "Info: 2: + IC(3.284 ns) + CELL(0.511 ns) = 3.795 ns; Loc. = LC_X5_Y3_N8; Fanout = 1; COMB Node = 'encoder_2:inst15\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_4bc:auto_generated\|result_node\[8\]~7'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.795 ns" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[8] encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[8]~7 } "NODE_NAME" } } { "db/mux_4bc.tdf" "" { Text "C:/Users/Welcome/Desktop/CPLDTest/db/mux_4bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.664 ns) + CELL(2.322 ns) 8.781 ns Data\[8\] 3 PIN PIN_86 0 " "Info: 3: + IC(2.664 ns) + CELL(2.322 ns) = 8.781 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'Data\[8\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.986 ns" { encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[8]~7 Data[8] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/CPLDTest/xuat_xung.bdf" { { -176 -472 -296 -160 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.833 ns ( 32.26 % ) " "Info: Total cell delay = 2.833 ns ( 32.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.948 ns ( 67.74 % ) " "Info: Total interconnect delay = 5.948 ns ( 67.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.781 ns" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[8] encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[8]~7 Data[8] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "8.781 ns" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[8] {} encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[8]~7 {} Data[8] {} } { 0.000ns 3.284ns 2.664ns } { 0.000ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { CLK encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[8] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { CLK {} CLK~combout {} encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated|safe_q[0] {} encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[8] {} } { 0.000ns 0.000ns 1.267ns 2.748ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.781 ns" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[8] encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[8]~7 Data[8] } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "8.781 ns" { encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated|safe_q[8] {} encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[8]~7 {} Data[8] {} } { 0.000ns 3.284ns 2.664ns } { 0.000ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "LSW1 PULSE1 9.962 ns Longest " "Info: Longest tpd from source pin \"LSW1\" to destination pin \"PULSE1\" is 9.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns LSW1 1 PIN PIN_5 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_5; Fanout = 2; PIN Node = 'LSW1'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LSW1 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/CPLDTest/xuat_xung.bdf" { { -464 -560 -392 -448 "LSW1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.914 ns) 4.573 ns inst11~0 2 COMB LC_X7_Y4_N6 1 " "Info: 2: + IC(2.527 ns) + CELL(0.914 ns) = 4.573 ns; Loc. = LC_X7_Y4_N6; Fanout = 1; COMB Node = 'inst11~0'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.441 ns" { LSW1 inst11~0 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/CPLDTest/xuat_xung.bdf" { { 56 -336 -272 104 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.067 ns) + CELL(2.322 ns) 9.962 ns PULSE1 3 PIN PIN_21 0 " "Info: 3: + IC(3.067 ns) + CELL(2.322 ns) = 9.962 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'PULSE1'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.389 ns" { inst11~0 PULSE1 } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/CPLDTest/xuat_xung.bdf" { { 72 -152 24 88 "PULSE1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.368 ns ( 43.85 % ) " "Info: Total cell delay = 4.368 ns ( 43.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.594 ns ( 56.15 % ) " "Info: Total interconnect delay = 5.594 ns ( 56.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.962 ns" { LSW1 inst11~0 PULSE1 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "9.962 ns" { LSW1 {} LSW1~combout {} inst11~0 {} PULSE1 {} } { 0.000ns 0.000ns 2.527ns 3.067ns } { 0.000ns 1.132ns 0.914ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DDA:inst\|74373b:inst6\|19 Data\[7\] NADV 8.295 ns register " "Info: th for register \"DDA:inst\|74373b:inst6\|19\" (data pin = \"Data\[7\]\", clock pin = \"NADV\") is 8.295 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 12.163 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to destination register is 12.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_57 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_57; Fanout = 7; CLK Node = 'NADV'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/CPLDTest/xuat_xung.bdf" { { -272 -424 -256 -256 "NADV" "" } { -272 -256 -150 -260 "NADV" "" } { -256 -16 56 -240 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.258 ns) + CELL(0.511 ns) 3.901 ns 74373b:inst5\|13 2 REG LC_X7_Y3_N5 1 " "Info: 2: + IC(2.258 ns) + CELL(0.511 ns) = 3.901 ns; Loc. = LC_X7_Y3_N5; Fanout = 1; REG Node = '74373b:inst5\|13'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { NADV 74373b:inst5|13 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.914 ns) 5.559 ns DDA:inst\|74138:inst2\|16~0 3 COMB LC_X7_Y3_N9 2 " "Info: 3: + IC(0.744 ns) + CELL(0.914 ns) = 5.559 ns; Loc. = LC_X7_Y3_N9; Fanout = 2; COMB Node = 'DDA:inst\|74138:inst2\|16~0'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.658 ns" { 74373b:inst5|13 DDA:inst|74138:inst2|16~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.910 ns) + CELL(0.914 ns) 10.383 ns DDA:inst\|74138:inst2\|16~1 4 COMB LC_X5_Y2_N4 8 " "Info: 4: + IC(3.910 ns) + CELL(0.914 ns) = 10.383 ns; Loc. = LC_X5_Y2_N4; Fanout = 8; COMB Node = 'DDA:inst\|74138:inst2\|16~1'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.824 ns" { DDA:inst|74138:inst2|16~0 DDA:inst|74138:inst2|16~1 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74138.bdf" { { 88 568 632 160 "16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.914 ns) 12.163 ns DDA:inst\|74373b:inst6\|19 5 REG LC_X5_Y2_N1 1 " "Info: 5: + IC(0.866 ns) + CELL(0.914 ns) = 12.163 ns; Loc. = LC_X5_Y2_N1; Fanout = 1; REG Node = 'DDA:inst\|74373b:inst6\|19'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { DDA:inst|74138:inst2|16~1 DDA:inst|74373b:inst6|19 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.385 ns ( 36.05 % ) " "Info: Total cell delay = 4.385 ns ( 36.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.778 ns ( 63.95 % ) " "Info: Total interconnect delay = 7.778 ns ( 63.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.163 ns" { NADV 74373b:inst5|13 DDA:inst|74138:inst2|16~0 DDA:inst|74138:inst2|16~1 DDA:inst|74373b:inst6|19 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "12.163 ns" { NADV {} NADV~combout {} 74373b:inst5|13 {} DDA:inst|74138:inst2|16~0 {} DDA:inst|74138:inst2|16~1 {} DDA:inst|74373b:inst6|19 {} } { 0.000ns 0.000ns 2.258ns 0.744ns 3.910ns 0.866ns } { 0.000ns 1.132ns 0.511ns 0.914ns 0.914ns 0.914ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.868 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Data\[7\] 1 PIN PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_87; Fanout = 1; PIN Node = 'Data\[7\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "xuat_xung.bdf" "" { Schematic "C:/Users/Welcome/Desktop/CPLDTest/xuat_xung.bdf" { { -176 -472 -296 -160 "Data\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns D\[7\] 2 COMB IOC_X5_Y5_N2 3 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X5_Y5_N2; Fanout = 3; COMB Node = 'D\[7\]'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { Data[7] D[7] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.225 ns) + CELL(0.511 ns) 3.868 ns DDA:inst\|74373b:inst6\|19 3 REG LC_X5_Y2_N1 1 " "Info: 3: + IC(2.225 ns) + CELL(0.511 ns) = 3.868 ns; Loc. = LC_X5_Y2_N1; Fanout = 1; REG Node = 'DDA:inst\|74373b:inst6\|19'" {  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { D[7] DDA:inst|74373b:inst6|19 } "NODE_NAME" } } { "74373b.bdf" "" { Schematic "f:/study/programs/quartus/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 42.48 % ) " "Info: Total cell delay = 1.643 ns ( 42.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.225 ns ( 57.52 % ) " "Info: Total interconnect delay = 2.225 ns ( 57.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.868 ns" { Data[7] D[7] DDA:inst|74373b:inst6|19 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.868 ns" { Data[7] {} D[7] {} DDA:inst|74373b:inst6|19 {} } { 0.000ns 0.000ns 2.225ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.163 ns" { NADV 74373b:inst5|13 DDA:inst|74138:inst2|16~0 DDA:inst|74138:inst2|16~1 DDA:inst|74373b:inst6|19 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "12.163 ns" { NADV {} NADV~combout {} 74373b:inst5|13 {} DDA:inst|74138:inst2|16~0 {} DDA:inst|74138:inst2|16~1 {} DDA:inst|74373b:inst6|19 {} } { 0.000ns 0.000ns 2.258ns 0.744ns 3.910ns 0.866ns } { 0.000ns 1.132ns 0.511ns 0.914ns 0.914ns 0.914ns } "" } } { "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/study/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.868 ns" { Data[7] D[7] DDA:inst|74373b:inst6|19 } "NODE_NAME" } } { "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/study/programs/quartus/quartus/bin/Technology_Viewer.qrui" "3.868 ns" { Data[7] {} D[7] {} DDA:inst|74373b:inst6|19 {} } { 0.000ns 0.000ns 2.225ns } { 0.000ns 1.132ns 0.511ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 26 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 18:57:52 2019 " "Info: Processing ended: Thu Apr 04 18:57:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
