lib_name: bag_serdes_ec
cell_name: qdr_tapx_column
pins: [ "VDD", "VSS", "clkp", "clkn", "casc<3:0>", "inn_a", "inp_d", "biasp_a", "biasn_a", "bias_s<3:0>", "bias_m<3:0>", "biasp_d", "biasn_d", "inp_a", "inn_d", "en_div<1:0>", "scan_div<1:0>", "outp<3:0>", "outn<3:0>" ]
instances:
  X1:
    lib_name: bag_serdes_ec
    cell_name: qdr_tapx_summer
    instpins:
      div:
        direction: output
        net_name: "div"
        num_bits: 1
      divb:
        direction: output
        net_name: "divb"
        num_bits: 1
      pulse_out:
        direction: output
        net_name: "pulse_out"
        num_bits: 1
      en<3:0>:
        direction: input
        net_name: "en<1:0>,en<3:2>"
        num_bits: 4
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      outn_a:
        direction: output
        net_name: "outn_a"
        num_bits: 1
      outn_d:
        direction: output
        net_name: "outn_d"
        num_bits: 1
      outn_s:
        direction: output
        net_name: "outn_s"
        num_bits: 1
      outp_a:
        direction: output
        net_name: "outp_a"
        num_bits: 1
      outp_d:
        direction: output
        net_name: "outp_d"
        num_bits: 1
      outp_s:
        direction: output
        net_name: "outp_s"
        num_bits: 1
      biasn_m:
        direction: input
        net_name: "bias_m<0>"
        num_bits: 1
      biasn_s:
        direction: input
        net_name: "bias_s<0>"
        num_bits: 1
      biasp_a:
        direction: input
        net_name: "biasp_a"
        num_bits: 1
      biasp_d:
        direction: input
        net_name: "biasp_d"
        num_bits: 1
      casc:
        direction: input
        net_name: "casc<0>"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      en_div:
        direction: input
        net_name: "en_div"
        num_bits: 1
      scan_div:
        direction: input
        net_name: "scan_div"
        num_bits: 1
      inn_a:
        direction: input
        net_name: "inn_a"
        num_bits: 1
      inn_d:
        direction: input
        net_name: "inn_d"
        num_bits: 1
      inp_a:
        direction: input
        net_name: "inp_a"
        num_bits: 1
      inp_d:
        direction: input
        net_name: "inp_d"
        num_bits: 1
      pulse_in:
        direction: input
        net_name: "pulse_in"
        num_bits: 1
      setn:
        direction: input
        net_name: "setn"
        num_bits: 1
      setp:
        direction: input
        net_name: "setp"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN17:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN16:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN15:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN14:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN13:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN12:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN11:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN8:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN19:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN18:
    lib_name: basic
    cell_name: opin
    instpins: {}
