// SPDX-License-Identifier: Apache-2.0
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
#ifndef CALIPTRA_REG_HEADER
#define CALIPTRA_REG_HEADER


#define CLP_BASE_ADDR                                                                               (0x0)
#define CLP_DOE_REG_BASE_ADDR                                                                       (0x10000000)
#define CLP_DOE_REG_DOE_IV_0                                                                        (0x10000000)
#define DOE_REG_DOE_IV_0                                                                            (0x0)
#define CLP_DOE_REG_DOE_IV_1                                                                        (0x10000004)
#define DOE_REG_DOE_IV_1                                                                            (0x4)
#define CLP_DOE_REG_DOE_IV_2                                                                        (0x10000008)
#define DOE_REG_DOE_IV_2                                                                            (0x8)
#define CLP_DOE_REG_DOE_IV_3                                                                        (0x1000000c)
#define DOE_REG_DOE_IV_3                                                                            (0xc)
#define CLP_DOE_REG_DOE_CTRL                                                                        (0x10000010)
#define DOE_REG_DOE_CTRL                                                                            (0x10)
#define DOE_REG_DOE_CTRL_CMD_LOW                                                                    (0)
#define DOE_REG_DOE_CTRL_CMD_MASK                                                                   (0x3)
#define DOE_REG_DOE_CTRL_DEST_LOW                                                                   (2)
#define DOE_REG_DOE_CTRL_DEST_MASK                                                                  (0x7c)
#define CLP_DOE_REG_DOE_STATUS                                                                      (0x10000014)
#define DOE_REG_DOE_STATUS                                                                          (0x14)
#define DOE_REG_DOE_STATUS_READY_LOW                                                                (0)
#define DOE_REG_DOE_STATUS_READY_MASK                                                               (0x1)
#define DOE_REG_DOE_STATUS_VALID_LOW                                                                (1)
#define DOE_REG_DOE_STATUS_VALID_MASK                                                               (0x2)
#define DOE_REG_DOE_STATUS_UDS_FLOW_DONE_LOW                                                        (2)
#define DOE_REG_DOE_STATUS_UDS_FLOW_DONE_MASK                                                       (0x4)
#define DOE_REG_DOE_STATUS_FE_FLOW_DONE_LOW                                                         (3)
#define DOE_REG_DOE_STATUS_FE_FLOW_DONE_MASK                                                        (0x8)
#define DOE_REG_DOE_STATUS_DEOBF_SECRETS_CLEARED_LOW                                                (4)
#define DOE_REG_DOE_STATUS_DEOBF_SECRETS_CLEARED_MASK                                               (0x10)
#define CLP_DOE_REG_INTR_BLOCK_RF_START                                                             (0x10000800)
#define CLP_DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                  (0x10000800)
#define DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                      (0x800)
#define DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                         (0)
#define DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                        (0x1)
#define DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                         (1)
#define DOE_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                        (0x2)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                   (0x10000804)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                       (0x804)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_LOW                                         (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_MASK                                        (0x1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_LOW                                         (1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_MASK                                        (0x2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_LOW                                         (2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_MASK                                        (0x4)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_LOW                                         (3)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_MASK                                        (0x8)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                   (0x10000808)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                       (0x808)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                                 (0)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                                (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                               (0x1000080c)
#define DOE_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                   (0x80c)
#define DOE_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                       (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                      (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                               (0x10000810)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                   (0x810)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                       (0)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                      (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                             (0x10000814)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                                 (0x814)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_LOW                                  (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_MASK                                 (0x1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_LOW                                  (1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_MASK                                 (0x2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_LOW                                  (2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_MASK                                 (0x4)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_LOW                                  (3)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_MASK                                 (0x8)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                             (0x10000818)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                                 (0x818)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                          (0)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                         (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                 (0x1000081c)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                     (0x81c)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_LOW                                     (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_MASK                                    (0x1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_LOW                                     (1)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_MASK                                    (0x2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_LOW                                     (2)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_MASK                                    (0x4)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_LOW                                     (3)
#define DOE_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_MASK                                    (0x8)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                 (0x10000820)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                     (0x820)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                             (0)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                            (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                               (0x10000900)
#define DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                                   (0x900)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                               (0x10000904)
#define DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                                   (0x904)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                               (0x10000908)
#define DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                                   (0x908)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                               (0x1000090c)
#define DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                                   (0x90c)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                       (0x10000980)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                           (0x980)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                          (0x10000a00)
#define DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                              (0xa00)
#define DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_LOW                                    (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_MASK                                   (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                          (0x10000a04)
#define DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                              (0xa04)
#define DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_LOW                                    (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_MASK                                   (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                          (0x10000a08)
#define DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                              (0xa08)
#define DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_LOW                                    (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_MASK                                   (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                          (0x10000a0c)
#define DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                              (0xa0c)
#define DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_LOW                                    (0)
#define DOE_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_MASK                                   (0x1)
#define CLP_DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                  (0x10000a10)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                      (0xa10)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                            (0)
#define DOE_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                           (0x1)
#define CLP_ECC_REG_BASE_ADDR                                                                       (0x10008000)
#define CLP_ECC_REG_ECC_NAME_0                                                                      (0x10008000)
#define ECC_REG_ECC_NAME_0                                                                          (0x0)
#define CLP_ECC_REG_ECC_NAME_1                                                                      (0x10008004)
#define ECC_REG_ECC_NAME_1                                                                          (0x4)
#define CLP_ECC_REG_ECC_VERSION_0                                                                   (0x10008008)
#define ECC_REG_ECC_VERSION_0                                                                       (0x8)
#define CLP_ECC_REG_ECC_VERSION_1                                                                   (0x1000800c)
#define ECC_REG_ECC_VERSION_1                                                                       (0xc)
#define CLP_ECC_REG_ECC_CTRL                                                                        (0x10008010)
#define ECC_REG_ECC_CTRL                                                                            (0x10)
#define ECC_REG_ECC_CTRL_CTRL_LOW                                                                   (0)
#define ECC_REG_ECC_CTRL_CTRL_MASK                                                                  (0x3)
#define ECC_REG_ECC_CTRL_ZEROIZE_LOW                                                                (2)
#define ECC_REG_ECC_CTRL_ZEROIZE_MASK                                                               (0x4)
#define ECC_REG_ECC_CTRL_PCR_SIGN_LOW                                                               (3)
#define ECC_REG_ECC_CTRL_PCR_SIGN_MASK                                                              (0x8)
#define CLP_ECC_REG_ECC_STATUS                                                                      (0x10008018)
#define ECC_REG_ECC_STATUS                                                                          (0x18)
#define ECC_REG_ECC_STATUS_READY_LOW                                                                (0)
#define ECC_REG_ECC_STATUS_READY_MASK                                                               (0x1)
#define ECC_REG_ECC_STATUS_VALID_LOW                                                                (1)
#define ECC_REG_ECC_STATUS_VALID_MASK                                                               (0x2)
#define CLP_ECC_REG_ECC_SCACONFIG                                                                   (0x10008020)
#define ECC_REG_ECC_SCACONFIG                                                                       (0x20)
#define ECC_REG_ECC_SCACONFIG_POINT_RND_EN_LOW                                                      (0)
#define ECC_REG_ECC_SCACONFIG_POINT_RND_EN_MASK                                                     (0x1)
#define ECC_REG_ECC_SCACONFIG_MASK_SIGN_EN_LOW                                                      (1)
#define ECC_REG_ECC_SCACONFIG_MASK_SIGN_EN_MASK                                                     (0x2)
#define ECC_REG_ECC_SCACONFIG_SCALAR_RND_EN_LOW                                                     (2)
#define ECC_REG_ECC_SCACONFIG_SCALAR_RND_EN_MASK                                                    (0x4)
#define CLP_ECC_REG_ECC_SEED_0                                                                      (0x10008080)
#define ECC_REG_ECC_SEED_0                                                                          (0x80)
#define CLP_ECC_REG_ECC_SEED_1                                                                      (0x10008084)
#define ECC_REG_ECC_SEED_1                                                                          (0x84)
#define CLP_ECC_REG_ECC_SEED_2                                                                      (0x10008088)
#define ECC_REG_ECC_SEED_2                                                                          (0x88)
#define CLP_ECC_REG_ECC_SEED_3                                                                      (0x1000808c)
#define ECC_REG_ECC_SEED_3                                                                          (0x8c)
#define CLP_ECC_REG_ECC_SEED_4                                                                      (0x10008090)
#define ECC_REG_ECC_SEED_4                                                                          (0x90)
#define CLP_ECC_REG_ECC_SEED_5                                                                      (0x10008094)
#define ECC_REG_ECC_SEED_5                                                                          (0x94)
#define CLP_ECC_REG_ECC_SEED_6                                                                      (0x10008098)
#define ECC_REG_ECC_SEED_6                                                                          (0x98)
#define CLP_ECC_REG_ECC_SEED_7                                                                      (0x1000809c)
#define ECC_REG_ECC_SEED_7                                                                          (0x9c)
#define CLP_ECC_REG_ECC_SEED_8                                                                      (0x100080a0)
#define ECC_REG_ECC_SEED_8                                                                          (0xa0)
#define CLP_ECC_REG_ECC_SEED_9                                                                      (0x100080a4)
#define ECC_REG_ECC_SEED_9                                                                          (0xa4)
#define CLP_ECC_REG_ECC_SEED_10                                                                     (0x100080a8)
#define ECC_REG_ECC_SEED_10                                                                         (0xa8)
#define CLP_ECC_REG_ECC_SEED_11                                                                     (0x100080ac)
#define ECC_REG_ECC_SEED_11                                                                         (0xac)
#define CLP_ECC_REG_ECC_MSG_0                                                                       (0x10008100)
#define ECC_REG_ECC_MSG_0                                                                           (0x100)
#define CLP_ECC_REG_ECC_MSG_1                                                                       (0x10008104)
#define ECC_REG_ECC_MSG_1                                                                           (0x104)
#define CLP_ECC_REG_ECC_MSG_2                                                                       (0x10008108)
#define ECC_REG_ECC_MSG_2                                                                           (0x108)
#define CLP_ECC_REG_ECC_MSG_3                                                                       (0x1000810c)
#define ECC_REG_ECC_MSG_3                                                                           (0x10c)
#define CLP_ECC_REG_ECC_MSG_4                                                                       (0x10008110)
#define ECC_REG_ECC_MSG_4                                                                           (0x110)
#define CLP_ECC_REG_ECC_MSG_5                                                                       (0x10008114)
#define ECC_REG_ECC_MSG_5                                                                           (0x114)
#define CLP_ECC_REG_ECC_MSG_6                                                                       (0x10008118)
#define ECC_REG_ECC_MSG_6                                                                           (0x118)
#define CLP_ECC_REG_ECC_MSG_7                                                                       (0x1000811c)
#define ECC_REG_ECC_MSG_7                                                                           (0x11c)
#define CLP_ECC_REG_ECC_MSG_8                                                                       (0x10008120)
#define ECC_REG_ECC_MSG_8                                                                           (0x120)
#define CLP_ECC_REG_ECC_MSG_9                                                                       (0x10008124)
#define ECC_REG_ECC_MSG_9                                                                           (0x124)
#define CLP_ECC_REG_ECC_MSG_10                                                                      (0x10008128)
#define ECC_REG_ECC_MSG_10                                                                          (0x128)
#define CLP_ECC_REG_ECC_MSG_11                                                                      (0x1000812c)
#define ECC_REG_ECC_MSG_11                                                                          (0x12c)
#define CLP_ECC_REG_ECC_PRIVKEY_0                                                                   (0x10008180)
#define ECC_REG_ECC_PRIVKEY_0                                                                       (0x180)
#define CLP_ECC_REG_ECC_PRIVKEY_1                                                                   (0x10008184)
#define ECC_REG_ECC_PRIVKEY_1                                                                       (0x184)
#define CLP_ECC_REG_ECC_PRIVKEY_2                                                                   (0x10008188)
#define ECC_REG_ECC_PRIVKEY_2                                                                       (0x188)
#define CLP_ECC_REG_ECC_PRIVKEY_3                                                                   (0x1000818c)
#define ECC_REG_ECC_PRIVKEY_3                                                                       (0x18c)
#define CLP_ECC_REG_ECC_PRIVKEY_4                                                                   (0x10008190)
#define ECC_REG_ECC_PRIVKEY_4                                                                       (0x190)
#define CLP_ECC_REG_ECC_PRIVKEY_5                                                                   (0x10008194)
#define ECC_REG_ECC_PRIVKEY_5                                                                       (0x194)
#define CLP_ECC_REG_ECC_PRIVKEY_6                                                                   (0x10008198)
#define ECC_REG_ECC_PRIVKEY_6                                                                       (0x198)
#define CLP_ECC_REG_ECC_PRIVKEY_7                                                                   (0x1000819c)
#define ECC_REG_ECC_PRIVKEY_7                                                                       (0x19c)
#define CLP_ECC_REG_ECC_PRIVKEY_8                                                                   (0x100081a0)
#define ECC_REG_ECC_PRIVKEY_8                                                                       (0x1a0)
#define CLP_ECC_REG_ECC_PRIVKEY_9                                                                   (0x100081a4)
#define ECC_REG_ECC_PRIVKEY_9                                                                       (0x1a4)
#define CLP_ECC_REG_ECC_PRIVKEY_10                                                                  (0x100081a8)
#define ECC_REG_ECC_PRIVKEY_10                                                                      (0x1a8)
#define CLP_ECC_REG_ECC_PRIVKEY_11                                                                  (0x100081ac)
#define ECC_REG_ECC_PRIVKEY_11                                                                      (0x1ac)
#define CLP_ECC_REG_ECC_PUBKEY_X_0                                                                  (0x10008200)
#define ECC_REG_ECC_PUBKEY_X_0                                                                      (0x200)
#define CLP_ECC_REG_ECC_PUBKEY_X_1                                                                  (0x10008204)
#define ECC_REG_ECC_PUBKEY_X_1                                                                      (0x204)
#define CLP_ECC_REG_ECC_PUBKEY_X_2                                                                  (0x10008208)
#define ECC_REG_ECC_PUBKEY_X_2                                                                      (0x208)
#define CLP_ECC_REG_ECC_PUBKEY_X_3                                                                  (0x1000820c)
#define ECC_REG_ECC_PUBKEY_X_3                                                                      (0x20c)
#define CLP_ECC_REG_ECC_PUBKEY_X_4                                                                  (0x10008210)
#define ECC_REG_ECC_PUBKEY_X_4                                                                      (0x210)
#define CLP_ECC_REG_ECC_PUBKEY_X_5                                                                  (0x10008214)
#define ECC_REG_ECC_PUBKEY_X_5                                                                      (0x214)
#define CLP_ECC_REG_ECC_PUBKEY_X_6                                                                  (0x10008218)
#define ECC_REG_ECC_PUBKEY_X_6                                                                      (0x218)
#define CLP_ECC_REG_ECC_PUBKEY_X_7                                                                  (0x1000821c)
#define ECC_REG_ECC_PUBKEY_X_7                                                                      (0x21c)
#define CLP_ECC_REG_ECC_PUBKEY_X_8                                                                  (0x10008220)
#define ECC_REG_ECC_PUBKEY_X_8                                                                      (0x220)
#define CLP_ECC_REG_ECC_PUBKEY_X_9                                                                  (0x10008224)
#define ECC_REG_ECC_PUBKEY_X_9                                                                      (0x224)
#define CLP_ECC_REG_ECC_PUBKEY_X_10                                                                 (0x10008228)
#define ECC_REG_ECC_PUBKEY_X_10                                                                     (0x228)
#define CLP_ECC_REG_ECC_PUBKEY_X_11                                                                 (0x1000822c)
#define ECC_REG_ECC_PUBKEY_X_11                                                                     (0x22c)
#define CLP_ECC_REG_ECC_PUBKEY_Y_0                                                                  (0x10008280)
#define ECC_REG_ECC_PUBKEY_Y_0                                                                      (0x280)
#define CLP_ECC_REG_ECC_PUBKEY_Y_1                                                                  (0x10008284)
#define ECC_REG_ECC_PUBKEY_Y_1                                                                      (0x284)
#define CLP_ECC_REG_ECC_PUBKEY_Y_2                                                                  (0x10008288)
#define ECC_REG_ECC_PUBKEY_Y_2                                                                      (0x288)
#define CLP_ECC_REG_ECC_PUBKEY_Y_3                                                                  (0x1000828c)
#define ECC_REG_ECC_PUBKEY_Y_3                                                                      (0x28c)
#define CLP_ECC_REG_ECC_PUBKEY_Y_4                                                                  (0x10008290)
#define ECC_REG_ECC_PUBKEY_Y_4                                                                      (0x290)
#define CLP_ECC_REG_ECC_PUBKEY_Y_5                                                                  (0x10008294)
#define ECC_REG_ECC_PUBKEY_Y_5                                                                      (0x294)
#define CLP_ECC_REG_ECC_PUBKEY_Y_6                                                                  (0x10008298)
#define ECC_REG_ECC_PUBKEY_Y_6                                                                      (0x298)
#define CLP_ECC_REG_ECC_PUBKEY_Y_7                                                                  (0x1000829c)
#define ECC_REG_ECC_PUBKEY_Y_7                                                                      (0x29c)
#define CLP_ECC_REG_ECC_PUBKEY_Y_8                                                                  (0x100082a0)
#define ECC_REG_ECC_PUBKEY_Y_8                                                                      (0x2a0)
#define CLP_ECC_REG_ECC_PUBKEY_Y_9                                                                  (0x100082a4)
#define ECC_REG_ECC_PUBKEY_Y_9                                                                      (0x2a4)
#define CLP_ECC_REG_ECC_PUBKEY_Y_10                                                                 (0x100082a8)
#define ECC_REG_ECC_PUBKEY_Y_10                                                                     (0x2a8)
#define CLP_ECC_REG_ECC_PUBKEY_Y_11                                                                 (0x100082ac)
#define ECC_REG_ECC_PUBKEY_Y_11                                                                     (0x2ac)
#define CLP_ECC_REG_ECC_SIGN_R_0                                                                    (0x10008300)
#define ECC_REG_ECC_SIGN_R_0                                                                        (0x300)
#define CLP_ECC_REG_ECC_SIGN_R_1                                                                    (0x10008304)
#define ECC_REG_ECC_SIGN_R_1                                                                        (0x304)
#define CLP_ECC_REG_ECC_SIGN_R_2                                                                    (0x10008308)
#define ECC_REG_ECC_SIGN_R_2                                                                        (0x308)
#define CLP_ECC_REG_ECC_SIGN_R_3                                                                    (0x1000830c)
#define ECC_REG_ECC_SIGN_R_3                                                                        (0x30c)
#define CLP_ECC_REG_ECC_SIGN_R_4                                                                    (0x10008310)
#define ECC_REG_ECC_SIGN_R_4                                                                        (0x310)
#define CLP_ECC_REG_ECC_SIGN_R_5                                                                    (0x10008314)
#define ECC_REG_ECC_SIGN_R_5                                                                        (0x314)
#define CLP_ECC_REG_ECC_SIGN_R_6                                                                    (0x10008318)
#define ECC_REG_ECC_SIGN_R_6                                                                        (0x318)
#define CLP_ECC_REG_ECC_SIGN_R_7                                                                    (0x1000831c)
#define ECC_REG_ECC_SIGN_R_7                                                                        (0x31c)
#define CLP_ECC_REG_ECC_SIGN_R_8                                                                    (0x10008320)
#define ECC_REG_ECC_SIGN_R_8                                                                        (0x320)
#define CLP_ECC_REG_ECC_SIGN_R_9                                                                    (0x10008324)
#define ECC_REG_ECC_SIGN_R_9                                                                        (0x324)
#define CLP_ECC_REG_ECC_SIGN_R_10                                                                   (0x10008328)
#define ECC_REG_ECC_SIGN_R_10                                                                       (0x328)
#define CLP_ECC_REG_ECC_SIGN_R_11                                                                   (0x1000832c)
#define ECC_REG_ECC_SIGN_R_11                                                                       (0x32c)
#define CLP_ECC_REG_ECC_SIGN_S_0                                                                    (0x10008380)
#define ECC_REG_ECC_SIGN_S_0                                                                        (0x380)
#define CLP_ECC_REG_ECC_SIGN_S_1                                                                    (0x10008384)
#define ECC_REG_ECC_SIGN_S_1                                                                        (0x384)
#define CLP_ECC_REG_ECC_SIGN_S_2                                                                    (0x10008388)
#define ECC_REG_ECC_SIGN_S_2                                                                        (0x388)
#define CLP_ECC_REG_ECC_SIGN_S_3                                                                    (0x1000838c)
#define ECC_REG_ECC_SIGN_S_3                                                                        (0x38c)
#define CLP_ECC_REG_ECC_SIGN_S_4                                                                    (0x10008390)
#define ECC_REG_ECC_SIGN_S_4                                                                        (0x390)
#define CLP_ECC_REG_ECC_SIGN_S_5                                                                    (0x10008394)
#define ECC_REG_ECC_SIGN_S_5                                                                        (0x394)
#define CLP_ECC_REG_ECC_SIGN_S_6                                                                    (0x10008398)
#define ECC_REG_ECC_SIGN_S_6                                                                        (0x398)
#define CLP_ECC_REG_ECC_SIGN_S_7                                                                    (0x1000839c)
#define ECC_REG_ECC_SIGN_S_7                                                                        (0x39c)
#define CLP_ECC_REG_ECC_SIGN_S_8                                                                    (0x100083a0)
#define ECC_REG_ECC_SIGN_S_8                                                                        (0x3a0)
#define CLP_ECC_REG_ECC_SIGN_S_9                                                                    (0x100083a4)
#define ECC_REG_ECC_SIGN_S_9                                                                        (0x3a4)
#define CLP_ECC_REG_ECC_SIGN_S_10                                                                   (0x100083a8)
#define ECC_REG_ECC_SIGN_S_10                                                                       (0x3a8)
#define CLP_ECC_REG_ECC_SIGN_S_11                                                                   (0x100083ac)
#define ECC_REG_ECC_SIGN_S_11                                                                       (0x3ac)
#define CLP_ECC_REG_ECC_VERIFY_R_0                                                                  (0x10008400)
#define ECC_REG_ECC_VERIFY_R_0                                                                      (0x400)
#define CLP_ECC_REG_ECC_VERIFY_R_1                                                                  (0x10008404)
#define ECC_REG_ECC_VERIFY_R_1                                                                      (0x404)
#define CLP_ECC_REG_ECC_VERIFY_R_2                                                                  (0x10008408)
#define ECC_REG_ECC_VERIFY_R_2                                                                      (0x408)
#define CLP_ECC_REG_ECC_VERIFY_R_3                                                                  (0x1000840c)
#define ECC_REG_ECC_VERIFY_R_3                                                                      (0x40c)
#define CLP_ECC_REG_ECC_VERIFY_R_4                                                                  (0x10008410)
#define ECC_REG_ECC_VERIFY_R_4                                                                      (0x410)
#define CLP_ECC_REG_ECC_VERIFY_R_5                                                                  (0x10008414)
#define ECC_REG_ECC_VERIFY_R_5                                                                      (0x414)
#define CLP_ECC_REG_ECC_VERIFY_R_6                                                                  (0x10008418)
#define ECC_REG_ECC_VERIFY_R_6                                                                      (0x418)
#define CLP_ECC_REG_ECC_VERIFY_R_7                                                                  (0x1000841c)
#define ECC_REG_ECC_VERIFY_R_7                                                                      (0x41c)
#define CLP_ECC_REG_ECC_VERIFY_R_8                                                                  (0x10008420)
#define ECC_REG_ECC_VERIFY_R_8                                                                      (0x420)
#define CLP_ECC_REG_ECC_VERIFY_R_9                                                                  (0x10008424)
#define ECC_REG_ECC_VERIFY_R_9                                                                      (0x424)
#define CLP_ECC_REG_ECC_VERIFY_R_10                                                                 (0x10008428)
#define ECC_REG_ECC_VERIFY_R_10                                                                     (0x428)
#define CLP_ECC_REG_ECC_VERIFY_R_11                                                                 (0x1000842c)
#define ECC_REG_ECC_VERIFY_R_11                                                                     (0x42c)
#define CLP_ECC_REG_ECC_IV_0                                                                        (0x10008480)
#define ECC_REG_ECC_IV_0                                                                            (0x480)
#define CLP_ECC_REG_ECC_IV_1                                                                        (0x10008484)
#define ECC_REG_ECC_IV_1                                                                            (0x484)
#define CLP_ECC_REG_ECC_IV_2                                                                        (0x10008488)
#define ECC_REG_ECC_IV_2                                                                            (0x488)
#define CLP_ECC_REG_ECC_IV_3                                                                        (0x1000848c)
#define ECC_REG_ECC_IV_3                                                                            (0x48c)
#define CLP_ECC_REG_ECC_IV_4                                                                        (0x10008490)
#define ECC_REG_ECC_IV_4                                                                            (0x490)
#define CLP_ECC_REG_ECC_IV_5                                                                        (0x10008494)
#define ECC_REG_ECC_IV_5                                                                            (0x494)
#define CLP_ECC_REG_ECC_IV_6                                                                        (0x10008498)
#define ECC_REG_ECC_IV_6                                                                            (0x498)
#define CLP_ECC_REG_ECC_IV_7                                                                        (0x1000849c)
#define ECC_REG_ECC_IV_7                                                                            (0x49c)
#define CLP_ECC_REG_ECC_IV_8                                                                        (0x100084a0)
#define ECC_REG_ECC_IV_8                                                                            (0x4a0)
#define CLP_ECC_REG_ECC_IV_9                                                                        (0x100084a4)
#define ECC_REG_ECC_IV_9                                                                            (0x4a4)
#define CLP_ECC_REG_ECC_IV_10                                                                       (0x100084a8)
#define ECC_REG_ECC_IV_10                                                                           (0x4a8)
#define CLP_ECC_REG_ECC_IV_11                                                                       (0x100084ac)
#define ECC_REG_ECC_IV_11                                                                           (0x4ac)
#define CLP_ECC_REG_ECC_NONCE_0                                                                     (0x10008500)
#define ECC_REG_ECC_NONCE_0                                                                         (0x500)
#define CLP_ECC_REG_ECC_NONCE_1                                                                     (0x10008504)
#define ECC_REG_ECC_NONCE_1                                                                         (0x504)
#define CLP_ECC_REG_ECC_NONCE_2                                                                     (0x10008508)
#define ECC_REG_ECC_NONCE_2                                                                         (0x508)
#define CLP_ECC_REG_ECC_NONCE_3                                                                     (0x1000850c)
#define ECC_REG_ECC_NONCE_3                                                                         (0x50c)
#define CLP_ECC_REG_ECC_NONCE_4                                                                     (0x10008510)
#define ECC_REG_ECC_NONCE_4                                                                         (0x510)
#define CLP_ECC_REG_ECC_NONCE_5                                                                     (0x10008514)
#define ECC_REG_ECC_NONCE_5                                                                         (0x514)
#define CLP_ECC_REG_ECC_NONCE_6                                                                     (0x10008518)
#define ECC_REG_ECC_NONCE_6                                                                         (0x518)
#define CLP_ECC_REG_ECC_NONCE_7                                                                     (0x1000851c)
#define ECC_REG_ECC_NONCE_7                                                                         (0x51c)
#define CLP_ECC_REG_ECC_NONCE_8                                                                     (0x10008520)
#define ECC_REG_ECC_NONCE_8                                                                         (0x520)
#define CLP_ECC_REG_ECC_NONCE_9                                                                     (0x10008524)
#define ECC_REG_ECC_NONCE_9                                                                         (0x524)
#define CLP_ECC_REG_ECC_NONCE_10                                                                    (0x10008528)
#define ECC_REG_ECC_NONCE_10                                                                        (0x528)
#define CLP_ECC_REG_ECC_NONCE_11                                                                    (0x1000852c)
#define ECC_REG_ECC_NONCE_11                                                                        (0x52c)
#define CLP_ECC_REG_ECC_KV_RD_PKEY_CTRL                                                             (0x10008600)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL                                                                 (0x600)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_READ_EN_LOW                                                     (0)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_READ_EN_MASK                                                    (0x1)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_READ_ENTRY_LOW                                                  (1)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_READ_ENTRY_MASK                                                 (0x3e)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_PCR_HASH_EXTEND_LOW                                             (6)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_PCR_HASH_EXTEND_MASK                                            (0x40)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_RSVD_LOW                                                        (7)
#define ECC_REG_ECC_KV_RD_PKEY_CTRL_RSVD_MASK                                                       (0xffffff80)
#define CLP_ECC_REG_ECC_KV_RD_PKEY_STATUS                                                           (0x10008604)
#define ECC_REG_ECC_KV_RD_PKEY_STATUS                                                               (0x604)
#define ECC_REG_ECC_KV_RD_PKEY_STATUS_READY_LOW                                                     (0)
#define ECC_REG_ECC_KV_RD_PKEY_STATUS_READY_MASK                                                    (0x1)
#define ECC_REG_ECC_KV_RD_PKEY_STATUS_VALID_LOW                                                     (1)
#define ECC_REG_ECC_KV_RD_PKEY_STATUS_VALID_MASK                                                    (0x2)
#define ECC_REG_ECC_KV_RD_PKEY_STATUS_ERROR_LOW                                                     (2)
#define ECC_REG_ECC_KV_RD_PKEY_STATUS_ERROR_MASK                                                    (0x3fc)
#define CLP_ECC_REG_ECC_KV_RD_SEED_CTRL                                                             (0x10008608)
#define ECC_REG_ECC_KV_RD_SEED_CTRL                                                                 (0x608)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_READ_EN_LOW                                                     (0)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_READ_EN_MASK                                                    (0x1)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_READ_ENTRY_LOW                                                  (1)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_READ_ENTRY_MASK                                                 (0x3e)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_PCR_HASH_EXTEND_LOW                                             (6)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_PCR_HASH_EXTEND_MASK                                            (0x40)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_RSVD_LOW                                                        (7)
#define ECC_REG_ECC_KV_RD_SEED_CTRL_RSVD_MASK                                                       (0xffffff80)
#define CLP_ECC_REG_ECC_KV_RD_SEED_STATUS                                                           (0x1000860c)
#define ECC_REG_ECC_KV_RD_SEED_STATUS                                                               (0x60c)
#define ECC_REG_ECC_KV_RD_SEED_STATUS_READY_LOW                                                     (0)
#define ECC_REG_ECC_KV_RD_SEED_STATUS_READY_MASK                                                    (0x1)
#define ECC_REG_ECC_KV_RD_SEED_STATUS_VALID_LOW                                                     (1)
#define ECC_REG_ECC_KV_RD_SEED_STATUS_VALID_MASK                                                    (0x2)
#define ECC_REG_ECC_KV_RD_SEED_STATUS_ERROR_LOW                                                     (2)
#define ECC_REG_ECC_KV_RD_SEED_STATUS_ERROR_MASK                                                    (0x3fc)
#define CLP_ECC_REG_ECC_KV_RD_MSG_CTRL                                                              (0x10008610)
#define ECC_REG_ECC_KV_RD_MSG_CTRL                                                                  (0x610)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_READ_EN_LOW                                                      (0)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_READ_EN_MASK                                                     (0x1)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_READ_ENTRY_LOW                                                   (1)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_READ_ENTRY_MASK                                                  (0x3e)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_PCR_HASH_EXTEND_LOW                                              (6)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_PCR_HASH_EXTEND_MASK                                             (0x40)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_RSVD_LOW                                                         (7)
#define ECC_REG_ECC_KV_RD_MSG_CTRL_RSVD_MASK                                                        (0xffffff80)
#define CLP_ECC_REG_ECC_KV_RD_MSG_STATUS                                                            (0x10008614)
#define ECC_REG_ECC_KV_RD_MSG_STATUS                                                                (0x614)
#define ECC_REG_ECC_KV_RD_MSG_STATUS_READY_LOW                                                      (0)
#define ECC_REG_ECC_KV_RD_MSG_STATUS_READY_MASK                                                     (0x1)
#define ECC_REG_ECC_KV_RD_MSG_STATUS_VALID_LOW                                                      (1)
#define ECC_REG_ECC_KV_RD_MSG_STATUS_VALID_MASK                                                     (0x2)
#define ECC_REG_ECC_KV_RD_MSG_STATUS_ERROR_LOW                                                      (2)
#define ECC_REG_ECC_KV_RD_MSG_STATUS_ERROR_MASK                                                     (0x3fc)
#define CLP_ECC_REG_ECC_KV_WR_PKEY_CTRL                                                             (0x10008618)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL                                                                 (0x618)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_WRITE_EN_LOW                                                    (0)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_WRITE_EN_MASK                                                   (0x1)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_WRITE_ENTRY_LOW                                                 (1)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_WRITE_ENTRY_MASK                                                (0x3e)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_HMAC_KEY_DEST_VALID_LOW                                         (6)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_HMAC_KEY_DEST_VALID_MASK                                        (0x40)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_HMAC_BLOCK_DEST_VALID_LOW                                       (7)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_HMAC_BLOCK_DEST_VALID_MASK                                      (0x80)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_SHA_BLOCK_DEST_VALID_LOW                                        (8)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_SHA_BLOCK_DEST_VALID_MASK                                       (0x100)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_PKEY_DEST_VALID_LOW                                         (9)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_PKEY_DEST_VALID_MASK                                        (0x200)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_SEED_DEST_VALID_LOW                                         (10)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_SEED_DEST_VALID_MASK                                        (0x400)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_MSG_DEST_VALID_LOW                                          (11)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_ECC_MSG_DEST_VALID_MASK                                         (0x800)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_RSVD_LOW                                                        (12)
#define ECC_REG_ECC_KV_WR_PKEY_CTRL_RSVD_MASK                                                       (0xfffff000)
#define CLP_ECC_REG_ECC_KV_WR_PKEY_STATUS                                                           (0x1000861c)
#define ECC_REG_ECC_KV_WR_PKEY_STATUS                                                               (0x61c)
#define ECC_REG_ECC_KV_WR_PKEY_STATUS_READY_LOW                                                     (0)
#define ECC_REG_ECC_KV_WR_PKEY_STATUS_READY_MASK                                                    (0x1)
#define ECC_REG_ECC_KV_WR_PKEY_STATUS_VALID_LOW                                                     (1)
#define ECC_REG_ECC_KV_WR_PKEY_STATUS_VALID_MASK                                                    (0x2)
#define ECC_REG_ECC_KV_WR_PKEY_STATUS_ERROR_LOW                                                     (2)
#define ECC_REG_ECC_KV_WR_PKEY_STATUS_ERROR_MASK                                                    (0x3fc)
#define CLP_ECC_REG_INTR_BLOCK_RF_START                                                             (0x10008800)
#define CLP_ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                  (0x10008800)
#define ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                      (0x800)
#define ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                         (0)
#define ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                        (0x1)
#define ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                         (1)
#define ECC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                        (0x2)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                   (0x10008804)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                       (0x804)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INTERNAL_EN_LOW                                 (0)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INTERNAL_EN_MASK                                (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                   (0x10008808)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                       (0x808)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                                 (0)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                                (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                               (0x1000880c)
#define ECC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                   (0x80c)
#define ECC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                       (0)
#define ECC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                      (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                               (0x10008810)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                   (0x810)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                       (0)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                      (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                             (0x10008814)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                                 (0x814)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INTERNAL_STS_LOW                          (0)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INTERNAL_STS_MASK                         (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                             (0x10008818)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                                 (0x818)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                          (0)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                         (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                 (0x1000881c)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                     (0x81c)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INTERNAL_TRIG_LOW                             (0)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INTERNAL_TRIG_MASK                            (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                 (0x10008820)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                     (0x820)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                             (0)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                            (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_R                                       (0x10008900)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_R                                           (0x900)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                       (0x10008980)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                           (0x980)
#define CLP_ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R                                  (0x10008a00)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R                                      (0xa00)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R_PULSE_LOW                            (0)
#define ECC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R_PULSE_MASK                           (0x1)
#define CLP_ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                  (0x10008a04)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                      (0xa04)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                            (0)
#define ECC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                           (0x1)
#define CLP_HMAC_REG_BASE_ADDR                                                                      (0x10010000)
#define CLP_HMAC_REG_HMAC384_NAME_0                                                                 (0x10010000)
#define HMAC_REG_HMAC384_NAME_0                                                                     (0x0)
#define CLP_HMAC_REG_HMAC384_NAME_1                                                                 (0x10010004)
#define HMAC_REG_HMAC384_NAME_1                                                                     (0x4)
#define CLP_HMAC_REG_HMAC384_VERSION_0                                                              (0x10010008)
#define HMAC_REG_HMAC384_VERSION_0                                                                  (0x8)
#define CLP_HMAC_REG_HMAC384_VERSION_1                                                              (0x1001000c)
#define HMAC_REG_HMAC384_VERSION_1                                                                  (0xc)
#define CLP_HMAC_REG_HMAC384_CTRL                                                                   (0x10010010)
#define HMAC_REG_HMAC384_CTRL                                                                       (0x10)
#define HMAC_REG_HMAC384_CTRL_INIT_LOW                                                              (0)
#define HMAC_REG_HMAC384_CTRL_INIT_MASK                                                             (0x1)
#define HMAC_REG_HMAC384_CTRL_NEXT_LOW                                                              (1)
#define HMAC_REG_HMAC384_CTRL_NEXT_MASK                                                             (0x2)
#define HMAC_REG_HMAC384_CTRL_ZEROIZE_LOW                                                           (2)
#define HMAC_REG_HMAC384_CTRL_ZEROIZE_MASK                                                          (0x4)
#define CLP_HMAC_REG_HMAC384_STATUS                                                                 (0x10010018)
#define HMAC_REG_HMAC384_STATUS                                                                     (0x18)
#define HMAC_REG_HMAC384_STATUS_READY_LOW                                                           (0)
#define HMAC_REG_HMAC384_STATUS_READY_MASK                                                          (0x1)
#define HMAC_REG_HMAC384_STATUS_VALID_LOW                                                           (1)
#define HMAC_REG_HMAC384_STATUS_VALID_MASK                                                          (0x2)
#define CLP_HMAC_REG_HMAC384_KEY_0                                                                  (0x10010040)
#define HMAC_REG_HMAC384_KEY_0                                                                      (0x40)
#define CLP_HMAC_REG_HMAC384_KEY_1                                                                  (0x10010044)
#define HMAC_REG_HMAC384_KEY_1                                                                      (0x44)
#define CLP_HMAC_REG_HMAC384_KEY_2                                                                  (0x10010048)
#define HMAC_REG_HMAC384_KEY_2                                                                      (0x48)
#define CLP_HMAC_REG_HMAC384_KEY_3                                                                  (0x1001004c)
#define HMAC_REG_HMAC384_KEY_3                                                                      (0x4c)
#define CLP_HMAC_REG_HMAC384_KEY_4                                                                  (0x10010050)
#define HMAC_REG_HMAC384_KEY_4                                                                      (0x50)
#define CLP_HMAC_REG_HMAC384_KEY_5                                                                  (0x10010054)
#define HMAC_REG_HMAC384_KEY_5                                                                      (0x54)
#define CLP_HMAC_REG_HMAC384_KEY_6                                                                  (0x10010058)
#define HMAC_REG_HMAC384_KEY_6                                                                      (0x58)
#define CLP_HMAC_REG_HMAC384_KEY_7                                                                  (0x1001005c)
#define HMAC_REG_HMAC384_KEY_7                                                                      (0x5c)
#define CLP_HMAC_REG_HMAC384_KEY_8                                                                  (0x10010060)
#define HMAC_REG_HMAC384_KEY_8                                                                      (0x60)
#define CLP_HMAC_REG_HMAC384_KEY_9                                                                  (0x10010064)
#define HMAC_REG_HMAC384_KEY_9                                                                      (0x64)
#define CLP_HMAC_REG_HMAC384_KEY_10                                                                 (0x10010068)
#define HMAC_REG_HMAC384_KEY_10                                                                     (0x68)
#define CLP_HMAC_REG_HMAC384_KEY_11                                                                 (0x1001006c)
#define HMAC_REG_HMAC384_KEY_11                                                                     (0x6c)
#define CLP_HMAC_REG_HMAC384_BLOCK_0                                                                (0x10010080)
#define HMAC_REG_HMAC384_BLOCK_0                                                                    (0x80)
#define CLP_HMAC_REG_HMAC384_BLOCK_1                                                                (0x10010084)
#define HMAC_REG_HMAC384_BLOCK_1                                                                    (0x84)
#define CLP_HMAC_REG_HMAC384_BLOCK_2                                                                (0x10010088)
#define HMAC_REG_HMAC384_BLOCK_2                                                                    (0x88)
#define CLP_HMAC_REG_HMAC384_BLOCK_3                                                                (0x1001008c)
#define HMAC_REG_HMAC384_BLOCK_3                                                                    (0x8c)
#define CLP_HMAC_REG_HMAC384_BLOCK_4                                                                (0x10010090)
#define HMAC_REG_HMAC384_BLOCK_4                                                                    (0x90)
#define CLP_HMAC_REG_HMAC384_BLOCK_5                                                                (0x10010094)
#define HMAC_REG_HMAC384_BLOCK_5                                                                    (0x94)
#define CLP_HMAC_REG_HMAC384_BLOCK_6                                                                (0x10010098)
#define HMAC_REG_HMAC384_BLOCK_6                                                                    (0x98)
#define CLP_HMAC_REG_HMAC384_BLOCK_7                                                                (0x1001009c)
#define HMAC_REG_HMAC384_BLOCK_7                                                                    (0x9c)
#define CLP_HMAC_REG_HMAC384_BLOCK_8                                                                (0x100100a0)
#define HMAC_REG_HMAC384_BLOCK_8                                                                    (0xa0)
#define CLP_HMAC_REG_HMAC384_BLOCK_9                                                                (0x100100a4)
#define HMAC_REG_HMAC384_BLOCK_9                                                                    (0xa4)
#define CLP_HMAC_REG_HMAC384_BLOCK_10                                                               (0x100100a8)
#define HMAC_REG_HMAC384_BLOCK_10                                                                   (0xa8)
#define CLP_HMAC_REG_HMAC384_BLOCK_11                                                               (0x100100ac)
#define HMAC_REG_HMAC384_BLOCK_11                                                                   (0xac)
#define CLP_HMAC_REG_HMAC384_BLOCK_12                                                               (0x100100b0)
#define HMAC_REG_HMAC384_BLOCK_12                                                                   (0xb0)
#define CLP_HMAC_REG_HMAC384_BLOCK_13                                                               (0x100100b4)
#define HMAC_REG_HMAC384_BLOCK_13                                                                   (0xb4)
#define CLP_HMAC_REG_HMAC384_BLOCK_14                                                               (0x100100b8)
#define HMAC_REG_HMAC384_BLOCK_14                                                                   (0xb8)
#define CLP_HMAC_REG_HMAC384_BLOCK_15                                                               (0x100100bc)
#define HMAC_REG_HMAC384_BLOCK_15                                                                   (0xbc)
#define CLP_HMAC_REG_HMAC384_BLOCK_16                                                               (0x100100c0)
#define HMAC_REG_HMAC384_BLOCK_16                                                                   (0xc0)
#define CLP_HMAC_REG_HMAC384_BLOCK_17                                                               (0x100100c4)
#define HMAC_REG_HMAC384_BLOCK_17                                                                   (0xc4)
#define CLP_HMAC_REG_HMAC384_BLOCK_18                                                               (0x100100c8)
#define HMAC_REG_HMAC384_BLOCK_18                                                                   (0xc8)
#define CLP_HMAC_REG_HMAC384_BLOCK_19                                                               (0x100100cc)
#define HMAC_REG_HMAC384_BLOCK_19                                                                   (0xcc)
#define CLP_HMAC_REG_HMAC384_BLOCK_20                                                               (0x100100d0)
#define HMAC_REG_HMAC384_BLOCK_20                                                                   (0xd0)
#define CLP_HMAC_REG_HMAC384_BLOCK_21                                                               (0x100100d4)
#define HMAC_REG_HMAC384_BLOCK_21                                                                   (0xd4)
#define CLP_HMAC_REG_HMAC384_BLOCK_22                                                               (0x100100d8)
#define HMAC_REG_HMAC384_BLOCK_22                                                                   (0xd8)
#define CLP_HMAC_REG_HMAC384_BLOCK_23                                                               (0x100100dc)
#define HMAC_REG_HMAC384_BLOCK_23                                                                   (0xdc)
#define CLP_HMAC_REG_HMAC384_BLOCK_24                                                               (0x100100e0)
#define HMAC_REG_HMAC384_BLOCK_24                                                                   (0xe0)
#define CLP_HMAC_REG_HMAC384_BLOCK_25                                                               (0x100100e4)
#define HMAC_REG_HMAC384_BLOCK_25                                                                   (0xe4)
#define CLP_HMAC_REG_HMAC384_BLOCK_26                                                               (0x100100e8)
#define HMAC_REG_HMAC384_BLOCK_26                                                                   (0xe8)
#define CLP_HMAC_REG_HMAC384_BLOCK_27                                                               (0x100100ec)
#define HMAC_REG_HMAC384_BLOCK_27                                                                   (0xec)
#define CLP_HMAC_REG_HMAC384_BLOCK_28                                                               (0x100100f0)
#define HMAC_REG_HMAC384_BLOCK_28                                                                   (0xf0)
#define CLP_HMAC_REG_HMAC384_BLOCK_29                                                               (0x100100f4)
#define HMAC_REG_HMAC384_BLOCK_29                                                                   (0xf4)
#define CLP_HMAC_REG_HMAC384_BLOCK_30                                                               (0x100100f8)
#define HMAC_REG_HMAC384_BLOCK_30                                                                   (0xf8)
#define CLP_HMAC_REG_HMAC384_BLOCK_31                                                               (0x100100fc)
#define HMAC_REG_HMAC384_BLOCK_31                                                                   (0xfc)
#define CLP_HMAC_REG_HMAC384_TAG_0                                                                  (0x10010100)
#define HMAC_REG_HMAC384_TAG_0                                                                      (0x100)
#define CLP_HMAC_REG_HMAC384_TAG_1                                                                  (0x10010104)
#define HMAC_REG_HMAC384_TAG_1                                                                      (0x104)
#define CLP_HMAC_REG_HMAC384_TAG_2                                                                  (0x10010108)
#define HMAC_REG_HMAC384_TAG_2                                                                      (0x108)
#define CLP_HMAC_REG_HMAC384_TAG_3                                                                  (0x1001010c)
#define HMAC_REG_HMAC384_TAG_3                                                                      (0x10c)
#define CLP_HMAC_REG_HMAC384_TAG_4                                                                  (0x10010110)
#define HMAC_REG_HMAC384_TAG_4                                                                      (0x110)
#define CLP_HMAC_REG_HMAC384_TAG_5                                                                  (0x10010114)
#define HMAC_REG_HMAC384_TAG_5                                                                      (0x114)
#define CLP_HMAC_REG_HMAC384_TAG_6                                                                  (0x10010118)
#define HMAC_REG_HMAC384_TAG_6                                                                      (0x118)
#define CLP_HMAC_REG_HMAC384_TAG_7                                                                  (0x1001011c)
#define HMAC_REG_HMAC384_TAG_7                                                                      (0x11c)
#define CLP_HMAC_REG_HMAC384_TAG_8                                                                  (0x10010120)
#define HMAC_REG_HMAC384_TAG_8                                                                      (0x120)
#define CLP_HMAC_REG_HMAC384_TAG_9                                                                  (0x10010124)
#define HMAC_REG_HMAC384_TAG_9                                                                      (0x124)
#define CLP_HMAC_REG_HMAC384_TAG_10                                                                 (0x10010128)
#define HMAC_REG_HMAC384_TAG_10                                                                     (0x128)
#define CLP_HMAC_REG_HMAC384_TAG_11                                                                 (0x1001012c)
#define HMAC_REG_HMAC384_TAG_11                                                                     (0x12c)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_0                                                            (0x10010130)
#define HMAC_REG_HMAC384_LFSR_SEED_0                                                                (0x130)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_1                                                            (0x10010134)
#define HMAC_REG_HMAC384_LFSR_SEED_1                                                                (0x134)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_2                                                            (0x10010138)
#define HMAC_REG_HMAC384_LFSR_SEED_2                                                                (0x138)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_3                                                            (0x1001013c)
#define HMAC_REG_HMAC384_LFSR_SEED_3                                                                (0x13c)
#define CLP_HMAC_REG_HMAC384_LFSR_SEED_4                                                            (0x10010140)
#define HMAC_REG_HMAC384_LFSR_SEED_4                                                                (0x140)
#define CLP_HMAC_REG_HMAC384_KV_RD_KEY_CTRL                                                         (0x10010600)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL                                                             (0x600)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_READ_EN_LOW                                                 (0)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_READ_EN_MASK                                                (0x1)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_READ_ENTRY_LOW                                              (1)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_READ_ENTRY_MASK                                             (0x3e)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_PCR_HASH_EXTEND_LOW                                         (6)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_PCR_HASH_EXTEND_MASK                                        (0x40)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_RSVD_LOW                                                    (7)
#define HMAC_REG_HMAC384_KV_RD_KEY_CTRL_RSVD_MASK                                                   (0xffffff80)
#define CLP_HMAC_REG_HMAC384_KV_RD_KEY_STATUS                                                       (0x10010604)
#define HMAC_REG_HMAC384_KV_RD_KEY_STATUS                                                           (0x604)
#define HMAC_REG_HMAC384_KV_RD_KEY_STATUS_READY_LOW                                                 (0)
#define HMAC_REG_HMAC384_KV_RD_KEY_STATUS_READY_MASK                                                (0x1)
#define HMAC_REG_HMAC384_KV_RD_KEY_STATUS_VALID_LOW                                                 (1)
#define HMAC_REG_HMAC384_KV_RD_KEY_STATUS_VALID_MASK                                                (0x2)
#define HMAC_REG_HMAC384_KV_RD_KEY_STATUS_ERROR_LOW                                                 (2)
#define HMAC_REG_HMAC384_KV_RD_KEY_STATUS_ERROR_MASK                                                (0x3fc)
#define CLP_HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL                                                       (0x10010608)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL                                                           (0x608)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_READ_EN_LOW                                               (0)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_READ_EN_MASK                                              (0x1)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_READ_ENTRY_LOW                                            (1)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_READ_ENTRY_MASK                                           (0x3e)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_PCR_HASH_EXTEND_LOW                                       (6)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_PCR_HASH_EXTEND_MASK                                      (0x40)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_RSVD_LOW                                                  (7)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_CTRL_RSVD_MASK                                                 (0xffffff80)
#define CLP_HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS                                                     (0x1001060c)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS                                                         (0x60c)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS_READY_LOW                                               (0)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS_READY_MASK                                              (0x1)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS_VALID_LOW                                               (1)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS_VALID_MASK                                              (0x2)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS_ERROR_LOW                                               (2)
#define HMAC_REG_HMAC384_KV_RD_BLOCK_STATUS_ERROR_MASK                                              (0x3fc)
#define CLP_HMAC_REG_HMAC384_KV_WR_CTRL                                                             (0x10010610)
#define HMAC_REG_HMAC384_KV_WR_CTRL                                                                 (0x610)
#define HMAC_REG_HMAC384_KV_WR_CTRL_WRITE_EN_LOW                                                    (0)
#define HMAC_REG_HMAC384_KV_WR_CTRL_WRITE_EN_MASK                                                   (0x1)
#define HMAC_REG_HMAC384_KV_WR_CTRL_WRITE_ENTRY_LOW                                                 (1)
#define HMAC_REG_HMAC384_KV_WR_CTRL_WRITE_ENTRY_MASK                                                (0x3e)
#define HMAC_REG_HMAC384_KV_WR_CTRL_HMAC_KEY_DEST_VALID_LOW                                         (6)
#define HMAC_REG_HMAC384_KV_WR_CTRL_HMAC_KEY_DEST_VALID_MASK                                        (0x40)
#define HMAC_REG_HMAC384_KV_WR_CTRL_HMAC_BLOCK_DEST_VALID_LOW                                       (7)
#define HMAC_REG_HMAC384_KV_WR_CTRL_HMAC_BLOCK_DEST_VALID_MASK                                      (0x80)
#define HMAC_REG_HMAC384_KV_WR_CTRL_SHA_BLOCK_DEST_VALID_LOW                                        (8)
#define HMAC_REG_HMAC384_KV_WR_CTRL_SHA_BLOCK_DEST_VALID_MASK                                       (0x100)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_PKEY_DEST_VALID_LOW                                         (9)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_PKEY_DEST_VALID_MASK                                        (0x200)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_SEED_DEST_VALID_LOW                                         (10)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_SEED_DEST_VALID_MASK                                        (0x400)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_MSG_DEST_VALID_LOW                                          (11)
#define HMAC_REG_HMAC384_KV_WR_CTRL_ECC_MSG_DEST_VALID_MASK                                         (0x800)
#define HMAC_REG_HMAC384_KV_WR_CTRL_RSVD_LOW                                                        (12)
#define HMAC_REG_HMAC384_KV_WR_CTRL_RSVD_MASK                                                       (0xfffff000)
#define CLP_HMAC_REG_HMAC384_KV_WR_STATUS                                                           (0x10010614)
#define HMAC_REG_HMAC384_KV_WR_STATUS                                                               (0x614)
#define HMAC_REG_HMAC384_KV_WR_STATUS_READY_LOW                                                     (0)
#define HMAC_REG_HMAC384_KV_WR_STATUS_READY_MASK                                                    (0x1)
#define HMAC_REG_HMAC384_KV_WR_STATUS_VALID_LOW                                                     (1)
#define HMAC_REG_HMAC384_KV_WR_STATUS_VALID_MASK                                                    (0x2)
#define HMAC_REG_HMAC384_KV_WR_STATUS_ERROR_LOW                                                     (2)
#define HMAC_REG_HMAC384_KV_WR_STATUS_ERROR_MASK                                                    (0x3fc)
#define CLP_HMAC_REG_INTR_BLOCK_RF_START                                                            (0x10010800)
#define CLP_HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                 (0x10010800)
#define HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                     (0x800)
#define HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                        (0)
#define HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                       (0x1)
#define HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                        (1)
#define HMAC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                       (0x2)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                  (0x10010804)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                      (0x804)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_LOW                                        (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_MASK                                       (0x1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_LOW                                        (1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_MASK                                       (0x2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_LOW                                        (2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_MASK                                       (0x4)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_LOW                                        (3)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_MASK                                       (0x8)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                  (0x10010808)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                      (0x808)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                                (0)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                               (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                              (0x1001080c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                  (0x80c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                      (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                     (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                              (0x10010810)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                  (0x810)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                      (0)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                     (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                            (0x10010814)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                                (0x814)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_LOW                                 (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_MASK                                (0x1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_LOW                                 (1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_MASK                                (0x2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_LOW                                 (2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_MASK                                (0x4)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_LOW                                 (3)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_MASK                                (0x8)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                            (0x10010818)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                                (0x818)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                         (0)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                        (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                (0x1001081c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                    (0x81c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_LOW                                    (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_MASK                                   (0x1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_LOW                                    (1)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_MASK                                   (0x2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_LOW                                    (2)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_MASK                                   (0x4)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_LOW                                    (3)
#define HMAC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_MASK                                   (0x8)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                (0x10010820)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                    (0x820)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                            (0)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                           (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                              (0x10010900)
#define HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                                  (0x900)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                              (0x10010904)
#define HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                                  (0x904)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                              (0x10010908)
#define HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                                  (0x908)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                              (0x1001090c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                                  (0x90c)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                      (0x10010980)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                          (0x980)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                         (0x10010a00)
#define HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                             (0xa00)
#define HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_LOW                                   (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_MASK                                  (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                         (0x10010a04)
#define HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                             (0xa04)
#define HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_LOW                                   (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_MASK                                  (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                         (0x10010a08)
#define HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                             (0xa08)
#define HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_LOW                                   (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_MASK                                  (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                         (0x10010a0c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                             (0xa0c)
#define HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_LOW                                   (0)
#define HMAC_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_MASK                                  (0x1)
#define CLP_HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                 (0x10010a10)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                     (0xa10)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                           (0)
#define HMAC_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                          (0x1)
#define CLP_KV_REG_BASE_ADDR                                                                        (0x10018000)
#define CLP_KV_REG_KEY_CTRL_0                                                                       (0x10018000)
#define KV_REG_KEY_CTRL_0                                                                           (0x0)
#define KV_REG_KEY_CTRL_0_LOCK_WR_LOW                                                               (0)
#define KV_REG_KEY_CTRL_0_LOCK_WR_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_0_LOCK_USE_LOW                                                              (1)
#define KV_REG_KEY_CTRL_0_LOCK_USE_MASK                                                             (0x2)
#define KV_REG_KEY_CTRL_0_CLEAR_LOW                                                                 (2)
#define KV_REG_KEY_CTRL_0_CLEAR_MASK                                                                (0x4)
#define KV_REG_KEY_CTRL_0_RSVD0_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_0_RSVD0_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_0_RSVD1_LOW                                                                 (4)
#define KV_REG_KEY_CTRL_0_RSVD1_MASK                                                                (0x1f0)
#define KV_REG_KEY_CTRL_0_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_0_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_0_LAST_DWORD_LOW                                                            (15)
#define KV_REG_KEY_CTRL_0_LAST_DWORD_MASK                                                           (0x78000)
#define CLP_KV_REG_KEY_CTRL_1                                                                       (0x10018004)
#define KV_REG_KEY_CTRL_1                                                                           (0x4)
#define KV_REG_KEY_CTRL_1_LOCK_WR_LOW                                                               (0)
#define KV_REG_KEY_CTRL_1_LOCK_WR_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_1_LOCK_USE_LOW                                                              (1)
#define KV_REG_KEY_CTRL_1_LOCK_USE_MASK                                                             (0x2)
#define KV_REG_KEY_CTRL_1_CLEAR_LOW                                                                 (2)
#define KV_REG_KEY_CTRL_1_CLEAR_MASK                                                                (0x4)
#define KV_REG_KEY_CTRL_1_RSVD0_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_1_RSVD0_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_1_RSVD1_LOW                                                                 (4)
#define KV_REG_KEY_CTRL_1_RSVD1_MASK                                                                (0x1f0)
#define KV_REG_KEY_CTRL_1_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_1_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_1_LAST_DWORD_LOW                                                            (15)
#define KV_REG_KEY_CTRL_1_LAST_DWORD_MASK                                                           (0x78000)
#define CLP_KV_REG_KEY_CTRL_2                                                                       (0x10018008)
#define KV_REG_KEY_CTRL_2                                                                           (0x8)
#define KV_REG_KEY_CTRL_2_LOCK_WR_LOW                                                               (0)
#define KV_REG_KEY_CTRL_2_LOCK_WR_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_2_LOCK_USE_LOW                                                              (1)
#define KV_REG_KEY_CTRL_2_LOCK_USE_MASK                                                             (0x2)
#define KV_REG_KEY_CTRL_2_CLEAR_LOW                                                                 (2)
#define KV_REG_KEY_CTRL_2_CLEAR_MASK                                                                (0x4)
#define KV_REG_KEY_CTRL_2_RSVD0_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_2_RSVD0_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_2_RSVD1_LOW                                                                 (4)
#define KV_REG_KEY_CTRL_2_RSVD1_MASK                                                                (0x1f0)
#define KV_REG_KEY_CTRL_2_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_2_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_2_LAST_DWORD_LOW                                                            (15)
#define KV_REG_KEY_CTRL_2_LAST_DWORD_MASK                                                           (0x78000)
#define CLP_KV_REG_KEY_CTRL_3                                                                       (0x1001800c)
#define KV_REG_KEY_CTRL_3                                                                           (0xc)
#define KV_REG_KEY_CTRL_3_LOCK_WR_LOW                                                               (0)
#define KV_REG_KEY_CTRL_3_LOCK_WR_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_3_LOCK_USE_LOW                                                              (1)
#define KV_REG_KEY_CTRL_3_LOCK_USE_MASK                                                             (0x2)
#define KV_REG_KEY_CTRL_3_CLEAR_LOW                                                                 (2)
#define KV_REG_KEY_CTRL_3_CLEAR_MASK                                                                (0x4)
#define KV_REG_KEY_CTRL_3_RSVD0_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_3_RSVD0_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_3_RSVD1_LOW                                                                 (4)
#define KV_REG_KEY_CTRL_3_RSVD1_MASK                                                                (0x1f0)
#define KV_REG_KEY_CTRL_3_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_3_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_3_LAST_DWORD_LOW                                                            (15)
#define KV_REG_KEY_CTRL_3_LAST_DWORD_MASK                                                           (0x78000)
#define CLP_KV_REG_KEY_CTRL_4                                                                       (0x10018010)
#define KV_REG_KEY_CTRL_4                                                                           (0x10)
#define KV_REG_KEY_CTRL_4_LOCK_WR_LOW                                                               (0)
#define KV_REG_KEY_CTRL_4_LOCK_WR_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_4_LOCK_USE_LOW                                                              (1)
#define KV_REG_KEY_CTRL_4_LOCK_USE_MASK                                                             (0x2)
#define KV_REG_KEY_CTRL_4_CLEAR_LOW                                                                 (2)
#define KV_REG_KEY_CTRL_4_CLEAR_MASK                                                                (0x4)
#define KV_REG_KEY_CTRL_4_RSVD0_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_4_RSVD0_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_4_RSVD1_LOW                                                                 (4)
#define KV_REG_KEY_CTRL_4_RSVD1_MASK                                                                (0x1f0)
#define KV_REG_KEY_CTRL_4_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_4_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_4_LAST_DWORD_LOW                                                            (15)
#define KV_REG_KEY_CTRL_4_LAST_DWORD_MASK                                                           (0x78000)
#define CLP_KV_REG_KEY_CTRL_5                                                                       (0x10018014)
#define KV_REG_KEY_CTRL_5                                                                           (0x14)
#define KV_REG_KEY_CTRL_5_LOCK_WR_LOW                                                               (0)
#define KV_REG_KEY_CTRL_5_LOCK_WR_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_5_LOCK_USE_LOW                                                              (1)
#define KV_REG_KEY_CTRL_5_LOCK_USE_MASK                                                             (0x2)
#define KV_REG_KEY_CTRL_5_CLEAR_LOW                                                                 (2)
#define KV_REG_KEY_CTRL_5_CLEAR_MASK                                                                (0x4)
#define KV_REG_KEY_CTRL_5_RSVD0_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_5_RSVD0_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_5_RSVD1_LOW                                                                 (4)
#define KV_REG_KEY_CTRL_5_RSVD1_MASK                                                                (0x1f0)
#define KV_REG_KEY_CTRL_5_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_5_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_5_LAST_DWORD_LOW                                                            (15)
#define KV_REG_KEY_CTRL_5_LAST_DWORD_MASK                                                           (0x78000)
#define CLP_KV_REG_KEY_CTRL_6                                                                       (0x10018018)
#define KV_REG_KEY_CTRL_6                                                                           (0x18)
#define KV_REG_KEY_CTRL_6_LOCK_WR_LOW                                                               (0)
#define KV_REG_KEY_CTRL_6_LOCK_WR_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_6_LOCK_USE_LOW                                                              (1)
#define KV_REG_KEY_CTRL_6_LOCK_USE_MASK                                                             (0x2)
#define KV_REG_KEY_CTRL_6_CLEAR_LOW                                                                 (2)
#define KV_REG_KEY_CTRL_6_CLEAR_MASK                                                                (0x4)
#define KV_REG_KEY_CTRL_6_RSVD0_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_6_RSVD0_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_6_RSVD1_LOW                                                                 (4)
#define KV_REG_KEY_CTRL_6_RSVD1_MASK                                                                (0x1f0)
#define KV_REG_KEY_CTRL_6_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_6_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_6_LAST_DWORD_LOW                                                            (15)
#define KV_REG_KEY_CTRL_6_LAST_DWORD_MASK                                                           (0x78000)
#define CLP_KV_REG_KEY_CTRL_7                                                                       (0x1001801c)
#define KV_REG_KEY_CTRL_7                                                                           (0x1c)
#define KV_REG_KEY_CTRL_7_LOCK_WR_LOW                                                               (0)
#define KV_REG_KEY_CTRL_7_LOCK_WR_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_7_LOCK_USE_LOW                                                              (1)
#define KV_REG_KEY_CTRL_7_LOCK_USE_MASK                                                             (0x2)
#define KV_REG_KEY_CTRL_7_CLEAR_LOW                                                                 (2)
#define KV_REG_KEY_CTRL_7_CLEAR_MASK                                                                (0x4)
#define KV_REG_KEY_CTRL_7_RSVD0_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_7_RSVD0_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_7_RSVD1_LOW                                                                 (4)
#define KV_REG_KEY_CTRL_7_RSVD1_MASK                                                                (0x1f0)
#define KV_REG_KEY_CTRL_7_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_7_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_7_LAST_DWORD_LOW                                                            (15)
#define KV_REG_KEY_CTRL_7_LAST_DWORD_MASK                                                           (0x78000)
#define CLP_KV_REG_KEY_CTRL_8                                                                       (0x10018020)
#define KV_REG_KEY_CTRL_8                                                                           (0x20)
#define KV_REG_KEY_CTRL_8_LOCK_WR_LOW                                                               (0)
#define KV_REG_KEY_CTRL_8_LOCK_WR_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_8_LOCK_USE_LOW                                                              (1)
#define KV_REG_KEY_CTRL_8_LOCK_USE_MASK                                                             (0x2)
#define KV_REG_KEY_CTRL_8_CLEAR_LOW                                                                 (2)
#define KV_REG_KEY_CTRL_8_CLEAR_MASK                                                                (0x4)
#define KV_REG_KEY_CTRL_8_RSVD0_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_8_RSVD0_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_8_RSVD1_LOW                                                                 (4)
#define KV_REG_KEY_CTRL_8_RSVD1_MASK                                                                (0x1f0)
#define KV_REG_KEY_CTRL_8_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_8_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_8_LAST_DWORD_LOW                                                            (15)
#define KV_REG_KEY_CTRL_8_LAST_DWORD_MASK                                                           (0x78000)
#define CLP_KV_REG_KEY_CTRL_9                                                                       (0x10018024)
#define KV_REG_KEY_CTRL_9                                                                           (0x24)
#define KV_REG_KEY_CTRL_9_LOCK_WR_LOW                                                               (0)
#define KV_REG_KEY_CTRL_9_LOCK_WR_MASK                                                              (0x1)
#define KV_REG_KEY_CTRL_9_LOCK_USE_LOW                                                              (1)
#define KV_REG_KEY_CTRL_9_LOCK_USE_MASK                                                             (0x2)
#define KV_REG_KEY_CTRL_9_CLEAR_LOW                                                                 (2)
#define KV_REG_KEY_CTRL_9_CLEAR_MASK                                                                (0x4)
#define KV_REG_KEY_CTRL_9_RSVD0_LOW                                                                 (3)
#define KV_REG_KEY_CTRL_9_RSVD0_MASK                                                                (0x8)
#define KV_REG_KEY_CTRL_9_RSVD1_LOW                                                                 (4)
#define KV_REG_KEY_CTRL_9_RSVD1_MASK                                                                (0x1f0)
#define KV_REG_KEY_CTRL_9_DEST_VALID_LOW                                                            (9)
#define KV_REG_KEY_CTRL_9_DEST_VALID_MASK                                                           (0x7e00)
#define KV_REG_KEY_CTRL_9_LAST_DWORD_LOW                                                            (15)
#define KV_REG_KEY_CTRL_9_LAST_DWORD_MASK                                                           (0x78000)
#define CLP_KV_REG_KEY_CTRL_10                                                                      (0x10018028)
#define KV_REG_KEY_CTRL_10                                                                          (0x28)
#define KV_REG_KEY_CTRL_10_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_10_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_10_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_10_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_10_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_10_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_10_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_10_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_10_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_10_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_10_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_10_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_10_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_10_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_11                                                                      (0x1001802c)
#define KV_REG_KEY_CTRL_11                                                                          (0x2c)
#define KV_REG_KEY_CTRL_11_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_11_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_11_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_11_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_11_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_11_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_11_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_11_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_11_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_11_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_11_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_11_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_11_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_11_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_12                                                                      (0x10018030)
#define KV_REG_KEY_CTRL_12                                                                          (0x30)
#define KV_REG_KEY_CTRL_12_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_12_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_12_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_12_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_12_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_12_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_12_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_12_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_12_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_12_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_12_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_12_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_12_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_12_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_13                                                                      (0x10018034)
#define KV_REG_KEY_CTRL_13                                                                          (0x34)
#define KV_REG_KEY_CTRL_13_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_13_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_13_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_13_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_13_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_13_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_13_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_13_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_13_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_13_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_13_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_13_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_13_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_13_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_14                                                                      (0x10018038)
#define KV_REG_KEY_CTRL_14                                                                          (0x38)
#define KV_REG_KEY_CTRL_14_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_14_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_14_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_14_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_14_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_14_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_14_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_14_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_14_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_14_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_14_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_14_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_14_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_14_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_15                                                                      (0x1001803c)
#define KV_REG_KEY_CTRL_15                                                                          (0x3c)
#define KV_REG_KEY_CTRL_15_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_15_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_15_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_15_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_15_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_15_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_15_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_15_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_15_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_15_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_15_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_15_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_15_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_15_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_16                                                                      (0x10018040)
#define KV_REG_KEY_CTRL_16                                                                          (0x40)
#define KV_REG_KEY_CTRL_16_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_16_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_16_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_16_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_16_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_16_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_16_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_16_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_16_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_16_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_16_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_16_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_16_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_16_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_17                                                                      (0x10018044)
#define KV_REG_KEY_CTRL_17                                                                          (0x44)
#define KV_REG_KEY_CTRL_17_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_17_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_17_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_17_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_17_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_17_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_17_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_17_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_17_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_17_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_17_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_17_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_17_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_17_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_18                                                                      (0x10018048)
#define KV_REG_KEY_CTRL_18                                                                          (0x48)
#define KV_REG_KEY_CTRL_18_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_18_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_18_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_18_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_18_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_18_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_18_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_18_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_18_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_18_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_18_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_18_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_18_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_18_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_19                                                                      (0x1001804c)
#define KV_REG_KEY_CTRL_19                                                                          (0x4c)
#define KV_REG_KEY_CTRL_19_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_19_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_19_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_19_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_19_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_19_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_19_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_19_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_19_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_19_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_19_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_19_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_19_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_19_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_20                                                                      (0x10018050)
#define KV_REG_KEY_CTRL_20                                                                          (0x50)
#define KV_REG_KEY_CTRL_20_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_20_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_20_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_20_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_20_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_20_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_20_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_20_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_20_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_20_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_20_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_20_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_20_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_20_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_21                                                                      (0x10018054)
#define KV_REG_KEY_CTRL_21                                                                          (0x54)
#define KV_REG_KEY_CTRL_21_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_21_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_21_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_21_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_21_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_21_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_21_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_21_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_21_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_21_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_21_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_21_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_21_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_21_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_22                                                                      (0x10018058)
#define KV_REG_KEY_CTRL_22                                                                          (0x58)
#define KV_REG_KEY_CTRL_22_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_22_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_22_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_22_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_22_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_22_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_22_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_22_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_22_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_22_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_22_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_22_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_22_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_22_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_23                                                                      (0x1001805c)
#define KV_REG_KEY_CTRL_23                                                                          (0x5c)
#define KV_REG_KEY_CTRL_23_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_23_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_23_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_23_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_23_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_23_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_23_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_23_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_23_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_23_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_23_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_23_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_23_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_23_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_24                                                                      (0x10018060)
#define KV_REG_KEY_CTRL_24                                                                          (0x60)
#define KV_REG_KEY_CTRL_24_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_24_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_24_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_24_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_24_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_24_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_24_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_24_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_24_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_24_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_24_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_24_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_24_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_24_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_25                                                                      (0x10018064)
#define KV_REG_KEY_CTRL_25                                                                          (0x64)
#define KV_REG_KEY_CTRL_25_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_25_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_25_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_25_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_25_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_25_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_25_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_25_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_25_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_25_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_25_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_25_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_25_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_25_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_26                                                                      (0x10018068)
#define KV_REG_KEY_CTRL_26                                                                          (0x68)
#define KV_REG_KEY_CTRL_26_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_26_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_26_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_26_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_26_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_26_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_26_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_26_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_26_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_26_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_26_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_26_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_26_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_26_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_27                                                                      (0x1001806c)
#define KV_REG_KEY_CTRL_27                                                                          (0x6c)
#define KV_REG_KEY_CTRL_27_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_27_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_27_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_27_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_27_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_27_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_27_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_27_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_27_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_27_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_27_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_27_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_27_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_27_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_28                                                                      (0x10018070)
#define KV_REG_KEY_CTRL_28                                                                          (0x70)
#define KV_REG_KEY_CTRL_28_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_28_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_28_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_28_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_28_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_28_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_28_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_28_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_28_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_28_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_28_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_28_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_28_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_28_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_29                                                                      (0x10018074)
#define KV_REG_KEY_CTRL_29                                                                          (0x74)
#define KV_REG_KEY_CTRL_29_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_29_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_29_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_29_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_29_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_29_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_29_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_29_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_29_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_29_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_29_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_29_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_29_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_29_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_30                                                                      (0x10018078)
#define KV_REG_KEY_CTRL_30                                                                          (0x78)
#define KV_REG_KEY_CTRL_30_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_30_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_30_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_30_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_30_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_30_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_30_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_30_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_30_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_30_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_30_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_30_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_30_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_30_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_CTRL_31                                                                      (0x1001807c)
#define KV_REG_KEY_CTRL_31                                                                          (0x7c)
#define KV_REG_KEY_CTRL_31_LOCK_WR_LOW                                                              (0)
#define KV_REG_KEY_CTRL_31_LOCK_WR_MASK                                                             (0x1)
#define KV_REG_KEY_CTRL_31_LOCK_USE_LOW                                                             (1)
#define KV_REG_KEY_CTRL_31_LOCK_USE_MASK                                                            (0x2)
#define KV_REG_KEY_CTRL_31_CLEAR_LOW                                                                (2)
#define KV_REG_KEY_CTRL_31_CLEAR_MASK                                                               (0x4)
#define KV_REG_KEY_CTRL_31_RSVD0_LOW                                                                (3)
#define KV_REG_KEY_CTRL_31_RSVD0_MASK                                                               (0x8)
#define KV_REG_KEY_CTRL_31_RSVD1_LOW                                                                (4)
#define KV_REG_KEY_CTRL_31_RSVD1_MASK                                                               (0x1f0)
#define KV_REG_KEY_CTRL_31_DEST_VALID_LOW                                                           (9)
#define KV_REG_KEY_CTRL_31_DEST_VALID_MASK                                                          (0x7e00)
#define KV_REG_KEY_CTRL_31_LAST_DWORD_LOW                                                           (15)
#define KV_REG_KEY_CTRL_31_LAST_DWORD_MASK                                                          (0x78000)
#define CLP_KV_REG_KEY_ENTRY_0_0                                                                    (0x10018600)
#define KV_REG_KEY_ENTRY_0_0                                                                        (0x600)
#define CLP_KV_REG_KEY_ENTRY_0_1                                                                    (0x10018604)
#define KV_REG_KEY_ENTRY_0_1                                                                        (0x604)
#define CLP_KV_REG_KEY_ENTRY_0_2                                                                    (0x10018608)
#define KV_REG_KEY_ENTRY_0_2                                                                        (0x608)
#define CLP_KV_REG_KEY_ENTRY_0_3                                                                    (0x1001860c)
#define KV_REG_KEY_ENTRY_0_3                                                                        (0x60c)
#define CLP_KV_REG_KEY_ENTRY_0_4                                                                    (0x10018610)
#define KV_REG_KEY_ENTRY_0_4                                                                        (0x610)
#define CLP_KV_REG_KEY_ENTRY_0_5                                                                    (0x10018614)
#define KV_REG_KEY_ENTRY_0_5                                                                        (0x614)
#define CLP_KV_REG_KEY_ENTRY_0_6                                                                    (0x10018618)
#define KV_REG_KEY_ENTRY_0_6                                                                        (0x618)
#define CLP_KV_REG_KEY_ENTRY_0_7                                                                    (0x1001861c)
#define KV_REG_KEY_ENTRY_0_7                                                                        (0x61c)
#define CLP_KV_REG_KEY_ENTRY_0_8                                                                    (0x10018620)
#define KV_REG_KEY_ENTRY_0_8                                                                        (0x620)
#define CLP_KV_REG_KEY_ENTRY_0_9                                                                    (0x10018624)
#define KV_REG_KEY_ENTRY_0_9                                                                        (0x624)
#define CLP_KV_REG_KEY_ENTRY_0_10                                                                   (0x10018628)
#define KV_REG_KEY_ENTRY_0_10                                                                       (0x628)
#define CLP_KV_REG_KEY_ENTRY_0_11                                                                   (0x1001862c)
#define KV_REG_KEY_ENTRY_0_11                                                                       (0x62c)
#define CLP_KV_REG_KEY_ENTRY_1_0                                                                    (0x10018630)
#define KV_REG_KEY_ENTRY_1_0                                                                        (0x630)
#define CLP_KV_REG_KEY_ENTRY_1_1                                                                    (0x10018634)
#define KV_REG_KEY_ENTRY_1_1                                                                        (0x634)
#define CLP_KV_REG_KEY_ENTRY_1_2                                                                    (0x10018638)
#define KV_REG_KEY_ENTRY_1_2                                                                        (0x638)
#define CLP_KV_REG_KEY_ENTRY_1_3                                                                    (0x1001863c)
#define KV_REG_KEY_ENTRY_1_3                                                                        (0x63c)
#define CLP_KV_REG_KEY_ENTRY_1_4                                                                    (0x10018640)
#define KV_REG_KEY_ENTRY_1_4                                                                        (0x640)
#define CLP_KV_REG_KEY_ENTRY_1_5                                                                    (0x10018644)
#define KV_REG_KEY_ENTRY_1_5                                                                        (0x644)
#define CLP_KV_REG_KEY_ENTRY_1_6                                                                    (0x10018648)
#define KV_REG_KEY_ENTRY_1_6                                                                        (0x648)
#define CLP_KV_REG_KEY_ENTRY_1_7                                                                    (0x1001864c)
#define KV_REG_KEY_ENTRY_1_7                                                                        (0x64c)
#define CLP_KV_REG_KEY_ENTRY_1_8                                                                    (0x10018650)
#define KV_REG_KEY_ENTRY_1_8                                                                        (0x650)
#define CLP_KV_REG_KEY_ENTRY_1_9                                                                    (0x10018654)
#define KV_REG_KEY_ENTRY_1_9                                                                        (0x654)
#define CLP_KV_REG_KEY_ENTRY_1_10                                                                   (0x10018658)
#define KV_REG_KEY_ENTRY_1_10                                                                       (0x658)
#define CLP_KV_REG_KEY_ENTRY_1_11                                                                   (0x1001865c)
#define KV_REG_KEY_ENTRY_1_11                                                                       (0x65c)
#define CLP_KV_REG_KEY_ENTRY_2_0                                                                    (0x10018660)
#define KV_REG_KEY_ENTRY_2_0                                                                        (0x660)
#define CLP_KV_REG_KEY_ENTRY_2_1                                                                    (0x10018664)
#define KV_REG_KEY_ENTRY_2_1                                                                        (0x664)
#define CLP_KV_REG_KEY_ENTRY_2_2                                                                    (0x10018668)
#define KV_REG_KEY_ENTRY_2_2                                                                        (0x668)
#define CLP_KV_REG_KEY_ENTRY_2_3                                                                    (0x1001866c)
#define KV_REG_KEY_ENTRY_2_3                                                                        (0x66c)
#define CLP_KV_REG_KEY_ENTRY_2_4                                                                    (0x10018670)
#define KV_REG_KEY_ENTRY_2_4                                                                        (0x670)
#define CLP_KV_REG_KEY_ENTRY_2_5                                                                    (0x10018674)
#define KV_REG_KEY_ENTRY_2_5                                                                        (0x674)
#define CLP_KV_REG_KEY_ENTRY_2_6                                                                    (0x10018678)
#define KV_REG_KEY_ENTRY_2_6                                                                        (0x678)
#define CLP_KV_REG_KEY_ENTRY_2_7                                                                    (0x1001867c)
#define KV_REG_KEY_ENTRY_2_7                                                                        (0x67c)
#define CLP_KV_REG_KEY_ENTRY_2_8                                                                    (0x10018680)
#define KV_REG_KEY_ENTRY_2_8                                                                        (0x680)
#define CLP_KV_REG_KEY_ENTRY_2_9                                                                    (0x10018684)
#define KV_REG_KEY_ENTRY_2_9                                                                        (0x684)
#define CLP_KV_REG_KEY_ENTRY_2_10                                                                   (0x10018688)
#define KV_REG_KEY_ENTRY_2_10                                                                       (0x688)
#define CLP_KV_REG_KEY_ENTRY_2_11                                                                   (0x1001868c)
#define KV_REG_KEY_ENTRY_2_11                                                                       (0x68c)
#define CLP_KV_REG_KEY_ENTRY_3_0                                                                    (0x10018690)
#define KV_REG_KEY_ENTRY_3_0                                                                        (0x690)
#define CLP_KV_REG_KEY_ENTRY_3_1                                                                    (0x10018694)
#define KV_REG_KEY_ENTRY_3_1                                                                        (0x694)
#define CLP_KV_REG_KEY_ENTRY_3_2                                                                    (0x10018698)
#define KV_REG_KEY_ENTRY_3_2                                                                        (0x698)
#define CLP_KV_REG_KEY_ENTRY_3_3                                                                    (0x1001869c)
#define KV_REG_KEY_ENTRY_3_3                                                                        (0x69c)
#define CLP_KV_REG_KEY_ENTRY_3_4                                                                    (0x100186a0)
#define KV_REG_KEY_ENTRY_3_4                                                                        (0x6a0)
#define CLP_KV_REG_KEY_ENTRY_3_5                                                                    (0x100186a4)
#define KV_REG_KEY_ENTRY_3_5                                                                        (0x6a4)
#define CLP_KV_REG_KEY_ENTRY_3_6                                                                    (0x100186a8)
#define KV_REG_KEY_ENTRY_3_6                                                                        (0x6a8)
#define CLP_KV_REG_KEY_ENTRY_3_7                                                                    (0x100186ac)
#define KV_REG_KEY_ENTRY_3_7                                                                        (0x6ac)
#define CLP_KV_REG_KEY_ENTRY_3_8                                                                    (0x100186b0)
#define KV_REG_KEY_ENTRY_3_8                                                                        (0x6b0)
#define CLP_KV_REG_KEY_ENTRY_3_9                                                                    (0x100186b4)
#define KV_REG_KEY_ENTRY_3_9                                                                        (0x6b4)
#define CLP_KV_REG_KEY_ENTRY_3_10                                                                   (0x100186b8)
#define KV_REG_KEY_ENTRY_3_10                                                                       (0x6b8)
#define CLP_KV_REG_KEY_ENTRY_3_11                                                                   (0x100186bc)
#define KV_REG_KEY_ENTRY_3_11                                                                       (0x6bc)
#define CLP_KV_REG_KEY_ENTRY_4_0                                                                    (0x100186c0)
#define KV_REG_KEY_ENTRY_4_0                                                                        (0x6c0)
#define CLP_KV_REG_KEY_ENTRY_4_1                                                                    (0x100186c4)
#define KV_REG_KEY_ENTRY_4_1                                                                        (0x6c4)
#define CLP_KV_REG_KEY_ENTRY_4_2                                                                    (0x100186c8)
#define KV_REG_KEY_ENTRY_4_2                                                                        (0x6c8)
#define CLP_KV_REG_KEY_ENTRY_4_3                                                                    (0x100186cc)
#define KV_REG_KEY_ENTRY_4_3                                                                        (0x6cc)
#define CLP_KV_REG_KEY_ENTRY_4_4                                                                    (0x100186d0)
#define KV_REG_KEY_ENTRY_4_4                                                                        (0x6d0)
#define CLP_KV_REG_KEY_ENTRY_4_5                                                                    (0x100186d4)
#define KV_REG_KEY_ENTRY_4_5                                                                        (0x6d4)
#define CLP_KV_REG_KEY_ENTRY_4_6                                                                    (0x100186d8)
#define KV_REG_KEY_ENTRY_4_6                                                                        (0x6d8)
#define CLP_KV_REG_KEY_ENTRY_4_7                                                                    (0x100186dc)
#define KV_REG_KEY_ENTRY_4_7                                                                        (0x6dc)
#define CLP_KV_REG_KEY_ENTRY_4_8                                                                    (0x100186e0)
#define KV_REG_KEY_ENTRY_4_8                                                                        (0x6e0)
#define CLP_KV_REG_KEY_ENTRY_4_9                                                                    (0x100186e4)
#define KV_REG_KEY_ENTRY_4_9                                                                        (0x6e4)
#define CLP_KV_REG_KEY_ENTRY_4_10                                                                   (0x100186e8)
#define KV_REG_KEY_ENTRY_4_10                                                                       (0x6e8)
#define CLP_KV_REG_KEY_ENTRY_4_11                                                                   (0x100186ec)
#define KV_REG_KEY_ENTRY_4_11                                                                       (0x6ec)
#define CLP_KV_REG_KEY_ENTRY_5_0                                                                    (0x100186f0)
#define KV_REG_KEY_ENTRY_5_0                                                                        (0x6f0)
#define CLP_KV_REG_KEY_ENTRY_5_1                                                                    (0x100186f4)
#define KV_REG_KEY_ENTRY_5_1                                                                        (0x6f4)
#define CLP_KV_REG_KEY_ENTRY_5_2                                                                    (0x100186f8)
#define KV_REG_KEY_ENTRY_5_2                                                                        (0x6f8)
#define CLP_KV_REG_KEY_ENTRY_5_3                                                                    (0x100186fc)
#define KV_REG_KEY_ENTRY_5_3                                                                        (0x6fc)
#define CLP_KV_REG_KEY_ENTRY_5_4                                                                    (0x10018700)
#define KV_REG_KEY_ENTRY_5_4                                                                        (0x700)
#define CLP_KV_REG_KEY_ENTRY_5_5                                                                    (0x10018704)
#define KV_REG_KEY_ENTRY_5_5                                                                        (0x704)
#define CLP_KV_REG_KEY_ENTRY_5_6                                                                    (0x10018708)
#define KV_REG_KEY_ENTRY_5_6                                                                        (0x708)
#define CLP_KV_REG_KEY_ENTRY_5_7                                                                    (0x1001870c)
#define KV_REG_KEY_ENTRY_5_7                                                                        (0x70c)
#define CLP_KV_REG_KEY_ENTRY_5_8                                                                    (0x10018710)
#define KV_REG_KEY_ENTRY_5_8                                                                        (0x710)
#define CLP_KV_REG_KEY_ENTRY_5_9                                                                    (0x10018714)
#define KV_REG_KEY_ENTRY_5_9                                                                        (0x714)
#define CLP_KV_REG_KEY_ENTRY_5_10                                                                   (0x10018718)
#define KV_REG_KEY_ENTRY_5_10                                                                       (0x718)
#define CLP_KV_REG_KEY_ENTRY_5_11                                                                   (0x1001871c)
#define KV_REG_KEY_ENTRY_5_11                                                                       (0x71c)
#define CLP_KV_REG_KEY_ENTRY_6_0                                                                    (0x10018720)
#define KV_REG_KEY_ENTRY_6_0                                                                        (0x720)
#define CLP_KV_REG_KEY_ENTRY_6_1                                                                    (0x10018724)
#define KV_REG_KEY_ENTRY_6_1                                                                        (0x724)
#define CLP_KV_REG_KEY_ENTRY_6_2                                                                    (0x10018728)
#define KV_REG_KEY_ENTRY_6_2                                                                        (0x728)
#define CLP_KV_REG_KEY_ENTRY_6_3                                                                    (0x1001872c)
#define KV_REG_KEY_ENTRY_6_3                                                                        (0x72c)
#define CLP_KV_REG_KEY_ENTRY_6_4                                                                    (0x10018730)
#define KV_REG_KEY_ENTRY_6_4                                                                        (0x730)
#define CLP_KV_REG_KEY_ENTRY_6_5                                                                    (0x10018734)
#define KV_REG_KEY_ENTRY_6_5                                                                        (0x734)
#define CLP_KV_REG_KEY_ENTRY_6_6                                                                    (0x10018738)
#define KV_REG_KEY_ENTRY_6_6                                                                        (0x738)
#define CLP_KV_REG_KEY_ENTRY_6_7                                                                    (0x1001873c)
#define KV_REG_KEY_ENTRY_6_7                                                                        (0x73c)
#define CLP_KV_REG_KEY_ENTRY_6_8                                                                    (0x10018740)
#define KV_REG_KEY_ENTRY_6_8                                                                        (0x740)
#define CLP_KV_REG_KEY_ENTRY_6_9                                                                    (0x10018744)
#define KV_REG_KEY_ENTRY_6_9                                                                        (0x744)
#define CLP_KV_REG_KEY_ENTRY_6_10                                                                   (0x10018748)
#define KV_REG_KEY_ENTRY_6_10                                                                       (0x748)
#define CLP_KV_REG_KEY_ENTRY_6_11                                                                   (0x1001874c)
#define KV_REG_KEY_ENTRY_6_11                                                                       (0x74c)
#define CLP_KV_REG_KEY_ENTRY_7_0                                                                    (0x10018750)
#define KV_REG_KEY_ENTRY_7_0                                                                        (0x750)
#define CLP_KV_REG_KEY_ENTRY_7_1                                                                    (0x10018754)
#define KV_REG_KEY_ENTRY_7_1                                                                        (0x754)
#define CLP_KV_REG_KEY_ENTRY_7_2                                                                    (0x10018758)
#define KV_REG_KEY_ENTRY_7_2                                                                        (0x758)
#define CLP_KV_REG_KEY_ENTRY_7_3                                                                    (0x1001875c)
#define KV_REG_KEY_ENTRY_7_3                                                                        (0x75c)
#define CLP_KV_REG_KEY_ENTRY_7_4                                                                    (0x10018760)
#define KV_REG_KEY_ENTRY_7_4                                                                        (0x760)
#define CLP_KV_REG_KEY_ENTRY_7_5                                                                    (0x10018764)
#define KV_REG_KEY_ENTRY_7_5                                                                        (0x764)
#define CLP_KV_REG_KEY_ENTRY_7_6                                                                    (0x10018768)
#define KV_REG_KEY_ENTRY_7_6                                                                        (0x768)
#define CLP_KV_REG_KEY_ENTRY_7_7                                                                    (0x1001876c)
#define KV_REG_KEY_ENTRY_7_7                                                                        (0x76c)
#define CLP_KV_REG_KEY_ENTRY_7_8                                                                    (0x10018770)
#define KV_REG_KEY_ENTRY_7_8                                                                        (0x770)
#define CLP_KV_REG_KEY_ENTRY_7_9                                                                    (0x10018774)
#define KV_REG_KEY_ENTRY_7_9                                                                        (0x774)
#define CLP_KV_REG_KEY_ENTRY_7_10                                                                   (0x10018778)
#define KV_REG_KEY_ENTRY_7_10                                                                       (0x778)
#define CLP_KV_REG_KEY_ENTRY_7_11                                                                   (0x1001877c)
#define KV_REG_KEY_ENTRY_7_11                                                                       (0x77c)
#define CLP_KV_REG_KEY_ENTRY_8_0                                                                    (0x10018780)
#define KV_REG_KEY_ENTRY_8_0                                                                        (0x780)
#define CLP_KV_REG_KEY_ENTRY_8_1                                                                    (0x10018784)
#define KV_REG_KEY_ENTRY_8_1                                                                        (0x784)
#define CLP_KV_REG_KEY_ENTRY_8_2                                                                    (0x10018788)
#define KV_REG_KEY_ENTRY_8_2                                                                        (0x788)
#define CLP_KV_REG_KEY_ENTRY_8_3                                                                    (0x1001878c)
#define KV_REG_KEY_ENTRY_8_3                                                                        (0x78c)
#define CLP_KV_REG_KEY_ENTRY_8_4                                                                    (0x10018790)
#define KV_REG_KEY_ENTRY_8_4                                                                        (0x790)
#define CLP_KV_REG_KEY_ENTRY_8_5                                                                    (0x10018794)
#define KV_REG_KEY_ENTRY_8_5                                                                        (0x794)
#define CLP_KV_REG_KEY_ENTRY_8_6                                                                    (0x10018798)
#define KV_REG_KEY_ENTRY_8_6                                                                        (0x798)
#define CLP_KV_REG_KEY_ENTRY_8_7                                                                    (0x1001879c)
#define KV_REG_KEY_ENTRY_8_7                                                                        (0x79c)
#define CLP_KV_REG_KEY_ENTRY_8_8                                                                    (0x100187a0)
#define KV_REG_KEY_ENTRY_8_8                                                                        (0x7a0)
#define CLP_KV_REG_KEY_ENTRY_8_9                                                                    (0x100187a4)
#define KV_REG_KEY_ENTRY_8_9                                                                        (0x7a4)
#define CLP_KV_REG_KEY_ENTRY_8_10                                                                   (0x100187a8)
#define KV_REG_KEY_ENTRY_8_10                                                                       (0x7a8)
#define CLP_KV_REG_KEY_ENTRY_8_11                                                                   (0x100187ac)
#define KV_REG_KEY_ENTRY_8_11                                                                       (0x7ac)
#define CLP_KV_REG_KEY_ENTRY_9_0                                                                    (0x100187b0)
#define KV_REG_KEY_ENTRY_9_0                                                                        (0x7b0)
#define CLP_KV_REG_KEY_ENTRY_9_1                                                                    (0x100187b4)
#define KV_REG_KEY_ENTRY_9_1                                                                        (0x7b4)
#define CLP_KV_REG_KEY_ENTRY_9_2                                                                    (0x100187b8)
#define KV_REG_KEY_ENTRY_9_2                                                                        (0x7b8)
#define CLP_KV_REG_KEY_ENTRY_9_3                                                                    (0x100187bc)
#define KV_REG_KEY_ENTRY_9_3                                                                        (0x7bc)
#define CLP_KV_REG_KEY_ENTRY_9_4                                                                    (0x100187c0)
#define KV_REG_KEY_ENTRY_9_4                                                                        (0x7c0)
#define CLP_KV_REG_KEY_ENTRY_9_5                                                                    (0x100187c4)
#define KV_REG_KEY_ENTRY_9_5                                                                        (0x7c4)
#define CLP_KV_REG_KEY_ENTRY_9_6                                                                    (0x100187c8)
#define KV_REG_KEY_ENTRY_9_6                                                                        (0x7c8)
#define CLP_KV_REG_KEY_ENTRY_9_7                                                                    (0x100187cc)
#define KV_REG_KEY_ENTRY_9_7                                                                        (0x7cc)
#define CLP_KV_REG_KEY_ENTRY_9_8                                                                    (0x100187d0)
#define KV_REG_KEY_ENTRY_9_8                                                                        (0x7d0)
#define CLP_KV_REG_KEY_ENTRY_9_9                                                                    (0x100187d4)
#define KV_REG_KEY_ENTRY_9_9                                                                        (0x7d4)
#define CLP_KV_REG_KEY_ENTRY_9_10                                                                   (0x100187d8)
#define KV_REG_KEY_ENTRY_9_10                                                                       (0x7d8)
#define CLP_KV_REG_KEY_ENTRY_9_11                                                                   (0x100187dc)
#define KV_REG_KEY_ENTRY_9_11                                                                       (0x7dc)
#define CLP_KV_REG_KEY_ENTRY_10_0                                                                   (0x100187e0)
#define KV_REG_KEY_ENTRY_10_0                                                                       (0x7e0)
#define CLP_KV_REG_KEY_ENTRY_10_1                                                                   (0x100187e4)
#define KV_REG_KEY_ENTRY_10_1                                                                       (0x7e4)
#define CLP_KV_REG_KEY_ENTRY_10_2                                                                   (0x100187e8)
#define KV_REG_KEY_ENTRY_10_2                                                                       (0x7e8)
#define CLP_KV_REG_KEY_ENTRY_10_3                                                                   (0x100187ec)
#define KV_REG_KEY_ENTRY_10_3                                                                       (0x7ec)
#define CLP_KV_REG_KEY_ENTRY_10_4                                                                   (0x100187f0)
#define KV_REG_KEY_ENTRY_10_4                                                                       (0x7f0)
#define CLP_KV_REG_KEY_ENTRY_10_5                                                                   (0x100187f4)
#define KV_REG_KEY_ENTRY_10_5                                                                       (0x7f4)
#define CLP_KV_REG_KEY_ENTRY_10_6                                                                   (0x100187f8)
#define KV_REG_KEY_ENTRY_10_6                                                                       (0x7f8)
#define CLP_KV_REG_KEY_ENTRY_10_7                                                                   (0x100187fc)
#define KV_REG_KEY_ENTRY_10_7                                                                       (0x7fc)
#define CLP_KV_REG_KEY_ENTRY_10_8                                                                   (0x10018800)
#define KV_REG_KEY_ENTRY_10_8                                                                       (0x800)
#define CLP_KV_REG_KEY_ENTRY_10_9                                                                   (0x10018804)
#define KV_REG_KEY_ENTRY_10_9                                                                       (0x804)
#define CLP_KV_REG_KEY_ENTRY_10_10                                                                  (0x10018808)
#define KV_REG_KEY_ENTRY_10_10                                                                      (0x808)
#define CLP_KV_REG_KEY_ENTRY_10_11                                                                  (0x1001880c)
#define KV_REG_KEY_ENTRY_10_11                                                                      (0x80c)
#define CLP_KV_REG_KEY_ENTRY_11_0                                                                   (0x10018810)
#define KV_REG_KEY_ENTRY_11_0                                                                       (0x810)
#define CLP_KV_REG_KEY_ENTRY_11_1                                                                   (0x10018814)
#define KV_REG_KEY_ENTRY_11_1                                                                       (0x814)
#define CLP_KV_REG_KEY_ENTRY_11_2                                                                   (0x10018818)
#define KV_REG_KEY_ENTRY_11_2                                                                       (0x818)
#define CLP_KV_REG_KEY_ENTRY_11_3                                                                   (0x1001881c)
#define KV_REG_KEY_ENTRY_11_3                                                                       (0x81c)
#define CLP_KV_REG_KEY_ENTRY_11_4                                                                   (0x10018820)
#define KV_REG_KEY_ENTRY_11_4                                                                       (0x820)
#define CLP_KV_REG_KEY_ENTRY_11_5                                                                   (0x10018824)
#define KV_REG_KEY_ENTRY_11_5                                                                       (0x824)
#define CLP_KV_REG_KEY_ENTRY_11_6                                                                   (0x10018828)
#define KV_REG_KEY_ENTRY_11_6                                                                       (0x828)
#define CLP_KV_REG_KEY_ENTRY_11_7                                                                   (0x1001882c)
#define KV_REG_KEY_ENTRY_11_7                                                                       (0x82c)
#define CLP_KV_REG_KEY_ENTRY_11_8                                                                   (0x10018830)
#define KV_REG_KEY_ENTRY_11_8                                                                       (0x830)
#define CLP_KV_REG_KEY_ENTRY_11_9                                                                   (0x10018834)
#define KV_REG_KEY_ENTRY_11_9                                                                       (0x834)
#define CLP_KV_REG_KEY_ENTRY_11_10                                                                  (0x10018838)
#define KV_REG_KEY_ENTRY_11_10                                                                      (0x838)
#define CLP_KV_REG_KEY_ENTRY_11_11                                                                  (0x1001883c)
#define KV_REG_KEY_ENTRY_11_11                                                                      (0x83c)
#define CLP_KV_REG_KEY_ENTRY_12_0                                                                   (0x10018840)
#define KV_REG_KEY_ENTRY_12_0                                                                       (0x840)
#define CLP_KV_REG_KEY_ENTRY_12_1                                                                   (0x10018844)
#define KV_REG_KEY_ENTRY_12_1                                                                       (0x844)
#define CLP_KV_REG_KEY_ENTRY_12_2                                                                   (0x10018848)
#define KV_REG_KEY_ENTRY_12_2                                                                       (0x848)
#define CLP_KV_REG_KEY_ENTRY_12_3                                                                   (0x1001884c)
#define KV_REG_KEY_ENTRY_12_3                                                                       (0x84c)
#define CLP_KV_REG_KEY_ENTRY_12_4                                                                   (0x10018850)
#define KV_REG_KEY_ENTRY_12_4                                                                       (0x850)
#define CLP_KV_REG_KEY_ENTRY_12_5                                                                   (0x10018854)
#define KV_REG_KEY_ENTRY_12_5                                                                       (0x854)
#define CLP_KV_REG_KEY_ENTRY_12_6                                                                   (0x10018858)
#define KV_REG_KEY_ENTRY_12_6                                                                       (0x858)
#define CLP_KV_REG_KEY_ENTRY_12_7                                                                   (0x1001885c)
#define KV_REG_KEY_ENTRY_12_7                                                                       (0x85c)
#define CLP_KV_REG_KEY_ENTRY_12_8                                                                   (0x10018860)
#define KV_REG_KEY_ENTRY_12_8                                                                       (0x860)
#define CLP_KV_REG_KEY_ENTRY_12_9                                                                   (0x10018864)
#define KV_REG_KEY_ENTRY_12_9                                                                       (0x864)
#define CLP_KV_REG_KEY_ENTRY_12_10                                                                  (0x10018868)
#define KV_REG_KEY_ENTRY_12_10                                                                      (0x868)
#define CLP_KV_REG_KEY_ENTRY_12_11                                                                  (0x1001886c)
#define KV_REG_KEY_ENTRY_12_11                                                                      (0x86c)
#define CLP_KV_REG_KEY_ENTRY_13_0                                                                   (0x10018870)
#define KV_REG_KEY_ENTRY_13_0                                                                       (0x870)
#define CLP_KV_REG_KEY_ENTRY_13_1                                                                   (0x10018874)
#define KV_REG_KEY_ENTRY_13_1                                                                       (0x874)
#define CLP_KV_REG_KEY_ENTRY_13_2                                                                   (0x10018878)
#define KV_REG_KEY_ENTRY_13_2                                                                       (0x878)
#define CLP_KV_REG_KEY_ENTRY_13_3                                                                   (0x1001887c)
#define KV_REG_KEY_ENTRY_13_3                                                                       (0x87c)
#define CLP_KV_REG_KEY_ENTRY_13_4                                                                   (0x10018880)
#define KV_REG_KEY_ENTRY_13_4                                                                       (0x880)
#define CLP_KV_REG_KEY_ENTRY_13_5                                                                   (0x10018884)
#define KV_REG_KEY_ENTRY_13_5                                                                       (0x884)
#define CLP_KV_REG_KEY_ENTRY_13_6                                                                   (0x10018888)
#define KV_REG_KEY_ENTRY_13_6                                                                       (0x888)
#define CLP_KV_REG_KEY_ENTRY_13_7                                                                   (0x1001888c)
#define KV_REG_KEY_ENTRY_13_7                                                                       (0x88c)
#define CLP_KV_REG_KEY_ENTRY_13_8                                                                   (0x10018890)
#define KV_REG_KEY_ENTRY_13_8                                                                       (0x890)
#define CLP_KV_REG_KEY_ENTRY_13_9                                                                   (0x10018894)
#define KV_REG_KEY_ENTRY_13_9                                                                       (0x894)
#define CLP_KV_REG_KEY_ENTRY_13_10                                                                  (0x10018898)
#define KV_REG_KEY_ENTRY_13_10                                                                      (0x898)
#define CLP_KV_REG_KEY_ENTRY_13_11                                                                  (0x1001889c)
#define KV_REG_KEY_ENTRY_13_11                                                                      (0x89c)
#define CLP_KV_REG_KEY_ENTRY_14_0                                                                   (0x100188a0)
#define KV_REG_KEY_ENTRY_14_0                                                                       (0x8a0)
#define CLP_KV_REG_KEY_ENTRY_14_1                                                                   (0x100188a4)
#define KV_REG_KEY_ENTRY_14_1                                                                       (0x8a4)
#define CLP_KV_REG_KEY_ENTRY_14_2                                                                   (0x100188a8)
#define KV_REG_KEY_ENTRY_14_2                                                                       (0x8a8)
#define CLP_KV_REG_KEY_ENTRY_14_3                                                                   (0x100188ac)
#define KV_REG_KEY_ENTRY_14_3                                                                       (0x8ac)
#define CLP_KV_REG_KEY_ENTRY_14_4                                                                   (0x100188b0)
#define KV_REG_KEY_ENTRY_14_4                                                                       (0x8b0)
#define CLP_KV_REG_KEY_ENTRY_14_5                                                                   (0x100188b4)
#define KV_REG_KEY_ENTRY_14_5                                                                       (0x8b4)
#define CLP_KV_REG_KEY_ENTRY_14_6                                                                   (0x100188b8)
#define KV_REG_KEY_ENTRY_14_6                                                                       (0x8b8)
#define CLP_KV_REG_KEY_ENTRY_14_7                                                                   (0x100188bc)
#define KV_REG_KEY_ENTRY_14_7                                                                       (0x8bc)
#define CLP_KV_REG_KEY_ENTRY_14_8                                                                   (0x100188c0)
#define KV_REG_KEY_ENTRY_14_8                                                                       (0x8c0)
#define CLP_KV_REG_KEY_ENTRY_14_9                                                                   (0x100188c4)
#define KV_REG_KEY_ENTRY_14_9                                                                       (0x8c4)
#define CLP_KV_REG_KEY_ENTRY_14_10                                                                  (0x100188c8)
#define KV_REG_KEY_ENTRY_14_10                                                                      (0x8c8)
#define CLP_KV_REG_KEY_ENTRY_14_11                                                                  (0x100188cc)
#define KV_REG_KEY_ENTRY_14_11                                                                      (0x8cc)
#define CLP_KV_REG_KEY_ENTRY_15_0                                                                   (0x100188d0)
#define KV_REG_KEY_ENTRY_15_0                                                                       (0x8d0)
#define CLP_KV_REG_KEY_ENTRY_15_1                                                                   (0x100188d4)
#define KV_REG_KEY_ENTRY_15_1                                                                       (0x8d4)
#define CLP_KV_REG_KEY_ENTRY_15_2                                                                   (0x100188d8)
#define KV_REG_KEY_ENTRY_15_2                                                                       (0x8d8)
#define CLP_KV_REG_KEY_ENTRY_15_3                                                                   (0x100188dc)
#define KV_REG_KEY_ENTRY_15_3                                                                       (0x8dc)
#define CLP_KV_REG_KEY_ENTRY_15_4                                                                   (0x100188e0)
#define KV_REG_KEY_ENTRY_15_4                                                                       (0x8e0)
#define CLP_KV_REG_KEY_ENTRY_15_5                                                                   (0x100188e4)
#define KV_REG_KEY_ENTRY_15_5                                                                       (0x8e4)
#define CLP_KV_REG_KEY_ENTRY_15_6                                                                   (0x100188e8)
#define KV_REG_KEY_ENTRY_15_6                                                                       (0x8e8)
#define CLP_KV_REG_KEY_ENTRY_15_7                                                                   (0x100188ec)
#define KV_REG_KEY_ENTRY_15_7                                                                       (0x8ec)
#define CLP_KV_REG_KEY_ENTRY_15_8                                                                   (0x100188f0)
#define KV_REG_KEY_ENTRY_15_8                                                                       (0x8f0)
#define CLP_KV_REG_KEY_ENTRY_15_9                                                                   (0x100188f4)
#define KV_REG_KEY_ENTRY_15_9                                                                       (0x8f4)
#define CLP_KV_REG_KEY_ENTRY_15_10                                                                  (0x100188f8)
#define KV_REG_KEY_ENTRY_15_10                                                                      (0x8f8)
#define CLP_KV_REG_KEY_ENTRY_15_11                                                                  (0x100188fc)
#define KV_REG_KEY_ENTRY_15_11                                                                      (0x8fc)
#define CLP_KV_REG_KEY_ENTRY_16_0                                                                   (0x10018900)
#define KV_REG_KEY_ENTRY_16_0                                                                       (0x900)
#define CLP_KV_REG_KEY_ENTRY_16_1                                                                   (0x10018904)
#define KV_REG_KEY_ENTRY_16_1                                                                       (0x904)
#define CLP_KV_REG_KEY_ENTRY_16_2                                                                   (0x10018908)
#define KV_REG_KEY_ENTRY_16_2                                                                       (0x908)
#define CLP_KV_REG_KEY_ENTRY_16_3                                                                   (0x1001890c)
#define KV_REG_KEY_ENTRY_16_3                                                                       (0x90c)
#define CLP_KV_REG_KEY_ENTRY_16_4                                                                   (0x10018910)
#define KV_REG_KEY_ENTRY_16_4                                                                       (0x910)
#define CLP_KV_REG_KEY_ENTRY_16_5                                                                   (0x10018914)
#define KV_REG_KEY_ENTRY_16_5                                                                       (0x914)
#define CLP_KV_REG_KEY_ENTRY_16_6                                                                   (0x10018918)
#define KV_REG_KEY_ENTRY_16_6                                                                       (0x918)
#define CLP_KV_REG_KEY_ENTRY_16_7                                                                   (0x1001891c)
#define KV_REG_KEY_ENTRY_16_7                                                                       (0x91c)
#define CLP_KV_REG_KEY_ENTRY_16_8                                                                   (0x10018920)
#define KV_REG_KEY_ENTRY_16_8                                                                       (0x920)
#define CLP_KV_REG_KEY_ENTRY_16_9                                                                   (0x10018924)
#define KV_REG_KEY_ENTRY_16_9                                                                       (0x924)
#define CLP_KV_REG_KEY_ENTRY_16_10                                                                  (0x10018928)
#define KV_REG_KEY_ENTRY_16_10                                                                      (0x928)
#define CLP_KV_REG_KEY_ENTRY_16_11                                                                  (0x1001892c)
#define KV_REG_KEY_ENTRY_16_11                                                                      (0x92c)
#define CLP_KV_REG_KEY_ENTRY_17_0                                                                   (0x10018930)
#define KV_REG_KEY_ENTRY_17_0                                                                       (0x930)
#define CLP_KV_REG_KEY_ENTRY_17_1                                                                   (0x10018934)
#define KV_REG_KEY_ENTRY_17_1                                                                       (0x934)
#define CLP_KV_REG_KEY_ENTRY_17_2                                                                   (0x10018938)
#define KV_REG_KEY_ENTRY_17_2                                                                       (0x938)
#define CLP_KV_REG_KEY_ENTRY_17_3                                                                   (0x1001893c)
#define KV_REG_KEY_ENTRY_17_3                                                                       (0x93c)
#define CLP_KV_REG_KEY_ENTRY_17_4                                                                   (0x10018940)
#define KV_REG_KEY_ENTRY_17_4                                                                       (0x940)
#define CLP_KV_REG_KEY_ENTRY_17_5                                                                   (0x10018944)
#define KV_REG_KEY_ENTRY_17_5                                                                       (0x944)
#define CLP_KV_REG_KEY_ENTRY_17_6                                                                   (0x10018948)
#define KV_REG_KEY_ENTRY_17_6                                                                       (0x948)
#define CLP_KV_REG_KEY_ENTRY_17_7                                                                   (0x1001894c)
#define KV_REG_KEY_ENTRY_17_7                                                                       (0x94c)
#define CLP_KV_REG_KEY_ENTRY_17_8                                                                   (0x10018950)
#define KV_REG_KEY_ENTRY_17_8                                                                       (0x950)
#define CLP_KV_REG_KEY_ENTRY_17_9                                                                   (0x10018954)
#define KV_REG_KEY_ENTRY_17_9                                                                       (0x954)
#define CLP_KV_REG_KEY_ENTRY_17_10                                                                  (0x10018958)
#define KV_REG_KEY_ENTRY_17_10                                                                      (0x958)
#define CLP_KV_REG_KEY_ENTRY_17_11                                                                  (0x1001895c)
#define KV_REG_KEY_ENTRY_17_11                                                                      (0x95c)
#define CLP_KV_REG_KEY_ENTRY_18_0                                                                   (0x10018960)
#define KV_REG_KEY_ENTRY_18_0                                                                       (0x960)
#define CLP_KV_REG_KEY_ENTRY_18_1                                                                   (0x10018964)
#define KV_REG_KEY_ENTRY_18_1                                                                       (0x964)
#define CLP_KV_REG_KEY_ENTRY_18_2                                                                   (0x10018968)
#define KV_REG_KEY_ENTRY_18_2                                                                       (0x968)
#define CLP_KV_REG_KEY_ENTRY_18_3                                                                   (0x1001896c)
#define KV_REG_KEY_ENTRY_18_3                                                                       (0x96c)
#define CLP_KV_REG_KEY_ENTRY_18_4                                                                   (0x10018970)
#define KV_REG_KEY_ENTRY_18_4                                                                       (0x970)
#define CLP_KV_REG_KEY_ENTRY_18_5                                                                   (0x10018974)
#define KV_REG_KEY_ENTRY_18_5                                                                       (0x974)
#define CLP_KV_REG_KEY_ENTRY_18_6                                                                   (0x10018978)
#define KV_REG_KEY_ENTRY_18_6                                                                       (0x978)
#define CLP_KV_REG_KEY_ENTRY_18_7                                                                   (0x1001897c)
#define KV_REG_KEY_ENTRY_18_7                                                                       (0x97c)
#define CLP_KV_REG_KEY_ENTRY_18_8                                                                   (0x10018980)
#define KV_REG_KEY_ENTRY_18_8                                                                       (0x980)
#define CLP_KV_REG_KEY_ENTRY_18_9                                                                   (0x10018984)
#define KV_REG_KEY_ENTRY_18_9                                                                       (0x984)
#define CLP_KV_REG_KEY_ENTRY_18_10                                                                  (0x10018988)
#define KV_REG_KEY_ENTRY_18_10                                                                      (0x988)
#define CLP_KV_REG_KEY_ENTRY_18_11                                                                  (0x1001898c)
#define KV_REG_KEY_ENTRY_18_11                                                                      (0x98c)
#define CLP_KV_REG_KEY_ENTRY_19_0                                                                   (0x10018990)
#define KV_REG_KEY_ENTRY_19_0                                                                       (0x990)
#define CLP_KV_REG_KEY_ENTRY_19_1                                                                   (0x10018994)
#define KV_REG_KEY_ENTRY_19_1                                                                       (0x994)
#define CLP_KV_REG_KEY_ENTRY_19_2                                                                   (0x10018998)
#define KV_REG_KEY_ENTRY_19_2                                                                       (0x998)
#define CLP_KV_REG_KEY_ENTRY_19_3                                                                   (0x1001899c)
#define KV_REG_KEY_ENTRY_19_3                                                                       (0x99c)
#define CLP_KV_REG_KEY_ENTRY_19_4                                                                   (0x100189a0)
#define KV_REG_KEY_ENTRY_19_4                                                                       (0x9a0)
#define CLP_KV_REG_KEY_ENTRY_19_5                                                                   (0x100189a4)
#define KV_REG_KEY_ENTRY_19_5                                                                       (0x9a4)
#define CLP_KV_REG_KEY_ENTRY_19_6                                                                   (0x100189a8)
#define KV_REG_KEY_ENTRY_19_6                                                                       (0x9a8)
#define CLP_KV_REG_KEY_ENTRY_19_7                                                                   (0x100189ac)
#define KV_REG_KEY_ENTRY_19_7                                                                       (0x9ac)
#define CLP_KV_REG_KEY_ENTRY_19_8                                                                   (0x100189b0)
#define KV_REG_KEY_ENTRY_19_8                                                                       (0x9b0)
#define CLP_KV_REG_KEY_ENTRY_19_9                                                                   (0x100189b4)
#define KV_REG_KEY_ENTRY_19_9                                                                       (0x9b4)
#define CLP_KV_REG_KEY_ENTRY_19_10                                                                  (0x100189b8)
#define KV_REG_KEY_ENTRY_19_10                                                                      (0x9b8)
#define CLP_KV_REG_KEY_ENTRY_19_11                                                                  (0x100189bc)
#define KV_REG_KEY_ENTRY_19_11                                                                      (0x9bc)
#define CLP_KV_REG_KEY_ENTRY_20_0                                                                   (0x100189c0)
#define KV_REG_KEY_ENTRY_20_0                                                                       (0x9c0)
#define CLP_KV_REG_KEY_ENTRY_20_1                                                                   (0x100189c4)
#define KV_REG_KEY_ENTRY_20_1                                                                       (0x9c4)
#define CLP_KV_REG_KEY_ENTRY_20_2                                                                   (0x100189c8)
#define KV_REG_KEY_ENTRY_20_2                                                                       (0x9c8)
#define CLP_KV_REG_KEY_ENTRY_20_3                                                                   (0x100189cc)
#define KV_REG_KEY_ENTRY_20_3                                                                       (0x9cc)
#define CLP_KV_REG_KEY_ENTRY_20_4                                                                   (0x100189d0)
#define KV_REG_KEY_ENTRY_20_4                                                                       (0x9d0)
#define CLP_KV_REG_KEY_ENTRY_20_5                                                                   (0x100189d4)
#define KV_REG_KEY_ENTRY_20_5                                                                       (0x9d4)
#define CLP_KV_REG_KEY_ENTRY_20_6                                                                   (0x100189d8)
#define KV_REG_KEY_ENTRY_20_6                                                                       (0x9d8)
#define CLP_KV_REG_KEY_ENTRY_20_7                                                                   (0x100189dc)
#define KV_REG_KEY_ENTRY_20_7                                                                       (0x9dc)
#define CLP_KV_REG_KEY_ENTRY_20_8                                                                   (0x100189e0)
#define KV_REG_KEY_ENTRY_20_8                                                                       (0x9e0)
#define CLP_KV_REG_KEY_ENTRY_20_9                                                                   (0x100189e4)
#define KV_REG_KEY_ENTRY_20_9                                                                       (0x9e4)
#define CLP_KV_REG_KEY_ENTRY_20_10                                                                  (0x100189e8)
#define KV_REG_KEY_ENTRY_20_10                                                                      (0x9e8)
#define CLP_KV_REG_KEY_ENTRY_20_11                                                                  (0x100189ec)
#define KV_REG_KEY_ENTRY_20_11                                                                      (0x9ec)
#define CLP_KV_REG_KEY_ENTRY_21_0                                                                   (0x100189f0)
#define KV_REG_KEY_ENTRY_21_0                                                                       (0x9f0)
#define CLP_KV_REG_KEY_ENTRY_21_1                                                                   (0x100189f4)
#define KV_REG_KEY_ENTRY_21_1                                                                       (0x9f4)
#define CLP_KV_REG_KEY_ENTRY_21_2                                                                   (0x100189f8)
#define KV_REG_KEY_ENTRY_21_2                                                                       (0x9f8)
#define CLP_KV_REG_KEY_ENTRY_21_3                                                                   (0x100189fc)
#define KV_REG_KEY_ENTRY_21_3                                                                       (0x9fc)
#define CLP_KV_REG_KEY_ENTRY_21_4                                                                   (0x10018a00)
#define KV_REG_KEY_ENTRY_21_4                                                                       (0xa00)
#define CLP_KV_REG_KEY_ENTRY_21_5                                                                   (0x10018a04)
#define KV_REG_KEY_ENTRY_21_5                                                                       (0xa04)
#define CLP_KV_REG_KEY_ENTRY_21_6                                                                   (0x10018a08)
#define KV_REG_KEY_ENTRY_21_6                                                                       (0xa08)
#define CLP_KV_REG_KEY_ENTRY_21_7                                                                   (0x10018a0c)
#define KV_REG_KEY_ENTRY_21_7                                                                       (0xa0c)
#define CLP_KV_REG_KEY_ENTRY_21_8                                                                   (0x10018a10)
#define KV_REG_KEY_ENTRY_21_8                                                                       (0xa10)
#define CLP_KV_REG_KEY_ENTRY_21_9                                                                   (0x10018a14)
#define KV_REG_KEY_ENTRY_21_9                                                                       (0xa14)
#define CLP_KV_REG_KEY_ENTRY_21_10                                                                  (0x10018a18)
#define KV_REG_KEY_ENTRY_21_10                                                                      (0xa18)
#define CLP_KV_REG_KEY_ENTRY_21_11                                                                  (0x10018a1c)
#define KV_REG_KEY_ENTRY_21_11                                                                      (0xa1c)
#define CLP_KV_REG_KEY_ENTRY_22_0                                                                   (0x10018a20)
#define KV_REG_KEY_ENTRY_22_0                                                                       (0xa20)
#define CLP_KV_REG_KEY_ENTRY_22_1                                                                   (0x10018a24)
#define KV_REG_KEY_ENTRY_22_1                                                                       (0xa24)
#define CLP_KV_REG_KEY_ENTRY_22_2                                                                   (0x10018a28)
#define KV_REG_KEY_ENTRY_22_2                                                                       (0xa28)
#define CLP_KV_REG_KEY_ENTRY_22_3                                                                   (0x10018a2c)
#define KV_REG_KEY_ENTRY_22_3                                                                       (0xa2c)
#define CLP_KV_REG_KEY_ENTRY_22_4                                                                   (0x10018a30)
#define KV_REG_KEY_ENTRY_22_4                                                                       (0xa30)
#define CLP_KV_REG_KEY_ENTRY_22_5                                                                   (0x10018a34)
#define KV_REG_KEY_ENTRY_22_5                                                                       (0xa34)
#define CLP_KV_REG_KEY_ENTRY_22_6                                                                   (0x10018a38)
#define KV_REG_KEY_ENTRY_22_6                                                                       (0xa38)
#define CLP_KV_REG_KEY_ENTRY_22_7                                                                   (0x10018a3c)
#define KV_REG_KEY_ENTRY_22_7                                                                       (0xa3c)
#define CLP_KV_REG_KEY_ENTRY_22_8                                                                   (0x10018a40)
#define KV_REG_KEY_ENTRY_22_8                                                                       (0xa40)
#define CLP_KV_REG_KEY_ENTRY_22_9                                                                   (0x10018a44)
#define KV_REG_KEY_ENTRY_22_9                                                                       (0xa44)
#define CLP_KV_REG_KEY_ENTRY_22_10                                                                  (0x10018a48)
#define KV_REG_KEY_ENTRY_22_10                                                                      (0xa48)
#define CLP_KV_REG_KEY_ENTRY_22_11                                                                  (0x10018a4c)
#define KV_REG_KEY_ENTRY_22_11                                                                      (0xa4c)
#define CLP_KV_REG_KEY_ENTRY_23_0                                                                   (0x10018a50)
#define KV_REG_KEY_ENTRY_23_0                                                                       (0xa50)
#define CLP_KV_REG_KEY_ENTRY_23_1                                                                   (0x10018a54)
#define KV_REG_KEY_ENTRY_23_1                                                                       (0xa54)
#define CLP_KV_REG_KEY_ENTRY_23_2                                                                   (0x10018a58)
#define KV_REG_KEY_ENTRY_23_2                                                                       (0xa58)
#define CLP_KV_REG_KEY_ENTRY_23_3                                                                   (0x10018a5c)
#define KV_REG_KEY_ENTRY_23_3                                                                       (0xa5c)
#define CLP_KV_REG_KEY_ENTRY_23_4                                                                   (0x10018a60)
#define KV_REG_KEY_ENTRY_23_4                                                                       (0xa60)
#define CLP_KV_REG_KEY_ENTRY_23_5                                                                   (0x10018a64)
#define KV_REG_KEY_ENTRY_23_5                                                                       (0xa64)
#define CLP_KV_REG_KEY_ENTRY_23_6                                                                   (0x10018a68)
#define KV_REG_KEY_ENTRY_23_6                                                                       (0xa68)
#define CLP_KV_REG_KEY_ENTRY_23_7                                                                   (0x10018a6c)
#define KV_REG_KEY_ENTRY_23_7                                                                       (0xa6c)
#define CLP_KV_REG_KEY_ENTRY_23_8                                                                   (0x10018a70)
#define KV_REG_KEY_ENTRY_23_8                                                                       (0xa70)
#define CLP_KV_REG_KEY_ENTRY_23_9                                                                   (0x10018a74)
#define KV_REG_KEY_ENTRY_23_9                                                                       (0xa74)
#define CLP_KV_REG_KEY_ENTRY_23_10                                                                  (0x10018a78)
#define KV_REG_KEY_ENTRY_23_10                                                                      (0xa78)
#define CLP_KV_REG_KEY_ENTRY_23_11                                                                  (0x10018a7c)
#define KV_REG_KEY_ENTRY_23_11                                                                      (0xa7c)
#define CLP_KV_REG_KEY_ENTRY_24_0                                                                   (0x10018a80)
#define KV_REG_KEY_ENTRY_24_0                                                                       (0xa80)
#define CLP_KV_REG_KEY_ENTRY_24_1                                                                   (0x10018a84)
#define KV_REG_KEY_ENTRY_24_1                                                                       (0xa84)
#define CLP_KV_REG_KEY_ENTRY_24_2                                                                   (0x10018a88)
#define KV_REG_KEY_ENTRY_24_2                                                                       (0xa88)
#define CLP_KV_REG_KEY_ENTRY_24_3                                                                   (0x10018a8c)
#define KV_REG_KEY_ENTRY_24_3                                                                       (0xa8c)
#define CLP_KV_REG_KEY_ENTRY_24_4                                                                   (0x10018a90)
#define KV_REG_KEY_ENTRY_24_4                                                                       (0xa90)
#define CLP_KV_REG_KEY_ENTRY_24_5                                                                   (0x10018a94)
#define KV_REG_KEY_ENTRY_24_5                                                                       (0xa94)
#define CLP_KV_REG_KEY_ENTRY_24_6                                                                   (0x10018a98)
#define KV_REG_KEY_ENTRY_24_6                                                                       (0xa98)
#define CLP_KV_REG_KEY_ENTRY_24_7                                                                   (0x10018a9c)
#define KV_REG_KEY_ENTRY_24_7                                                                       (0xa9c)
#define CLP_KV_REG_KEY_ENTRY_24_8                                                                   (0x10018aa0)
#define KV_REG_KEY_ENTRY_24_8                                                                       (0xaa0)
#define CLP_KV_REG_KEY_ENTRY_24_9                                                                   (0x10018aa4)
#define KV_REG_KEY_ENTRY_24_9                                                                       (0xaa4)
#define CLP_KV_REG_KEY_ENTRY_24_10                                                                  (0x10018aa8)
#define KV_REG_KEY_ENTRY_24_10                                                                      (0xaa8)
#define CLP_KV_REG_KEY_ENTRY_24_11                                                                  (0x10018aac)
#define KV_REG_KEY_ENTRY_24_11                                                                      (0xaac)
#define CLP_KV_REG_KEY_ENTRY_25_0                                                                   (0x10018ab0)
#define KV_REG_KEY_ENTRY_25_0                                                                       (0xab0)
#define CLP_KV_REG_KEY_ENTRY_25_1                                                                   (0x10018ab4)
#define KV_REG_KEY_ENTRY_25_1                                                                       (0xab4)
#define CLP_KV_REG_KEY_ENTRY_25_2                                                                   (0x10018ab8)
#define KV_REG_KEY_ENTRY_25_2                                                                       (0xab8)
#define CLP_KV_REG_KEY_ENTRY_25_3                                                                   (0x10018abc)
#define KV_REG_KEY_ENTRY_25_3                                                                       (0xabc)
#define CLP_KV_REG_KEY_ENTRY_25_4                                                                   (0x10018ac0)
#define KV_REG_KEY_ENTRY_25_4                                                                       (0xac0)
#define CLP_KV_REG_KEY_ENTRY_25_5                                                                   (0x10018ac4)
#define KV_REG_KEY_ENTRY_25_5                                                                       (0xac4)
#define CLP_KV_REG_KEY_ENTRY_25_6                                                                   (0x10018ac8)
#define KV_REG_KEY_ENTRY_25_6                                                                       (0xac8)
#define CLP_KV_REG_KEY_ENTRY_25_7                                                                   (0x10018acc)
#define KV_REG_KEY_ENTRY_25_7                                                                       (0xacc)
#define CLP_KV_REG_KEY_ENTRY_25_8                                                                   (0x10018ad0)
#define KV_REG_KEY_ENTRY_25_8                                                                       (0xad0)
#define CLP_KV_REG_KEY_ENTRY_25_9                                                                   (0x10018ad4)
#define KV_REG_KEY_ENTRY_25_9                                                                       (0xad4)
#define CLP_KV_REG_KEY_ENTRY_25_10                                                                  (0x10018ad8)
#define KV_REG_KEY_ENTRY_25_10                                                                      (0xad8)
#define CLP_KV_REG_KEY_ENTRY_25_11                                                                  (0x10018adc)
#define KV_REG_KEY_ENTRY_25_11                                                                      (0xadc)
#define CLP_KV_REG_KEY_ENTRY_26_0                                                                   (0x10018ae0)
#define KV_REG_KEY_ENTRY_26_0                                                                       (0xae0)
#define CLP_KV_REG_KEY_ENTRY_26_1                                                                   (0x10018ae4)
#define KV_REG_KEY_ENTRY_26_1                                                                       (0xae4)
#define CLP_KV_REG_KEY_ENTRY_26_2                                                                   (0x10018ae8)
#define KV_REG_KEY_ENTRY_26_2                                                                       (0xae8)
#define CLP_KV_REG_KEY_ENTRY_26_3                                                                   (0x10018aec)
#define KV_REG_KEY_ENTRY_26_3                                                                       (0xaec)
#define CLP_KV_REG_KEY_ENTRY_26_4                                                                   (0x10018af0)
#define KV_REG_KEY_ENTRY_26_4                                                                       (0xaf0)
#define CLP_KV_REG_KEY_ENTRY_26_5                                                                   (0x10018af4)
#define KV_REG_KEY_ENTRY_26_5                                                                       (0xaf4)
#define CLP_KV_REG_KEY_ENTRY_26_6                                                                   (0x10018af8)
#define KV_REG_KEY_ENTRY_26_6                                                                       (0xaf8)
#define CLP_KV_REG_KEY_ENTRY_26_7                                                                   (0x10018afc)
#define KV_REG_KEY_ENTRY_26_7                                                                       (0xafc)
#define CLP_KV_REG_KEY_ENTRY_26_8                                                                   (0x10018b00)
#define KV_REG_KEY_ENTRY_26_8                                                                       (0xb00)
#define CLP_KV_REG_KEY_ENTRY_26_9                                                                   (0x10018b04)
#define KV_REG_KEY_ENTRY_26_9                                                                       (0xb04)
#define CLP_KV_REG_KEY_ENTRY_26_10                                                                  (0x10018b08)
#define KV_REG_KEY_ENTRY_26_10                                                                      (0xb08)
#define CLP_KV_REG_KEY_ENTRY_26_11                                                                  (0x10018b0c)
#define KV_REG_KEY_ENTRY_26_11                                                                      (0xb0c)
#define CLP_KV_REG_KEY_ENTRY_27_0                                                                   (0x10018b10)
#define KV_REG_KEY_ENTRY_27_0                                                                       (0xb10)
#define CLP_KV_REG_KEY_ENTRY_27_1                                                                   (0x10018b14)
#define KV_REG_KEY_ENTRY_27_1                                                                       (0xb14)
#define CLP_KV_REG_KEY_ENTRY_27_2                                                                   (0x10018b18)
#define KV_REG_KEY_ENTRY_27_2                                                                       (0xb18)
#define CLP_KV_REG_KEY_ENTRY_27_3                                                                   (0x10018b1c)
#define KV_REG_KEY_ENTRY_27_3                                                                       (0xb1c)
#define CLP_KV_REG_KEY_ENTRY_27_4                                                                   (0x10018b20)
#define KV_REG_KEY_ENTRY_27_4                                                                       (0xb20)
#define CLP_KV_REG_KEY_ENTRY_27_5                                                                   (0x10018b24)
#define KV_REG_KEY_ENTRY_27_5                                                                       (0xb24)
#define CLP_KV_REG_KEY_ENTRY_27_6                                                                   (0x10018b28)
#define KV_REG_KEY_ENTRY_27_6                                                                       (0xb28)
#define CLP_KV_REG_KEY_ENTRY_27_7                                                                   (0x10018b2c)
#define KV_REG_KEY_ENTRY_27_7                                                                       (0xb2c)
#define CLP_KV_REG_KEY_ENTRY_27_8                                                                   (0x10018b30)
#define KV_REG_KEY_ENTRY_27_8                                                                       (0xb30)
#define CLP_KV_REG_KEY_ENTRY_27_9                                                                   (0x10018b34)
#define KV_REG_KEY_ENTRY_27_9                                                                       (0xb34)
#define CLP_KV_REG_KEY_ENTRY_27_10                                                                  (0x10018b38)
#define KV_REG_KEY_ENTRY_27_10                                                                      (0xb38)
#define CLP_KV_REG_KEY_ENTRY_27_11                                                                  (0x10018b3c)
#define KV_REG_KEY_ENTRY_27_11                                                                      (0xb3c)
#define CLP_KV_REG_KEY_ENTRY_28_0                                                                   (0x10018b40)
#define KV_REG_KEY_ENTRY_28_0                                                                       (0xb40)
#define CLP_KV_REG_KEY_ENTRY_28_1                                                                   (0x10018b44)
#define KV_REG_KEY_ENTRY_28_1                                                                       (0xb44)
#define CLP_KV_REG_KEY_ENTRY_28_2                                                                   (0x10018b48)
#define KV_REG_KEY_ENTRY_28_2                                                                       (0xb48)
#define CLP_KV_REG_KEY_ENTRY_28_3                                                                   (0x10018b4c)
#define KV_REG_KEY_ENTRY_28_3                                                                       (0xb4c)
#define CLP_KV_REG_KEY_ENTRY_28_4                                                                   (0x10018b50)
#define KV_REG_KEY_ENTRY_28_4                                                                       (0xb50)
#define CLP_KV_REG_KEY_ENTRY_28_5                                                                   (0x10018b54)
#define KV_REG_KEY_ENTRY_28_5                                                                       (0xb54)
#define CLP_KV_REG_KEY_ENTRY_28_6                                                                   (0x10018b58)
#define KV_REG_KEY_ENTRY_28_6                                                                       (0xb58)
#define CLP_KV_REG_KEY_ENTRY_28_7                                                                   (0x10018b5c)
#define KV_REG_KEY_ENTRY_28_7                                                                       (0xb5c)
#define CLP_KV_REG_KEY_ENTRY_28_8                                                                   (0x10018b60)
#define KV_REG_KEY_ENTRY_28_8                                                                       (0xb60)
#define CLP_KV_REG_KEY_ENTRY_28_9                                                                   (0x10018b64)
#define KV_REG_KEY_ENTRY_28_9                                                                       (0xb64)
#define CLP_KV_REG_KEY_ENTRY_28_10                                                                  (0x10018b68)
#define KV_REG_KEY_ENTRY_28_10                                                                      (0xb68)
#define CLP_KV_REG_KEY_ENTRY_28_11                                                                  (0x10018b6c)
#define KV_REG_KEY_ENTRY_28_11                                                                      (0xb6c)
#define CLP_KV_REG_KEY_ENTRY_29_0                                                                   (0x10018b70)
#define KV_REG_KEY_ENTRY_29_0                                                                       (0xb70)
#define CLP_KV_REG_KEY_ENTRY_29_1                                                                   (0x10018b74)
#define KV_REG_KEY_ENTRY_29_1                                                                       (0xb74)
#define CLP_KV_REG_KEY_ENTRY_29_2                                                                   (0x10018b78)
#define KV_REG_KEY_ENTRY_29_2                                                                       (0xb78)
#define CLP_KV_REG_KEY_ENTRY_29_3                                                                   (0x10018b7c)
#define KV_REG_KEY_ENTRY_29_3                                                                       (0xb7c)
#define CLP_KV_REG_KEY_ENTRY_29_4                                                                   (0x10018b80)
#define KV_REG_KEY_ENTRY_29_4                                                                       (0xb80)
#define CLP_KV_REG_KEY_ENTRY_29_5                                                                   (0x10018b84)
#define KV_REG_KEY_ENTRY_29_5                                                                       (0xb84)
#define CLP_KV_REG_KEY_ENTRY_29_6                                                                   (0x10018b88)
#define KV_REG_KEY_ENTRY_29_6                                                                       (0xb88)
#define CLP_KV_REG_KEY_ENTRY_29_7                                                                   (0x10018b8c)
#define KV_REG_KEY_ENTRY_29_7                                                                       (0xb8c)
#define CLP_KV_REG_KEY_ENTRY_29_8                                                                   (0x10018b90)
#define KV_REG_KEY_ENTRY_29_8                                                                       (0xb90)
#define CLP_KV_REG_KEY_ENTRY_29_9                                                                   (0x10018b94)
#define KV_REG_KEY_ENTRY_29_9                                                                       (0xb94)
#define CLP_KV_REG_KEY_ENTRY_29_10                                                                  (0x10018b98)
#define KV_REG_KEY_ENTRY_29_10                                                                      (0xb98)
#define CLP_KV_REG_KEY_ENTRY_29_11                                                                  (0x10018b9c)
#define KV_REG_KEY_ENTRY_29_11                                                                      (0xb9c)
#define CLP_KV_REG_KEY_ENTRY_30_0                                                                   (0x10018ba0)
#define KV_REG_KEY_ENTRY_30_0                                                                       (0xba0)
#define CLP_KV_REG_KEY_ENTRY_30_1                                                                   (0x10018ba4)
#define KV_REG_KEY_ENTRY_30_1                                                                       (0xba4)
#define CLP_KV_REG_KEY_ENTRY_30_2                                                                   (0x10018ba8)
#define KV_REG_KEY_ENTRY_30_2                                                                       (0xba8)
#define CLP_KV_REG_KEY_ENTRY_30_3                                                                   (0x10018bac)
#define KV_REG_KEY_ENTRY_30_3                                                                       (0xbac)
#define CLP_KV_REG_KEY_ENTRY_30_4                                                                   (0x10018bb0)
#define KV_REG_KEY_ENTRY_30_4                                                                       (0xbb0)
#define CLP_KV_REG_KEY_ENTRY_30_5                                                                   (0x10018bb4)
#define KV_REG_KEY_ENTRY_30_5                                                                       (0xbb4)
#define CLP_KV_REG_KEY_ENTRY_30_6                                                                   (0x10018bb8)
#define KV_REG_KEY_ENTRY_30_6                                                                       (0xbb8)
#define CLP_KV_REG_KEY_ENTRY_30_7                                                                   (0x10018bbc)
#define KV_REG_KEY_ENTRY_30_7                                                                       (0xbbc)
#define CLP_KV_REG_KEY_ENTRY_30_8                                                                   (0x10018bc0)
#define KV_REG_KEY_ENTRY_30_8                                                                       (0xbc0)
#define CLP_KV_REG_KEY_ENTRY_30_9                                                                   (0x10018bc4)
#define KV_REG_KEY_ENTRY_30_9                                                                       (0xbc4)
#define CLP_KV_REG_KEY_ENTRY_30_10                                                                  (0x10018bc8)
#define KV_REG_KEY_ENTRY_30_10                                                                      (0xbc8)
#define CLP_KV_REG_KEY_ENTRY_30_11                                                                  (0x10018bcc)
#define KV_REG_KEY_ENTRY_30_11                                                                      (0xbcc)
#define CLP_KV_REG_KEY_ENTRY_31_0                                                                   (0x10018bd0)
#define KV_REG_KEY_ENTRY_31_0                                                                       (0xbd0)
#define CLP_KV_REG_KEY_ENTRY_31_1                                                                   (0x10018bd4)
#define KV_REG_KEY_ENTRY_31_1                                                                       (0xbd4)
#define CLP_KV_REG_KEY_ENTRY_31_2                                                                   (0x10018bd8)
#define KV_REG_KEY_ENTRY_31_2                                                                       (0xbd8)
#define CLP_KV_REG_KEY_ENTRY_31_3                                                                   (0x10018bdc)
#define KV_REG_KEY_ENTRY_31_3                                                                       (0xbdc)
#define CLP_KV_REG_KEY_ENTRY_31_4                                                                   (0x10018be0)
#define KV_REG_KEY_ENTRY_31_4                                                                       (0xbe0)
#define CLP_KV_REG_KEY_ENTRY_31_5                                                                   (0x10018be4)
#define KV_REG_KEY_ENTRY_31_5                                                                       (0xbe4)
#define CLP_KV_REG_KEY_ENTRY_31_6                                                                   (0x10018be8)
#define KV_REG_KEY_ENTRY_31_6                                                                       (0xbe8)
#define CLP_KV_REG_KEY_ENTRY_31_7                                                                   (0x10018bec)
#define KV_REG_KEY_ENTRY_31_7                                                                       (0xbec)
#define CLP_KV_REG_KEY_ENTRY_31_8                                                                   (0x10018bf0)
#define KV_REG_KEY_ENTRY_31_8                                                                       (0xbf0)
#define CLP_KV_REG_KEY_ENTRY_31_9                                                                   (0x10018bf4)
#define KV_REG_KEY_ENTRY_31_9                                                                       (0xbf4)
#define CLP_KV_REG_KEY_ENTRY_31_10                                                                  (0x10018bf8)
#define KV_REG_KEY_ENTRY_31_10                                                                      (0xbf8)
#define CLP_KV_REG_KEY_ENTRY_31_11                                                                  (0x10018bfc)
#define KV_REG_KEY_ENTRY_31_11                                                                      (0xbfc)
#define CLP_KV_REG_CLEAR_SECRETS                                                                    (0x10018c00)
#define KV_REG_CLEAR_SECRETS                                                                        (0xc00)
#define KV_REG_CLEAR_SECRETS_WR_DEBUG_VALUES_LOW                                                    (0)
#define KV_REG_CLEAR_SECRETS_WR_DEBUG_VALUES_MASK                                                   (0x1)
#define KV_REG_CLEAR_SECRETS_SEL_DEBUG_VALUE_LOW                                                    (1)
#define KV_REG_CLEAR_SECRETS_SEL_DEBUG_VALUE_MASK                                                   (0x2)
#define CLP_PV_REG_BASE_ADDR                                                                        (0x1001a000)
#define CLP_PV_REG_PCR_CTRL_0                                                                       (0x1001a000)
#define PV_REG_PCR_CTRL_0                                                                           (0x0)
#define PV_REG_PCR_CTRL_0_LOCK_LOW                                                                  (0)
#define PV_REG_PCR_CTRL_0_LOCK_MASK                                                                 (0x1)
#define PV_REG_PCR_CTRL_0_CLEAR_LOW                                                                 (1)
#define PV_REG_PCR_CTRL_0_CLEAR_MASK                                                                (0x2)
#define PV_REG_PCR_CTRL_0_RSVD0_LOW                                                                 (2)
#define PV_REG_PCR_CTRL_0_RSVD0_MASK                                                                (0x4)
#define PV_REG_PCR_CTRL_0_RSVD1_LOW                                                                 (3)
#define PV_REG_PCR_CTRL_0_RSVD1_MASK                                                                (0xf8)
#define CLP_PV_REG_PCR_CTRL_1                                                                       (0x1001a004)
#define PV_REG_PCR_CTRL_1                                                                           (0x4)
#define PV_REG_PCR_CTRL_1_LOCK_LOW                                                                  (0)
#define PV_REG_PCR_CTRL_1_LOCK_MASK                                                                 (0x1)
#define PV_REG_PCR_CTRL_1_CLEAR_LOW                                                                 (1)
#define PV_REG_PCR_CTRL_1_CLEAR_MASK                                                                (0x2)
#define PV_REG_PCR_CTRL_1_RSVD0_LOW                                                                 (2)
#define PV_REG_PCR_CTRL_1_RSVD0_MASK                                                                (0x4)
#define PV_REG_PCR_CTRL_1_RSVD1_LOW                                                                 (3)
#define PV_REG_PCR_CTRL_1_RSVD1_MASK                                                                (0xf8)
#define CLP_PV_REG_PCR_CTRL_2                                                                       (0x1001a008)
#define PV_REG_PCR_CTRL_2                                                                           (0x8)
#define PV_REG_PCR_CTRL_2_LOCK_LOW                                                                  (0)
#define PV_REG_PCR_CTRL_2_LOCK_MASK                                                                 (0x1)
#define PV_REG_PCR_CTRL_2_CLEAR_LOW                                                                 (1)
#define PV_REG_PCR_CTRL_2_CLEAR_MASK                                                                (0x2)
#define PV_REG_PCR_CTRL_2_RSVD0_LOW                                                                 (2)
#define PV_REG_PCR_CTRL_2_RSVD0_MASK                                                                (0x4)
#define PV_REG_PCR_CTRL_2_RSVD1_LOW                                                                 (3)
#define PV_REG_PCR_CTRL_2_RSVD1_MASK                                                                (0xf8)
#define CLP_PV_REG_PCR_CTRL_3                                                                       (0x1001a00c)
#define PV_REG_PCR_CTRL_3                                                                           (0xc)
#define PV_REG_PCR_CTRL_3_LOCK_LOW                                                                  (0)
#define PV_REG_PCR_CTRL_3_LOCK_MASK                                                                 (0x1)
#define PV_REG_PCR_CTRL_3_CLEAR_LOW                                                                 (1)
#define PV_REG_PCR_CTRL_3_CLEAR_MASK                                                                (0x2)
#define PV_REG_PCR_CTRL_3_RSVD0_LOW                                                                 (2)
#define PV_REG_PCR_CTRL_3_RSVD0_MASK                                                                (0x4)
#define PV_REG_PCR_CTRL_3_RSVD1_LOW                                                                 (3)
#define PV_REG_PCR_CTRL_3_RSVD1_MASK                                                                (0xf8)
#define CLP_PV_REG_PCR_CTRL_4                                                                       (0x1001a010)
#define PV_REG_PCR_CTRL_4                                                                           (0x10)
#define PV_REG_PCR_CTRL_4_LOCK_LOW                                                                  (0)
#define PV_REG_PCR_CTRL_4_LOCK_MASK                                                                 (0x1)
#define PV_REG_PCR_CTRL_4_CLEAR_LOW                                                                 (1)
#define PV_REG_PCR_CTRL_4_CLEAR_MASK                                                                (0x2)
#define PV_REG_PCR_CTRL_4_RSVD0_LOW                                                                 (2)
#define PV_REG_PCR_CTRL_4_RSVD0_MASK                                                                (0x4)
#define PV_REG_PCR_CTRL_4_RSVD1_LOW                                                                 (3)
#define PV_REG_PCR_CTRL_4_RSVD1_MASK                                                                (0xf8)
#define CLP_PV_REG_PCR_CTRL_5                                                                       (0x1001a014)
#define PV_REG_PCR_CTRL_5                                                                           (0x14)
#define PV_REG_PCR_CTRL_5_LOCK_LOW                                                                  (0)
#define PV_REG_PCR_CTRL_5_LOCK_MASK                                                                 (0x1)
#define PV_REG_PCR_CTRL_5_CLEAR_LOW                                                                 (1)
#define PV_REG_PCR_CTRL_5_CLEAR_MASK                                                                (0x2)
#define PV_REG_PCR_CTRL_5_RSVD0_LOW                                                                 (2)
#define PV_REG_PCR_CTRL_5_RSVD0_MASK                                                                (0x4)
#define PV_REG_PCR_CTRL_5_RSVD1_LOW                                                                 (3)
#define PV_REG_PCR_CTRL_5_RSVD1_MASK                                                                (0xf8)
#define CLP_PV_REG_PCR_CTRL_6                                                                       (0x1001a018)
#define PV_REG_PCR_CTRL_6                                                                           (0x18)
#define PV_REG_PCR_CTRL_6_LOCK_LOW                                                                  (0)
#define PV_REG_PCR_CTRL_6_LOCK_MASK                                                                 (0x1)
#define PV_REG_PCR_CTRL_6_CLEAR_LOW                                                                 (1)
#define PV_REG_PCR_CTRL_6_CLEAR_MASK                                                                (0x2)
#define PV_REG_PCR_CTRL_6_RSVD0_LOW                                                                 (2)
#define PV_REG_PCR_CTRL_6_RSVD0_MASK                                                                (0x4)
#define PV_REG_PCR_CTRL_6_RSVD1_LOW                                                                 (3)
#define PV_REG_PCR_CTRL_6_RSVD1_MASK                                                                (0xf8)
#define CLP_PV_REG_PCR_CTRL_7                                                                       (0x1001a01c)
#define PV_REG_PCR_CTRL_7                                                                           (0x1c)
#define PV_REG_PCR_CTRL_7_LOCK_LOW                                                                  (0)
#define PV_REG_PCR_CTRL_7_LOCK_MASK                                                                 (0x1)
#define PV_REG_PCR_CTRL_7_CLEAR_LOW                                                                 (1)
#define PV_REG_PCR_CTRL_7_CLEAR_MASK                                                                (0x2)
#define PV_REG_PCR_CTRL_7_RSVD0_LOW                                                                 (2)
#define PV_REG_PCR_CTRL_7_RSVD0_MASK                                                                (0x4)
#define PV_REG_PCR_CTRL_7_RSVD1_LOW                                                                 (3)
#define PV_REG_PCR_CTRL_7_RSVD1_MASK                                                                (0xf8)
#define CLP_PV_REG_PCR_CTRL_8                                                                       (0x1001a020)
#define PV_REG_PCR_CTRL_8                                                                           (0x20)
#define PV_REG_PCR_CTRL_8_LOCK_LOW                                                                  (0)
#define PV_REG_PCR_CTRL_8_LOCK_MASK                                                                 (0x1)
#define PV_REG_PCR_CTRL_8_CLEAR_LOW                                                                 (1)
#define PV_REG_PCR_CTRL_8_CLEAR_MASK                                                                (0x2)
#define PV_REG_PCR_CTRL_8_RSVD0_LOW                                                                 (2)
#define PV_REG_PCR_CTRL_8_RSVD0_MASK                                                                (0x4)
#define PV_REG_PCR_CTRL_8_RSVD1_LOW                                                                 (3)
#define PV_REG_PCR_CTRL_8_RSVD1_MASK                                                                (0xf8)
#define CLP_PV_REG_PCR_CTRL_9                                                                       (0x1001a024)
#define PV_REG_PCR_CTRL_9                                                                           (0x24)
#define PV_REG_PCR_CTRL_9_LOCK_LOW                                                                  (0)
#define PV_REG_PCR_CTRL_9_LOCK_MASK                                                                 (0x1)
#define PV_REG_PCR_CTRL_9_CLEAR_LOW                                                                 (1)
#define PV_REG_PCR_CTRL_9_CLEAR_MASK                                                                (0x2)
#define PV_REG_PCR_CTRL_9_RSVD0_LOW                                                                 (2)
#define PV_REG_PCR_CTRL_9_RSVD0_MASK                                                                (0x4)
#define PV_REG_PCR_CTRL_9_RSVD1_LOW                                                                 (3)
#define PV_REG_PCR_CTRL_9_RSVD1_MASK                                                                (0xf8)
#define CLP_PV_REG_PCR_CTRL_10                                                                      (0x1001a028)
#define PV_REG_PCR_CTRL_10                                                                          (0x28)
#define PV_REG_PCR_CTRL_10_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_10_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_10_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_10_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_10_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_10_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_10_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_10_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_11                                                                      (0x1001a02c)
#define PV_REG_PCR_CTRL_11                                                                          (0x2c)
#define PV_REG_PCR_CTRL_11_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_11_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_11_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_11_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_11_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_11_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_11_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_11_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_12                                                                      (0x1001a030)
#define PV_REG_PCR_CTRL_12                                                                          (0x30)
#define PV_REG_PCR_CTRL_12_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_12_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_12_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_12_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_12_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_12_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_12_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_12_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_13                                                                      (0x1001a034)
#define PV_REG_PCR_CTRL_13                                                                          (0x34)
#define PV_REG_PCR_CTRL_13_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_13_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_13_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_13_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_13_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_13_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_13_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_13_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_14                                                                      (0x1001a038)
#define PV_REG_PCR_CTRL_14                                                                          (0x38)
#define PV_REG_PCR_CTRL_14_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_14_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_14_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_14_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_14_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_14_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_14_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_14_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_15                                                                      (0x1001a03c)
#define PV_REG_PCR_CTRL_15                                                                          (0x3c)
#define PV_REG_PCR_CTRL_15_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_15_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_15_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_15_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_15_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_15_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_15_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_15_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_16                                                                      (0x1001a040)
#define PV_REG_PCR_CTRL_16                                                                          (0x40)
#define PV_REG_PCR_CTRL_16_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_16_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_16_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_16_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_16_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_16_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_16_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_16_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_17                                                                      (0x1001a044)
#define PV_REG_PCR_CTRL_17                                                                          (0x44)
#define PV_REG_PCR_CTRL_17_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_17_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_17_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_17_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_17_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_17_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_17_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_17_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_18                                                                      (0x1001a048)
#define PV_REG_PCR_CTRL_18                                                                          (0x48)
#define PV_REG_PCR_CTRL_18_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_18_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_18_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_18_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_18_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_18_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_18_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_18_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_19                                                                      (0x1001a04c)
#define PV_REG_PCR_CTRL_19                                                                          (0x4c)
#define PV_REG_PCR_CTRL_19_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_19_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_19_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_19_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_19_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_19_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_19_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_19_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_20                                                                      (0x1001a050)
#define PV_REG_PCR_CTRL_20                                                                          (0x50)
#define PV_REG_PCR_CTRL_20_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_20_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_20_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_20_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_20_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_20_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_20_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_20_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_21                                                                      (0x1001a054)
#define PV_REG_PCR_CTRL_21                                                                          (0x54)
#define PV_REG_PCR_CTRL_21_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_21_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_21_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_21_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_21_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_21_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_21_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_21_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_22                                                                      (0x1001a058)
#define PV_REG_PCR_CTRL_22                                                                          (0x58)
#define PV_REG_PCR_CTRL_22_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_22_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_22_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_22_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_22_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_22_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_22_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_22_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_23                                                                      (0x1001a05c)
#define PV_REG_PCR_CTRL_23                                                                          (0x5c)
#define PV_REG_PCR_CTRL_23_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_23_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_23_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_23_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_23_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_23_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_23_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_23_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_24                                                                      (0x1001a060)
#define PV_REG_PCR_CTRL_24                                                                          (0x60)
#define PV_REG_PCR_CTRL_24_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_24_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_24_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_24_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_24_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_24_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_24_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_24_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_25                                                                      (0x1001a064)
#define PV_REG_PCR_CTRL_25                                                                          (0x64)
#define PV_REG_PCR_CTRL_25_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_25_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_25_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_25_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_25_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_25_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_25_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_25_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_26                                                                      (0x1001a068)
#define PV_REG_PCR_CTRL_26                                                                          (0x68)
#define PV_REG_PCR_CTRL_26_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_26_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_26_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_26_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_26_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_26_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_26_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_26_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_27                                                                      (0x1001a06c)
#define PV_REG_PCR_CTRL_27                                                                          (0x6c)
#define PV_REG_PCR_CTRL_27_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_27_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_27_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_27_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_27_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_27_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_27_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_27_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_28                                                                      (0x1001a070)
#define PV_REG_PCR_CTRL_28                                                                          (0x70)
#define PV_REG_PCR_CTRL_28_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_28_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_28_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_28_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_28_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_28_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_28_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_28_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_29                                                                      (0x1001a074)
#define PV_REG_PCR_CTRL_29                                                                          (0x74)
#define PV_REG_PCR_CTRL_29_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_29_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_29_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_29_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_29_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_29_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_29_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_29_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_30                                                                      (0x1001a078)
#define PV_REG_PCR_CTRL_30                                                                          (0x78)
#define PV_REG_PCR_CTRL_30_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_30_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_30_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_30_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_30_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_30_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_30_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_30_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_CTRL_31                                                                      (0x1001a07c)
#define PV_REG_PCR_CTRL_31                                                                          (0x7c)
#define PV_REG_PCR_CTRL_31_LOCK_LOW                                                                 (0)
#define PV_REG_PCR_CTRL_31_LOCK_MASK                                                                (0x1)
#define PV_REG_PCR_CTRL_31_CLEAR_LOW                                                                (1)
#define PV_REG_PCR_CTRL_31_CLEAR_MASK                                                               (0x2)
#define PV_REG_PCR_CTRL_31_RSVD0_LOW                                                                (2)
#define PV_REG_PCR_CTRL_31_RSVD0_MASK                                                               (0x4)
#define PV_REG_PCR_CTRL_31_RSVD1_LOW                                                                (3)
#define PV_REG_PCR_CTRL_31_RSVD1_MASK                                                               (0xf8)
#define CLP_PV_REG_PCR_ENTRY_0_0                                                                    (0x1001a600)
#define PV_REG_PCR_ENTRY_0_0                                                                        (0x600)
#define CLP_PV_REG_PCR_ENTRY_0_1                                                                    (0x1001a604)
#define PV_REG_PCR_ENTRY_0_1                                                                        (0x604)
#define CLP_PV_REG_PCR_ENTRY_0_2                                                                    (0x1001a608)
#define PV_REG_PCR_ENTRY_0_2                                                                        (0x608)
#define CLP_PV_REG_PCR_ENTRY_0_3                                                                    (0x1001a60c)
#define PV_REG_PCR_ENTRY_0_3                                                                        (0x60c)
#define CLP_PV_REG_PCR_ENTRY_0_4                                                                    (0x1001a610)
#define PV_REG_PCR_ENTRY_0_4                                                                        (0x610)
#define CLP_PV_REG_PCR_ENTRY_0_5                                                                    (0x1001a614)
#define PV_REG_PCR_ENTRY_0_5                                                                        (0x614)
#define CLP_PV_REG_PCR_ENTRY_0_6                                                                    (0x1001a618)
#define PV_REG_PCR_ENTRY_0_6                                                                        (0x618)
#define CLP_PV_REG_PCR_ENTRY_0_7                                                                    (0x1001a61c)
#define PV_REG_PCR_ENTRY_0_7                                                                        (0x61c)
#define CLP_PV_REG_PCR_ENTRY_0_8                                                                    (0x1001a620)
#define PV_REG_PCR_ENTRY_0_8                                                                        (0x620)
#define CLP_PV_REG_PCR_ENTRY_0_9                                                                    (0x1001a624)
#define PV_REG_PCR_ENTRY_0_9                                                                        (0x624)
#define CLP_PV_REG_PCR_ENTRY_0_10                                                                   (0x1001a628)
#define PV_REG_PCR_ENTRY_0_10                                                                       (0x628)
#define CLP_PV_REG_PCR_ENTRY_0_11                                                                   (0x1001a62c)
#define PV_REG_PCR_ENTRY_0_11                                                                       (0x62c)
#define CLP_PV_REG_PCR_ENTRY_1_0                                                                    (0x1001a630)
#define PV_REG_PCR_ENTRY_1_0                                                                        (0x630)
#define CLP_PV_REG_PCR_ENTRY_1_1                                                                    (0x1001a634)
#define PV_REG_PCR_ENTRY_1_1                                                                        (0x634)
#define CLP_PV_REG_PCR_ENTRY_1_2                                                                    (0x1001a638)
#define PV_REG_PCR_ENTRY_1_2                                                                        (0x638)
#define CLP_PV_REG_PCR_ENTRY_1_3                                                                    (0x1001a63c)
#define PV_REG_PCR_ENTRY_1_3                                                                        (0x63c)
#define CLP_PV_REG_PCR_ENTRY_1_4                                                                    (0x1001a640)
#define PV_REG_PCR_ENTRY_1_4                                                                        (0x640)
#define CLP_PV_REG_PCR_ENTRY_1_5                                                                    (0x1001a644)
#define PV_REG_PCR_ENTRY_1_5                                                                        (0x644)
#define CLP_PV_REG_PCR_ENTRY_1_6                                                                    (0x1001a648)
#define PV_REG_PCR_ENTRY_1_6                                                                        (0x648)
#define CLP_PV_REG_PCR_ENTRY_1_7                                                                    (0x1001a64c)
#define PV_REG_PCR_ENTRY_1_7                                                                        (0x64c)
#define CLP_PV_REG_PCR_ENTRY_1_8                                                                    (0x1001a650)
#define PV_REG_PCR_ENTRY_1_8                                                                        (0x650)
#define CLP_PV_REG_PCR_ENTRY_1_9                                                                    (0x1001a654)
#define PV_REG_PCR_ENTRY_1_9                                                                        (0x654)
#define CLP_PV_REG_PCR_ENTRY_1_10                                                                   (0x1001a658)
#define PV_REG_PCR_ENTRY_1_10                                                                       (0x658)
#define CLP_PV_REG_PCR_ENTRY_1_11                                                                   (0x1001a65c)
#define PV_REG_PCR_ENTRY_1_11                                                                       (0x65c)
#define CLP_PV_REG_PCR_ENTRY_2_0                                                                    (0x1001a660)
#define PV_REG_PCR_ENTRY_2_0                                                                        (0x660)
#define CLP_PV_REG_PCR_ENTRY_2_1                                                                    (0x1001a664)
#define PV_REG_PCR_ENTRY_2_1                                                                        (0x664)
#define CLP_PV_REG_PCR_ENTRY_2_2                                                                    (0x1001a668)
#define PV_REG_PCR_ENTRY_2_2                                                                        (0x668)
#define CLP_PV_REG_PCR_ENTRY_2_3                                                                    (0x1001a66c)
#define PV_REG_PCR_ENTRY_2_3                                                                        (0x66c)
#define CLP_PV_REG_PCR_ENTRY_2_4                                                                    (0x1001a670)
#define PV_REG_PCR_ENTRY_2_4                                                                        (0x670)
#define CLP_PV_REG_PCR_ENTRY_2_5                                                                    (0x1001a674)
#define PV_REG_PCR_ENTRY_2_5                                                                        (0x674)
#define CLP_PV_REG_PCR_ENTRY_2_6                                                                    (0x1001a678)
#define PV_REG_PCR_ENTRY_2_6                                                                        (0x678)
#define CLP_PV_REG_PCR_ENTRY_2_7                                                                    (0x1001a67c)
#define PV_REG_PCR_ENTRY_2_7                                                                        (0x67c)
#define CLP_PV_REG_PCR_ENTRY_2_8                                                                    (0x1001a680)
#define PV_REG_PCR_ENTRY_2_8                                                                        (0x680)
#define CLP_PV_REG_PCR_ENTRY_2_9                                                                    (0x1001a684)
#define PV_REG_PCR_ENTRY_2_9                                                                        (0x684)
#define CLP_PV_REG_PCR_ENTRY_2_10                                                                   (0x1001a688)
#define PV_REG_PCR_ENTRY_2_10                                                                       (0x688)
#define CLP_PV_REG_PCR_ENTRY_2_11                                                                   (0x1001a68c)
#define PV_REG_PCR_ENTRY_2_11                                                                       (0x68c)
#define CLP_PV_REG_PCR_ENTRY_3_0                                                                    (0x1001a690)
#define PV_REG_PCR_ENTRY_3_0                                                                        (0x690)
#define CLP_PV_REG_PCR_ENTRY_3_1                                                                    (0x1001a694)
#define PV_REG_PCR_ENTRY_3_1                                                                        (0x694)
#define CLP_PV_REG_PCR_ENTRY_3_2                                                                    (0x1001a698)
#define PV_REG_PCR_ENTRY_3_2                                                                        (0x698)
#define CLP_PV_REG_PCR_ENTRY_3_3                                                                    (0x1001a69c)
#define PV_REG_PCR_ENTRY_3_3                                                                        (0x69c)
#define CLP_PV_REG_PCR_ENTRY_3_4                                                                    (0x1001a6a0)
#define PV_REG_PCR_ENTRY_3_4                                                                        (0x6a0)
#define CLP_PV_REG_PCR_ENTRY_3_5                                                                    (0x1001a6a4)
#define PV_REG_PCR_ENTRY_3_5                                                                        (0x6a4)
#define CLP_PV_REG_PCR_ENTRY_3_6                                                                    (0x1001a6a8)
#define PV_REG_PCR_ENTRY_3_6                                                                        (0x6a8)
#define CLP_PV_REG_PCR_ENTRY_3_7                                                                    (0x1001a6ac)
#define PV_REG_PCR_ENTRY_3_7                                                                        (0x6ac)
#define CLP_PV_REG_PCR_ENTRY_3_8                                                                    (0x1001a6b0)
#define PV_REG_PCR_ENTRY_3_8                                                                        (0x6b0)
#define CLP_PV_REG_PCR_ENTRY_3_9                                                                    (0x1001a6b4)
#define PV_REG_PCR_ENTRY_3_9                                                                        (0x6b4)
#define CLP_PV_REG_PCR_ENTRY_3_10                                                                   (0x1001a6b8)
#define PV_REG_PCR_ENTRY_3_10                                                                       (0x6b8)
#define CLP_PV_REG_PCR_ENTRY_3_11                                                                   (0x1001a6bc)
#define PV_REG_PCR_ENTRY_3_11                                                                       (0x6bc)
#define CLP_PV_REG_PCR_ENTRY_4_0                                                                    (0x1001a6c0)
#define PV_REG_PCR_ENTRY_4_0                                                                        (0x6c0)
#define CLP_PV_REG_PCR_ENTRY_4_1                                                                    (0x1001a6c4)
#define PV_REG_PCR_ENTRY_4_1                                                                        (0x6c4)
#define CLP_PV_REG_PCR_ENTRY_4_2                                                                    (0x1001a6c8)
#define PV_REG_PCR_ENTRY_4_2                                                                        (0x6c8)
#define CLP_PV_REG_PCR_ENTRY_4_3                                                                    (0x1001a6cc)
#define PV_REG_PCR_ENTRY_4_3                                                                        (0x6cc)
#define CLP_PV_REG_PCR_ENTRY_4_4                                                                    (0x1001a6d0)
#define PV_REG_PCR_ENTRY_4_4                                                                        (0x6d0)
#define CLP_PV_REG_PCR_ENTRY_4_5                                                                    (0x1001a6d4)
#define PV_REG_PCR_ENTRY_4_5                                                                        (0x6d4)
#define CLP_PV_REG_PCR_ENTRY_4_6                                                                    (0x1001a6d8)
#define PV_REG_PCR_ENTRY_4_6                                                                        (0x6d8)
#define CLP_PV_REG_PCR_ENTRY_4_7                                                                    (0x1001a6dc)
#define PV_REG_PCR_ENTRY_4_7                                                                        (0x6dc)
#define CLP_PV_REG_PCR_ENTRY_4_8                                                                    (0x1001a6e0)
#define PV_REG_PCR_ENTRY_4_8                                                                        (0x6e0)
#define CLP_PV_REG_PCR_ENTRY_4_9                                                                    (0x1001a6e4)
#define PV_REG_PCR_ENTRY_4_9                                                                        (0x6e4)
#define CLP_PV_REG_PCR_ENTRY_4_10                                                                   (0x1001a6e8)
#define PV_REG_PCR_ENTRY_4_10                                                                       (0x6e8)
#define CLP_PV_REG_PCR_ENTRY_4_11                                                                   (0x1001a6ec)
#define PV_REG_PCR_ENTRY_4_11                                                                       (0x6ec)
#define CLP_PV_REG_PCR_ENTRY_5_0                                                                    (0x1001a6f0)
#define PV_REG_PCR_ENTRY_5_0                                                                        (0x6f0)
#define CLP_PV_REG_PCR_ENTRY_5_1                                                                    (0x1001a6f4)
#define PV_REG_PCR_ENTRY_5_1                                                                        (0x6f4)
#define CLP_PV_REG_PCR_ENTRY_5_2                                                                    (0x1001a6f8)
#define PV_REG_PCR_ENTRY_5_2                                                                        (0x6f8)
#define CLP_PV_REG_PCR_ENTRY_5_3                                                                    (0x1001a6fc)
#define PV_REG_PCR_ENTRY_5_3                                                                        (0x6fc)
#define CLP_PV_REG_PCR_ENTRY_5_4                                                                    (0x1001a700)
#define PV_REG_PCR_ENTRY_5_4                                                                        (0x700)
#define CLP_PV_REG_PCR_ENTRY_5_5                                                                    (0x1001a704)
#define PV_REG_PCR_ENTRY_5_5                                                                        (0x704)
#define CLP_PV_REG_PCR_ENTRY_5_6                                                                    (0x1001a708)
#define PV_REG_PCR_ENTRY_5_6                                                                        (0x708)
#define CLP_PV_REG_PCR_ENTRY_5_7                                                                    (0x1001a70c)
#define PV_REG_PCR_ENTRY_5_7                                                                        (0x70c)
#define CLP_PV_REG_PCR_ENTRY_5_8                                                                    (0x1001a710)
#define PV_REG_PCR_ENTRY_5_8                                                                        (0x710)
#define CLP_PV_REG_PCR_ENTRY_5_9                                                                    (0x1001a714)
#define PV_REG_PCR_ENTRY_5_9                                                                        (0x714)
#define CLP_PV_REG_PCR_ENTRY_5_10                                                                   (0x1001a718)
#define PV_REG_PCR_ENTRY_5_10                                                                       (0x718)
#define CLP_PV_REG_PCR_ENTRY_5_11                                                                   (0x1001a71c)
#define PV_REG_PCR_ENTRY_5_11                                                                       (0x71c)
#define CLP_PV_REG_PCR_ENTRY_6_0                                                                    (0x1001a720)
#define PV_REG_PCR_ENTRY_6_0                                                                        (0x720)
#define CLP_PV_REG_PCR_ENTRY_6_1                                                                    (0x1001a724)
#define PV_REG_PCR_ENTRY_6_1                                                                        (0x724)
#define CLP_PV_REG_PCR_ENTRY_6_2                                                                    (0x1001a728)
#define PV_REG_PCR_ENTRY_6_2                                                                        (0x728)
#define CLP_PV_REG_PCR_ENTRY_6_3                                                                    (0x1001a72c)
#define PV_REG_PCR_ENTRY_6_3                                                                        (0x72c)
#define CLP_PV_REG_PCR_ENTRY_6_4                                                                    (0x1001a730)
#define PV_REG_PCR_ENTRY_6_4                                                                        (0x730)
#define CLP_PV_REG_PCR_ENTRY_6_5                                                                    (0x1001a734)
#define PV_REG_PCR_ENTRY_6_5                                                                        (0x734)
#define CLP_PV_REG_PCR_ENTRY_6_6                                                                    (0x1001a738)
#define PV_REG_PCR_ENTRY_6_6                                                                        (0x738)
#define CLP_PV_REG_PCR_ENTRY_6_7                                                                    (0x1001a73c)
#define PV_REG_PCR_ENTRY_6_7                                                                        (0x73c)
#define CLP_PV_REG_PCR_ENTRY_6_8                                                                    (0x1001a740)
#define PV_REG_PCR_ENTRY_6_8                                                                        (0x740)
#define CLP_PV_REG_PCR_ENTRY_6_9                                                                    (0x1001a744)
#define PV_REG_PCR_ENTRY_6_9                                                                        (0x744)
#define CLP_PV_REG_PCR_ENTRY_6_10                                                                   (0x1001a748)
#define PV_REG_PCR_ENTRY_6_10                                                                       (0x748)
#define CLP_PV_REG_PCR_ENTRY_6_11                                                                   (0x1001a74c)
#define PV_REG_PCR_ENTRY_6_11                                                                       (0x74c)
#define CLP_PV_REG_PCR_ENTRY_7_0                                                                    (0x1001a750)
#define PV_REG_PCR_ENTRY_7_0                                                                        (0x750)
#define CLP_PV_REG_PCR_ENTRY_7_1                                                                    (0x1001a754)
#define PV_REG_PCR_ENTRY_7_1                                                                        (0x754)
#define CLP_PV_REG_PCR_ENTRY_7_2                                                                    (0x1001a758)
#define PV_REG_PCR_ENTRY_7_2                                                                        (0x758)
#define CLP_PV_REG_PCR_ENTRY_7_3                                                                    (0x1001a75c)
#define PV_REG_PCR_ENTRY_7_3                                                                        (0x75c)
#define CLP_PV_REG_PCR_ENTRY_7_4                                                                    (0x1001a760)
#define PV_REG_PCR_ENTRY_7_4                                                                        (0x760)
#define CLP_PV_REG_PCR_ENTRY_7_5                                                                    (0x1001a764)
#define PV_REG_PCR_ENTRY_7_5                                                                        (0x764)
#define CLP_PV_REG_PCR_ENTRY_7_6                                                                    (0x1001a768)
#define PV_REG_PCR_ENTRY_7_6                                                                        (0x768)
#define CLP_PV_REG_PCR_ENTRY_7_7                                                                    (0x1001a76c)
#define PV_REG_PCR_ENTRY_7_7                                                                        (0x76c)
#define CLP_PV_REG_PCR_ENTRY_7_8                                                                    (0x1001a770)
#define PV_REG_PCR_ENTRY_7_8                                                                        (0x770)
#define CLP_PV_REG_PCR_ENTRY_7_9                                                                    (0x1001a774)
#define PV_REG_PCR_ENTRY_7_9                                                                        (0x774)
#define CLP_PV_REG_PCR_ENTRY_7_10                                                                   (0x1001a778)
#define PV_REG_PCR_ENTRY_7_10                                                                       (0x778)
#define CLP_PV_REG_PCR_ENTRY_7_11                                                                   (0x1001a77c)
#define PV_REG_PCR_ENTRY_7_11                                                                       (0x77c)
#define CLP_PV_REG_PCR_ENTRY_8_0                                                                    (0x1001a780)
#define PV_REG_PCR_ENTRY_8_0                                                                        (0x780)
#define CLP_PV_REG_PCR_ENTRY_8_1                                                                    (0x1001a784)
#define PV_REG_PCR_ENTRY_8_1                                                                        (0x784)
#define CLP_PV_REG_PCR_ENTRY_8_2                                                                    (0x1001a788)
#define PV_REG_PCR_ENTRY_8_2                                                                        (0x788)
#define CLP_PV_REG_PCR_ENTRY_8_3                                                                    (0x1001a78c)
#define PV_REG_PCR_ENTRY_8_3                                                                        (0x78c)
#define CLP_PV_REG_PCR_ENTRY_8_4                                                                    (0x1001a790)
#define PV_REG_PCR_ENTRY_8_4                                                                        (0x790)
#define CLP_PV_REG_PCR_ENTRY_8_5                                                                    (0x1001a794)
#define PV_REG_PCR_ENTRY_8_5                                                                        (0x794)
#define CLP_PV_REG_PCR_ENTRY_8_6                                                                    (0x1001a798)
#define PV_REG_PCR_ENTRY_8_6                                                                        (0x798)
#define CLP_PV_REG_PCR_ENTRY_8_7                                                                    (0x1001a79c)
#define PV_REG_PCR_ENTRY_8_7                                                                        (0x79c)
#define CLP_PV_REG_PCR_ENTRY_8_8                                                                    (0x1001a7a0)
#define PV_REG_PCR_ENTRY_8_8                                                                        (0x7a0)
#define CLP_PV_REG_PCR_ENTRY_8_9                                                                    (0x1001a7a4)
#define PV_REG_PCR_ENTRY_8_9                                                                        (0x7a4)
#define CLP_PV_REG_PCR_ENTRY_8_10                                                                   (0x1001a7a8)
#define PV_REG_PCR_ENTRY_8_10                                                                       (0x7a8)
#define CLP_PV_REG_PCR_ENTRY_8_11                                                                   (0x1001a7ac)
#define PV_REG_PCR_ENTRY_8_11                                                                       (0x7ac)
#define CLP_PV_REG_PCR_ENTRY_9_0                                                                    (0x1001a7b0)
#define PV_REG_PCR_ENTRY_9_0                                                                        (0x7b0)
#define CLP_PV_REG_PCR_ENTRY_9_1                                                                    (0x1001a7b4)
#define PV_REG_PCR_ENTRY_9_1                                                                        (0x7b4)
#define CLP_PV_REG_PCR_ENTRY_9_2                                                                    (0x1001a7b8)
#define PV_REG_PCR_ENTRY_9_2                                                                        (0x7b8)
#define CLP_PV_REG_PCR_ENTRY_9_3                                                                    (0x1001a7bc)
#define PV_REG_PCR_ENTRY_9_3                                                                        (0x7bc)
#define CLP_PV_REG_PCR_ENTRY_9_4                                                                    (0x1001a7c0)
#define PV_REG_PCR_ENTRY_9_4                                                                        (0x7c0)
#define CLP_PV_REG_PCR_ENTRY_9_5                                                                    (0x1001a7c4)
#define PV_REG_PCR_ENTRY_9_5                                                                        (0x7c4)
#define CLP_PV_REG_PCR_ENTRY_9_6                                                                    (0x1001a7c8)
#define PV_REG_PCR_ENTRY_9_6                                                                        (0x7c8)
#define CLP_PV_REG_PCR_ENTRY_9_7                                                                    (0x1001a7cc)
#define PV_REG_PCR_ENTRY_9_7                                                                        (0x7cc)
#define CLP_PV_REG_PCR_ENTRY_9_8                                                                    (0x1001a7d0)
#define PV_REG_PCR_ENTRY_9_8                                                                        (0x7d0)
#define CLP_PV_REG_PCR_ENTRY_9_9                                                                    (0x1001a7d4)
#define PV_REG_PCR_ENTRY_9_9                                                                        (0x7d4)
#define CLP_PV_REG_PCR_ENTRY_9_10                                                                   (0x1001a7d8)
#define PV_REG_PCR_ENTRY_9_10                                                                       (0x7d8)
#define CLP_PV_REG_PCR_ENTRY_9_11                                                                   (0x1001a7dc)
#define PV_REG_PCR_ENTRY_9_11                                                                       (0x7dc)
#define CLP_PV_REG_PCR_ENTRY_10_0                                                                   (0x1001a7e0)
#define PV_REG_PCR_ENTRY_10_0                                                                       (0x7e0)
#define CLP_PV_REG_PCR_ENTRY_10_1                                                                   (0x1001a7e4)
#define PV_REG_PCR_ENTRY_10_1                                                                       (0x7e4)
#define CLP_PV_REG_PCR_ENTRY_10_2                                                                   (0x1001a7e8)
#define PV_REG_PCR_ENTRY_10_2                                                                       (0x7e8)
#define CLP_PV_REG_PCR_ENTRY_10_3                                                                   (0x1001a7ec)
#define PV_REG_PCR_ENTRY_10_3                                                                       (0x7ec)
#define CLP_PV_REG_PCR_ENTRY_10_4                                                                   (0x1001a7f0)
#define PV_REG_PCR_ENTRY_10_4                                                                       (0x7f0)
#define CLP_PV_REG_PCR_ENTRY_10_5                                                                   (0x1001a7f4)
#define PV_REG_PCR_ENTRY_10_5                                                                       (0x7f4)
#define CLP_PV_REG_PCR_ENTRY_10_6                                                                   (0x1001a7f8)
#define PV_REG_PCR_ENTRY_10_6                                                                       (0x7f8)
#define CLP_PV_REG_PCR_ENTRY_10_7                                                                   (0x1001a7fc)
#define PV_REG_PCR_ENTRY_10_7                                                                       (0x7fc)
#define CLP_PV_REG_PCR_ENTRY_10_8                                                                   (0x1001a800)
#define PV_REG_PCR_ENTRY_10_8                                                                       (0x800)
#define CLP_PV_REG_PCR_ENTRY_10_9                                                                   (0x1001a804)
#define PV_REG_PCR_ENTRY_10_9                                                                       (0x804)
#define CLP_PV_REG_PCR_ENTRY_10_10                                                                  (0x1001a808)
#define PV_REG_PCR_ENTRY_10_10                                                                      (0x808)
#define CLP_PV_REG_PCR_ENTRY_10_11                                                                  (0x1001a80c)
#define PV_REG_PCR_ENTRY_10_11                                                                      (0x80c)
#define CLP_PV_REG_PCR_ENTRY_11_0                                                                   (0x1001a810)
#define PV_REG_PCR_ENTRY_11_0                                                                       (0x810)
#define CLP_PV_REG_PCR_ENTRY_11_1                                                                   (0x1001a814)
#define PV_REG_PCR_ENTRY_11_1                                                                       (0x814)
#define CLP_PV_REG_PCR_ENTRY_11_2                                                                   (0x1001a818)
#define PV_REG_PCR_ENTRY_11_2                                                                       (0x818)
#define CLP_PV_REG_PCR_ENTRY_11_3                                                                   (0x1001a81c)
#define PV_REG_PCR_ENTRY_11_3                                                                       (0x81c)
#define CLP_PV_REG_PCR_ENTRY_11_4                                                                   (0x1001a820)
#define PV_REG_PCR_ENTRY_11_4                                                                       (0x820)
#define CLP_PV_REG_PCR_ENTRY_11_5                                                                   (0x1001a824)
#define PV_REG_PCR_ENTRY_11_5                                                                       (0x824)
#define CLP_PV_REG_PCR_ENTRY_11_6                                                                   (0x1001a828)
#define PV_REG_PCR_ENTRY_11_6                                                                       (0x828)
#define CLP_PV_REG_PCR_ENTRY_11_7                                                                   (0x1001a82c)
#define PV_REG_PCR_ENTRY_11_7                                                                       (0x82c)
#define CLP_PV_REG_PCR_ENTRY_11_8                                                                   (0x1001a830)
#define PV_REG_PCR_ENTRY_11_8                                                                       (0x830)
#define CLP_PV_REG_PCR_ENTRY_11_9                                                                   (0x1001a834)
#define PV_REG_PCR_ENTRY_11_9                                                                       (0x834)
#define CLP_PV_REG_PCR_ENTRY_11_10                                                                  (0x1001a838)
#define PV_REG_PCR_ENTRY_11_10                                                                      (0x838)
#define CLP_PV_REG_PCR_ENTRY_11_11                                                                  (0x1001a83c)
#define PV_REG_PCR_ENTRY_11_11                                                                      (0x83c)
#define CLP_PV_REG_PCR_ENTRY_12_0                                                                   (0x1001a840)
#define PV_REG_PCR_ENTRY_12_0                                                                       (0x840)
#define CLP_PV_REG_PCR_ENTRY_12_1                                                                   (0x1001a844)
#define PV_REG_PCR_ENTRY_12_1                                                                       (0x844)
#define CLP_PV_REG_PCR_ENTRY_12_2                                                                   (0x1001a848)
#define PV_REG_PCR_ENTRY_12_2                                                                       (0x848)
#define CLP_PV_REG_PCR_ENTRY_12_3                                                                   (0x1001a84c)
#define PV_REG_PCR_ENTRY_12_3                                                                       (0x84c)
#define CLP_PV_REG_PCR_ENTRY_12_4                                                                   (0x1001a850)
#define PV_REG_PCR_ENTRY_12_4                                                                       (0x850)
#define CLP_PV_REG_PCR_ENTRY_12_5                                                                   (0x1001a854)
#define PV_REG_PCR_ENTRY_12_5                                                                       (0x854)
#define CLP_PV_REG_PCR_ENTRY_12_6                                                                   (0x1001a858)
#define PV_REG_PCR_ENTRY_12_6                                                                       (0x858)
#define CLP_PV_REG_PCR_ENTRY_12_7                                                                   (0x1001a85c)
#define PV_REG_PCR_ENTRY_12_7                                                                       (0x85c)
#define CLP_PV_REG_PCR_ENTRY_12_8                                                                   (0x1001a860)
#define PV_REG_PCR_ENTRY_12_8                                                                       (0x860)
#define CLP_PV_REG_PCR_ENTRY_12_9                                                                   (0x1001a864)
#define PV_REG_PCR_ENTRY_12_9                                                                       (0x864)
#define CLP_PV_REG_PCR_ENTRY_12_10                                                                  (0x1001a868)
#define PV_REG_PCR_ENTRY_12_10                                                                      (0x868)
#define CLP_PV_REG_PCR_ENTRY_12_11                                                                  (0x1001a86c)
#define PV_REG_PCR_ENTRY_12_11                                                                      (0x86c)
#define CLP_PV_REG_PCR_ENTRY_13_0                                                                   (0x1001a870)
#define PV_REG_PCR_ENTRY_13_0                                                                       (0x870)
#define CLP_PV_REG_PCR_ENTRY_13_1                                                                   (0x1001a874)
#define PV_REG_PCR_ENTRY_13_1                                                                       (0x874)
#define CLP_PV_REG_PCR_ENTRY_13_2                                                                   (0x1001a878)
#define PV_REG_PCR_ENTRY_13_2                                                                       (0x878)
#define CLP_PV_REG_PCR_ENTRY_13_3                                                                   (0x1001a87c)
#define PV_REG_PCR_ENTRY_13_3                                                                       (0x87c)
#define CLP_PV_REG_PCR_ENTRY_13_4                                                                   (0x1001a880)
#define PV_REG_PCR_ENTRY_13_4                                                                       (0x880)
#define CLP_PV_REG_PCR_ENTRY_13_5                                                                   (0x1001a884)
#define PV_REG_PCR_ENTRY_13_5                                                                       (0x884)
#define CLP_PV_REG_PCR_ENTRY_13_6                                                                   (0x1001a888)
#define PV_REG_PCR_ENTRY_13_6                                                                       (0x888)
#define CLP_PV_REG_PCR_ENTRY_13_7                                                                   (0x1001a88c)
#define PV_REG_PCR_ENTRY_13_7                                                                       (0x88c)
#define CLP_PV_REG_PCR_ENTRY_13_8                                                                   (0x1001a890)
#define PV_REG_PCR_ENTRY_13_8                                                                       (0x890)
#define CLP_PV_REG_PCR_ENTRY_13_9                                                                   (0x1001a894)
#define PV_REG_PCR_ENTRY_13_9                                                                       (0x894)
#define CLP_PV_REG_PCR_ENTRY_13_10                                                                  (0x1001a898)
#define PV_REG_PCR_ENTRY_13_10                                                                      (0x898)
#define CLP_PV_REG_PCR_ENTRY_13_11                                                                  (0x1001a89c)
#define PV_REG_PCR_ENTRY_13_11                                                                      (0x89c)
#define CLP_PV_REG_PCR_ENTRY_14_0                                                                   (0x1001a8a0)
#define PV_REG_PCR_ENTRY_14_0                                                                       (0x8a0)
#define CLP_PV_REG_PCR_ENTRY_14_1                                                                   (0x1001a8a4)
#define PV_REG_PCR_ENTRY_14_1                                                                       (0x8a4)
#define CLP_PV_REG_PCR_ENTRY_14_2                                                                   (0x1001a8a8)
#define PV_REG_PCR_ENTRY_14_2                                                                       (0x8a8)
#define CLP_PV_REG_PCR_ENTRY_14_3                                                                   (0x1001a8ac)
#define PV_REG_PCR_ENTRY_14_3                                                                       (0x8ac)
#define CLP_PV_REG_PCR_ENTRY_14_4                                                                   (0x1001a8b0)
#define PV_REG_PCR_ENTRY_14_4                                                                       (0x8b0)
#define CLP_PV_REG_PCR_ENTRY_14_5                                                                   (0x1001a8b4)
#define PV_REG_PCR_ENTRY_14_5                                                                       (0x8b4)
#define CLP_PV_REG_PCR_ENTRY_14_6                                                                   (0x1001a8b8)
#define PV_REG_PCR_ENTRY_14_6                                                                       (0x8b8)
#define CLP_PV_REG_PCR_ENTRY_14_7                                                                   (0x1001a8bc)
#define PV_REG_PCR_ENTRY_14_7                                                                       (0x8bc)
#define CLP_PV_REG_PCR_ENTRY_14_8                                                                   (0x1001a8c0)
#define PV_REG_PCR_ENTRY_14_8                                                                       (0x8c0)
#define CLP_PV_REG_PCR_ENTRY_14_9                                                                   (0x1001a8c4)
#define PV_REG_PCR_ENTRY_14_9                                                                       (0x8c4)
#define CLP_PV_REG_PCR_ENTRY_14_10                                                                  (0x1001a8c8)
#define PV_REG_PCR_ENTRY_14_10                                                                      (0x8c8)
#define CLP_PV_REG_PCR_ENTRY_14_11                                                                  (0x1001a8cc)
#define PV_REG_PCR_ENTRY_14_11                                                                      (0x8cc)
#define CLP_PV_REG_PCR_ENTRY_15_0                                                                   (0x1001a8d0)
#define PV_REG_PCR_ENTRY_15_0                                                                       (0x8d0)
#define CLP_PV_REG_PCR_ENTRY_15_1                                                                   (0x1001a8d4)
#define PV_REG_PCR_ENTRY_15_1                                                                       (0x8d4)
#define CLP_PV_REG_PCR_ENTRY_15_2                                                                   (0x1001a8d8)
#define PV_REG_PCR_ENTRY_15_2                                                                       (0x8d8)
#define CLP_PV_REG_PCR_ENTRY_15_3                                                                   (0x1001a8dc)
#define PV_REG_PCR_ENTRY_15_3                                                                       (0x8dc)
#define CLP_PV_REG_PCR_ENTRY_15_4                                                                   (0x1001a8e0)
#define PV_REG_PCR_ENTRY_15_4                                                                       (0x8e0)
#define CLP_PV_REG_PCR_ENTRY_15_5                                                                   (0x1001a8e4)
#define PV_REG_PCR_ENTRY_15_5                                                                       (0x8e4)
#define CLP_PV_REG_PCR_ENTRY_15_6                                                                   (0x1001a8e8)
#define PV_REG_PCR_ENTRY_15_6                                                                       (0x8e8)
#define CLP_PV_REG_PCR_ENTRY_15_7                                                                   (0x1001a8ec)
#define PV_REG_PCR_ENTRY_15_7                                                                       (0x8ec)
#define CLP_PV_REG_PCR_ENTRY_15_8                                                                   (0x1001a8f0)
#define PV_REG_PCR_ENTRY_15_8                                                                       (0x8f0)
#define CLP_PV_REG_PCR_ENTRY_15_9                                                                   (0x1001a8f4)
#define PV_REG_PCR_ENTRY_15_9                                                                       (0x8f4)
#define CLP_PV_REG_PCR_ENTRY_15_10                                                                  (0x1001a8f8)
#define PV_REG_PCR_ENTRY_15_10                                                                      (0x8f8)
#define CLP_PV_REG_PCR_ENTRY_15_11                                                                  (0x1001a8fc)
#define PV_REG_PCR_ENTRY_15_11                                                                      (0x8fc)
#define CLP_PV_REG_PCR_ENTRY_16_0                                                                   (0x1001a900)
#define PV_REG_PCR_ENTRY_16_0                                                                       (0x900)
#define CLP_PV_REG_PCR_ENTRY_16_1                                                                   (0x1001a904)
#define PV_REG_PCR_ENTRY_16_1                                                                       (0x904)
#define CLP_PV_REG_PCR_ENTRY_16_2                                                                   (0x1001a908)
#define PV_REG_PCR_ENTRY_16_2                                                                       (0x908)
#define CLP_PV_REG_PCR_ENTRY_16_3                                                                   (0x1001a90c)
#define PV_REG_PCR_ENTRY_16_3                                                                       (0x90c)
#define CLP_PV_REG_PCR_ENTRY_16_4                                                                   (0x1001a910)
#define PV_REG_PCR_ENTRY_16_4                                                                       (0x910)
#define CLP_PV_REG_PCR_ENTRY_16_5                                                                   (0x1001a914)
#define PV_REG_PCR_ENTRY_16_5                                                                       (0x914)
#define CLP_PV_REG_PCR_ENTRY_16_6                                                                   (0x1001a918)
#define PV_REG_PCR_ENTRY_16_6                                                                       (0x918)
#define CLP_PV_REG_PCR_ENTRY_16_7                                                                   (0x1001a91c)
#define PV_REG_PCR_ENTRY_16_7                                                                       (0x91c)
#define CLP_PV_REG_PCR_ENTRY_16_8                                                                   (0x1001a920)
#define PV_REG_PCR_ENTRY_16_8                                                                       (0x920)
#define CLP_PV_REG_PCR_ENTRY_16_9                                                                   (0x1001a924)
#define PV_REG_PCR_ENTRY_16_9                                                                       (0x924)
#define CLP_PV_REG_PCR_ENTRY_16_10                                                                  (0x1001a928)
#define PV_REG_PCR_ENTRY_16_10                                                                      (0x928)
#define CLP_PV_REG_PCR_ENTRY_16_11                                                                  (0x1001a92c)
#define PV_REG_PCR_ENTRY_16_11                                                                      (0x92c)
#define CLP_PV_REG_PCR_ENTRY_17_0                                                                   (0x1001a930)
#define PV_REG_PCR_ENTRY_17_0                                                                       (0x930)
#define CLP_PV_REG_PCR_ENTRY_17_1                                                                   (0x1001a934)
#define PV_REG_PCR_ENTRY_17_1                                                                       (0x934)
#define CLP_PV_REG_PCR_ENTRY_17_2                                                                   (0x1001a938)
#define PV_REG_PCR_ENTRY_17_2                                                                       (0x938)
#define CLP_PV_REG_PCR_ENTRY_17_3                                                                   (0x1001a93c)
#define PV_REG_PCR_ENTRY_17_3                                                                       (0x93c)
#define CLP_PV_REG_PCR_ENTRY_17_4                                                                   (0x1001a940)
#define PV_REG_PCR_ENTRY_17_4                                                                       (0x940)
#define CLP_PV_REG_PCR_ENTRY_17_5                                                                   (0x1001a944)
#define PV_REG_PCR_ENTRY_17_5                                                                       (0x944)
#define CLP_PV_REG_PCR_ENTRY_17_6                                                                   (0x1001a948)
#define PV_REG_PCR_ENTRY_17_6                                                                       (0x948)
#define CLP_PV_REG_PCR_ENTRY_17_7                                                                   (0x1001a94c)
#define PV_REG_PCR_ENTRY_17_7                                                                       (0x94c)
#define CLP_PV_REG_PCR_ENTRY_17_8                                                                   (0x1001a950)
#define PV_REG_PCR_ENTRY_17_8                                                                       (0x950)
#define CLP_PV_REG_PCR_ENTRY_17_9                                                                   (0x1001a954)
#define PV_REG_PCR_ENTRY_17_9                                                                       (0x954)
#define CLP_PV_REG_PCR_ENTRY_17_10                                                                  (0x1001a958)
#define PV_REG_PCR_ENTRY_17_10                                                                      (0x958)
#define CLP_PV_REG_PCR_ENTRY_17_11                                                                  (0x1001a95c)
#define PV_REG_PCR_ENTRY_17_11                                                                      (0x95c)
#define CLP_PV_REG_PCR_ENTRY_18_0                                                                   (0x1001a960)
#define PV_REG_PCR_ENTRY_18_0                                                                       (0x960)
#define CLP_PV_REG_PCR_ENTRY_18_1                                                                   (0x1001a964)
#define PV_REG_PCR_ENTRY_18_1                                                                       (0x964)
#define CLP_PV_REG_PCR_ENTRY_18_2                                                                   (0x1001a968)
#define PV_REG_PCR_ENTRY_18_2                                                                       (0x968)
#define CLP_PV_REG_PCR_ENTRY_18_3                                                                   (0x1001a96c)
#define PV_REG_PCR_ENTRY_18_3                                                                       (0x96c)
#define CLP_PV_REG_PCR_ENTRY_18_4                                                                   (0x1001a970)
#define PV_REG_PCR_ENTRY_18_4                                                                       (0x970)
#define CLP_PV_REG_PCR_ENTRY_18_5                                                                   (0x1001a974)
#define PV_REG_PCR_ENTRY_18_5                                                                       (0x974)
#define CLP_PV_REG_PCR_ENTRY_18_6                                                                   (0x1001a978)
#define PV_REG_PCR_ENTRY_18_6                                                                       (0x978)
#define CLP_PV_REG_PCR_ENTRY_18_7                                                                   (0x1001a97c)
#define PV_REG_PCR_ENTRY_18_7                                                                       (0x97c)
#define CLP_PV_REG_PCR_ENTRY_18_8                                                                   (0x1001a980)
#define PV_REG_PCR_ENTRY_18_8                                                                       (0x980)
#define CLP_PV_REG_PCR_ENTRY_18_9                                                                   (0x1001a984)
#define PV_REG_PCR_ENTRY_18_9                                                                       (0x984)
#define CLP_PV_REG_PCR_ENTRY_18_10                                                                  (0x1001a988)
#define PV_REG_PCR_ENTRY_18_10                                                                      (0x988)
#define CLP_PV_REG_PCR_ENTRY_18_11                                                                  (0x1001a98c)
#define PV_REG_PCR_ENTRY_18_11                                                                      (0x98c)
#define CLP_PV_REG_PCR_ENTRY_19_0                                                                   (0x1001a990)
#define PV_REG_PCR_ENTRY_19_0                                                                       (0x990)
#define CLP_PV_REG_PCR_ENTRY_19_1                                                                   (0x1001a994)
#define PV_REG_PCR_ENTRY_19_1                                                                       (0x994)
#define CLP_PV_REG_PCR_ENTRY_19_2                                                                   (0x1001a998)
#define PV_REG_PCR_ENTRY_19_2                                                                       (0x998)
#define CLP_PV_REG_PCR_ENTRY_19_3                                                                   (0x1001a99c)
#define PV_REG_PCR_ENTRY_19_3                                                                       (0x99c)
#define CLP_PV_REG_PCR_ENTRY_19_4                                                                   (0x1001a9a0)
#define PV_REG_PCR_ENTRY_19_4                                                                       (0x9a0)
#define CLP_PV_REG_PCR_ENTRY_19_5                                                                   (0x1001a9a4)
#define PV_REG_PCR_ENTRY_19_5                                                                       (0x9a4)
#define CLP_PV_REG_PCR_ENTRY_19_6                                                                   (0x1001a9a8)
#define PV_REG_PCR_ENTRY_19_6                                                                       (0x9a8)
#define CLP_PV_REG_PCR_ENTRY_19_7                                                                   (0x1001a9ac)
#define PV_REG_PCR_ENTRY_19_7                                                                       (0x9ac)
#define CLP_PV_REG_PCR_ENTRY_19_8                                                                   (0x1001a9b0)
#define PV_REG_PCR_ENTRY_19_8                                                                       (0x9b0)
#define CLP_PV_REG_PCR_ENTRY_19_9                                                                   (0x1001a9b4)
#define PV_REG_PCR_ENTRY_19_9                                                                       (0x9b4)
#define CLP_PV_REG_PCR_ENTRY_19_10                                                                  (0x1001a9b8)
#define PV_REG_PCR_ENTRY_19_10                                                                      (0x9b8)
#define CLP_PV_REG_PCR_ENTRY_19_11                                                                  (0x1001a9bc)
#define PV_REG_PCR_ENTRY_19_11                                                                      (0x9bc)
#define CLP_PV_REG_PCR_ENTRY_20_0                                                                   (0x1001a9c0)
#define PV_REG_PCR_ENTRY_20_0                                                                       (0x9c0)
#define CLP_PV_REG_PCR_ENTRY_20_1                                                                   (0x1001a9c4)
#define PV_REG_PCR_ENTRY_20_1                                                                       (0x9c4)
#define CLP_PV_REG_PCR_ENTRY_20_2                                                                   (0x1001a9c8)
#define PV_REG_PCR_ENTRY_20_2                                                                       (0x9c8)
#define CLP_PV_REG_PCR_ENTRY_20_3                                                                   (0x1001a9cc)
#define PV_REG_PCR_ENTRY_20_3                                                                       (0x9cc)
#define CLP_PV_REG_PCR_ENTRY_20_4                                                                   (0x1001a9d0)
#define PV_REG_PCR_ENTRY_20_4                                                                       (0x9d0)
#define CLP_PV_REG_PCR_ENTRY_20_5                                                                   (0x1001a9d4)
#define PV_REG_PCR_ENTRY_20_5                                                                       (0x9d4)
#define CLP_PV_REG_PCR_ENTRY_20_6                                                                   (0x1001a9d8)
#define PV_REG_PCR_ENTRY_20_6                                                                       (0x9d8)
#define CLP_PV_REG_PCR_ENTRY_20_7                                                                   (0x1001a9dc)
#define PV_REG_PCR_ENTRY_20_7                                                                       (0x9dc)
#define CLP_PV_REG_PCR_ENTRY_20_8                                                                   (0x1001a9e0)
#define PV_REG_PCR_ENTRY_20_8                                                                       (0x9e0)
#define CLP_PV_REG_PCR_ENTRY_20_9                                                                   (0x1001a9e4)
#define PV_REG_PCR_ENTRY_20_9                                                                       (0x9e4)
#define CLP_PV_REG_PCR_ENTRY_20_10                                                                  (0x1001a9e8)
#define PV_REG_PCR_ENTRY_20_10                                                                      (0x9e8)
#define CLP_PV_REG_PCR_ENTRY_20_11                                                                  (0x1001a9ec)
#define PV_REG_PCR_ENTRY_20_11                                                                      (0x9ec)
#define CLP_PV_REG_PCR_ENTRY_21_0                                                                   (0x1001a9f0)
#define PV_REG_PCR_ENTRY_21_0                                                                       (0x9f0)
#define CLP_PV_REG_PCR_ENTRY_21_1                                                                   (0x1001a9f4)
#define PV_REG_PCR_ENTRY_21_1                                                                       (0x9f4)
#define CLP_PV_REG_PCR_ENTRY_21_2                                                                   (0x1001a9f8)
#define PV_REG_PCR_ENTRY_21_2                                                                       (0x9f8)
#define CLP_PV_REG_PCR_ENTRY_21_3                                                                   (0x1001a9fc)
#define PV_REG_PCR_ENTRY_21_3                                                                       (0x9fc)
#define CLP_PV_REG_PCR_ENTRY_21_4                                                                   (0x1001aa00)
#define PV_REG_PCR_ENTRY_21_4                                                                       (0xa00)
#define CLP_PV_REG_PCR_ENTRY_21_5                                                                   (0x1001aa04)
#define PV_REG_PCR_ENTRY_21_5                                                                       (0xa04)
#define CLP_PV_REG_PCR_ENTRY_21_6                                                                   (0x1001aa08)
#define PV_REG_PCR_ENTRY_21_6                                                                       (0xa08)
#define CLP_PV_REG_PCR_ENTRY_21_7                                                                   (0x1001aa0c)
#define PV_REG_PCR_ENTRY_21_7                                                                       (0xa0c)
#define CLP_PV_REG_PCR_ENTRY_21_8                                                                   (0x1001aa10)
#define PV_REG_PCR_ENTRY_21_8                                                                       (0xa10)
#define CLP_PV_REG_PCR_ENTRY_21_9                                                                   (0x1001aa14)
#define PV_REG_PCR_ENTRY_21_9                                                                       (0xa14)
#define CLP_PV_REG_PCR_ENTRY_21_10                                                                  (0x1001aa18)
#define PV_REG_PCR_ENTRY_21_10                                                                      (0xa18)
#define CLP_PV_REG_PCR_ENTRY_21_11                                                                  (0x1001aa1c)
#define PV_REG_PCR_ENTRY_21_11                                                                      (0xa1c)
#define CLP_PV_REG_PCR_ENTRY_22_0                                                                   (0x1001aa20)
#define PV_REG_PCR_ENTRY_22_0                                                                       (0xa20)
#define CLP_PV_REG_PCR_ENTRY_22_1                                                                   (0x1001aa24)
#define PV_REG_PCR_ENTRY_22_1                                                                       (0xa24)
#define CLP_PV_REG_PCR_ENTRY_22_2                                                                   (0x1001aa28)
#define PV_REG_PCR_ENTRY_22_2                                                                       (0xa28)
#define CLP_PV_REG_PCR_ENTRY_22_3                                                                   (0x1001aa2c)
#define PV_REG_PCR_ENTRY_22_3                                                                       (0xa2c)
#define CLP_PV_REG_PCR_ENTRY_22_4                                                                   (0x1001aa30)
#define PV_REG_PCR_ENTRY_22_4                                                                       (0xa30)
#define CLP_PV_REG_PCR_ENTRY_22_5                                                                   (0x1001aa34)
#define PV_REG_PCR_ENTRY_22_5                                                                       (0xa34)
#define CLP_PV_REG_PCR_ENTRY_22_6                                                                   (0x1001aa38)
#define PV_REG_PCR_ENTRY_22_6                                                                       (0xa38)
#define CLP_PV_REG_PCR_ENTRY_22_7                                                                   (0x1001aa3c)
#define PV_REG_PCR_ENTRY_22_7                                                                       (0xa3c)
#define CLP_PV_REG_PCR_ENTRY_22_8                                                                   (0x1001aa40)
#define PV_REG_PCR_ENTRY_22_8                                                                       (0xa40)
#define CLP_PV_REG_PCR_ENTRY_22_9                                                                   (0x1001aa44)
#define PV_REG_PCR_ENTRY_22_9                                                                       (0xa44)
#define CLP_PV_REG_PCR_ENTRY_22_10                                                                  (0x1001aa48)
#define PV_REG_PCR_ENTRY_22_10                                                                      (0xa48)
#define CLP_PV_REG_PCR_ENTRY_22_11                                                                  (0x1001aa4c)
#define PV_REG_PCR_ENTRY_22_11                                                                      (0xa4c)
#define CLP_PV_REG_PCR_ENTRY_23_0                                                                   (0x1001aa50)
#define PV_REG_PCR_ENTRY_23_0                                                                       (0xa50)
#define CLP_PV_REG_PCR_ENTRY_23_1                                                                   (0x1001aa54)
#define PV_REG_PCR_ENTRY_23_1                                                                       (0xa54)
#define CLP_PV_REG_PCR_ENTRY_23_2                                                                   (0x1001aa58)
#define PV_REG_PCR_ENTRY_23_2                                                                       (0xa58)
#define CLP_PV_REG_PCR_ENTRY_23_3                                                                   (0x1001aa5c)
#define PV_REG_PCR_ENTRY_23_3                                                                       (0xa5c)
#define CLP_PV_REG_PCR_ENTRY_23_4                                                                   (0x1001aa60)
#define PV_REG_PCR_ENTRY_23_4                                                                       (0xa60)
#define CLP_PV_REG_PCR_ENTRY_23_5                                                                   (0x1001aa64)
#define PV_REG_PCR_ENTRY_23_5                                                                       (0xa64)
#define CLP_PV_REG_PCR_ENTRY_23_6                                                                   (0x1001aa68)
#define PV_REG_PCR_ENTRY_23_6                                                                       (0xa68)
#define CLP_PV_REG_PCR_ENTRY_23_7                                                                   (0x1001aa6c)
#define PV_REG_PCR_ENTRY_23_7                                                                       (0xa6c)
#define CLP_PV_REG_PCR_ENTRY_23_8                                                                   (0x1001aa70)
#define PV_REG_PCR_ENTRY_23_8                                                                       (0xa70)
#define CLP_PV_REG_PCR_ENTRY_23_9                                                                   (0x1001aa74)
#define PV_REG_PCR_ENTRY_23_9                                                                       (0xa74)
#define CLP_PV_REG_PCR_ENTRY_23_10                                                                  (0x1001aa78)
#define PV_REG_PCR_ENTRY_23_10                                                                      (0xa78)
#define CLP_PV_REG_PCR_ENTRY_23_11                                                                  (0x1001aa7c)
#define PV_REG_PCR_ENTRY_23_11                                                                      (0xa7c)
#define CLP_PV_REG_PCR_ENTRY_24_0                                                                   (0x1001aa80)
#define PV_REG_PCR_ENTRY_24_0                                                                       (0xa80)
#define CLP_PV_REG_PCR_ENTRY_24_1                                                                   (0x1001aa84)
#define PV_REG_PCR_ENTRY_24_1                                                                       (0xa84)
#define CLP_PV_REG_PCR_ENTRY_24_2                                                                   (0x1001aa88)
#define PV_REG_PCR_ENTRY_24_2                                                                       (0xa88)
#define CLP_PV_REG_PCR_ENTRY_24_3                                                                   (0x1001aa8c)
#define PV_REG_PCR_ENTRY_24_3                                                                       (0xa8c)
#define CLP_PV_REG_PCR_ENTRY_24_4                                                                   (0x1001aa90)
#define PV_REG_PCR_ENTRY_24_4                                                                       (0xa90)
#define CLP_PV_REG_PCR_ENTRY_24_5                                                                   (0x1001aa94)
#define PV_REG_PCR_ENTRY_24_5                                                                       (0xa94)
#define CLP_PV_REG_PCR_ENTRY_24_6                                                                   (0x1001aa98)
#define PV_REG_PCR_ENTRY_24_6                                                                       (0xa98)
#define CLP_PV_REG_PCR_ENTRY_24_7                                                                   (0x1001aa9c)
#define PV_REG_PCR_ENTRY_24_7                                                                       (0xa9c)
#define CLP_PV_REG_PCR_ENTRY_24_8                                                                   (0x1001aaa0)
#define PV_REG_PCR_ENTRY_24_8                                                                       (0xaa0)
#define CLP_PV_REG_PCR_ENTRY_24_9                                                                   (0x1001aaa4)
#define PV_REG_PCR_ENTRY_24_9                                                                       (0xaa4)
#define CLP_PV_REG_PCR_ENTRY_24_10                                                                  (0x1001aaa8)
#define PV_REG_PCR_ENTRY_24_10                                                                      (0xaa8)
#define CLP_PV_REG_PCR_ENTRY_24_11                                                                  (0x1001aaac)
#define PV_REG_PCR_ENTRY_24_11                                                                      (0xaac)
#define CLP_PV_REG_PCR_ENTRY_25_0                                                                   (0x1001aab0)
#define PV_REG_PCR_ENTRY_25_0                                                                       (0xab0)
#define CLP_PV_REG_PCR_ENTRY_25_1                                                                   (0x1001aab4)
#define PV_REG_PCR_ENTRY_25_1                                                                       (0xab4)
#define CLP_PV_REG_PCR_ENTRY_25_2                                                                   (0x1001aab8)
#define PV_REG_PCR_ENTRY_25_2                                                                       (0xab8)
#define CLP_PV_REG_PCR_ENTRY_25_3                                                                   (0x1001aabc)
#define PV_REG_PCR_ENTRY_25_3                                                                       (0xabc)
#define CLP_PV_REG_PCR_ENTRY_25_4                                                                   (0x1001aac0)
#define PV_REG_PCR_ENTRY_25_4                                                                       (0xac0)
#define CLP_PV_REG_PCR_ENTRY_25_5                                                                   (0x1001aac4)
#define PV_REG_PCR_ENTRY_25_5                                                                       (0xac4)
#define CLP_PV_REG_PCR_ENTRY_25_6                                                                   (0x1001aac8)
#define PV_REG_PCR_ENTRY_25_6                                                                       (0xac8)
#define CLP_PV_REG_PCR_ENTRY_25_7                                                                   (0x1001aacc)
#define PV_REG_PCR_ENTRY_25_7                                                                       (0xacc)
#define CLP_PV_REG_PCR_ENTRY_25_8                                                                   (0x1001aad0)
#define PV_REG_PCR_ENTRY_25_8                                                                       (0xad0)
#define CLP_PV_REG_PCR_ENTRY_25_9                                                                   (0x1001aad4)
#define PV_REG_PCR_ENTRY_25_9                                                                       (0xad4)
#define CLP_PV_REG_PCR_ENTRY_25_10                                                                  (0x1001aad8)
#define PV_REG_PCR_ENTRY_25_10                                                                      (0xad8)
#define CLP_PV_REG_PCR_ENTRY_25_11                                                                  (0x1001aadc)
#define PV_REG_PCR_ENTRY_25_11                                                                      (0xadc)
#define CLP_PV_REG_PCR_ENTRY_26_0                                                                   (0x1001aae0)
#define PV_REG_PCR_ENTRY_26_0                                                                       (0xae0)
#define CLP_PV_REG_PCR_ENTRY_26_1                                                                   (0x1001aae4)
#define PV_REG_PCR_ENTRY_26_1                                                                       (0xae4)
#define CLP_PV_REG_PCR_ENTRY_26_2                                                                   (0x1001aae8)
#define PV_REG_PCR_ENTRY_26_2                                                                       (0xae8)
#define CLP_PV_REG_PCR_ENTRY_26_3                                                                   (0x1001aaec)
#define PV_REG_PCR_ENTRY_26_3                                                                       (0xaec)
#define CLP_PV_REG_PCR_ENTRY_26_4                                                                   (0x1001aaf0)
#define PV_REG_PCR_ENTRY_26_4                                                                       (0xaf0)
#define CLP_PV_REG_PCR_ENTRY_26_5                                                                   (0x1001aaf4)
#define PV_REG_PCR_ENTRY_26_5                                                                       (0xaf4)
#define CLP_PV_REG_PCR_ENTRY_26_6                                                                   (0x1001aaf8)
#define PV_REG_PCR_ENTRY_26_6                                                                       (0xaf8)
#define CLP_PV_REG_PCR_ENTRY_26_7                                                                   (0x1001aafc)
#define PV_REG_PCR_ENTRY_26_7                                                                       (0xafc)
#define CLP_PV_REG_PCR_ENTRY_26_8                                                                   (0x1001ab00)
#define PV_REG_PCR_ENTRY_26_8                                                                       (0xb00)
#define CLP_PV_REG_PCR_ENTRY_26_9                                                                   (0x1001ab04)
#define PV_REG_PCR_ENTRY_26_9                                                                       (0xb04)
#define CLP_PV_REG_PCR_ENTRY_26_10                                                                  (0x1001ab08)
#define PV_REG_PCR_ENTRY_26_10                                                                      (0xb08)
#define CLP_PV_REG_PCR_ENTRY_26_11                                                                  (0x1001ab0c)
#define PV_REG_PCR_ENTRY_26_11                                                                      (0xb0c)
#define CLP_PV_REG_PCR_ENTRY_27_0                                                                   (0x1001ab10)
#define PV_REG_PCR_ENTRY_27_0                                                                       (0xb10)
#define CLP_PV_REG_PCR_ENTRY_27_1                                                                   (0x1001ab14)
#define PV_REG_PCR_ENTRY_27_1                                                                       (0xb14)
#define CLP_PV_REG_PCR_ENTRY_27_2                                                                   (0x1001ab18)
#define PV_REG_PCR_ENTRY_27_2                                                                       (0xb18)
#define CLP_PV_REG_PCR_ENTRY_27_3                                                                   (0x1001ab1c)
#define PV_REG_PCR_ENTRY_27_3                                                                       (0xb1c)
#define CLP_PV_REG_PCR_ENTRY_27_4                                                                   (0x1001ab20)
#define PV_REG_PCR_ENTRY_27_4                                                                       (0xb20)
#define CLP_PV_REG_PCR_ENTRY_27_5                                                                   (0x1001ab24)
#define PV_REG_PCR_ENTRY_27_5                                                                       (0xb24)
#define CLP_PV_REG_PCR_ENTRY_27_6                                                                   (0x1001ab28)
#define PV_REG_PCR_ENTRY_27_6                                                                       (0xb28)
#define CLP_PV_REG_PCR_ENTRY_27_7                                                                   (0x1001ab2c)
#define PV_REG_PCR_ENTRY_27_7                                                                       (0xb2c)
#define CLP_PV_REG_PCR_ENTRY_27_8                                                                   (0x1001ab30)
#define PV_REG_PCR_ENTRY_27_8                                                                       (0xb30)
#define CLP_PV_REG_PCR_ENTRY_27_9                                                                   (0x1001ab34)
#define PV_REG_PCR_ENTRY_27_9                                                                       (0xb34)
#define CLP_PV_REG_PCR_ENTRY_27_10                                                                  (0x1001ab38)
#define PV_REG_PCR_ENTRY_27_10                                                                      (0xb38)
#define CLP_PV_REG_PCR_ENTRY_27_11                                                                  (0x1001ab3c)
#define PV_REG_PCR_ENTRY_27_11                                                                      (0xb3c)
#define CLP_PV_REG_PCR_ENTRY_28_0                                                                   (0x1001ab40)
#define PV_REG_PCR_ENTRY_28_0                                                                       (0xb40)
#define CLP_PV_REG_PCR_ENTRY_28_1                                                                   (0x1001ab44)
#define PV_REG_PCR_ENTRY_28_1                                                                       (0xb44)
#define CLP_PV_REG_PCR_ENTRY_28_2                                                                   (0x1001ab48)
#define PV_REG_PCR_ENTRY_28_2                                                                       (0xb48)
#define CLP_PV_REG_PCR_ENTRY_28_3                                                                   (0x1001ab4c)
#define PV_REG_PCR_ENTRY_28_3                                                                       (0xb4c)
#define CLP_PV_REG_PCR_ENTRY_28_4                                                                   (0x1001ab50)
#define PV_REG_PCR_ENTRY_28_4                                                                       (0xb50)
#define CLP_PV_REG_PCR_ENTRY_28_5                                                                   (0x1001ab54)
#define PV_REG_PCR_ENTRY_28_5                                                                       (0xb54)
#define CLP_PV_REG_PCR_ENTRY_28_6                                                                   (0x1001ab58)
#define PV_REG_PCR_ENTRY_28_6                                                                       (0xb58)
#define CLP_PV_REG_PCR_ENTRY_28_7                                                                   (0x1001ab5c)
#define PV_REG_PCR_ENTRY_28_7                                                                       (0xb5c)
#define CLP_PV_REG_PCR_ENTRY_28_8                                                                   (0x1001ab60)
#define PV_REG_PCR_ENTRY_28_8                                                                       (0xb60)
#define CLP_PV_REG_PCR_ENTRY_28_9                                                                   (0x1001ab64)
#define PV_REG_PCR_ENTRY_28_9                                                                       (0xb64)
#define CLP_PV_REG_PCR_ENTRY_28_10                                                                  (0x1001ab68)
#define PV_REG_PCR_ENTRY_28_10                                                                      (0xb68)
#define CLP_PV_REG_PCR_ENTRY_28_11                                                                  (0x1001ab6c)
#define PV_REG_PCR_ENTRY_28_11                                                                      (0xb6c)
#define CLP_PV_REG_PCR_ENTRY_29_0                                                                   (0x1001ab70)
#define PV_REG_PCR_ENTRY_29_0                                                                       (0xb70)
#define CLP_PV_REG_PCR_ENTRY_29_1                                                                   (0x1001ab74)
#define PV_REG_PCR_ENTRY_29_1                                                                       (0xb74)
#define CLP_PV_REG_PCR_ENTRY_29_2                                                                   (0x1001ab78)
#define PV_REG_PCR_ENTRY_29_2                                                                       (0xb78)
#define CLP_PV_REG_PCR_ENTRY_29_3                                                                   (0x1001ab7c)
#define PV_REG_PCR_ENTRY_29_3                                                                       (0xb7c)
#define CLP_PV_REG_PCR_ENTRY_29_4                                                                   (0x1001ab80)
#define PV_REG_PCR_ENTRY_29_4                                                                       (0xb80)
#define CLP_PV_REG_PCR_ENTRY_29_5                                                                   (0x1001ab84)
#define PV_REG_PCR_ENTRY_29_5                                                                       (0xb84)
#define CLP_PV_REG_PCR_ENTRY_29_6                                                                   (0x1001ab88)
#define PV_REG_PCR_ENTRY_29_6                                                                       (0xb88)
#define CLP_PV_REG_PCR_ENTRY_29_7                                                                   (0x1001ab8c)
#define PV_REG_PCR_ENTRY_29_7                                                                       (0xb8c)
#define CLP_PV_REG_PCR_ENTRY_29_8                                                                   (0x1001ab90)
#define PV_REG_PCR_ENTRY_29_8                                                                       (0xb90)
#define CLP_PV_REG_PCR_ENTRY_29_9                                                                   (0x1001ab94)
#define PV_REG_PCR_ENTRY_29_9                                                                       (0xb94)
#define CLP_PV_REG_PCR_ENTRY_29_10                                                                  (0x1001ab98)
#define PV_REG_PCR_ENTRY_29_10                                                                      (0xb98)
#define CLP_PV_REG_PCR_ENTRY_29_11                                                                  (0x1001ab9c)
#define PV_REG_PCR_ENTRY_29_11                                                                      (0xb9c)
#define CLP_PV_REG_PCR_ENTRY_30_0                                                                   (0x1001aba0)
#define PV_REG_PCR_ENTRY_30_0                                                                       (0xba0)
#define CLP_PV_REG_PCR_ENTRY_30_1                                                                   (0x1001aba4)
#define PV_REG_PCR_ENTRY_30_1                                                                       (0xba4)
#define CLP_PV_REG_PCR_ENTRY_30_2                                                                   (0x1001aba8)
#define PV_REG_PCR_ENTRY_30_2                                                                       (0xba8)
#define CLP_PV_REG_PCR_ENTRY_30_3                                                                   (0x1001abac)
#define PV_REG_PCR_ENTRY_30_3                                                                       (0xbac)
#define CLP_PV_REG_PCR_ENTRY_30_4                                                                   (0x1001abb0)
#define PV_REG_PCR_ENTRY_30_4                                                                       (0xbb0)
#define CLP_PV_REG_PCR_ENTRY_30_5                                                                   (0x1001abb4)
#define PV_REG_PCR_ENTRY_30_5                                                                       (0xbb4)
#define CLP_PV_REG_PCR_ENTRY_30_6                                                                   (0x1001abb8)
#define PV_REG_PCR_ENTRY_30_6                                                                       (0xbb8)
#define CLP_PV_REG_PCR_ENTRY_30_7                                                                   (0x1001abbc)
#define PV_REG_PCR_ENTRY_30_7                                                                       (0xbbc)
#define CLP_PV_REG_PCR_ENTRY_30_8                                                                   (0x1001abc0)
#define PV_REG_PCR_ENTRY_30_8                                                                       (0xbc0)
#define CLP_PV_REG_PCR_ENTRY_30_9                                                                   (0x1001abc4)
#define PV_REG_PCR_ENTRY_30_9                                                                       (0xbc4)
#define CLP_PV_REG_PCR_ENTRY_30_10                                                                  (0x1001abc8)
#define PV_REG_PCR_ENTRY_30_10                                                                      (0xbc8)
#define CLP_PV_REG_PCR_ENTRY_30_11                                                                  (0x1001abcc)
#define PV_REG_PCR_ENTRY_30_11                                                                      (0xbcc)
#define CLP_PV_REG_PCR_ENTRY_31_0                                                                   (0x1001abd0)
#define PV_REG_PCR_ENTRY_31_0                                                                       (0xbd0)
#define CLP_PV_REG_PCR_ENTRY_31_1                                                                   (0x1001abd4)
#define PV_REG_PCR_ENTRY_31_1                                                                       (0xbd4)
#define CLP_PV_REG_PCR_ENTRY_31_2                                                                   (0x1001abd8)
#define PV_REG_PCR_ENTRY_31_2                                                                       (0xbd8)
#define CLP_PV_REG_PCR_ENTRY_31_3                                                                   (0x1001abdc)
#define PV_REG_PCR_ENTRY_31_3                                                                       (0xbdc)
#define CLP_PV_REG_PCR_ENTRY_31_4                                                                   (0x1001abe0)
#define PV_REG_PCR_ENTRY_31_4                                                                       (0xbe0)
#define CLP_PV_REG_PCR_ENTRY_31_5                                                                   (0x1001abe4)
#define PV_REG_PCR_ENTRY_31_5                                                                       (0xbe4)
#define CLP_PV_REG_PCR_ENTRY_31_6                                                                   (0x1001abe8)
#define PV_REG_PCR_ENTRY_31_6                                                                       (0xbe8)
#define CLP_PV_REG_PCR_ENTRY_31_7                                                                   (0x1001abec)
#define PV_REG_PCR_ENTRY_31_7                                                                       (0xbec)
#define CLP_PV_REG_PCR_ENTRY_31_8                                                                   (0x1001abf0)
#define PV_REG_PCR_ENTRY_31_8                                                                       (0xbf0)
#define CLP_PV_REG_PCR_ENTRY_31_9                                                                   (0x1001abf4)
#define PV_REG_PCR_ENTRY_31_9                                                                       (0xbf4)
#define CLP_PV_REG_PCR_ENTRY_31_10                                                                  (0x1001abf8)
#define PV_REG_PCR_ENTRY_31_10                                                                      (0xbf8)
#define CLP_PV_REG_PCR_ENTRY_31_11                                                                  (0x1001abfc)
#define PV_REG_PCR_ENTRY_31_11                                                                      (0xbfc)
#define CLP_DV_REG_BASE_ADDR                                                                        (0x1001c000)
#define CLP_DV_REG_STICKYDATAVAULTCTRL_0                                                            (0x1001c000)
#define DV_REG_STICKYDATAVAULTCTRL_0                                                                (0x0)
#define DV_REG_STICKYDATAVAULTCTRL_0_LOCK_ENTRY_LOW                                                 (0)
#define DV_REG_STICKYDATAVAULTCTRL_0_LOCK_ENTRY_MASK                                                (0x1)
#define CLP_DV_REG_STICKYDATAVAULTCTRL_1                                                            (0x1001c004)
#define DV_REG_STICKYDATAVAULTCTRL_1                                                                (0x4)
#define DV_REG_STICKYDATAVAULTCTRL_1_LOCK_ENTRY_LOW                                                 (0)
#define DV_REG_STICKYDATAVAULTCTRL_1_LOCK_ENTRY_MASK                                                (0x1)
#define CLP_DV_REG_STICKYDATAVAULTCTRL_2                                                            (0x1001c008)
#define DV_REG_STICKYDATAVAULTCTRL_2                                                                (0x8)
#define DV_REG_STICKYDATAVAULTCTRL_2_LOCK_ENTRY_LOW                                                 (0)
#define DV_REG_STICKYDATAVAULTCTRL_2_LOCK_ENTRY_MASK                                                (0x1)
#define CLP_DV_REG_STICKYDATAVAULTCTRL_3                                                            (0x1001c00c)
#define DV_REG_STICKYDATAVAULTCTRL_3                                                                (0xc)
#define DV_REG_STICKYDATAVAULTCTRL_3_LOCK_ENTRY_LOW                                                 (0)
#define DV_REG_STICKYDATAVAULTCTRL_3_LOCK_ENTRY_MASK                                                (0x1)
#define CLP_DV_REG_STICKYDATAVAULTCTRL_4                                                            (0x1001c010)
#define DV_REG_STICKYDATAVAULTCTRL_4                                                                (0x10)
#define DV_REG_STICKYDATAVAULTCTRL_4_LOCK_ENTRY_LOW                                                 (0)
#define DV_REG_STICKYDATAVAULTCTRL_4_LOCK_ENTRY_MASK                                                (0x1)
#define CLP_DV_REG_STICKYDATAVAULTCTRL_5                                                            (0x1001c014)
#define DV_REG_STICKYDATAVAULTCTRL_5                                                                (0x14)
#define DV_REG_STICKYDATAVAULTCTRL_5_LOCK_ENTRY_LOW                                                 (0)
#define DV_REG_STICKYDATAVAULTCTRL_5_LOCK_ENTRY_MASK                                                (0x1)
#define CLP_DV_REG_STICKYDATAVAULTCTRL_6                                                            (0x1001c018)
#define DV_REG_STICKYDATAVAULTCTRL_6                                                                (0x18)
#define DV_REG_STICKYDATAVAULTCTRL_6_LOCK_ENTRY_LOW                                                 (0)
#define DV_REG_STICKYDATAVAULTCTRL_6_LOCK_ENTRY_MASK                                                (0x1)
#define CLP_DV_REG_STICKYDATAVAULTCTRL_7                                                            (0x1001c01c)
#define DV_REG_STICKYDATAVAULTCTRL_7                                                                (0x1c)
#define DV_REG_STICKYDATAVAULTCTRL_7_LOCK_ENTRY_LOW                                                 (0)
#define DV_REG_STICKYDATAVAULTCTRL_7_LOCK_ENTRY_MASK                                                (0x1)
#define CLP_DV_REG_STICKYDATAVAULTCTRL_8                                                            (0x1001c020)
#define DV_REG_STICKYDATAVAULTCTRL_8                                                                (0x20)
#define DV_REG_STICKYDATAVAULTCTRL_8_LOCK_ENTRY_LOW                                                 (0)
#define DV_REG_STICKYDATAVAULTCTRL_8_LOCK_ENTRY_MASK                                                (0x1)
#define CLP_DV_REG_STICKYDATAVAULTCTRL_9                                                            (0x1001c024)
#define DV_REG_STICKYDATAVAULTCTRL_9                                                                (0x24)
#define DV_REG_STICKYDATAVAULTCTRL_9_LOCK_ENTRY_LOW                                                 (0)
#define DV_REG_STICKYDATAVAULTCTRL_9_LOCK_ENTRY_MASK                                                (0x1)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_0_0                                                      (0x1001c028)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_0_0                                                          (0x28)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_0_1                                                      (0x1001c02c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_0_1                                                          (0x2c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_0_2                                                      (0x1001c030)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_0_2                                                          (0x30)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_0_3                                                      (0x1001c034)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_0_3                                                          (0x34)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_0_4                                                      (0x1001c038)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_0_4                                                          (0x38)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_0_5                                                      (0x1001c03c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_0_5                                                          (0x3c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_0_6                                                      (0x1001c040)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_0_6                                                          (0x40)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_0_7                                                      (0x1001c044)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_0_7                                                          (0x44)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_0_8                                                      (0x1001c048)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_0_8                                                          (0x48)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_0_9                                                      (0x1001c04c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_0_9                                                          (0x4c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_0_10                                                     (0x1001c050)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_0_10                                                         (0x50)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_0_11                                                     (0x1001c054)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_0_11                                                         (0x54)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_1_0                                                      (0x1001c058)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_1_0                                                          (0x58)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_1_1                                                      (0x1001c05c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_1_1                                                          (0x5c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_1_2                                                      (0x1001c060)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_1_2                                                          (0x60)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_1_3                                                      (0x1001c064)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_1_3                                                          (0x64)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_1_4                                                      (0x1001c068)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_1_4                                                          (0x68)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_1_5                                                      (0x1001c06c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_1_5                                                          (0x6c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_1_6                                                      (0x1001c070)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_1_6                                                          (0x70)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_1_7                                                      (0x1001c074)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_1_7                                                          (0x74)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_1_8                                                      (0x1001c078)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_1_8                                                          (0x78)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_1_9                                                      (0x1001c07c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_1_9                                                          (0x7c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_1_10                                                     (0x1001c080)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_1_10                                                         (0x80)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_1_11                                                     (0x1001c084)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_1_11                                                         (0x84)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_2_0                                                      (0x1001c088)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_2_0                                                          (0x88)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_2_1                                                      (0x1001c08c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_2_1                                                          (0x8c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_2_2                                                      (0x1001c090)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_2_2                                                          (0x90)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_2_3                                                      (0x1001c094)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_2_3                                                          (0x94)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_2_4                                                      (0x1001c098)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_2_4                                                          (0x98)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_2_5                                                      (0x1001c09c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_2_5                                                          (0x9c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_2_6                                                      (0x1001c0a0)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_2_6                                                          (0xa0)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_2_7                                                      (0x1001c0a4)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_2_7                                                          (0xa4)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_2_8                                                      (0x1001c0a8)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_2_8                                                          (0xa8)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_2_9                                                      (0x1001c0ac)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_2_9                                                          (0xac)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_2_10                                                     (0x1001c0b0)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_2_10                                                         (0xb0)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_2_11                                                     (0x1001c0b4)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_2_11                                                         (0xb4)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_3_0                                                      (0x1001c0b8)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_3_0                                                          (0xb8)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_3_1                                                      (0x1001c0bc)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_3_1                                                          (0xbc)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_3_2                                                      (0x1001c0c0)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_3_2                                                          (0xc0)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_3_3                                                      (0x1001c0c4)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_3_3                                                          (0xc4)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_3_4                                                      (0x1001c0c8)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_3_4                                                          (0xc8)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_3_5                                                      (0x1001c0cc)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_3_5                                                          (0xcc)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_3_6                                                      (0x1001c0d0)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_3_6                                                          (0xd0)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_3_7                                                      (0x1001c0d4)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_3_7                                                          (0xd4)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_3_8                                                      (0x1001c0d8)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_3_8                                                          (0xd8)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_3_9                                                      (0x1001c0dc)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_3_9                                                          (0xdc)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_3_10                                                     (0x1001c0e0)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_3_10                                                         (0xe0)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_3_11                                                     (0x1001c0e4)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_3_11                                                         (0xe4)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_4_0                                                      (0x1001c0e8)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_4_0                                                          (0xe8)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_4_1                                                      (0x1001c0ec)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_4_1                                                          (0xec)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_4_2                                                      (0x1001c0f0)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_4_2                                                          (0xf0)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_4_3                                                      (0x1001c0f4)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_4_3                                                          (0xf4)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_4_4                                                      (0x1001c0f8)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_4_4                                                          (0xf8)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_4_5                                                      (0x1001c0fc)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_4_5                                                          (0xfc)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_4_6                                                      (0x1001c100)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_4_6                                                          (0x100)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_4_7                                                      (0x1001c104)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_4_7                                                          (0x104)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_4_8                                                      (0x1001c108)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_4_8                                                          (0x108)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_4_9                                                      (0x1001c10c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_4_9                                                          (0x10c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_4_10                                                     (0x1001c110)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_4_10                                                         (0x110)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_4_11                                                     (0x1001c114)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_4_11                                                         (0x114)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_5_0                                                      (0x1001c118)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_5_0                                                          (0x118)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_5_1                                                      (0x1001c11c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_5_1                                                          (0x11c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_5_2                                                      (0x1001c120)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_5_2                                                          (0x120)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_5_3                                                      (0x1001c124)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_5_3                                                          (0x124)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_5_4                                                      (0x1001c128)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_5_4                                                          (0x128)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_5_5                                                      (0x1001c12c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_5_5                                                          (0x12c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_5_6                                                      (0x1001c130)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_5_6                                                          (0x130)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_5_7                                                      (0x1001c134)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_5_7                                                          (0x134)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_5_8                                                      (0x1001c138)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_5_8                                                          (0x138)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_5_9                                                      (0x1001c13c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_5_9                                                          (0x13c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_5_10                                                     (0x1001c140)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_5_10                                                         (0x140)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_5_11                                                     (0x1001c144)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_5_11                                                         (0x144)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_6_0                                                      (0x1001c148)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_6_0                                                          (0x148)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_6_1                                                      (0x1001c14c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_6_1                                                          (0x14c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_6_2                                                      (0x1001c150)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_6_2                                                          (0x150)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_6_3                                                      (0x1001c154)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_6_3                                                          (0x154)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_6_4                                                      (0x1001c158)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_6_4                                                          (0x158)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_6_5                                                      (0x1001c15c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_6_5                                                          (0x15c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_6_6                                                      (0x1001c160)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_6_6                                                          (0x160)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_6_7                                                      (0x1001c164)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_6_7                                                          (0x164)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_6_8                                                      (0x1001c168)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_6_8                                                          (0x168)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_6_9                                                      (0x1001c16c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_6_9                                                          (0x16c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_6_10                                                     (0x1001c170)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_6_10                                                         (0x170)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_6_11                                                     (0x1001c174)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_6_11                                                         (0x174)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_7_0                                                      (0x1001c178)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_7_0                                                          (0x178)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_7_1                                                      (0x1001c17c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_7_1                                                          (0x17c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_7_2                                                      (0x1001c180)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_7_2                                                          (0x180)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_7_3                                                      (0x1001c184)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_7_3                                                          (0x184)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_7_4                                                      (0x1001c188)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_7_4                                                          (0x188)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_7_5                                                      (0x1001c18c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_7_5                                                          (0x18c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_7_6                                                      (0x1001c190)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_7_6                                                          (0x190)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_7_7                                                      (0x1001c194)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_7_7                                                          (0x194)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_7_8                                                      (0x1001c198)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_7_8                                                          (0x198)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_7_9                                                      (0x1001c19c)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_7_9                                                          (0x19c)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_7_10                                                     (0x1001c1a0)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_7_10                                                         (0x1a0)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_7_11                                                     (0x1001c1a4)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_7_11                                                         (0x1a4)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_8_0                                                      (0x1001c1a8)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_8_0                                                          (0x1a8)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_8_1                                                      (0x1001c1ac)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_8_1                                                          (0x1ac)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_8_2                                                      (0x1001c1b0)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_8_2                                                          (0x1b0)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_8_3                                                      (0x1001c1b4)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_8_3                                                          (0x1b4)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_8_4                                                      (0x1001c1b8)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_8_4                                                          (0x1b8)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_8_5                                                      (0x1001c1bc)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_8_5                                                          (0x1bc)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_8_6                                                      (0x1001c1c0)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_8_6                                                          (0x1c0)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_8_7                                                      (0x1001c1c4)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_8_7                                                          (0x1c4)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_8_8                                                      (0x1001c1c8)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_8_8                                                          (0x1c8)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_8_9                                                      (0x1001c1cc)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_8_9                                                          (0x1cc)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_8_10                                                     (0x1001c1d0)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_8_10                                                         (0x1d0)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_8_11                                                     (0x1001c1d4)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_8_11                                                         (0x1d4)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_9_0                                                      (0x1001c1d8)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_9_0                                                          (0x1d8)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_9_1                                                      (0x1001c1dc)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_9_1                                                          (0x1dc)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_9_2                                                      (0x1001c1e0)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_9_2                                                          (0x1e0)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_9_3                                                      (0x1001c1e4)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_9_3                                                          (0x1e4)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_9_4                                                      (0x1001c1e8)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_9_4                                                          (0x1e8)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_9_5                                                      (0x1001c1ec)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_9_5                                                          (0x1ec)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_9_6                                                      (0x1001c1f0)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_9_6                                                          (0x1f0)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_9_7                                                      (0x1001c1f4)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_9_7                                                          (0x1f4)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_9_8                                                      (0x1001c1f8)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_9_8                                                          (0x1f8)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_9_9                                                      (0x1001c1fc)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_9_9                                                          (0x1fc)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_9_10                                                     (0x1001c200)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_9_10                                                         (0x200)
#define CLP_DV_REG_STICKY_DATA_VAULT_ENTRY_9_11                                                     (0x1001c204)
#define DV_REG_STICKY_DATA_VAULT_ENTRY_9_11                                                         (0x204)
#define CLP_DV_REG_NONSTICKYDATAVAULTCTRL_0                                                         (0x1001c208)
#define DV_REG_NONSTICKYDATAVAULTCTRL_0                                                             (0x208)
#define DV_REG_NONSTICKYDATAVAULTCTRL_0_LOCK_ENTRY_LOW                                              (0)
#define DV_REG_NONSTICKYDATAVAULTCTRL_0_LOCK_ENTRY_MASK                                             (0x1)
#define CLP_DV_REG_NONSTICKYDATAVAULTCTRL_1                                                         (0x1001c20c)
#define DV_REG_NONSTICKYDATAVAULTCTRL_1                                                             (0x20c)
#define DV_REG_NONSTICKYDATAVAULTCTRL_1_LOCK_ENTRY_LOW                                              (0)
#define DV_REG_NONSTICKYDATAVAULTCTRL_1_LOCK_ENTRY_MASK                                             (0x1)
#define CLP_DV_REG_NONSTICKYDATAVAULTCTRL_2                                                         (0x1001c210)
#define DV_REG_NONSTICKYDATAVAULTCTRL_2                                                             (0x210)
#define DV_REG_NONSTICKYDATAVAULTCTRL_2_LOCK_ENTRY_LOW                                              (0)
#define DV_REG_NONSTICKYDATAVAULTCTRL_2_LOCK_ENTRY_MASK                                             (0x1)
#define CLP_DV_REG_NONSTICKYDATAVAULTCTRL_3                                                         (0x1001c214)
#define DV_REG_NONSTICKYDATAVAULTCTRL_3                                                             (0x214)
#define DV_REG_NONSTICKYDATAVAULTCTRL_3_LOCK_ENTRY_LOW                                              (0)
#define DV_REG_NONSTICKYDATAVAULTCTRL_3_LOCK_ENTRY_MASK                                             (0x1)
#define CLP_DV_REG_NONSTICKYDATAVAULTCTRL_4                                                         (0x1001c218)
#define DV_REG_NONSTICKYDATAVAULTCTRL_4                                                             (0x218)
#define DV_REG_NONSTICKYDATAVAULTCTRL_4_LOCK_ENTRY_LOW                                              (0)
#define DV_REG_NONSTICKYDATAVAULTCTRL_4_LOCK_ENTRY_MASK                                             (0x1)
#define CLP_DV_REG_NONSTICKYDATAVAULTCTRL_5                                                         (0x1001c21c)
#define DV_REG_NONSTICKYDATAVAULTCTRL_5                                                             (0x21c)
#define DV_REG_NONSTICKYDATAVAULTCTRL_5_LOCK_ENTRY_LOW                                              (0)
#define DV_REG_NONSTICKYDATAVAULTCTRL_5_LOCK_ENTRY_MASK                                             (0x1)
#define CLP_DV_REG_NONSTICKYDATAVAULTCTRL_6                                                         (0x1001c220)
#define DV_REG_NONSTICKYDATAVAULTCTRL_6                                                             (0x220)
#define DV_REG_NONSTICKYDATAVAULTCTRL_6_LOCK_ENTRY_LOW                                              (0)
#define DV_REG_NONSTICKYDATAVAULTCTRL_6_LOCK_ENTRY_MASK                                             (0x1)
#define CLP_DV_REG_NONSTICKYDATAVAULTCTRL_7                                                         (0x1001c224)
#define DV_REG_NONSTICKYDATAVAULTCTRL_7                                                             (0x224)
#define DV_REG_NONSTICKYDATAVAULTCTRL_7_LOCK_ENTRY_LOW                                              (0)
#define DV_REG_NONSTICKYDATAVAULTCTRL_7_LOCK_ENTRY_MASK                                             (0x1)
#define CLP_DV_REG_NONSTICKYDATAVAULTCTRL_8                                                         (0x1001c228)
#define DV_REG_NONSTICKYDATAVAULTCTRL_8                                                             (0x228)
#define DV_REG_NONSTICKYDATAVAULTCTRL_8_LOCK_ENTRY_LOW                                              (0)
#define DV_REG_NONSTICKYDATAVAULTCTRL_8_LOCK_ENTRY_MASK                                             (0x1)
#define CLP_DV_REG_NONSTICKYDATAVAULTCTRL_9                                                         (0x1001c22c)
#define DV_REG_NONSTICKYDATAVAULTCTRL_9                                                             (0x22c)
#define DV_REG_NONSTICKYDATAVAULTCTRL_9_LOCK_ENTRY_LOW                                              (0)
#define DV_REG_NONSTICKYDATAVAULTCTRL_9_LOCK_ENTRY_MASK                                             (0x1)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_0                                                   (0x1001c230)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_0                                                       (0x230)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_1                                                   (0x1001c234)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_1                                                       (0x234)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_2                                                   (0x1001c238)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_2                                                       (0x238)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_3                                                   (0x1001c23c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_3                                                       (0x23c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_4                                                   (0x1001c240)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_4                                                       (0x240)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_5                                                   (0x1001c244)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_5                                                       (0x244)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_6                                                   (0x1001c248)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_6                                                       (0x248)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_7                                                   (0x1001c24c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_7                                                       (0x24c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_8                                                   (0x1001c250)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_8                                                       (0x250)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_9                                                   (0x1001c254)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_9                                                       (0x254)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_10                                                  (0x1001c258)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_10                                                      (0x258)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_11                                                  (0x1001c25c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_0_11                                                      (0x25c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_0                                                   (0x1001c260)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_0                                                       (0x260)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_1                                                   (0x1001c264)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_1                                                       (0x264)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_2                                                   (0x1001c268)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_2                                                       (0x268)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_3                                                   (0x1001c26c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_3                                                       (0x26c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_4                                                   (0x1001c270)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_4                                                       (0x270)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_5                                                   (0x1001c274)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_5                                                       (0x274)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_6                                                   (0x1001c278)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_6                                                       (0x278)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_7                                                   (0x1001c27c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_7                                                       (0x27c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_8                                                   (0x1001c280)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_8                                                       (0x280)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_9                                                   (0x1001c284)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_9                                                       (0x284)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_10                                                  (0x1001c288)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_10                                                      (0x288)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_11                                                  (0x1001c28c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_1_11                                                      (0x28c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_0                                                   (0x1001c290)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_0                                                       (0x290)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_1                                                   (0x1001c294)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_1                                                       (0x294)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_2                                                   (0x1001c298)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_2                                                       (0x298)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_3                                                   (0x1001c29c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_3                                                       (0x29c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_4                                                   (0x1001c2a0)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_4                                                       (0x2a0)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_5                                                   (0x1001c2a4)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_5                                                       (0x2a4)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_6                                                   (0x1001c2a8)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_6                                                       (0x2a8)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_7                                                   (0x1001c2ac)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_7                                                       (0x2ac)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_8                                                   (0x1001c2b0)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_8                                                       (0x2b0)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_9                                                   (0x1001c2b4)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_9                                                       (0x2b4)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_10                                                  (0x1001c2b8)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_10                                                      (0x2b8)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_11                                                  (0x1001c2bc)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_2_11                                                      (0x2bc)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_0                                                   (0x1001c2c0)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_0                                                       (0x2c0)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_1                                                   (0x1001c2c4)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_1                                                       (0x2c4)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_2                                                   (0x1001c2c8)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_2                                                       (0x2c8)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_3                                                   (0x1001c2cc)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_3                                                       (0x2cc)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_4                                                   (0x1001c2d0)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_4                                                       (0x2d0)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_5                                                   (0x1001c2d4)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_5                                                       (0x2d4)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_6                                                   (0x1001c2d8)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_6                                                       (0x2d8)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_7                                                   (0x1001c2dc)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_7                                                       (0x2dc)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_8                                                   (0x1001c2e0)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_8                                                       (0x2e0)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_9                                                   (0x1001c2e4)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_9                                                       (0x2e4)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_10                                                  (0x1001c2e8)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_10                                                      (0x2e8)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_11                                                  (0x1001c2ec)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_3_11                                                      (0x2ec)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_0                                                   (0x1001c2f0)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_0                                                       (0x2f0)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_1                                                   (0x1001c2f4)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_1                                                       (0x2f4)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_2                                                   (0x1001c2f8)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_2                                                       (0x2f8)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_3                                                   (0x1001c2fc)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_3                                                       (0x2fc)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_4                                                   (0x1001c300)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_4                                                       (0x300)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_5                                                   (0x1001c304)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_5                                                       (0x304)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_6                                                   (0x1001c308)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_6                                                       (0x308)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_7                                                   (0x1001c30c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_7                                                       (0x30c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_8                                                   (0x1001c310)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_8                                                       (0x310)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_9                                                   (0x1001c314)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_9                                                       (0x314)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_10                                                  (0x1001c318)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_10                                                      (0x318)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_11                                                  (0x1001c31c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_4_11                                                      (0x31c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_0                                                   (0x1001c320)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_0                                                       (0x320)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_1                                                   (0x1001c324)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_1                                                       (0x324)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_2                                                   (0x1001c328)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_2                                                       (0x328)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_3                                                   (0x1001c32c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_3                                                       (0x32c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_4                                                   (0x1001c330)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_4                                                       (0x330)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_5                                                   (0x1001c334)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_5                                                       (0x334)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_6                                                   (0x1001c338)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_6                                                       (0x338)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_7                                                   (0x1001c33c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_7                                                       (0x33c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_8                                                   (0x1001c340)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_8                                                       (0x340)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_9                                                   (0x1001c344)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_9                                                       (0x344)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_10                                                  (0x1001c348)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_10                                                      (0x348)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_11                                                  (0x1001c34c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_5_11                                                      (0x34c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_0                                                   (0x1001c350)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_0                                                       (0x350)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_1                                                   (0x1001c354)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_1                                                       (0x354)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_2                                                   (0x1001c358)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_2                                                       (0x358)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_3                                                   (0x1001c35c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_3                                                       (0x35c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_4                                                   (0x1001c360)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_4                                                       (0x360)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_5                                                   (0x1001c364)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_5                                                       (0x364)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_6                                                   (0x1001c368)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_6                                                       (0x368)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_7                                                   (0x1001c36c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_7                                                       (0x36c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_8                                                   (0x1001c370)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_8                                                       (0x370)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_9                                                   (0x1001c374)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_9                                                       (0x374)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_10                                                  (0x1001c378)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_10                                                      (0x378)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_11                                                  (0x1001c37c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_6_11                                                      (0x37c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_0                                                   (0x1001c380)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_0                                                       (0x380)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_1                                                   (0x1001c384)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_1                                                       (0x384)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_2                                                   (0x1001c388)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_2                                                       (0x388)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_3                                                   (0x1001c38c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_3                                                       (0x38c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_4                                                   (0x1001c390)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_4                                                       (0x390)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_5                                                   (0x1001c394)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_5                                                       (0x394)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_6                                                   (0x1001c398)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_6                                                       (0x398)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_7                                                   (0x1001c39c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_7                                                       (0x39c)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_8                                                   (0x1001c3a0)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_8                                                       (0x3a0)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_9                                                   (0x1001c3a4)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_9                                                       (0x3a4)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_10                                                  (0x1001c3a8)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_10                                                      (0x3a8)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_11                                                  (0x1001c3ac)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_7_11                                                      (0x3ac)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_0                                                   (0x1001c3b0)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_0                                                       (0x3b0)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_1                                                   (0x1001c3b4)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_1                                                       (0x3b4)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_2                                                   (0x1001c3b8)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_2                                                       (0x3b8)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_3                                                   (0x1001c3bc)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_3                                                       (0x3bc)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_4                                                   (0x1001c3c0)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_4                                                       (0x3c0)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_5                                                   (0x1001c3c4)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_5                                                       (0x3c4)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_6                                                   (0x1001c3c8)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_6                                                       (0x3c8)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_7                                                   (0x1001c3cc)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_7                                                       (0x3cc)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_8                                                   (0x1001c3d0)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_8                                                       (0x3d0)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_9                                                   (0x1001c3d4)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_9                                                       (0x3d4)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_10                                                  (0x1001c3d8)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_10                                                      (0x3d8)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_11                                                  (0x1001c3dc)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_8_11                                                      (0x3dc)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_0                                                   (0x1001c3e0)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_0                                                       (0x3e0)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_1                                                   (0x1001c3e4)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_1                                                       (0x3e4)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_2                                                   (0x1001c3e8)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_2                                                       (0x3e8)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_3                                                   (0x1001c3ec)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_3                                                       (0x3ec)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_4                                                   (0x1001c3f0)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_4                                                       (0x3f0)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_5                                                   (0x1001c3f4)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_5                                                       (0x3f4)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_6                                                   (0x1001c3f8)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_6                                                       (0x3f8)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_7                                                   (0x1001c3fc)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_7                                                       (0x3fc)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_8                                                   (0x1001c400)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_8                                                       (0x400)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_9                                                   (0x1001c404)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_9                                                       (0x404)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_10                                                  (0x1001c408)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_10                                                      (0x408)
#define CLP_DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_11                                                  (0x1001c40c)
#define DV_REG_NONSTICKY_DATA_VAULT_ENTRY_9_11                                                      (0x40c)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_0                                                (0x1001c410)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_0                                                    (0x410)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_0_LOCK_ENTRY_LOW                                     (0)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_0_LOCK_ENTRY_MASK                                    (0x1)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_1                                                (0x1001c414)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_1                                                    (0x414)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_1_LOCK_ENTRY_LOW                                     (0)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_1_LOCK_ENTRY_MASK                                    (0x1)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_2                                                (0x1001c418)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_2                                                    (0x418)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_2_LOCK_ENTRY_LOW                                     (0)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_2_LOCK_ENTRY_MASK                                    (0x1)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_3                                                (0x1001c41c)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_3                                                    (0x41c)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_3_LOCK_ENTRY_LOW                                     (0)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_3_LOCK_ENTRY_MASK                                    (0x1)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_4                                                (0x1001c420)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_4                                                    (0x420)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_4_LOCK_ENTRY_LOW                                     (0)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_4_LOCK_ENTRY_MASK                                    (0x1)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_5                                                (0x1001c424)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_5                                                    (0x424)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_5_LOCK_ENTRY_LOW                                     (0)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_5_LOCK_ENTRY_MASK                                    (0x1)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_6                                                (0x1001c428)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_6                                                    (0x428)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_6_LOCK_ENTRY_LOW                                     (0)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_6_LOCK_ENTRY_MASK                                    (0x1)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_7                                                (0x1001c42c)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_7                                                    (0x42c)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_7_LOCK_ENTRY_LOW                                     (0)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_7_LOCK_ENTRY_MASK                                    (0x1)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_8                                                (0x1001c430)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_8                                                    (0x430)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_8_LOCK_ENTRY_LOW                                     (0)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_8_LOCK_ENTRY_MASK                                    (0x1)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_9                                                (0x1001c434)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_9                                                    (0x434)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_9_LOCK_ENTRY_LOW                                     (0)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREGCTRL_9_LOCK_ENTRY_MASK                                    (0x1)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREG_0                                                    (0x1001c438)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREG_0                                                        (0x438)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREG_1                                                    (0x1001c43c)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREG_1                                                        (0x43c)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREG_2                                                    (0x1001c440)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREG_2                                                        (0x440)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREG_3                                                    (0x1001c444)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREG_3                                                        (0x444)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREG_4                                                    (0x1001c448)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREG_4                                                        (0x448)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREG_5                                                    (0x1001c44c)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREG_5                                                        (0x44c)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREG_6                                                    (0x1001c450)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREG_6                                                        (0x450)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREG_7                                                    (0x1001c454)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREG_7                                                        (0x454)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREG_8                                                    (0x1001c458)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREG_8                                                        (0x458)
#define CLP_DV_REG_NONSTICKYLOCKABLESCRATCHREG_9                                                    (0x1001c45c)
#define DV_REG_NONSTICKYLOCKABLESCRATCHREG_9                                                        (0x45c)
#define CLP_DV_REG_NONSTICKYGENERICSCRATCHREG_0                                                     (0x1001c460)
#define DV_REG_NONSTICKYGENERICSCRATCHREG_0                                                         (0x460)
#define CLP_DV_REG_NONSTICKYGENERICSCRATCHREG_1                                                     (0x1001c464)
#define DV_REG_NONSTICKYGENERICSCRATCHREG_1                                                         (0x464)
#define CLP_DV_REG_NONSTICKYGENERICSCRATCHREG_2                                                     (0x1001c468)
#define DV_REG_NONSTICKYGENERICSCRATCHREG_2                                                         (0x468)
#define CLP_DV_REG_NONSTICKYGENERICSCRATCHREG_3                                                     (0x1001c46c)
#define DV_REG_NONSTICKYGENERICSCRATCHREG_3                                                         (0x46c)
#define CLP_DV_REG_NONSTICKYGENERICSCRATCHREG_4                                                     (0x1001c470)
#define DV_REG_NONSTICKYGENERICSCRATCHREG_4                                                         (0x470)
#define CLP_DV_REG_NONSTICKYGENERICSCRATCHREG_5                                                     (0x1001c474)
#define DV_REG_NONSTICKYGENERICSCRATCHREG_5                                                         (0x474)
#define CLP_DV_REG_NONSTICKYGENERICSCRATCHREG_6                                                     (0x1001c478)
#define DV_REG_NONSTICKYGENERICSCRATCHREG_6                                                         (0x478)
#define CLP_DV_REG_NONSTICKYGENERICSCRATCHREG_7                                                     (0x1001c47c)
#define DV_REG_NONSTICKYGENERICSCRATCHREG_7                                                         (0x47c)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREGCTRL_0                                                   (0x1001c480)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_0                                                       (0x480)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_0_LOCK_ENTRY_LOW                                        (0)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_0_LOCK_ENTRY_MASK                                       (0x1)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREGCTRL_1                                                   (0x1001c484)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_1                                                       (0x484)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_1_LOCK_ENTRY_LOW                                        (0)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_1_LOCK_ENTRY_MASK                                       (0x1)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREGCTRL_2                                                   (0x1001c488)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_2                                                       (0x488)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_2_LOCK_ENTRY_LOW                                        (0)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_2_LOCK_ENTRY_MASK                                       (0x1)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREGCTRL_3                                                   (0x1001c48c)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_3                                                       (0x48c)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_3_LOCK_ENTRY_LOW                                        (0)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_3_LOCK_ENTRY_MASK                                       (0x1)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREGCTRL_4                                                   (0x1001c490)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_4                                                       (0x490)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_4_LOCK_ENTRY_LOW                                        (0)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_4_LOCK_ENTRY_MASK                                       (0x1)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREGCTRL_5                                                   (0x1001c494)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_5                                                       (0x494)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_5_LOCK_ENTRY_LOW                                        (0)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_5_LOCK_ENTRY_MASK                                       (0x1)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREGCTRL_6                                                   (0x1001c498)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_6                                                       (0x498)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_6_LOCK_ENTRY_LOW                                        (0)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_6_LOCK_ENTRY_MASK                                       (0x1)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREGCTRL_7                                                   (0x1001c49c)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_7                                                       (0x49c)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_7_LOCK_ENTRY_LOW                                        (0)
#define DV_REG_STICKYLOCKABLESCRATCHREGCTRL_7_LOCK_ENTRY_MASK                                       (0x1)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREG_0                                                       (0x1001c4a0)
#define DV_REG_STICKYLOCKABLESCRATCHREG_0                                                           (0x4a0)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREG_1                                                       (0x1001c4a4)
#define DV_REG_STICKYLOCKABLESCRATCHREG_1                                                           (0x4a4)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREG_2                                                       (0x1001c4a8)
#define DV_REG_STICKYLOCKABLESCRATCHREG_2                                                           (0x4a8)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREG_3                                                       (0x1001c4ac)
#define DV_REG_STICKYLOCKABLESCRATCHREG_3                                                           (0x4ac)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREG_4                                                       (0x1001c4b0)
#define DV_REG_STICKYLOCKABLESCRATCHREG_4                                                           (0x4b0)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREG_5                                                       (0x1001c4b4)
#define DV_REG_STICKYLOCKABLESCRATCHREG_5                                                           (0x4b4)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREG_6                                                       (0x1001c4b8)
#define DV_REG_STICKYLOCKABLESCRATCHREG_6                                                           (0x4b8)
#define CLP_DV_REG_STICKYLOCKABLESCRATCHREG_7                                                       (0x1001c4bc)
#define DV_REG_STICKYLOCKABLESCRATCHREG_7                                                           (0x4bc)
#define CLP_SHA512_REG_BASE_ADDR                                                                    (0x10020000)
#define CLP_SHA512_REG_SHA512_NAME_0                                                                (0x10020000)
#define SHA512_REG_SHA512_NAME_0                                                                    (0x0)
#define CLP_SHA512_REG_SHA512_NAME_1                                                                (0x10020004)
#define SHA512_REG_SHA512_NAME_1                                                                    (0x4)
#define CLP_SHA512_REG_SHA512_VERSION_0                                                             (0x10020008)
#define SHA512_REG_SHA512_VERSION_0                                                                 (0x8)
#define CLP_SHA512_REG_SHA512_VERSION_1                                                             (0x1002000c)
#define SHA512_REG_SHA512_VERSION_1                                                                 (0xc)
#define CLP_SHA512_REG_SHA512_CTRL                                                                  (0x10020010)
#define SHA512_REG_SHA512_CTRL                                                                      (0x10)
#define SHA512_REG_SHA512_CTRL_INIT_LOW                                                             (0)
#define SHA512_REG_SHA512_CTRL_INIT_MASK                                                            (0x1)
#define SHA512_REG_SHA512_CTRL_NEXT_LOW                                                             (1)
#define SHA512_REG_SHA512_CTRL_NEXT_MASK                                                            (0x2)
#define SHA512_REG_SHA512_CTRL_MODE_LOW                                                             (2)
#define SHA512_REG_SHA512_CTRL_MODE_MASK                                                            (0xc)
#define SHA512_REG_SHA512_CTRL_ZEROIZE_LOW                                                          (4)
#define SHA512_REG_SHA512_CTRL_ZEROIZE_MASK                                                         (0x10)
#define SHA512_REG_SHA512_CTRL_LAST_LOW                                                             (5)
#define SHA512_REG_SHA512_CTRL_LAST_MASK                                                            (0x20)
#define CLP_SHA512_REG_SHA512_STATUS                                                                (0x10020018)
#define SHA512_REG_SHA512_STATUS                                                                    (0x18)
#define SHA512_REG_SHA512_STATUS_READY_LOW                                                          (0)
#define SHA512_REG_SHA512_STATUS_READY_MASK                                                         (0x1)
#define SHA512_REG_SHA512_STATUS_VALID_LOW                                                          (1)
#define SHA512_REG_SHA512_STATUS_VALID_MASK                                                         (0x2)
#define CLP_SHA512_REG_SHA512_BLOCK_0                                                               (0x10020080)
#define SHA512_REG_SHA512_BLOCK_0                                                                   (0x80)
#define CLP_SHA512_REG_SHA512_BLOCK_1                                                               (0x10020084)
#define SHA512_REG_SHA512_BLOCK_1                                                                   (0x84)
#define CLP_SHA512_REG_SHA512_BLOCK_2                                                               (0x10020088)
#define SHA512_REG_SHA512_BLOCK_2                                                                   (0x88)
#define CLP_SHA512_REG_SHA512_BLOCK_3                                                               (0x1002008c)
#define SHA512_REG_SHA512_BLOCK_3                                                                   (0x8c)
#define CLP_SHA512_REG_SHA512_BLOCK_4                                                               (0x10020090)
#define SHA512_REG_SHA512_BLOCK_4                                                                   (0x90)
#define CLP_SHA512_REG_SHA512_BLOCK_5                                                               (0x10020094)
#define SHA512_REG_SHA512_BLOCK_5                                                                   (0x94)
#define CLP_SHA512_REG_SHA512_BLOCK_6                                                               (0x10020098)
#define SHA512_REG_SHA512_BLOCK_6                                                                   (0x98)
#define CLP_SHA512_REG_SHA512_BLOCK_7                                                               (0x1002009c)
#define SHA512_REG_SHA512_BLOCK_7                                                                   (0x9c)
#define CLP_SHA512_REG_SHA512_BLOCK_8                                                               (0x100200a0)
#define SHA512_REG_SHA512_BLOCK_8                                                                   (0xa0)
#define CLP_SHA512_REG_SHA512_BLOCK_9                                                               (0x100200a4)
#define SHA512_REG_SHA512_BLOCK_9                                                                   (0xa4)
#define CLP_SHA512_REG_SHA512_BLOCK_10                                                              (0x100200a8)
#define SHA512_REG_SHA512_BLOCK_10                                                                  (0xa8)
#define CLP_SHA512_REG_SHA512_BLOCK_11                                                              (0x100200ac)
#define SHA512_REG_SHA512_BLOCK_11                                                                  (0xac)
#define CLP_SHA512_REG_SHA512_BLOCK_12                                                              (0x100200b0)
#define SHA512_REG_SHA512_BLOCK_12                                                                  (0xb0)
#define CLP_SHA512_REG_SHA512_BLOCK_13                                                              (0x100200b4)
#define SHA512_REG_SHA512_BLOCK_13                                                                  (0xb4)
#define CLP_SHA512_REG_SHA512_BLOCK_14                                                              (0x100200b8)
#define SHA512_REG_SHA512_BLOCK_14                                                                  (0xb8)
#define CLP_SHA512_REG_SHA512_BLOCK_15                                                              (0x100200bc)
#define SHA512_REG_SHA512_BLOCK_15                                                                  (0xbc)
#define CLP_SHA512_REG_SHA512_BLOCK_16                                                              (0x100200c0)
#define SHA512_REG_SHA512_BLOCK_16                                                                  (0xc0)
#define CLP_SHA512_REG_SHA512_BLOCK_17                                                              (0x100200c4)
#define SHA512_REG_SHA512_BLOCK_17                                                                  (0xc4)
#define CLP_SHA512_REG_SHA512_BLOCK_18                                                              (0x100200c8)
#define SHA512_REG_SHA512_BLOCK_18                                                                  (0xc8)
#define CLP_SHA512_REG_SHA512_BLOCK_19                                                              (0x100200cc)
#define SHA512_REG_SHA512_BLOCK_19                                                                  (0xcc)
#define CLP_SHA512_REG_SHA512_BLOCK_20                                                              (0x100200d0)
#define SHA512_REG_SHA512_BLOCK_20                                                                  (0xd0)
#define CLP_SHA512_REG_SHA512_BLOCK_21                                                              (0x100200d4)
#define SHA512_REG_SHA512_BLOCK_21                                                                  (0xd4)
#define CLP_SHA512_REG_SHA512_BLOCK_22                                                              (0x100200d8)
#define SHA512_REG_SHA512_BLOCK_22                                                                  (0xd8)
#define CLP_SHA512_REG_SHA512_BLOCK_23                                                              (0x100200dc)
#define SHA512_REG_SHA512_BLOCK_23                                                                  (0xdc)
#define CLP_SHA512_REG_SHA512_BLOCK_24                                                              (0x100200e0)
#define SHA512_REG_SHA512_BLOCK_24                                                                  (0xe0)
#define CLP_SHA512_REG_SHA512_BLOCK_25                                                              (0x100200e4)
#define SHA512_REG_SHA512_BLOCK_25                                                                  (0xe4)
#define CLP_SHA512_REG_SHA512_BLOCK_26                                                              (0x100200e8)
#define SHA512_REG_SHA512_BLOCK_26                                                                  (0xe8)
#define CLP_SHA512_REG_SHA512_BLOCK_27                                                              (0x100200ec)
#define SHA512_REG_SHA512_BLOCK_27                                                                  (0xec)
#define CLP_SHA512_REG_SHA512_BLOCK_28                                                              (0x100200f0)
#define SHA512_REG_SHA512_BLOCK_28                                                                  (0xf0)
#define CLP_SHA512_REG_SHA512_BLOCK_29                                                              (0x100200f4)
#define SHA512_REG_SHA512_BLOCK_29                                                                  (0xf4)
#define CLP_SHA512_REG_SHA512_BLOCK_30                                                              (0x100200f8)
#define SHA512_REG_SHA512_BLOCK_30                                                                  (0xf8)
#define CLP_SHA512_REG_SHA512_BLOCK_31                                                              (0x100200fc)
#define SHA512_REG_SHA512_BLOCK_31                                                                  (0xfc)
#define CLP_SHA512_REG_SHA512_DIGEST_0                                                              (0x10020100)
#define SHA512_REG_SHA512_DIGEST_0                                                                  (0x100)
#define CLP_SHA512_REG_SHA512_DIGEST_1                                                              (0x10020104)
#define SHA512_REG_SHA512_DIGEST_1                                                                  (0x104)
#define CLP_SHA512_REG_SHA512_DIGEST_2                                                              (0x10020108)
#define SHA512_REG_SHA512_DIGEST_2                                                                  (0x108)
#define CLP_SHA512_REG_SHA512_DIGEST_3                                                              (0x1002010c)
#define SHA512_REG_SHA512_DIGEST_3                                                                  (0x10c)
#define CLP_SHA512_REG_SHA512_DIGEST_4                                                              (0x10020110)
#define SHA512_REG_SHA512_DIGEST_4                                                                  (0x110)
#define CLP_SHA512_REG_SHA512_DIGEST_5                                                              (0x10020114)
#define SHA512_REG_SHA512_DIGEST_5                                                                  (0x114)
#define CLP_SHA512_REG_SHA512_DIGEST_6                                                              (0x10020118)
#define SHA512_REG_SHA512_DIGEST_6                                                                  (0x118)
#define CLP_SHA512_REG_SHA512_DIGEST_7                                                              (0x1002011c)
#define SHA512_REG_SHA512_DIGEST_7                                                                  (0x11c)
#define CLP_SHA512_REG_SHA512_DIGEST_8                                                              (0x10020120)
#define SHA512_REG_SHA512_DIGEST_8                                                                  (0x120)
#define CLP_SHA512_REG_SHA512_DIGEST_9                                                              (0x10020124)
#define SHA512_REG_SHA512_DIGEST_9                                                                  (0x124)
#define CLP_SHA512_REG_SHA512_DIGEST_10                                                             (0x10020128)
#define SHA512_REG_SHA512_DIGEST_10                                                                 (0x128)
#define CLP_SHA512_REG_SHA512_DIGEST_11                                                             (0x1002012c)
#define SHA512_REG_SHA512_DIGEST_11                                                                 (0x12c)
#define CLP_SHA512_REG_SHA512_DIGEST_12                                                             (0x10020130)
#define SHA512_REG_SHA512_DIGEST_12                                                                 (0x130)
#define CLP_SHA512_REG_SHA512_DIGEST_13                                                             (0x10020134)
#define SHA512_REG_SHA512_DIGEST_13                                                                 (0x134)
#define CLP_SHA512_REG_SHA512_DIGEST_14                                                             (0x10020138)
#define SHA512_REG_SHA512_DIGEST_14                                                                 (0x138)
#define CLP_SHA512_REG_SHA512_DIGEST_15                                                             (0x1002013c)
#define SHA512_REG_SHA512_DIGEST_15                                                                 (0x13c)
#define CLP_SHA512_REG_SHA512_VAULT_RD_CTRL                                                         (0x10020600)
#define SHA512_REG_SHA512_VAULT_RD_CTRL                                                             (0x600)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_READ_EN_LOW                                                 (0)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_READ_EN_MASK                                                (0x1)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_READ_ENTRY_LOW                                              (1)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_READ_ENTRY_MASK                                             (0x3e)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_PCR_HASH_EXTEND_LOW                                         (6)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_PCR_HASH_EXTEND_MASK                                        (0x40)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_RSVD_LOW                                                    (7)
#define SHA512_REG_SHA512_VAULT_RD_CTRL_RSVD_MASK                                                   (0xffffff80)
#define CLP_SHA512_REG_SHA512_VAULT_RD_STATUS                                                       (0x10020604)
#define SHA512_REG_SHA512_VAULT_RD_STATUS                                                           (0x604)
#define SHA512_REG_SHA512_VAULT_RD_STATUS_READY_LOW                                                 (0)
#define SHA512_REG_SHA512_VAULT_RD_STATUS_READY_MASK                                                (0x1)
#define SHA512_REG_SHA512_VAULT_RD_STATUS_VALID_LOW                                                 (1)
#define SHA512_REG_SHA512_VAULT_RD_STATUS_VALID_MASK                                                (0x2)
#define SHA512_REG_SHA512_VAULT_RD_STATUS_ERROR_LOW                                                 (2)
#define SHA512_REG_SHA512_VAULT_RD_STATUS_ERROR_MASK                                                (0x3fc)
#define CLP_SHA512_REG_SHA512_KV_WR_CTRL                                                            (0x10020608)
#define SHA512_REG_SHA512_KV_WR_CTRL                                                                (0x608)
#define SHA512_REG_SHA512_KV_WR_CTRL_WRITE_EN_LOW                                                   (0)
#define SHA512_REG_SHA512_KV_WR_CTRL_WRITE_EN_MASK                                                  (0x1)
#define SHA512_REG_SHA512_KV_WR_CTRL_WRITE_ENTRY_LOW                                                (1)
#define SHA512_REG_SHA512_KV_WR_CTRL_WRITE_ENTRY_MASK                                               (0x3e)
#define SHA512_REG_SHA512_KV_WR_CTRL_HMAC_KEY_DEST_VALID_LOW                                        (6)
#define SHA512_REG_SHA512_KV_WR_CTRL_HMAC_KEY_DEST_VALID_MASK                                       (0x40)
#define SHA512_REG_SHA512_KV_WR_CTRL_HMAC_BLOCK_DEST_VALID_LOW                                      (7)
#define SHA512_REG_SHA512_KV_WR_CTRL_HMAC_BLOCK_DEST_VALID_MASK                                     (0x80)
#define SHA512_REG_SHA512_KV_WR_CTRL_SHA_BLOCK_DEST_VALID_LOW                                       (8)
#define SHA512_REG_SHA512_KV_WR_CTRL_SHA_BLOCK_DEST_VALID_MASK                                      (0x100)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_PKEY_DEST_VALID_LOW                                        (9)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_PKEY_DEST_VALID_MASK                                       (0x200)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_SEED_DEST_VALID_LOW                                        (10)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_SEED_DEST_VALID_MASK                                       (0x400)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_MSG_DEST_VALID_LOW                                         (11)
#define SHA512_REG_SHA512_KV_WR_CTRL_ECC_MSG_DEST_VALID_MASK                                        (0x800)
#define SHA512_REG_SHA512_KV_WR_CTRL_RSVD_LOW                                                       (12)
#define SHA512_REG_SHA512_KV_WR_CTRL_RSVD_MASK                                                      (0xfffff000)
#define CLP_SHA512_REG_SHA512_KV_WR_STATUS                                                          (0x1002060c)
#define SHA512_REG_SHA512_KV_WR_STATUS                                                              (0x60c)
#define SHA512_REG_SHA512_KV_WR_STATUS_READY_LOW                                                    (0)
#define SHA512_REG_SHA512_KV_WR_STATUS_READY_MASK                                                   (0x1)
#define SHA512_REG_SHA512_KV_WR_STATUS_VALID_LOW                                                    (1)
#define SHA512_REG_SHA512_KV_WR_STATUS_VALID_MASK                                                   (0x2)
#define SHA512_REG_SHA512_KV_WR_STATUS_ERROR_LOW                                                    (2)
#define SHA512_REG_SHA512_KV_WR_STATUS_ERROR_MASK                                                   (0x3fc)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_NONCE                                                    (0x10020610)
#define SHA512_REG_SHA512_GEN_PCR_HASH_NONCE                                                        (0x610)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_CTRL                                                     (0x10020614)
#define SHA512_REG_SHA512_GEN_PCR_HASH_CTRL                                                         (0x614)
#define SHA512_REG_SHA512_GEN_PCR_HASH_CTRL_START_LOW                                               (0)
#define SHA512_REG_SHA512_GEN_PCR_HASH_CTRL_START_MASK                                              (0x1)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_STATUS                                                   (0x10020618)
#define SHA512_REG_SHA512_GEN_PCR_HASH_STATUS                                                       (0x618)
#define SHA512_REG_SHA512_GEN_PCR_HASH_STATUS_READY_LOW                                             (0)
#define SHA512_REG_SHA512_GEN_PCR_HASH_STATUS_READY_MASK                                            (0x1)
#define SHA512_REG_SHA512_GEN_PCR_HASH_STATUS_VALID_LOW                                             (1)
#define SHA512_REG_SHA512_GEN_PCR_HASH_STATUS_VALID_MASK                                            (0x2)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_0                                                 (0x1002061c)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_0                                                     (0x61c)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_1                                                 (0x10020620)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_1                                                     (0x620)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_2                                                 (0x10020624)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_2                                                     (0x624)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_3                                                 (0x10020628)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_3                                                     (0x628)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_4                                                 (0x1002062c)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_4                                                     (0x62c)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_5                                                 (0x10020630)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_5                                                     (0x630)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_6                                                 (0x10020634)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_6                                                     (0x634)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_7                                                 (0x10020638)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_7                                                     (0x638)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_8                                                 (0x1002063c)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_8                                                     (0x63c)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_9                                                 (0x10020640)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_9                                                     (0x640)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_10                                                (0x10020644)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_10                                                    (0x644)
#define CLP_SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_11                                                (0x10020648)
#define SHA512_REG_SHA512_GEN_PCR_HASH_DIGEST_11                                                    (0x648)
#define CLP_SHA512_REG_INTR_BLOCK_RF_START                                                          (0x10020800)
#define CLP_SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                               (0x10020800)
#define SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                   (0x800)
#define SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                      (0)
#define SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                     (0x1)
#define SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                      (1)
#define SHA512_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                     (0x2)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                (0x10020804)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                    (0x804)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_LOW                                      (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_MASK                                     (0x1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_LOW                                      (1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_MASK                                     (0x2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_LOW                                      (2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_MASK                                     (0x4)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_LOW                                      (3)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_MASK                                     (0x8)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                (0x10020808)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                    (0x808)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                              (0)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                             (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                            (0x1002080c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                (0x80c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                    (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                   (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                            (0x10020810)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                (0x810)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                    (0)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                   (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                          (0x10020814)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                              (0x814)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_LOW                               (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_MASK                              (0x1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_LOW                               (1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_MASK                              (0x2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_LOW                               (2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_MASK                              (0x4)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_LOW                               (3)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_MASK                              (0x8)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                          (0x10020818)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                              (0x818)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                       (0)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                      (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                              (0x1002081c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                  (0x81c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_LOW                                  (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_MASK                                 (0x1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_LOW                                  (1)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_MASK                                 (0x2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_LOW                                  (2)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_MASK                                 (0x4)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_LOW                                  (3)
#define SHA512_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_MASK                                 (0x8)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                              (0x10020820)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                  (0x820)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                          (0)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                         (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                            (0x10020900)
#define SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                                (0x900)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                            (0x10020904)
#define SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                                (0x904)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                            (0x10020908)
#define SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                                (0x908)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                            (0x1002090c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                                (0x90c)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                    (0x10020980)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                        (0x980)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                       (0x10020a00)
#define SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                           (0xa00)
#define SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                       (0x10020a04)
#define SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                           (0xa04)
#define SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                       (0x10020a08)
#define SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                           (0xa08)
#define SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                       (0x10020a0c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                           (0xa0c)
#define SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA512_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                               (0x10020a10)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                   (0xa10)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                         (0)
#define SHA512_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                        (0x1)
#define CLP_SHA256_REG_BASE_ADDR                                                                    (0x10028000)
#define CLP_SHA256_REG_SHA256_NAME_0                                                                (0x10028000)
#define SHA256_REG_SHA256_NAME_0                                                                    (0x0)
#define CLP_SHA256_REG_SHA256_NAME_1                                                                (0x10028004)
#define SHA256_REG_SHA256_NAME_1                                                                    (0x4)
#define CLP_SHA256_REG_SHA256_VERSION_0                                                             (0x10028008)
#define SHA256_REG_SHA256_VERSION_0                                                                 (0x8)
#define CLP_SHA256_REG_SHA256_VERSION_1                                                             (0x1002800c)
#define SHA256_REG_SHA256_VERSION_1                                                                 (0xc)
#define CLP_SHA256_REG_SHA256_CTRL                                                                  (0x10028010)
#define SHA256_REG_SHA256_CTRL                                                                      (0x10)
#define SHA256_REG_SHA256_CTRL_INIT_LOW                                                             (0)
#define SHA256_REG_SHA256_CTRL_INIT_MASK                                                            (0x1)
#define SHA256_REG_SHA256_CTRL_NEXT_LOW                                                             (1)
#define SHA256_REG_SHA256_CTRL_NEXT_MASK                                                            (0x2)
#define SHA256_REG_SHA256_CTRL_MODE_LOW                                                             (2)
#define SHA256_REG_SHA256_CTRL_MODE_MASK                                                            (0x4)
#define SHA256_REG_SHA256_CTRL_ZEROIZE_LOW                                                          (3)
#define SHA256_REG_SHA256_CTRL_ZEROIZE_MASK                                                         (0x8)
#define CLP_SHA256_REG_SHA256_STATUS                                                                (0x10028018)
#define SHA256_REG_SHA256_STATUS                                                                    (0x18)
#define SHA256_REG_SHA256_STATUS_READY_LOW                                                          (0)
#define SHA256_REG_SHA256_STATUS_READY_MASK                                                         (0x1)
#define SHA256_REG_SHA256_STATUS_VALID_LOW                                                          (1)
#define SHA256_REG_SHA256_STATUS_VALID_MASK                                                         (0x2)
#define CLP_SHA256_REG_SHA256_BLOCK_0                                                               (0x10028080)
#define SHA256_REG_SHA256_BLOCK_0                                                                   (0x80)
#define CLP_SHA256_REG_SHA256_BLOCK_1                                                               (0x10028084)
#define SHA256_REG_SHA256_BLOCK_1                                                                   (0x84)
#define CLP_SHA256_REG_SHA256_BLOCK_2                                                               (0x10028088)
#define SHA256_REG_SHA256_BLOCK_2                                                                   (0x88)
#define CLP_SHA256_REG_SHA256_BLOCK_3                                                               (0x1002808c)
#define SHA256_REG_SHA256_BLOCK_3                                                                   (0x8c)
#define CLP_SHA256_REG_SHA256_BLOCK_4                                                               (0x10028090)
#define SHA256_REG_SHA256_BLOCK_4                                                                   (0x90)
#define CLP_SHA256_REG_SHA256_BLOCK_5                                                               (0x10028094)
#define SHA256_REG_SHA256_BLOCK_5                                                                   (0x94)
#define CLP_SHA256_REG_SHA256_BLOCK_6                                                               (0x10028098)
#define SHA256_REG_SHA256_BLOCK_6                                                                   (0x98)
#define CLP_SHA256_REG_SHA256_BLOCK_7                                                               (0x1002809c)
#define SHA256_REG_SHA256_BLOCK_7                                                                   (0x9c)
#define CLP_SHA256_REG_SHA256_BLOCK_8                                                               (0x100280a0)
#define SHA256_REG_SHA256_BLOCK_8                                                                   (0xa0)
#define CLP_SHA256_REG_SHA256_BLOCK_9                                                               (0x100280a4)
#define SHA256_REG_SHA256_BLOCK_9                                                                   (0xa4)
#define CLP_SHA256_REG_SHA256_BLOCK_10                                                              (0x100280a8)
#define SHA256_REG_SHA256_BLOCK_10                                                                  (0xa8)
#define CLP_SHA256_REG_SHA256_BLOCK_11                                                              (0x100280ac)
#define SHA256_REG_SHA256_BLOCK_11                                                                  (0xac)
#define CLP_SHA256_REG_SHA256_BLOCK_12                                                              (0x100280b0)
#define SHA256_REG_SHA256_BLOCK_12                                                                  (0xb0)
#define CLP_SHA256_REG_SHA256_BLOCK_13                                                              (0x100280b4)
#define SHA256_REG_SHA256_BLOCK_13                                                                  (0xb4)
#define CLP_SHA256_REG_SHA256_BLOCK_14                                                              (0x100280b8)
#define SHA256_REG_SHA256_BLOCK_14                                                                  (0xb8)
#define CLP_SHA256_REG_SHA256_BLOCK_15                                                              (0x100280bc)
#define SHA256_REG_SHA256_BLOCK_15                                                                  (0xbc)
#define CLP_SHA256_REG_SHA256_DIGEST_0                                                              (0x10028100)
#define SHA256_REG_SHA256_DIGEST_0                                                                  (0x100)
#define CLP_SHA256_REG_SHA256_DIGEST_1                                                              (0x10028104)
#define SHA256_REG_SHA256_DIGEST_1                                                                  (0x104)
#define CLP_SHA256_REG_SHA256_DIGEST_2                                                              (0x10028108)
#define SHA256_REG_SHA256_DIGEST_2                                                                  (0x108)
#define CLP_SHA256_REG_SHA256_DIGEST_3                                                              (0x1002810c)
#define SHA256_REG_SHA256_DIGEST_3                                                                  (0x10c)
#define CLP_SHA256_REG_SHA256_DIGEST_4                                                              (0x10028110)
#define SHA256_REG_SHA256_DIGEST_4                                                                  (0x110)
#define CLP_SHA256_REG_SHA256_DIGEST_5                                                              (0x10028114)
#define SHA256_REG_SHA256_DIGEST_5                                                                  (0x114)
#define CLP_SHA256_REG_SHA256_DIGEST_6                                                              (0x10028118)
#define SHA256_REG_SHA256_DIGEST_6                                                                  (0x118)
#define CLP_SHA256_REG_SHA256_DIGEST_7                                                              (0x1002811c)
#define SHA256_REG_SHA256_DIGEST_7                                                                  (0x11c)
#define CLP_SHA256_REG_INTR_BLOCK_RF_START                                                          (0x10028800)
#define CLP_SHA256_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                               (0x10028800)
#define SHA256_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                   (0x800)
#define SHA256_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                      (0)
#define SHA256_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                     (0x1)
#define SHA256_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                      (1)
#define SHA256_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                     (0x2)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                (0x10028804)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                    (0x804)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_LOW                                      (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_MASK                                     (0x1)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_LOW                                      (1)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_MASK                                     (0x2)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_LOW                                      (2)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_MASK                                     (0x4)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_LOW                                      (3)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_MASK                                     (0x8)
#define CLP_SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                (0x10028808)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                    (0x808)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                              (0)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                             (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                            (0x1002880c)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                                (0x80c)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                    (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                   (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                            (0x10028810)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                                (0x810)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                    (0)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                   (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                          (0x10028814)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                              (0x814)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_LOW                               (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_MASK                              (0x1)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_LOW                               (1)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_MASK                              (0x2)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_LOW                               (2)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_MASK                              (0x4)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_LOW                               (3)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_MASK                              (0x8)
#define CLP_SHA256_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                          (0x10028818)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                              (0x818)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                       (0)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                      (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                              (0x1002881c)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                  (0x81c)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_LOW                                  (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_MASK                                 (0x1)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_LOW                                  (1)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_MASK                                 (0x2)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_LOW                                  (2)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_MASK                                 (0x4)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_LOW                                  (3)
#define SHA256_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_MASK                                 (0x8)
#define CLP_SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                              (0x10028820)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                  (0x820)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                          (0)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                         (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                            (0x10028900)
#define SHA256_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                                (0x900)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                            (0x10028904)
#define SHA256_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                                (0x904)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                            (0x10028908)
#define SHA256_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                                (0x908)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                            (0x1002890c)
#define SHA256_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                                (0x90c)
#define CLP_SHA256_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                    (0x10028980)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                        (0x980)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                       (0x10028a00)
#define SHA256_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                           (0xa00)
#define SHA256_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                       (0x10028a04)
#define SHA256_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                           (0xa04)
#define SHA256_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                       (0x10028a08)
#define SHA256_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                           (0xa08)
#define SHA256_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                       (0x10028a0c)
#define SHA256_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                           (0xa0c)
#define SHA256_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_LOW                                 (0)
#define SHA256_REG_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_MASK                                (0x1)
#define CLP_SHA256_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                               (0x10028a10)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                                   (0xa10)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                         (0)
#define SHA256_REG_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                        (0x1)
#define CLP_CSRNG_REG_BASE_ADDR                                                                     (0x20002000)
#define CLP_CSRNG_REG_INTERRUPT_STATE                                                               (0x20002000)
#define CSRNG_REG_INTERRUPT_STATE                                                                   (0x0)
#define CSRNG_REG_INTERRUPT_STATE_CS_CMD_REQ_DONE_LOW                                               (0)
#define CSRNG_REG_INTERRUPT_STATE_CS_CMD_REQ_DONE_MASK                                              (0x1)
#define CSRNG_REG_INTERRUPT_STATE_CS_ENTROPY_REQ_LOW                                                (1)
#define CSRNG_REG_INTERRUPT_STATE_CS_ENTROPY_REQ_MASK                                               (0x2)
#define CSRNG_REG_INTERRUPT_STATE_CS_HW_INST_EXC_LOW                                                (2)
#define CSRNG_REG_INTERRUPT_STATE_CS_HW_INST_EXC_MASK                                               (0x4)
#define CSRNG_REG_INTERRUPT_STATE_CS_FATAL_ERR_LOW                                                  (3)
#define CSRNG_REG_INTERRUPT_STATE_CS_FATAL_ERR_MASK                                                 (0x8)
#define CLP_CSRNG_REG_INTERRUPT_ENABLE                                                              (0x20002004)
#define CSRNG_REG_INTERRUPT_ENABLE                                                                  (0x4)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_CMD_REQ_DONE_LOW                                              (0)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_CMD_REQ_DONE_MASK                                             (0x1)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_ENTROPY_REQ_LOW                                               (1)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_ENTROPY_REQ_MASK                                              (0x2)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_HW_INST_EXC_LOW                                               (2)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_HW_INST_EXC_MASK                                              (0x4)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_FATAL_ERR_LOW                                                 (3)
#define CSRNG_REG_INTERRUPT_ENABLE_CS_FATAL_ERR_MASK                                                (0x8)
#define CLP_CSRNG_REG_INTERRUPT_TEST                                                                (0x20002008)
#define CSRNG_REG_INTERRUPT_TEST                                                                    (0x8)
#define CSRNG_REG_INTERRUPT_TEST_CS_CMD_REQ_DONE_LOW                                                (0)
#define CSRNG_REG_INTERRUPT_TEST_CS_CMD_REQ_DONE_MASK                                               (0x1)
#define CSRNG_REG_INTERRUPT_TEST_CS_ENTROPY_REQ_LOW                                                 (1)
#define CSRNG_REG_INTERRUPT_TEST_CS_ENTROPY_REQ_MASK                                                (0x2)
#define CSRNG_REG_INTERRUPT_TEST_CS_HW_INST_EXC_LOW                                                 (2)
#define CSRNG_REG_INTERRUPT_TEST_CS_HW_INST_EXC_MASK                                                (0x4)
#define CSRNG_REG_INTERRUPT_TEST_CS_FATAL_ERR_LOW                                                   (3)
#define CSRNG_REG_INTERRUPT_TEST_CS_FATAL_ERR_MASK                                                  (0x8)
#define CLP_CSRNG_REG_ALERT_TEST                                                                    (0x2000200c)
#define CSRNG_REG_ALERT_TEST                                                                        (0xc)
#define CSRNG_REG_ALERT_TEST_RECOV_ALERT_LOW                                                        (0)
#define CSRNG_REG_ALERT_TEST_RECOV_ALERT_MASK                                                       (0x1)
#define CSRNG_REG_ALERT_TEST_FATAL_ALERT_LOW                                                        (1)
#define CSRNG_REG_ALERT_TEST_FATAL_ALERT_MASK                                                       (0x2)
#define CLP_CSRNG_REG_REGWEN                                                                        (0x20002010)
#define CSRNG_REG_REGWEN                                                                            (0x10)
#define CSRNG_REG_REGWEN_REGWEN_LOW                                                                 (0)
#define CSRNG_REG_REGWEN_REGWEN_MASK                                                                (0x1)
#define CLP_CSRNG_REG_CTRL                                                                          (0x20002014)
#define CSRNG_REG_CTRL                                                                              (0x14)
#define CSRNG_REG_CTRL_ENABLE_LOW                                                                   (0)
#define CSRNG_REG_CTRL_ENABLE_MASK                                                                  (0xf)
#define CSRNG_REG_CTRL_SW_APP_ENABLE_LOW                                                            (4)
#define CSRNG_REG_CTRL_SW_APP_ENABLE_MASK                                                           (0xf0)
#define CSRNG_REG_CTRL_READ_INT_STATE_LOW                                                           (8)
#define CSRNG_REG_CTRL_READ_INT_STATE_MASK                                                          (0xf00)
#define CLP_CSRNG_REG_CMD_REQ                                                                       (0x20002018)
#define CSRNG_REG_CMD_REQ                                                                           (0x18)
#define CLP_CSRNG_REG_SW_CMD_STS                                                                    (0x2000201c)
#define CSRNG_REG_SW_CMD_STS                                                                        (0x1c)
#define CSRNG_REG_SW_CMD_STS_CMD_RDY_LOW                                                            (0)
#define CSRNG_REG_SW_CMD_STS_CMD_RDY_MASK                                                           (0x1)
#define CSRNG_REG_SW_CMD_STS_CMD_STS_LOW                                                            (1)
#define CSRNG_REG_SW_CMD_STS_CMD_STS_MASK                                                           (0x2)
#define CLP_CSRNG_REG_GENBITS_VLD                                                                   (0x20002020)
#define CSRNG_REG_GENBITS_VLD                                                                       (0x20)
#define CSRNG_REG_GENBITS_VLD_GENBITS_VLD_LOW                                                       (0)
#define CSRNG_REG_GENBITS_VLD_GENBITS_VLD_MASK                                                      (0x1)
#define CSRNG_REG_GENBITS_VLD_GENBITS_FIPS_LOW                                                      (1)
#define CSRNG_REG_GENBITS_VLD_GENBITS_FIPS_MASK                                                     (0x2)
#define CLP_CSRNG_REG_GENBITS                                                                       (0x20002024)
#define CSRNG_REG_GENBITS                                                                           (0x24)
#define CLP_CSRNG_REG_INT_STATE_NUM                                                                 (0x20002028)
#define CSRNG_REG_INT_STATE_NUM                                                                     (0x28)
#define CSRNG_REG_INT_STATE_NUM_INT_STATE_NUM_LOW                                                   (0)
#define CSRNG_REG_INT_STATE_NUM_INT_STATE_NUM_MASK                                                  (0xf)
#define CLP_CSRNG_REG_INT_STATE_VAL                                                                 (0x2000202c)
#define CSRNG_REG_INT_STATE_VAL                                                                     (0x2c)
#define CLP_CSRNG_REG_HW_EXC_STS                                                                    (0x20002030)
#define CSRNG_REG_HW_EXC_STS                                                                        (0x30)
#define CSRNG_REG_HW_EXC_STS_HW_EXC_STS_LOW                                                         (0)
#define CSRNG_REG_HW_EXC_STS_HW_EXC_STS_MASK                                                        (0xffff)
#define CLP_CSRNG_REG_RECOV_ALERT_STS                                                               (0x20002034)
#define CSRNG_REG_RECOV_ALERT_STS                                                                   (0x34)
#define CSRNG_REG_RECOV_ALERT_STS_ENABLE_FIELD_ALERT_LOW                                            (0)
#define CSRNG_REG_RECOV_ALERT_STS_ENABLE_FIELD_ALERT_MASK                                           (0x1)
#define CSRNG_REG_RECOV_ALERT_STS_SW_APP_ENABLE_FIELD_ALERT_LOW                                     (1)
#define CSRNG_REG_RECOV_ALERT_STS_SW_APP_ENABLE_FIELD_ALERT_MASK                                    (0x2)
#define CSRNG_REG_RECOV_ALERT_STS_READ_INT_STATE_FIELD_ALERT_LOW                                    (2)
#define CSRNG_REG_RECOV_ALERT_STS_READ_INT_STATE_FIELD_ALERT_MASK                                   (0x4)
#define CSRNG_REG_RECOV_ALERT_STS_ACMD_FLAG0_FIELD_ALERT_LOW                                        (3)
#define CSRNG_REG_RECOV_ALERT_STS_ACMD_FLAG0_FIELD_ALERT_MASK                                       (0x8)
#define CSRNG_REG_RECOV_ALERT_STS_CS_BUS_CMP_ALERT_LOW                                              (12)
#define CSRNG_REG_RECOV_ALERT_STS_CS_BUS_CMP_ALERT_MASK                                             (0x1000)
#define CSRNG_REG_RECOV_ALERT_STS_CS_MAIN_SM_ALERT_LOW                                              (13)
#define CSRNG_REG_RECOV_ALERT_STS_CS_MAIN_SM_ALERT_MASK                                             (0x2000)
#define CLP_CSRNG_REG_ERR_CODE                                                                      (0x20002038)
#define CSRNG_REG_ERR_CODE                                                                          (0x38)
#define CSRNG_REG_ERR_CODE_SFIFO_CMD_ERR_LOW                                                        (0)
#define CSRNG_REG_ERR_CODE_SFIFO_CMD_ERR_MASK                                                       (0x1)
#define CSRNG_REG_ERR_CODE_SFIFO_GENBITS_ERR_LOW                                                    (1)
#define CSRNG_REG_ERR_CODE_SFIFO_GENBITS_ERR_MASK                                                   (0x2)
#define CSRNG_REG_ERR_CODE_SFIFO_CMDREQ_ERR_LOW                                                     (2)
#define CSRNG_REG_ERR_CODE_SFIFO_CMDREQ_ERR_MASK                                                    (0x4)
#define CSRNG_REG_ERR_CODE_SFIFO_RCSTAGE_ERR_LOW                                                    (3)
#define CSRNG_REG_ERR_CODE_SFIFO_RCSTAGE_ERR_MASK                                                   (0x8)
#define CSRNG_REG_ERR_CODE_SFIFO_KEYVRC_ERR_LOW                                                     (4)
#define CSRNG_REG_ERR_CODE_SFIFO_KEYVRC_ERR_MASK                                                    (0x10)
#define CSRNG_REG_ERR_CODE_SFIFO_UPDREQ_ERR_LOW                                                     (5)
#define CSRNG_REG_ERR_CODE_SFIFO_UPDREQ_ERR_MASK                                                    (0x20)
#define CSRNG_REG_ERR_CODE_SFIFO_BENCREQ_ERR_LOW                                                    (6)
#define CSRNG_REG_ERR_CODE_SFIFO_BENCREQ_ERR_MASK                                                   (0x40)
#define CSRNG_REG_ERR_CODE_SFIFO_BENCACK_ERR_LOW                                                    (7)
#define CSRNG_REG_ERR_CODE_SFIFO_BENCACK_ERR_MASK                                                   (0x80)
#define CSRNG_REG_ERR_CODE_SFIFO_PDATA_ERR_LOW                                                      (8)
#define CSRNG_REG_ERR_CODE_SFIFO_PDATA_ERR_MASK                                                     (0x100)
#define CSRNG_REG_ERR_CODE_SFIFO_FINAL_ERR_LOW                                                      (9)
#define CSRNG_REG_ERR_CODE_SFIFO_FINAL_ERR_MASK                                                     (0x200)
#define CSRNG_REG_ERR_CODE_SFIFO_GBENCACK_ERR_LOW                                                   (10)
#define CSRNG_REG_ERR_CODE_SFIFO_GBENCACK_ERR_MASK                                                  (0x400)
#define CSRNG_REG_ERR_CODE_SFIFO_GRCSTAGE_ERR_LOW                                                   (11)
#define CSRNG_REG_ERR_CODE_SFIFO_GRCSTAGE_ERR_MASK                                                  (0x800)
#define CSRNG_REG_ERR_CODE_SFIFO_GGENREQ_ERR_LOW                                                    (12)
#define CSRNG_REG_ERR_CODE_SFIFO_GGENREQ_ERR_MASK                                                   (0x1000)
#define CSRNG_REG_ERR_CODE_SFIFO_GADSTAGE_ERR_LOW                                                   (13)
#define CSRNG_REG_ERR_CODE_SFIFO_GADSTAGE_ERR_MASK                                                  (0x2000)
#define CSRNG_REG_ERR_CODE_SFIFO_GGENBITS_ERR_LOW                                                   (14)
#define CSRNG_REG_ERR_CODE_SFIFO_GGENBITS_ERR_MASK                                                  (0x4000)
#define CSRNG_REG_ERR_CODE_SFIFO_BLKENC_ERR_LOW                                                     (15)
#define CSRNG_REG_ERR_CODE_SFIFO_BLKENC_ERR_MASK                                                    (0x8000)
#define CSRNG_REG_ERR_CODE_CMD_STAGE_SM_ERR_LOW                                                     (20)
#define CSRNG_REG_ERR_CODE_CMD_STAGE_SM_ERR_MASK                                                    (0x100000)
#define CSRNG_REG_ERR_CODE_MAIN_SM_ERR_LOW                                                          (21)
#define CSRNG_REG_ERR_CODE_MAIN_SM_ERR_MASK                                                         (0x200000)
#define CSRNG_REG_ERR_CODE_DRBG_GEN_SM_ERR_LOW                                                      (22)
#define CSRNG_REG_ERR_CODE_DRBG_GEN_SM_ERR_MASK                                                     (0x400000)
#define CSRNG_REG_ERR_CODE_DRBG_UPDBE_SM_ERR_LOW                                                    (23)
#define CSRNG_REG_ERR_CODE_DRBG_UPDBE_SM_ERR_MASK                                                   (0x800000)
#define CSRNG_REG_ERR_CODE_DRBG_UPDOB_SM_ERR_LOW                                                    (24)
#define CSRNG_REG_ERR_CODE_DRBG_UPDOB_SM_ERR_MASK                                                   (0x1000000)
#define CSRNG_REG_ERR_CODE_AES_CIPHER_SM_ERR_LOW                                                    (25)
#define CSRNG_REG_ERR_CODE_AES_CIPHER_SM_ERR_MASK                                                   (0x2000000)
#define CSRNG_REG_ERR_CODE_CMD_GEN_CNT_ERR_LOW                                                      (26)
#define CSRNG_REG_ERR_CODE_CMD_GEN_CNT_ERR_MASK                                                     (0x4000000)
#define CSRNG_REG_ERR_CODE_FIFO_WRITE_ERR_LOW                                                       (28)
#define CSRNG_REG_ERR_CODE_FIFO_WRITE_ERR_MASK                                                      (0x10000000)
#define CSRNG_REG_ERR_CODE_FIFO_READ_ERR_LOW                                                        (29)
#define CSRNG_REG_ERR_CODE_FIFO_READ_ERR_MASK                                                       (0x20000000)
#define CSRNG_REG_ERR_CODE_FIFO_STATE_ERR_LOW                                                       (30)
#define CSRNG_REG_ERR_CODE_FIFO_STATE_ERR_MASK                                                      (0x40000000)
#define CLP_CSRNG_REG_ERR_CODE_TEST                                                                 (0x2000203c)
#define CSRNG_REG_ERR_CODE_TEST                                                                     (0x3c)
#define CSRNG_REG_ERR_CODE_TEST_ERR_CODE_TEST_LOW                                                   (0)
#define CSRNG_REG_ERR_CODE_TEST_ERR_CODE_TEST_MASK                                                  (0x1f)
#define CLP_CSRNG_REG_MAIN_SM_STATE                                                                 (0x20002040)
#define CSRNG_REG_MAIN_SM_STATE                                                                     (0x40)
#define CSRNG_REG_MAIN_SM_STATE_MAIN_SM_STATE_LOW                                                   (0)
#define CSRNG_REG_MAIN_SM_STATE_MAIN_SM_STATE_MASK                                                  (0xff)
#define CLP_ENTROPY_SRC_REG_BASE_ADDR                                                               (0x20003000)
#define CLP_ENTROPY_SRC_REG_INTERRUPT_STATE                                                         (0x20003000)
#define ENTROPY_SRC_REG_INTERRUPT_STATE                                                             (0x0)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_ENTROPY_VALID_LOW                                        (0)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_ENTROPY_VALID_MASK                                       (0x1)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_HEALTH_TEST_FAILED_LOW                                   (1)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_HEALTH_TEST_FAILED_MASK                                  (0x2)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_OBSERVE_FIFO_READY_LOW                                   (2)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_OBSERVE_FIFO_READY_MASK                                  (0x4)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_FATAL_ERR_LOW                                            (3)
#define ENTROPY_SRC_REG_INTERRUPT_STATE_ES_FATAL_ERR_MASK                                           (0x8)
#define CLP_ENTROPY_SRC_REG_INTERRUPT_ENABLE                                                        (0x20003004)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE                                                            (0x4)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_ENTROPY_VALID_LOW                                       (0)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_ENTROPY_VALID_MASK                                      (0x1)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_HEALTH_TEST_FAILED_LOW                                  (1)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_HEALTH_TEST_FAILED_MASK                                 (0x2)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_OBSERVE_FIFO_READY_LOW                                  (2)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_OBSERVE_FIFO_READY_MASK                                 (0x4)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_FATAL_ERR_LOW                                           (3)
#define ENTROPY_SRC_REG_INTERRUPT_ENABLE_ES_FATAL_ERR_MASK                                          (0x8)
#define CLP_ENTROPY_SRC_REG_INTERRUPT_TEST                                                          (0x20003008)
#define ENTROPY_SRC_REG_INTERRUPT_TEST                                                              (0x8)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_ENTROPY_VALID_LOW                                         (0)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_ENTROPY_VALID_MASK                                        (0x1)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_HEALTH_TEST_FAILED_LOW                                    (1)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_HEALTH_TEST_FAILED_MASK                                   (0x2)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_OBSERVE_FIFO_READY_LOW                                    (2)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_OBSERVE_FIFO_READY_MASK                                   (0x4)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_FATAL_ERR_LOW                                             (3)
#define ENTROPY_SRC_REG_INTERRUPT_TEST_ES_FATAL_ERR_MASK                                            (0x8)
#define CLP_ENTROPY_SRC_REG_ALERT_TEST                                                              (0x2000300c)
#define ENTROPY_SRC_REG_ALERT_TEST                                                                  (0xc)
#define ENTROPY_SRC_REG_ALERT_TEST_RECOV_ALERT_LOW                                                  (0)
#define ENTROPY_SRC_REG_ALERT_TEST_RECOV_ALERT_MASK                                                 (0x1)
#define ENTROPY_SRC_REG_ALERT_TEST_FATAL_ALERT_LOW                                                  (1)
#define ENTROPY_SRC_REG_ALERT_TEST_FATAL_ALERT_MASK                                                 (0x2)
#define CLP_ENTROPY_SRC_REG_ME_REGWEN                                                               (0x20003010)
#define ENTROPY_SRC_REG_ME_REGWEN                                                                   (0x10)
#define ENTROPY_SRC_REG_ME_REGWEN_ME_REGWEN_LOW                                                     (0)
#define ENTROPY_SRC_REG_ME_REGWEN_ME_REGWEN_MASK                                                    (0x1)
#define CLP_ENTROPY_SRC_REG_SW_REGUPD                                                               (0x20003014)
#define ENTROPY_SRC_REG_SW_REGUPD                                                                   (0x14)
#define ENTROPY_SRC_REG_SW_REGUPD_SW_REGUPD_LOW                                                     (0)
#define ENTROPY_SRC_REG_SW_REGUPD_SW_REGUPD_MASK                                                    (0x1)
#define CLP_ENTROPY_SRC_REG_REGWEN                                                                  (0x20003018)
#define ENTROPY_SRC_REG_REGWEN                                                                      (0x18)
#define ENTROPY_SRC_REG_REGWEN_REGWEN_LOW                                                           (0)
#define ENTROPY_SRC_REG_REGWEN_REGWEN_MASK                                                          (0x1)
#define CLP_ENTROPY_SRC_REG_REV                                                                     (0x2000301c)
#define ENTROPY_SRC_REG_REV                                                                         (0x1c)
#define ENTROPY_SRC_REG_REV_ABI_REVISION_LOW                                                        (0)
#define ENTROPY_SRC_REG_REV_ABI_REVISION_MASK                                                       (0xff)
#define ENTROPY_SRC_REG_REV_HW_REVISION_LOW                                                         (8)
#define ENTROPY_SRC_REG_REV_HW_REVISION_MASK                                                        (0xff00)
#define ENTROPY_SRC_REG_REV_CHIP_TYPE_LOW                                                           (16)
#define ENTROPY_SRC_REG_REV_CHIP_TYPE_MASK                                                          (0xff0000)
#define CLP_ENTROPY_SRC_REG_MODULE_ENABLE                                                           (0x20003020)
#define ENTROPY_SRC_REG_MODULE_ENABLE                                                               (0x20)
#define ENTROPY_SRC_REG_MODULE_ENABLE_MODULE_ENABLE_LOW                                             (0)
#define ENTROPY_SRC_REG_MODULE_ENABLE_MODULE_ENABLE_MASK                                            (0xf)
#define CLP_ENTROPY_SRC_REG_CONF                                                                    (0x20003024)
#define ENTROPY_SRC_REG_CONF                                                                        (0x24)
#define ENTROPY_SRC_REG_CONF_FIPS_ENABLE_LOW                                                        (0)
#define ENTROPY_SRC_REG_CONF_FIPS_ENABLE_MASK                                                       (0xf)
#define ENTROPY_SRC_REG_CONF_ENTROPY_DATA_REG_ENABLE_LOW                                            (4)
#define ENTROPY_SRC_REG_CONF_ENTROPY_DATA_REG_ENABLE_MASK                                           (0xf0)
#define ENTROPY_SRC_REG_CONF_THRESHOLD_SCOPE_LOW                                                    (12)
#define ENTROPY_SRC_REG_CONF_THRESHOLD_SCOPE_MASK                                                   (0xf000)
#define ENTROPY_SRC_REG_CONF_RNG_BIT_ENABLE_LOW                                                     (20)
#define ENTROPY_SRC_REG_CONF_RNG_BIT_ENABLE_MASK                                                    (0xf00000)
#define ENTROPY_SRC_REG_CONF_RNG_BIT_SEL_LOW                                                        (24)
#define ENTROPY_SRC_REG_CONF_RNG_BIT_SEL_MASK                                                       (0x3000000)
#define CLP_ENTROPY_SRC_REG_ENTROPY_CONTROL                                                         (0x20003028)
#define ENTROPY_SRC_REG_ENTROPY_CONTROL                                                             (0x28)
#define ENTROPY_SRC_REG_ENTROPY_CONTROL_ES_ROUTE_LOW                                                (0)
#define ENTROPY_SRC_REG_ENTROPY_CONTROL_ES_ROUTE_MASK                                               (0xf)
#define ENTROPY_SRC_REG_ENTROPY_CONTROL_ES_TYPE_LOW                                                 (4)
#define ENTROPY_SRC_REG_ENTROPY_CONTROL_ES_TYPE_MASK                                                (0xf0)
#define CLP_ENTROPY_SRC_REG_ENTROPY_DATA                                                            (0x2000302c)
#define ENTROPY_SRC_REG_ENTROPY_DATA                                                                (0x2c)
#define CLP_ENTROPY_SRC_REG_HEALTH_TEST_WINDOWS                                                     (0x20003030)
#define ENTROPY_SRC_REG_HEALTH_TEST_WINDOWS                                                         (0x30)
#define ENTROPY_SRC_REG_HEALTH_TEST_WINDOWS_FIPS_WINDOW_LOW                                         (0)
#define ENTROPY_SRC_REG_HEALTH_TEST_WINDOWS_FIPS_WINDOW_MASK                                        (0xffff)
#define ENTROPY_SRC_REG_HEALTH_TEST_WINDOWS_BYPASS_WINDOW_LOW                                       (16)
#define ENTROPY_SRC_REG_HEALTH_TEST_WINDOWS_BYPASS_WINDOW_MASK                                      (0xffff0000)
#define CLP_ENTROPY_SRC_REG_REPCNT_THRESHOLDS                                                       (0x20003034)
#define ENTROPY_SRC_REG_REPCNT_THRESHOLDS                                                           (0x34)
#define ENTROPY_SRC_REG_REPCNT_THRESHOLDS_FIPS_THRESH_LOW                                           (0)
#define ENTROPY_SRC_REG_REPCNT_THRESHOLDS_FIPS_THRESH_MASK                                          (0xffff)
#define ENTROPY_SRC_REG_REPCNT_THRESHOLDS_BYPASS_THRESH_LOW                                         (16)
#define ENTROPY_SRC_REG_REPCNT_THRESHOLDS_BYPASS_THRESH_MASK                                        (0xffff0000)
#define CLP_ENTROPY_SRC_REG_REPCNTS_THRESHOLDS                                                      (0x20003038)
#define ENTROPY_SRC_REG_REPCNTS_THRESHOLDS                                                          (0x38)
#define ENTROPY_SRC_REG_REPCNTS_THRESHOLDS_FIPS_THRESH_LOW                                          (0)
#define ENTROPY_SRC_REG_REPCNTS_THRESHOLDS_FIPS_THRESH_MASK                                         (0xffff)
#define ENTROPY_SRC_REG_REPCNTS_THRESHOLDS_BYPASS_THRESH_LOW                                        (16)
#define ENTROPY_SRC_REG_REPCNTS_THRESHOLDS_BYPASS_THRESH_MASK                                       (0xffff0000)
#define CLP_ENTROPY_SRC_REG_ADAPTP_HI_THRESHOLDS                                                    (0x2000303c)
#define ENTROPY_SRC_REG_ADAPTP_HI_THRESHOLDS                                                        (0x3c)
#define ENTROPY_SRC_REG_ADAPTP_HI_THRESHOLDS_FIPS_THRESH_LOW                                        (0)
#define ENTROPY_SRC_REG_ADAPTP_HI_THRESHOLDS_FIPS_THRESH_MASK                                       (0xffff)
#define ENTROPY_SRC_REG_ADAPTP_HI_THRESHOLDS_BYPASS_THRESH_LOW                                      (16)
#define ENTROPY_SRC_REG_ADAPTP_HI_THRESHOLDS_BYPASS_THRESH_MASK                                     (0xffff0000)
#define CLP_ENTROPY_SRC_REG_ADAPTP_LO_THRESHOLDS                                                    (0x20003040)
#define ENTROPY_SRC_REG_ADAPTP_LO_THRESHOLDS                                                        (0x40)
#define ENTROPY_SRC_REG_ADAPTP_LO_THRESHOLDS_FIPS_THRESH_LOW                                        (0)
#define ENTROPY_SRC_REG_ADAPTP_LO_THRESHOLDS_FIPS_THRESH_MASK                                       (0xffff)
#define ENTROPY_SRC_REG_ADAPTP_LO_THRESHOLDS_BYPASS_THRESH_LOW                                      (16)
#define ENTROPY_SRC_REG_ADAPTP_LO_THRESHOLDS_BYPASS_THRESH_MASK                                     (0xffff0000)
#define CLP_ENTROPY_SRC_REG_BUCKET_THRESHOLDS                                                       (0x20003044)
#define ENTROPY_SRC_REG_BUCKET_THRESHOLDS                                                           (0x44)
#define ENTROPY_SRC_REG_BUCKET_THRESHOLDS_FIPS_THRESH_LOW                                           (0)
#define ENTROPY_SRC_REG_BUCKET_THRESHOLDS_FIPS_THRESH_MASK                                          (0xffff)
#define ENTROPY_SRC_REG_BUCKET_THRESHOLDS_BYPASS_THRESH_LOW                                         (16)
#define ENTROPY_SRC_REG_BUCKET_THRESHOLDS_BYPASS_THRESH_MASK                                        (0xffff0000)
#define CLP_ENTROPY_SRC_REG_MARKOV_HI_THRESHOLDS                                                    (0x20003048)
#define ENTROPY_SRC_REG_MARKOV_HI_THRESHOLDS                                                        (0x48)
#define ENTROPY_SRC_REG_MARKOV_HI_THRESHOLDS_FIPS_THRESH_LOW                                        (0)
#define ENTROPY_SRC_REG_MARKOV_HI_THRESHOLDS_FIPS_THRESH_MASK                                       (0xffff)
#define ENTROPY_SRC_REG_MARKOV_HI_THRESHOLDS_BYPASS_THRESH_LOW                                      (16)
#define ENTROPY_SRC_REG_MARKOV_HI_THRESHOLDS_BYPASS_THRESH_MASK                                     (0xffff0000)
#define CLP_ENTROPY_SRC_REG_MARKOV_LO_THRESHOLDS                                                    (0x2000304c)
#define ENTROPY_SRC_REG_MARKOV_LO_THRESHOLDS                                                        (0x4c)
#define ENTROPY_SRC_REG_MARKOV_LO_THRESHOLDS_FIPS_THRESH_LOW                                        (0)
#define ENTROPY_SRC_REG_MARKOV_LO_THRESHOLDS_FIPS_THRESH_MASK                                       (0xffff)
#define ENTROPY_SRC_REG_MARKOV_LO_THRESHOLDS_BYPASS_THRESH_LOW                                      (16)
#define ENTROPY_SRC_REG_MARKOV_LO_THRESHOLDS_BYPASS_THRESH_MASK                                     (0xffff0000)
#define CLP_ENTROPY_SRC_REG_EXTHT_HI_THRESHOLDS                                                     (0x20003050)
#define ENTROPY_SRC_REG_EXTHT_HI_THRESHOLDS                                                         (0x50)
#define ENTROPY_SRC_REG_EXTHT_HI_THRESHOLDS_FIPS_THRESH_LOW                                         (0)
#define ENTROPY_SRC_REG_EXTHT_HI_THRESHOLDS_FIPS_THRESH_MASK                                        (0xffff)
#define ENTROPY_SRC_REG_EXTHT_HI_THRESHOLDS_BYPASS_THRESH_LOW                                       (16)
#define ENTROPY_SRC_REG_EXTHT_HI_THRESHOLDS_BYPASS_THRESH_MASK                                      (0xffff0000)
#define CLP_ENTROPY_SRC_REG_EXTHT_LO_THRESHOLDS                                                     (0x20003054)
#define ENTROPY_SRC_REG_EXTHT_LO_THRESHOLDS                                                         (0x54)
#define ENTROPY_SRC_REG_EXTHT_LO_THRESHOLDS_FIPS_THRESH_LOW                                         (0)
#define ENTROPY_SRC_REG_EXTHT_LO_THRESHOLDS_FIPS_THRESH_MASK                                        (0xffff)
#define ENTROPY_SRC_REG_EXTHT_LO_THRESHOLDS_BYPASS_THRESH_LOW                                       (16)
#define ENTROPY_SRC_REG_EXTHT_LO_THRESHOLDS_BYPASS_THRESH_MASK                                      (0xffff0000)
#define CLP_ENTROPY_SRC_REG_REPCNT_HI_WATERMARKS                                                    (0x20003058)
#define ENTROPY_SRC_REG_REPCNT_HI_WATERMARKS                                                        (0x58)
#define ENTROPY_SRC_REG_REPCNT_HI_WATERMARKS_FIPS_WATERMARK_LOW                                     (0)
#define ENTROPY_SRC_REG_REPCNT_HI_WATERMARKS_FIPS_WATERMARK_MASK                                    (0xffff)
#define ENTROPY_SRC_REG_REPCNT_HI_WATERMARKS_BYPASS_WATERMARK_LOW                                   (16)
#define ENTROPY_SRC_REG_REPCNT_HI_WATERMARKS_BYPASS_WATERMARK_MASK                                  (0xffff0000)
#define CLP_ENTROPY_SRC_REG_REPCNTS_HI_WATERMARKS                                                   (0x2000305c)
#define ENTROPY_SRC_REG_REPCNTS_HI_WATERMARKS                                                       (0x5c)
#define ENTROPY_SRC_REG_REPCNTS_HI_WATERMARKS_FIPS_WATERMARK_LOW                                    (0)
#define ENTROPY_SRC_REG_REPCNTS_HI_WATERMARKS_FIPS_WATERMARK_MASK                                   (0xffff)
#define ENTROPY_SRC_REG_REPCNTS_HI_WATERMARKS_BYPASS_WATERMARK_LOW                                  (16)
#define ENTROPY_SRC_REG_REPCNTS_HI_WATERMARKS_BYPASS_WATERMARK_MASK                                 (0xffff0000)
#define CLP_ENTROPY_SRC_REG_ADAPTP_HI_WATERMARKS                                                    (0x20003060)
#define ENTROPY_SRC_REG_ADAPTP_HI_WATERMARKS                                                        (0x60)
#define ENTROPY_SRC_REG_ADAPTP_HI_WATERMARKS_FIPS_WATERMARK_LOW                                     (0)
#define ENTROPY_SRC_REG_ADAPTP_HI_WATERMARKS_FIPS_WATERMARK_MASK                                    (0xffff)
#define ENTROPY_SRC_REG_ADAPTP_HI_WATERMARKS_BYPASS_WATERMARK_LOW                                   (16)
#define ENTROPY_SRC_REG_ADAPTP_HI_WATERMARKS_BYPASS_WATERMARK_MASK                                  (0xffff0000)
#define CLP_ENTROPY_SRC_REG_ADAPTP_LO_WATERMARKS                                                    (0x20003064)
#define ENTROPY_SRC_REG_ADAPTP_LO_WATERMARKS                                                        (0x64)
#define ENTROPY_SRC_REG_ADAPTP_LO_WATERMARKS_FIPS_WATERMARK_LOW                                     (0)
#define ENTROPY_SRC_REG_ADAPTP_LO_WATERMARKS_FIPS_WATERMARK_MASK                                    (0xffff)
#define ENTROPY_SRC_REG_ADAPTP_LO_WATERMARKS_BYPASS_WATERMARK_LOW                                   (16)
#define ENTROPY_SRC_REG_ADAPTP_LO_WATERMARKS_BYPASS_WATERMARK_MASK                                  (0xffff0000)
#define CLP_ENTROPY_SRC_REG_EXTHT_HI_WATERMARKS                                                     (0x20003068)
#define ENTROPY_SRC_REG_EXTHT_HI_WATERMARKS                                                         (0x68)
#define ENTROPY_SRC_REG_EXTHT_HI_WATERMARKS_FIPS_WATERMARK_LOW                                      (0)
#define ENTROPY_SRC_REG_EXTHT_HI_WATERMARKS_FIPS_WATERMARK_MASK                                     (0xffff)
#define ENTROPY_SRC_REG_EXTHT_HI_WATERMARKS_BYPASS_WATERMARK_LOW                                    (16)
#define ENTROPY_SRC_REG_EXTHT_HI_WATERMARKS_BYPASS_WATERMARK_MASK                                   (0xffff0000)
#define CLP_ENTROPY_SRC_REG_EXTHT_LO_WATERMARKS                                                     (0x2000306c)
#define ENTROPY_SRC_REG_EXTHT_LO_WATERMARKS                                                         (0x6c)
#define ENTROPY_SRC_REG_EXTHT_LO_WATERMARKS_FIPS_WATERMARK_LOW                                      (0)
#define ENTROPY_SRC_REG_EXTHT_LO_WATERMARKS_FIPS_WATERMARK_MASK                                     (0xffff)
#define ENTROPY_SRC_REG_EXTHT_LO_WATERMARKS_BYPASS_WATERMARK_LOW                                    (16)
#define ENTROPY_SRC_REG_EXTHT_LO_WATERMARKS_BYPASS_WATERMARK_MASK                                   (0xffff0000)
#define CLP_ENTROPY_SRC_REG_BUCKET_HI_WATERMARKS                                                    (0x20003070)
#define ENTROPY_SRC_REG_BUCKET_HI_WATERMARKS                                                        (0x70)
#define ENTROPY_SRC_REG_BUCKET_HI_WATERMARKS_FIPS_WATERMARK_LOW                                     (0)
#define ENTROPY_SRC_REG_BUCKET_HI_WATERMARKS_FIPS_WATERMARK_MASK                                    (0xffff)
#define ENTROPY_SRC_REG_BUCKET_HI_WATERMARKS_BYPASS_WATERMARK_LOW                                   (16)
#define ENTROPY_SRC_REG_BUCKET_HI_WATERMARKS_BYPASS_WATERMARK_MASK                                  (0xffff0000)
#define CLP_ENTROPY_SRC_REG_MARKOV_HI_WATERMARKS                                                    (0x20003074)
#define ENTROPY_SRC_REG_MARKOV_HI_WATERMARKS                                                        (0x74)
#define ENTROPY_SRC_REG_MARKOV_HI_WATERMARKS_FIPS_WATERMARK_LOW                                     (0)
#define ENTROPY_SRC_REG_MARKOV_HI_WATERMARKS_FIPS_WATERMARK_MASK                                    (0xffff)
#define ENTROPY_SRC_REG_MARKOV_HI_WATERMARKS_BYPASS_WATERMARK_LOW                                   (16)
#define ENTROPY_SRC_REG_MARKOV_HI_WATERMARKS_BYPASS_WATERMARK_MASK                                  (0xffff0000)
#define CLP_ENTROPY_SRC_REG_MARKOV_LO_WATERMARKS                                                    (0x20003078)
#define ENTROPY_SRC_REG_MARKOV_LO_WATERMARKS                                                        (0x78)
#define ENTROPY_SRC_REG_MARKOV_LO_WATERMARKS_FIPS_WATERMARK_LOW                                     (0)
#define ENTROPY_SRC_REG_MARKOV_LO_WATERMARKS_FIPS_WATERMARK_MASK                                    (0xffff)
#define ENTROPY_SRC_REG_MARKOV_LO_WATERMARKS_BYPASS_WATERMARK_LOW                                   (16)
#define ENTROPY_SRC_REG_MARKOV_LO_WATERMARKS_BYPASS_WATERMARK_MASK                                  (0xffff0000)
#define CLP_ENTROPY_SRC_REG_REPCNT_TOTAL_FAILS                                                      (0x2000307c)
#define ENTROPY_SRC_REG_REPCNT_TOTAL_FAILS                                                          (0x7c)
#define CLP_ENTROPY_SRC_REG_REPCNTS_TOTAL_FAILS                                                     (0x20003080)
#define ENTROPY_SRC_REG_REPCNTS_TOTAL_FAILS                                                         (0x80)
#define CLP_ENTROPY_SRC_REG_ADAPTP_HI_TOTAL_FAILS                                                   (0x20003084)
#define ENTROPY_SRC_REG_ADAPTP_HI_TOTAL_FAILS                                                       (0x84)
#define CLP_ENTROPY_SRC_REG_ADAPTP_LO_TOTAL_FAILS                                                   (0x20003088)
#define ENTROPY_SRC_REG_ADAPTP_LO_TOTAL_FAILS                                                       (0x88)
#define CLP_ENTROPY_SRC_REG_BUCKET_TOTAL_FAILS                                                      (0x2000308c)
#define ENTROPY_SRC_REG_BUCKET_TOTAL_FAILS                                                          (0x8c)
#define CLP_ENTROPY_SRC_REG_MARKOV_HI_TOTAL_FAILS                                                   (0x20003090)
#define ENTROPY_SRC_REG_MARKOV_HI_TOTAL_FAILS                                                       (0x90)
#define CLP_ENTROPY_SRC_REG_MARKOV_LO_TOTAL_FAILS                                                   (0x20003094)
#define ENTROPY_SRC_REG_MARKOV_LO_TOTAL_FAILS                                                       (0x94)
#define CLP_ENTROPY_SRC_REG_EXTHT_HI_TOTAL_FAILS                                                    (0x20003098)
#define ENTROPY_SRC_REG_EXTHT_HI_TOTAL_FAILS                                                        (0x98)
#define CLP_ENTROPY_SRC_REG_EXTHT_LO_TOTAL_FAILS                                                    (0x2000309c)
#define ENTROPY_SRC_REG_EXTHT_LO_TOTAL_FAILS                                                        (0x9c)
#define CLP_ENTROPY_SRC_REG_ALERT_THRESHOLD                                                         (0x200030a0)
#define ENTROPY_SRC_REG_ALERT_THRESHOLD                                                             (0xa0)
#define ENTROPY_SRC_REG_ALERT_THRESHOLD_ALERT_THRESHOLD_LOW                                         (0)
#define ENTROPY_SRC_REG_ALERT_THRESHOLD_ALERT_THRESHOLD_MASK                                        (0xffff)
#define ENTROPY_SRC_REG_ALERT_THRESHOLD_ALERT_THRESHOLD_INV_LOW                                     (16)
#define ENTROPY_SRC_REG_ALERT_THRESHOLD_ALERT_THRESHOLD_INV_MASK                                    (0xffff0000)
#define CLP_ENTROPY_SRC_REG_ALERT_SUMMARY_FAIL_COUNTS                                               (0x200030a4)
#define ENTROPY_SRC_REG_ALERT_SUMMARY_FAIL_COUNTS                                                   (0xa4)
#define ENTROPY_SRC_REG_ALERT_SUMMARY_FAIL_COUNTS_ANY_FAIL_COUNT_LOW                                (0)
#define ENTROPY_SRC_REG_ALERT_SUMMARY_FAIL_COUNTS_ANY_FAIL_COUNT_MASK                               (0xffff)
#define CLP_ENTROPY_SRC_REG_ALERT_FAIL_COUNTS                                                       (0x200030a8)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS                                                           (0xa8)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_REPCNT_FAIL_COUNT_LOW                                     (4)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_REPCNT_FAIL_COUNT_MASK                                    (0xf0)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_ADAPTP_HI_FAIL_COUNT_LOW                                  (8)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_ADAPTP_HI_FAIL_COUNT_MASK                                 (0xf00)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_ADAPTP_LO_FAIL_COUNT_LOW                                  (12)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_ADAPTP_LO_FAIL_COUNT_MASK                                 (0xf000)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_BUCKET_FAIL_COUNT_LOW                                     (16)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_BUCKET_FAIL_COUNT_MASK                                    (0xf0000)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_MARKOV_HI_FAIL_COUNT_LOW                                  (20)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_MARKOV_HI_FAIL_COUNT_MASK                                 (0xf00000)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_MARKOV_LO_FAIL_COUNT_LOW                                  (24)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_MARKOV_LO_FAIL_COUNT_MASK                                 (0xf000000)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_REPCNTS_FAIL_COUNT_LOW                                    (28)
#define ENTROPY_SRC_REG_ALERT_FAIL_COUNTS_REPCNTS_FAIL_COUNT_MASK                                   (0xf0000000)
#define CLP_ENTROPY_SRC_REG_EXTHT_FAIL_COUNTS                                                       (0x200030ac)
#define ENTROPY_SRC_REG_EXTHT_FAIL_COUNTS                                                           (0xac)
#define ENTROPY_SRC_REG_EXTHT_FAIL_COUNTS_EXTHT_HI_FAIL_COUNT_LOW                                   (0)
#define ENTROPY_SRC_REG_EXTHT_FAIL_COUNTS_EXTHT_HI_FAIL_COUNT_MASK                                  (0xf)
#define ENTROPY_SRC_REG_EXTHT_FAIL_COUNTS_EXTHT_LO_FAIL_COUNT_LOW                                   (4)
#define ENTROPY_SRC_REG_EXTHT_FAIL_COUNTS_EXTHT_LO_FAIL_COUNT_MASK                                  (0xf0)
#define CLP_ENTROPY_SRC_REG_FW_OV_CONTROL                                                           (0x200030b0)
#define ENTROPY_SRC_REG_FW_OV_CONTROL                                                               (0xb0)
#define ENTROPY_SRC_REG_FW_OV_CONTROL_FW_OV_MODE_LOW                                                (0)
#define ENTROPY_SRC_REG_FW_OV_CONTROL_FW_OV_MODE_MASK                                               (0xf)
#define ENTROPY_SRC_REG_FW_OV_CONTROL_FW_OV_ENTROPY_INSERT_LOW                                      (4)
#define ENTROPY_SRC_REG_FW_OV_CONTROL_FW_OV_ENTROPY_INSERT_MASK                                     (0xf0)
#define CLP_ENTROPY_SRC_REG_FW_OV_SHA3_START                                                        (0x200030b4)
#define ENTROPY_SRC_REG_FW_OV_SHA3_START                                                            (0xb4)
#define ENTROPY_SRC_REG_FW_OV_SHA3_START_FW_OV_INSERT_START_LOW                                     (0)
#define ENTROPY_SRC_REG_FW_OV_SHA3_START_FW_OV_INSERT_START_MASK                                    (0xf)
#define CLP_ENTROPY_SRC_REG_FW_OV_WR_FIFO_FULL                                                      (0x200030b8)
#define ENTROPY_SRC_REG_FW_OV_WR_FIFO_FULL                                                          (0xb8)
#define ENTROPY_SRC_REG_FW_OV_WR_FIFO_FULL_FW_OV_WR_FIFO_FULL_LOW                                   (0)
#define ENTROPY_SRC_REG_FW_OV_WR_FIFO_FULL_FW_OV_WR_FIFO_FULL_MASK                                  (0x1)
#define CLP_ENTROPY_SRC_REG_FW_OV_RD_FIFO_OVERFLOW                                                  (0x200030bc)
#define ENTROPY_SRC_REG_FW_OV_RD_FIFO_OVERFLOW                                                      (0xbc)
#define ENTROPY_SRC_REG_FW_OV_RD_FIFO_OVERFLOW_FW_OV_RD_FIFO_OVERFLOW_LOW                           (0)
#define ENTROPY_SRC_REG_FW_OV_RD_FIFO_OVERFLOW_FW_OV_RD_FIFO_OVERFLOW_MASK                          (0x1)
#define CLP_ENTROPY_SRC_REG_FW_OV_RD_DATA                                                           (0x200030c0)
#define ENTROPY_SRC_REG_FW_OV_RD_DATA                                                               (0xc0)
#define CLP_ENTROPY_SRC_REG_FW_OV_WR_DATA                                                           (0x200030c4)
#define ENTROPY_SRC_REG_FW_OV_WR_DATA                                                               (0xc4)
#define CLP_ENTROPY_SRC_REG_OBSERVE_FIFO_THRESH                                                     (0x200030c8)
#define ENTROPY_SRC_REG_OBSERVE_FIFO_THRESH                                                         (0xc8)
#define ENTROPY_SRC_REG_OBSERVE_FIFO_THRESH_OBSERVE_FIFO_THRESH_LOW                                 (0)
#define ENTROPY_SRC_REG_OBSERVE_FIFO_THRESH_OBSERVE_FIFO_THRESH_MASK                                (0x7f)
#define CLP_ENTROPY_SRC_REG_OBSERVE_FIFO_DEPTH                                                      (0x200030cc)
#define ENTROPY_SRC_REG_OBSERVE_FIFO_DEPTH                                                          (0xcc)
#define ENTROPY_SRC_REG_OBSERVE_FIFO_DEPTH_OBSERVE_FIFO_DEPTH_LOW                                   (0)
#define ENTROPY_SRC_REG_OBSERVE_FIFO_DEPTH_OBSERVE_FIFO_DEPTH_MASK                                  (0x7f)
#define CLP_ENTROPY_SRC_REG_DEBUG_STATUS                                                            (0x200030d0)
#define ENTROPY_SRC_REG_DEBUG_STATUS                                                                (0xd0)
#define ENTROPY_SRC_REG_DEBUG_STATUS_ENTROPY_FIFO_DEPTH_LOW                                         (0)
#define ENTROPY_SRC_REG_DEBUG_STATUS_ENTROPY_FIFO_DEPTH_MASK                                        (0x7)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_FSM_LOW                                                   (3)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_FSM_MASK                                                  (0x38)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_BLOCK_PR_LOW                                              (6)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_BLOCK_PR_MASK                                             (0x40)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_SQUEEZING_LOW                                             (7)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_SQUEEZING_MASK                                            (0x80)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_ABSORBED_LOW                                              (8)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_ABSORBED_MASK                                             (0x100)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_ERR_LOW                                                   (9)
#define ENTROPY_SRC_REG_DEBUG_STATUS_SHA3_ERR_MASK                                                  (0x200)
#define ENTROPY_SRC_REG_DEBUG_STATUS_MAIN_SM_IDLE_LOW                                               (16)
#define ENTROPY_SRC_REG_DEBUG_STATUS_MAIN_SM_IDLE_MASK                                              (0x10000)
#define ENTROPY_SRC_REG_DEBUG_STATUS_MAIN_SM_BOOT_DONE_LOW                                          (17)
#define ENTROPY_SRC_REG_DEBUG_STATUS_MAIN_SM_BOOT_DONE_MASK                                         (0x20000)
#define CLP_ENTROPY_SRC_REG_RECOV_ALERT_STS                                                         (0x200030d4)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS                                                             (0xd4)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FIPS_ENABLE_FIELD_ALERT_LOW                                 (0)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FIPS_ENABLE_FIELD_ALERT_MASK                                (0x1)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ENTROPY_DATA_REG_EN_FIELD_ALERT_LOW                         (1)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ENTROPY_DATA_REG_EN_FIELD_ALERT_MASK                        (0x2)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_MODULE_ENABLE_FIELD_ALERT_LOW                               (2)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_MODULE_ENABLE_FIELD_ALERT_MASK                              (0x4)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_THRESHOLD_SCOPE_FIELD_ALERT_LOW                             (3)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_THRESHOLD_SCOPE_FIELD_ALERT_MASK                            (0x8)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_RNG_BIT_ENABLE_FIELD_ALERT_LOW                              (5)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_RNG_BIT_ENABLE_FIELD_ALERT_MASK                             (0x20)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FW_OV_SHA3_START_FIELD_ALERT_LOW                            (7)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FW_OV_SHA3_START_FIELD_ALERT_MASK                           (0x80)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FW_OV_MODE_FIELD_ALERT_LOW                                  (8)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FW_OV_MODE_FIELD_ALERT_MASK                                 (0x100)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FW_OV_ENTROPY_INSERT_FIELD_ALERT_LOW                        (9)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_FW_OV_ENTROPY_INSERT_FIELD_ALERT_MASK                       (0x200)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_ROUTE_FIELD_ALERT_LOW                                    (10)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_ROUTE_FIELD_ALERT_MASK                                   (0x400)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_TYPE_FIELD_ALERT_LOW                                     (11)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_TYPE_FIELD_ALERT_MASK                                    (0x800)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_MAIN_SM_ALERT_LOW                                        (12)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_MAIN_SM_ALERT_MASK                                       (0x1000)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_BUS_CMP_ALERT_LOW                                        (13)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_BUS_CMP_ALERT_MASK                                       (0x2000)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_THRESH_CFG_ALERT_LOW                                     (14)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_THRESH_CFG_ALERT_MASK                                    (0x4000)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_FW_OV_WR_ALERT_LOW                                       (15)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_FW_OV_WR_ALERT_MASK                                      (0x8000)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_FW_OV_DISABLE_ALERT_LOW                                  (16)
#define ENTROPY_SRC_REG_RECOV_ALERT_STS_ES_FW_OV_DISABLE_ALERT_MASK                                 (0x10000)
#define CLP_ENTROPY_SRC_REG_ERR_CODE                                                                (0x200030d8)
#define ENTROPY_SRC_REG_ERR_CODE                                                                    (0xd8)
#define ENTROPY_SRC_REG_ERR_CODE_SFIFO_ESRNG_ERR_LOW                                                (0)
#define ENTROPY_SRC_REG_ERR_CODE_SFIFO_ESRNG_ERR_MASK                                               (0x1)
#define ENTROPY_SRC_REG_ERR_CODE_SFIFO_OBSERVE_ERR_LOW                                              (1)
#define ENTROPY_SRC_REG_ERR_CODE_SFIFO_OBSERVE_ERR_MASK                                             (0x2)
#define ENTROPY_SRC_REG_ERR_CODE_SFIFO_ESFINAL_ERR_LOW                                              (2)
#define ENTROPY_SRC_REG_ERR_CODE_SFIFO_ESFINAL_ERR_MASK                                             (0x4)
#define ENTROPY_SRC_REG_ERR_CODE_ES_ACK_SM_ERR_LOW                                                  (20)
#define ENTROPY_SRC_REG_ERR_CODE_ES_ACK_SM_ERR_MASK                                                 (0x100000)
#define ENTROPY_SRC_REG_ERR_CODE_ES_MAIN_SM_ERR_LOW                                                 (21)
#define ENTROPY_SRC_REG_ERR_CODE_ES_MAIN_SM_ERR_MASK                                                (0x200000)
#define ENTROPY_SRC_REG_ERR_CODE_ES_CNTR_ERR_LOW                                                    (22)
#define ENTROPY_SRC_REG_ERR_CODE_ES_CNTR_ERR_MASK                                                   (0x400000)
#define ENTROPY_SRC_REG_ERR_CODE_SHA3_STATE_ERR_LOW                                                 (23)
#define ENTROPY_SRC_REG_ERR_CODE_SHA3_STATE_ERR_MASK                                                (0x800000)
#define ENTROPY_SRC_REG_ERR_CODE_SHA3_RST_STORAGE_ERR_LOW                                           (24)
#define ENTROPY_SRC_REG_ERR_CODE_SHA3_RST_STORAGE_ERR_MASK                                          (0x1000000)
#define ENTROPY_SRC_REG_ERR_CODE_FIFO_WRITE_ERR_LOW                                                 (28)
#define ENTROPY_SRC_REG_ERR_CODE_FIFO_WRITE_ERR_MASK                                                (0x10000000)
#define ENTROPY_SRC_REG_ERR_CODE_FIFO_READ_ERR_LOW                                                  (29)
#define ENTROPY_SRC_REG_ERR_CODE_FIFO_READ_ERR_MASK                                                 (0x20000000)
#define ENTROPY_SRC_REG_ERR_CODE_FIFO_STATE_ERR_LOW                                                 (30)
#define ENTROPY_SRC_REG_ERR_CODE_FIFO_STATE_ERR_MASK                                                (0x40000000)
#define CLP_ENTROPY_SRC_REG_ERR_CODE_TEST                                                           (0x200030dc)
#define ENTROPY_SRC_REG_ERR_CODE_TEST                                                               (0xdc)
#define ENTROPY_SRC_REG_ERR_CODE_TEST_ERR_CODE_TEST_LOW                                             (0)
#define ENTROPY_SRC_REG_ERR_CODE_TEST_ERR_CODE_TEST_MASK                                            (0x1f)
#define CLP_ENTROPY_SRC_REG_MAIN_SM_STATE                                                           (0x200030e0)
#define ENTROPY_SRC_REG_MAIN_SM_STATE                                                               (0xe0)
#define ENTROPY_SRC_REG_MAIN_SM_STATE_MAIN_SM_STATE_LOW                                             (0)
#define ENTROPY_SRC_REG_MAIN_SM_STATE_MAIN_SM_STATE_MASK                                            (0x1ff)
#define CLP_MBOX_CSR_BASE_ADDR                                                                      (0x30020000)
#define CLP_MBOX_CSR_MBOX_LOCK                                                                      (0x30020000)
#define MBOX_CSR_MBOX_LOCK                                                                          (0x0)
#define MBOX_CSR_MBOX_LOCK_LOCK_LOW                                                                 (0)
#define MBOX_CSR_MBOX_LOCK_LOCK_MASK                                                                (0x1)
#define CLP_MBOX_CSR_MBOX_USER                                                                      (0x30020004)
#define MBOX_CSR_MBOX_USER                                                                          (0x4)
#define CLP_MBOX_CSR_MBOX_CMD                                                                       (0x30020008)
#define MBOX_CSR_MBOX_CMD                                                                           (0x8)
#define CLP_MBOX_CSR_MBOX_DLEN                                                                      (0x3002000c)
#define MBOX_CSR_MBOX_DLEN                                                                          (0xc)
#define CLP_MBOX_CSR_MBOX_DATAIN                                                                    (0x30020010)
#define MBOX_CSR_MBOX_DATAIN                                                                        (0x10)
#define CLP_MBOX_CSR_MBOX_DATAOUT                                                                   (0x30020014)
#define MBOX_CSR_MBOX_DATAOUT                                                                       (0x14)
#define CLP_MBOX_CSR_MBOX_EXECUTE                                                                   (0x30020018)
#define MBOX_CSR_MBOX_EXECUTE                                                                       (0x18)
#define MBOX_CSR_MBOX_EXECUTE_EXECUTE_LOW                                                           (0)
#define MBOX_CSR_MBOX_EXECUTE_EXECUTE_MASK                                                          (0x1)
#define CLP_MBOX_CSR_MBOX_STATUS                                                                    (0x3002001c)
#define MBOX_CSR_MBOX_STATUS                                                                        (0x1c)
#define MBOX_CSR_MBOX_STATUS_STATUS_LOW                                                             (0)
#define MBOX_CSR_MBOX_STATUS_STATUS_MASK                                                            (0xf)
#define MBOX_CSR_MBOX_STATUS_ECC_SINGLE_ERROR_LOW                                                   (4)
#define MBOX_CSR_MBOX_STATUS_ECC_SINGLE_ERROR_MASK                                                  (0x10)
#define MBOX_CSR_MBOX_STATUS_ECC_DOUBLE_ERROR_LOW                                                   (5)
#define MBOX_CSR_MBOX_STATUS_ECC_DOUBLE_ERROR_MASK                                                  (0x20)
#define MBOX_CSR_MBOX_STATUS_MBOX_FSM_PS_LOW                                                        (6)
#define MBOX_CSR_MBOX_STATUS_MBOX_FSM_PS_MASK                                                       (0x1c0)
#define MBOX_CSR_MBOX_STATUS_SOC_HAS_LOCK_LOW                                                       (9)
#define MBOX_CSR_MBOX_STATUS_SOC_HAS_LOCK_MASK                                                      (0x200)
#define CLP_MBOX_CSR_MBOX_UNLOCK                                                                    (0x30020020)
#define MBOX_CSR_MBOX_UNLOCK                                                                        (0x20)
#define MBOX_CSR_MBOX_UNLOCK_UNLOCK_LOW                                                             (0)
#define MBOX_CSR_MBOX_UNLOCK_UNLOCK_MASK                                                            (0x1)
#define CLP_SHA512_ACC_CSR_BASE_ADDR                                                                (0x30021000)
#define CLP_SHA512_ACC_CSR_LOCK                                                                     (0x30021000)
#define SHA512_ACC_CSR_LOCK                                                                         (0x0)
#define SHA512_ACC_CSR_LOCK_LOCK_LOW                                                                (0)
#define SHA512_ACC_CSR_LOCK_LOCK_MASK                                                               (0x1)
#define CLP_SHA512_ACC_CSR_USER                                                                     (0x30021004)
#define SHA512_ACC_CSR_USER                                                                         (0x4)
#define CLP_SHA512_ACC_CSR_MODE                                                                     (0x30021008)
#define SHA512_ACC_CSR_MODE                                                                         (0x8)
#define SHA512_ACC_CSR_MODE_MODE_LOW                                                                (0)
#define SHA512_ACC_CSR_MODE_MODE_MASK                                                               (0x3)
#define SHA512_ACC_CSR_MODE_ENDIAN_TOGGLE_LOW                                                       (2)
#define SHA512_ACC_CSR_MODE_ENDIAN_TOGGLE_MASK                                                      (0x4)
#define CLP_SHA512_ACC_CSR_START_ADDRESS                                                            (0x3002100c)
#define SHA512_ACC_CSR_START_ADDRESS                                                                (0xc)
#define CLP_SHA512_ACC_CSR_DLEN                                                                     (0x30021010)
#define SHA512_ACC_CSR_DLEN                                                                         (0x10)
#define CLP_SHA512_ACC_CSR_DATAIN                                                                   (0x30021014)
#define SHA512_ACC_CSR_DATAIN                                                                       (0x14)
#define CLP_SHA512_ACC_CSR_EXECUTE                                                                  (0x30021018)
#define SHA512_ACC_CSR_EXECUTE                                                                      (0x18)
#define SHA512_ACC_CSR_EXECUTE_EXECUTE_LOW                                                          (0)
#define SHA512_ACC_CSR_EXECUTE_EXECUTE_MASK                                                         (0x1)
#define CLP_SHA512_ACC_CSR_STATUS                                                                   (0x3002101c)
#define SHA512_ACC_CSR_STATUS                                                                       (0x1c)
#define SHA512_ACC_CSR_STATUS_VALID_LOW                                                             (0)
#define SHA512_ACC_CSR_STATUS_VALID_MASK                                                            (0x1)
#define CLP_SHA512_ACC_CSR_DIGEST_0                                                                 (0x30021020)
#define SHA512_ACC_CSR_DIGEST_0                                                                     (0x20)
#define CLP_SHA512_ACC_CSR_DIGEST_1                                                                 (0x30021024)
#define SHA512_ACC_CSR_DIGEST_1                                                                     (0x24)
#define CLP_SHA512_ACC_CSR_DIGEST_2                                                                 (0x30021028)
#define SHA512_ACC_CSR_DIGEST_2                                                                     (0x28)
#define CLP_SHA512_ACC_CSR_DIGEST_3                                                                 (0x3002102c)
#define SHA512_ACC_CSR_DIGEST_3                                                                     (0x2c)
#define CLP_SHA512_ACC_CSR_DIGEST_4                                                                 (0x30021030)
#define SHA512_ACC_CSR_DIGEST_4                                                                     (0x30)
#define CLP_SHA512_ACC_CSR_DIGEST_5                                                                 (0x30021034)
#define SHA512_ACC_CSR_DIGEST_5                                                                     (0x34)
#define CLP_SHA512_ACC_CSR_DIGEST_6                                                                 (0x30021038)
#define SHA512_ACC_CSR_DIGEST_6                                                                     (0x38)
#define CLP_SHA512_ACC_CSR_DIGEST_7                                                                 (0x3002103c)
#define SHA512_ACC_CSR_DIGEST_7                                                                     (0x3c)
#define CLP_SHA512_ACC_CSR_DIGEST_8                                                                 (0x30021040)
#define SHA512_ACC_CSR_DIGEST_8                                                                     (0x40)
#define CLP_SHA512_ACC_CSR_DIGEST_9                                                                 (0x30021044)
#define SHA512_ACC_CSR_DIGEST_9                                                                     (0x44)
#define CLP_SHA512_ACC_CSR_DIGEST_10                                                                (0x30021048)
#define SHA512_ACC_CSR_DIGEST_10                                                                    (0x48)
#define CLP_SHA512_ACC_CSR_DIGEST_11                                                                (0x3002104c)
#define SHA512_ACC_CSR_DIGEST_11                                                                    (0x4c)
#define CLP_SHA512_ACC_CSR_DIGEST_12                                                                (0x30021050)
#define SHA512_ACC_CSR_DIGEST_12                                                                    (0x50)
#define CLP_SHA512_ACC_CSR_DIGEST_13                                                                (0x30021054)
#define SHA512_ACC_CSR_DIGEST_13                                                                    (0x54)
#define CLP_SHA512_ACC_CSR_DIGEST_14                                                                (0x30021058)
#define SHA512_ACC_CSR_DIGEST_14                                                                    (0x58)
#define CLP_SHA512_ACC_CSR_DIGEST_15                                                                (0x3002105c)
#define SHA512_ACC_CSR_DIGEST_15                                                                    (0x5c)
#define CLP_SHA512_ACC_CSR_CONTROL                                                                  (0x30021060)
#define SHA512_ACC_CSR_CONTROL                                                                      (0x60)
#define SHA512_ACC_CSR_CONTROL_ZEROIZE_LOW                                                          (0)
#define SHA512_ACC_CSR_CONTROL_ZEROIZE_MASK                                                         (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_START                                                      (0x30021800)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                           (0x30021800)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                               (0x800)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                  (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                 (0x1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                  (1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                 (0x2)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R                                            (0x30021804)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                (0x804)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_LOW                                  (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR0_EN_MASK                                 (0x1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_LOW                                  (1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR1_EN_MASK                                 (0x2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_LOW                                  (2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR2_EN_MASK                                 (0x4)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_LOW                                  (3)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR3_EN_MASK                                 (0x8)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                            (0x30021808)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                (0x808)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_LOW                          (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_DONE_EN_MASK                         (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                        (0x3002180c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                            (0x80c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                               (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                        (0x30021810)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                            (0x810)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                               (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                      (0x30021814)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                          (0x814)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_LOW                           (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR0_STS_MASK                          (0x1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_LOW                           (1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR1_STS_MASK                          (0x2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_LOW                           (2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR2_STS_MASK                          (0x4)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_LOW                           (3)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR3_STS_MASK                          (0x8)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                      (0x30021818)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                          (0x818)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_LOW                   (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_DONE_STS_MASK                  (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                          (0x3002181c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                              (0x81c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_LOW                              (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR0_TRIG_MASK                             (0x1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_LOW                              (1)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR1_TRIG_MASK                             (0x2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_LOW                              (2)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR2_TRIG_MASK                             (0x4)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_LOW                              (3)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR3_TRIG_MASK                             (0x8)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                          (0x30021820)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                              (0x820)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_LOW                      (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_DONE_TRIG_MASK                     (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                        (0x30021900)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_R                                            (0x900)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                        (0x30021904)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_R                                            (0x904)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                        (0x30021908)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_R                                            (0x908)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                        (0x3002190c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_R                                            (0x90c)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                (0x30021980)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_R                                    (0x980)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                   (0x30021a00)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R                                       (0xa00)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_LOW                             (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR0_INTR_COUNT_INCR_R_PULSE_MASK                            (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                   (0x30021a04)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R                                       (0xa04)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_LOW                             (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR1_INTR_COUNT_INCR_R_PULSE_MASK                            (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                   (0x30021a08)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R                                       (0xa08)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_LOW                             (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR2_INTR_COUNT_INCR_R_PULSE_MASK                            (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                   (0x30021a0c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R                                       (0xa0c)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_LOW                             (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_ERROR3_INTR_COUNT_INCR_R_PULSE_MASK                            (0x1)
#define CLP_SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                           (0x30021a10)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R                               (0xa10)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_LOW                     (0)
#define SHA512_ACC_CSR_INTR_BLOCK_RF_NOTIF_CMD_DONE_INTR_COUNT_INCR_R_PULSE_MASK                    (0x1)
#define CLP_SOC_IFC_REG_BASE_ADDR                                                                   (0x30030000)
#define CLP_SOC_IFC_REG_CPTRA_HW_ERROR_FATAL                                                        (0x30030000)
#define SOC_IFC_REG_CPTRA_HW_ERROR_FATAL                                                            (0x0)
#define CLP_SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL                                                    (0x30030004)
#define SOC_IFC_REG_CPTRA_HW_ERROR_NON_FATAL                                                        (0x4)
#define CLP_SOC_IFC_REG_CPTRA_FW_ERROR_FATAL                                                        (0x30030008)
#define SOC_IFC_REG_CPTRA_FW_ERROR_FATAL                                                            (0x8)
#define CLP_SOC_IFC_REG_CPTRA_FW_ERROR_NON_FATAL                                                    (0x3003000c)
#define SOC_IFC_REG_CPTRA_FW_ERROR_NON_FATAL                                                        (0xc)
#define CLP_SOC_IFC_REG_CPTRA_HW_ERROR_ENC                                                          (0x30030010)
#define SOC_IFC_REG_CPTRA_HW_ERROR_ENC                                                              (0x10)
#define CLP_SOC_IFC_REG_CPTRA_FW_ERROR_ENC                                                          (0x30030014)
#define SOC_IFC_REG_CPTRA_FW_ERROR_ENC                                                              (0x14)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_0                                              (0x30030018)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_0                                                  (0x18)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_1                                              (0x3003001c)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_1                                                  (0x1c)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_2                                              (0x30030020)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_2                                                  (0x20)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_3                                              (0x30030024)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_3                                                  (0x24)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_4                                              (0x30030028)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_4                                                  (0x28)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_5                                              (0x3003002c)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_5                                                  (0x2c)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_6                                              (0x30030030)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_6                                                  (0x30)
#define CLP_SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_7                                              (0x30030034)
#define SOC_IFC_REG_CPTRA_FW_EXTENDED_ERROR_INFO_7                                                  (0x34)
#define CLP_SOC_IFC_REG_CPTRA_BOOT_STATUS                                                           (0x30030038)
#define SOC_IFC_REG_CPTRA_BOOT_STATUS                                                               (0x38)
#define CLP_SOC_IFC_REG_CPTRA_FLOW_STATUS                                                           (0x3003003c)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS                                                               (0x3c)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_STATUS_LOW                                                    (0)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_STATUS_MASK                                                   (0xfffffff)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_FW_LOW                                              (28)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_FW_MASK                                             (0x10000000)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_RUNTIME_LOW                                         (29)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_RUNTIME_MASK                                        (0x20000000)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_FUSES_LOW                                           (30)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_READY_FOR_FUSES_MASK                                          (0x40000000)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_MAILBOX_FLOW_DONE_LOW                                         (31)
#define SOC_IFC_REG_CPTRA_FLOW_STATUS_MAILBOX_FLOW_DONE_MASK                                        (0x80000000)
#define CLP_SOC_IFC_REG_CPTRA_RESET_REASON                                                          (0x30030040)
#define SOC_IFC_REG_CPTRA_RESET_REASON                                                              (0x40)
#define SOC_IFC_REG_CPTRA_RESET_REASON_FW_UPD_RESET_LOW                                             (0)
#define SOC_IFC_REG_CPTRA_RESET_REASON_FW_UPD_RESET_MASK                                            (0x1)
#define SOC_IFC_REG_CPTRA_RESET_REASON_WARM_RESET_LOW                                               (1)
#define SOC_IFC_REG_CPTRA_RESET_REASON_WARM_RESET_MASK                                              (0x2)
#define CLP_SOC_IFC_REG_CPTRA_SECURITY_STATE                                                        (0x30030044)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE                                                            (0x44)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_DEVICE_LIFECYCLE_LOW                                       (0)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_DEVICE_LIFECYCLE_MASK                                      (0x3)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_DEBUG_LOCKED_LOW                                           (2)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_DEBUG_LOCKED_MASK                                          (0x4)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_SCAN_MODE_LOW                                              (3)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_SCAN_MODE_MASK                                             (0x8)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_RSVD_LOW                                                   (4)
#define SOC_IFC_REG_CPTRA_SECURITY_STATE_RSVD_MASK                                                  (0xfffffff0)
#define CLP_SOC_IFC_REG_CPTRA_VALID_PAUSER_0                                                        (0x30030048)
#define SOC_IFC_REG_CPTRA_VALID_PAUSER_0                                                            (0x48)
#define CLP_SOC_IFC_REG_CPTRA_VALID_PAUSER_1                                                        (0x3003004c)
#define SOC_IFC_REG_CPTRA_VALID_PAUSER_1                                                            (0x4c)
#define CLP_SOC_IFC_REG_CPTRA_VALID_PAUSER_2                                                        (0x30030050)
#define SOC_IFC_REG_CPTRA_VALID_PAUSER_2                                                            (0x50)
#define CLP_SOC_IFC_REG_CPTRA_VALID_PAUSER_3                                                        (0x30030054)
#define SOC_IFC_REG_CPTRA_VALID_PAUSER_3                                                            (0x54)
#define CLP_SOC_IFC_REG_CPTRA_VALID_PAUSER_4                                                        (0x30030058)
#define SOC_IFC_REG_CPTRA_VALID_PAUSER_4                                                            (0x58)
#define CLP_SOC_IFC_REG_CPTRA_PAUSER_LOCK_0                                                         (0x3003005c)
#define SOC_IFC_REG_CPTRA_PAUSER_LOCK_0                                                             (0x5c)
#define SOC_IFC_REG_CPTRA_PAUSER_LOCK_0_LOCK_LOW                                                    (0)
#define SOC_IFC_REG_CPTRA_PAUSER_LOCK_0_LOCK_MASK                                                   (0x1)
#define CLP_SOC_IFC_REG_CPTRA_PAUSER_LOCK_1                                                         (0x30030060)
#define SOC_IFC_REG_CPTRA_PAUSER_LOCK_1                                                             (0x60)
#define SOC_IFC_REG_CPTRA_PAUSER_LOCK_1_LOCK_LOW                                                    (0)
#define SOC_IFC_REG_CPTRA_PAUSER_LOCK_1_LOCK_MASK                                                   (0x1)
#define CLP_SOC_IFC_REG_CPTRA_PAUSER_LOCK_2                                                         (0x30030064)
#define SOC_IFC_REG_CPTRA_PAUSER_LOCK_2                                                             (0x64)
#define SOC_IFC_REG_CPTRA_PAUSER_LOCK_2_LOCK_LOW                                                    (0)
#define SOC_IFC_REG_CPTRA_PAUSER_LOCK_2_LOCK_MASK                                                   (0x1)
#define CLP_SOC_IFC_REG_CPTRA_PAUSER_LOCK_3                                                         (0x30030068)
#define SOC_IFC_REG_CPTRA_PAUSER_LOCK_3                                                             (0x68)
#define SOC_IFC_REG_CPTRA_PAUSER_LOCK_3_LOCK_LOW                                                    (0)
#define SOC_IFC_REG_CPTRA_PAUSER_LOCK_3_LOCK_MASK                                                   (0x1)
#define CLP_SOC_IFC_REG_CPTRA_PAUSER_LOCK_4                                                         (0x3003006c)
#define SOC_IFC_REG_CPTRA_PAUSER_LOCK_4                                                             (0x6c)
#define SOC_IFC_REG_CPTRA_PAUSER_LOCK_4_LOCK_LOW                                                    (0)
#define SOC_IFC_REG_CPTRA_PAUSER_LOCK_4_LOCK_MASK                                                   (0x1)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_VALID_PAUSER                                                     (0x30030070)
#define SOC_IFC_REG_CPTRA_TRNG_VALID_PAUSER                                                         (0x70)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_PAUSER_LOCK                                                      (0x30030074)
#define SOC_IFC_REG_CPTRA_TRNG_PAUSER_LOCK                                                          (0x74)
#define SOC_IFC_REG_CPTRA_TRNG_PAUSER_LOCK_LOCK_LOW                                                 (0)
#define SOC_IFC_REG_CPTRA_TRNG_PAUSER_LOCK_LOCK_MASK                                                (0x1)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_0                                                           (0x30030078)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_0                                                               (0x78)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_1                                                           (0x3003007c)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_1                                                               (0x7c)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_2                                                           (0x30030080)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_2                                                               (0x80)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_3                                                           (0x30030084)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_3                                                               (0x84)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_4                                                           (0x30030088)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_4                                                               (0x88)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_5                                                           (0x3003008c)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_5                                                               (0x8c)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_6                                                           (0x30030090)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_6                                                               (0x90)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_7                                                           (0x30030094)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_7                                                               (0x94)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_8                                                           (0x30030098)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_8                                                               (0x98)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_9                                                           (0x3003009c)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_9                                                               (0x9c)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_10                                                          (0x300300a0)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_10                                                              (0xa0)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_DATA_11                                                          (0x300300a4)
#define SOC_IFC_REG_CPTRA_TRNG_DATA_11                                                              (0xa4)
#define CLP_SOC_IFC_REG_CPTRA_TRNG_STATUS                                                           (0x300300a8)
#define SOC_IFC_REG_CPTRA_TRNG_STATUS                                                               (0xa8)
#define SOC_IFC_REG_CPTRA_TRNG_STATUS_DATA_REQ_LOW                                                  (0)
#define SOC_IFC_REG_CPTRA_TRNG_STATUS_DATA_REQ_MASK                                                 (0x1)
#define SOC_IFC_REG_CPTRA_TRNG_STATUS_DATA_WR_DONE_LOW                                              (1)
#define SOC_IFC_REG_CPTRA_TRNG_STATUS_DATA_WR_DONE_MASK                                             (0x2)
#define CLP_SOC_IFC_REG_CPTRA_FUSE_WR_DONE                                                          (0x300300ac)
#define SOC_IFC_REG_CPTRA_FUSE_WR_DONE                                                              (0xac)
#define SOC_IFC_REG_CPTRA_FUSE_WR_DONE_DONE_LOW                                                     (0)
#define SOC_IFC_REG_CPTRA_FUSE_WR_DONE_DONE_MASK                                                    (0x1)
#define CLP_SOC_IFC_REG_CPTRA_TIMER_CONFIG                                                          (0x300300b0)
#define SOC_IFC_REG_CPTRA_TIMER_CONFIG                                                              (0xb0)
#define CLP_SOC_IFC_REG_CPTRA_BOOTFSM_GO                                                            (0x300300b4)
#define SOC_IFC_REG_CPTRA_BOOTFSM_GO                                                                (0xb4)
#define SOC_IFC_REG_CPTRA_BOOTFSM_GO_GO_LOW                                                         (0)
#define SOC_IFC_REG_CPTRA_BOOTFSM_GO_GO_MASK                                                        (0x1)
#define CLP_SOC_IFC_REG_CPTRA_DBG_MANUF_SERVICE_REG                                                 (0x300300b8)
#define SOC_IFC_REG_CPTRA_DBG_MANUF_SERVICE_REG                                                     (0xb8)
#define CLP_SOC_IFC_REG_CPTRA_CLK_GATING_EN                                                         (0x300300bc)
#define SOC_IFC_REG_CPTRA_CLK_GATING_EN                                                             (0xbc)
#define SOC_IFC_REG_CPTRA_CLK_GATING_EN_CLK_GATING_EN_LOW                                           (0)
#define SOC_IFC_REG_CPTRA_CLK_GATING_EN_CLK_GATING_EN_MASK                                          (0x1)
#define CLP_SOC_IFC_REG_CPTRA_GENERIC_INPUT_WIRES_0                                                 (0x300300c0)
#define SOC_IFC_REG_CPTRA_GENERIC_INPUT_WIRES_0                                                     (0xc0)
#define CLP_SOC_IFC_REG_CPTRA_GENERIC_INPUT_WIRES_1                                                 (0x300300c4)
#define SOC_IFC_REG_CPTRA_GENERIC_INPUT_WIRES_1                                                     (0xc4)
#define CLP_SOC_IFC_REG_CPTRA_GENERIC_OUTPUT_WIRES_0                                                (0x300300c8)
#define SOC_IFC_REG_CPTRA_GENERIC_OUTPUT_WIRES_0                                                    (0xc8)
#define CLP_SOC_IFC_REG_CPTRA_GENERIC_OUTPUT_WIRES_1                                                (0x300300cc)
#define SOC_IFC_REG_CPTRA_GENERIC_OUTPUT_WIRES_1                                                    (0xcc)
#define CLP_SOC_IFC_REG_CPTRA_HW_REV_ID                                                             (0x300300d0)
#define SOC_IFC_REG_CPTRA_HW_REV_ID                                                                 (0xd0)
#define CLP_SOC_IFC_REG_CPTRA_FW_REV_ID_0                                                           (0x300300d4)
#define SOC_IFC_REG_CPTRA_FW_REV_ID_0                                                               (0xd4)
#define CLP_SOC_IFC_REG_CPTRA_FW_REV_ID_1                                                           (0x300300d8)
#define SOC_IFC_REG_CPTRA_FW_REV_ID_1                                                               (0xd8)
#define CLP_SOC_IFC_REG_CPTRA_HW_CONFIG                                                             (0x300300dc)
#define SOC_IFC_REG_CPTRA_HW_CONFIG                                                                 (0xdc)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_ITRNG_EN_LOW                                                    (0)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_ITRNG_EN_MASK                                                   (0x1)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_QSPI_EN_LOW                                                     (1)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_QSPI_EN_MASK                                                    (0x2)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_I3C_EN_LOW                                                      (2)
#define SOC_IFC_REG_CPTRA_HW_CONFIG_I3C_EN_MASK                                                     (0x4)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_0                                                             (0x30030200)
#define SOC_IFC_REG_FUSE_UDS_SEED_0                                                                 (0x200)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_1                                                             (0x30030204)
#define SOC_IFC_REG_FUSE_UDS_SEED_1                                                                 (0x204)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_2                                                             (0x30030208)
#define SOC_IFC_REG_FUSE_UDS_SEED_2                                                                 (0x208)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_3                                                             (0x3003020c)
#define SOC_IFC_REG_FUSE_UDS_SEED_3                                                                 (0x20c)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_4                                                             (0x30030210)
#define SOC_IFC_REG_FUSE_UDS_SEED_4                                                                 (0x210)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_5                                                             (0x30030214)
#define SOC_IFC_REG_FUSE_UDS_SEED_5                                                                 (0x214)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_6                                                             (0x30030218)
#define SOC_IFC_REG_FUSE_UDS_SEED_6                                                                 (0x218)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_7                                                             (0x3003021c)
#define SOC_IFC_REG_FUSE_UDS_SEED_7                                                                 (0x21c)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_8                                                             (0x30030220)
#define SOC_IFC_REG_FUSE_UDS_SEED_8                                                                 (0x220)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_9                                                             (0x30030224)
#define SOC_IFC_REG_FUSE_UDS_SEED_9                                                                 (0x224)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_10                                                            (0x30030228)
#define SOC_IFC_REG_FUSE_UDS_SEED_10                                                                (0x228)
#define CLP_SOC_IFC_REG_FUSE_UDS_SEED_11                                                            (0x3003022c)
#define SOC_IFC_REG_FUSE_UDS_SEED_11                                                                (0x22c)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_0                                                        (0x30030230)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_0                                                            (0x230)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_1                                                        (0x30030234)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_1                                                            (0x234)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_2                                                        (0x30030238)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_2                                                            (0x238)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_3                                                        (0x3003023c)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_3                                                            (0x23c)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_4                                                        (0x30030240)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_4                                                            (0x240)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_5                                                        (0x30030244)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_5                                                            (0x244)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_6                                                        (0x30030248)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_6                                                            (0x248)
#define CLP_SOC_IFC_REG_FUSE_FIELD_ENTROPY_7                                                        (0x3003024c)
#define SOC_IFC_REG_FUSE_FIELD_ENTROPY_7                                                            (0x24c)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_0                                                 (0x30030250)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_0                                                     (0x250)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_1                                                 (0x30030254)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_1                                                     (0x254)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_2                                                 (0x30030258)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_2                                                     (0x258)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_3                                                 (0x3003025c)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_3                                                     (0x25c)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_4                                                 (0x30030260)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_4                                                     (0x260)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_5                                                 (0x30030264)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_5                                                     (0x264)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_6                                                 (0x30030268)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_6                                                     (0x268)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_7                                                 (0x3003026c)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_7                                                     (0x26c)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_8                                                 (0x30030270)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_8                                                     (0x270)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_9                                                 (0x30030274)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_9                                                     (0x274)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_10                                                (0x30030278)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_10                                                    (0x278)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_11                                                (0x3003027c)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_11                                                    (0x27c)
#define CLP_SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_MASK                                              (0x30030280)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_MASK                                                  (0x280)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_MASK_MASK_LOW                                         (0)
#define SOC_IFC_REG_FUSE_KEY_MANIFEST_PK_HASH_MASK_MASK_MASK                                        (0xf)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_0                                                        (0x30030284)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_0                                                            (0x284)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_1                                                        (0x30030288)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_1                                                            (0x288)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_2                                                        (0x3003028c)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_2                                                            (0x28c)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_3                                                        (0x30030290)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_3                                                            (0x290)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_4                                                        (0x30030294)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_4                                                            (0x294)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_5                                                        (0x30030298)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_5                                                            (0x298)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_6                                                        (0x3003029c)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_6                                                            (0x29c)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_7                                                        (0x300302a0)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_7                                                            (0x2a0)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_8                                                        (0x300302a4)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_8                                                            (0x2a4)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_9                                                        (0x300302a8)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_9                                                            (0x2a8)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_10                                                       (0x300302ac)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_10                                                           (0x2ac)
#define CLP_SOC_IFC_REG_FUSE_OWNER_PK_HASH_11                                                       (0x300302b0)
#define SOC_IFC_REG_FUSE_OWNER_PK_HASH_11                                                           (0x2b0)
#define CLP_SOC_IFC_REG_FUSE_FMC_KEY_MANIFEST_SVN                                                   (0x300302b4)
#define SOC_IFC_REG_FUSE_FMC_KEY_MANIFEST_SVN                                                       (0x2b4)
#define CLP_SOC_IFC_REG_FUSE_RUNTIME_SVN_0                                                          (0x300302b8)
#define SOC_IFC_REG_FUSE_RUNTIME_SVN_0                                                              (0x2b8)
#define CLP_SOC_IFC_REG_FUSE_RUNTIME_SVN_1                                                          (0x300302bc)
#define SOC_IFC_REG_FUSE_RUNTIME_SVN_1                                                              (0x2bc)
#define CLP_SOC_IFC_REG_FUSE_RUNTIME_SVN_2                                                          (0x300302c0)
#define SOC_IFC_REG_FUSE_RUNTIME_SVN_2                                                              (0x2c0)
#define CLP_SOC_IFC_REG_FUSE_RUNTIME_SVN_3                                                          (0x300302c4)
#define SOC_IFC_REG_FUSE_RUNTIME_SVN_3                                                              (0x2c4)
#define CLP_SOC_IFC_REG_FUSE_ANTI_ROLLBACK_DISABLE                                                  (0x300302c8)
#define SOC_IFC_REG_FUSE_ANTI_ROLLBACK_DISABLE                                                      (0x2c8)
#define SOC_IFC_REG_FUSE_ANTI_ROLLBACK_DISABLE_DIS_LOW                                              (0)
#define SOC_IFC_REG_FUSE_ANTI_ROLLBACK_DISABLE_DIS_MASK                                             (0x1)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_0                                                     (0x300302cc)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_0                                                         (0x2cc)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_1                                                     (0x300302d0)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_1                                                         (0x2d0)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_2                                                     (0x300302d4)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_2                                                         (0x2d4)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_3                                                     (0x300302d8)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_3                                                         (0x2d8)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_4                                                     (0x300302dc)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_4                                                         (0x2dc)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_5                                                     (0x300302e0)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_5                                                         (0x2e0)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_6                                                     (0x300302e4)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_6                                                         (0x2e4)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_7                                                     (0x300302e8)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_7                                                         (0x2e8)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_8                                                     (0x300302ec)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_8                                                         (0x2ec)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_9                                                     (0x300302f0)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_9                                                         (0x2f0)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_10                                                    (0x300302f4)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_10                                                        (0x2f4)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_11                                                    (0x300302f8)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_11                                                        (0x2f8)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_12                                                    (0x300302fc)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_12                                                        (0x2fc)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_13                                                    (0x30030300)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_13                                                        (0x300)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_14                                                    (0x30030304)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_14                                                        (0x304)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_15                                                    (0x30030308)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_15                                                        (0x308)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_16                                                    (0x3003030c)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_16                                                        (0x30c)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_17                                                    (0x30030310)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_17                                                        (0x310)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_18                                                    (0x30030314)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_18                                                        (0x314)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_19                                                    (0x30030318)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_19                                                        (0x318)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_20                                                    (0x3003031c)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_20                                                        (0x31c)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_21                                                    (0x30030320)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_21                                                        (0x320)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_22                                                    (0x30030324)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_22                                                        (0x324)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_23                                                    (0x30030328)
#define SOC_IFC_REG_FUSE_IDEVID_CERT_ATTR_23                                                        (0x328)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_0                                                  (0x3003032c)
#define SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_0                                                      (0x32c)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_1                                                  (0x30030330)
#define SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_1                                                      (0x330)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_2                                                  (0x30030334)
#define SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_2                                                      (0x334)
#define CLP_SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_3                                                  (0x30030338)
#define SOC_IFC_REG_FUSE_IDEVID_MANUF_HSM_ID_3                                                      (0x338)
#define CLP_SOC_IFC_REG_FUSE_LIFE_CYCLE                                                             (0x3003033c)
#define SOC_IFC_REG_FUSE_LIFE_CYCLE                                                                 (0x33c)
#define SOC_IFC_REG_FUSE_LIFE_CYCLE_LIFE_CYCLE_LOW                                                  (0)
#define SOC_IFC_REG_FUSE_LIFE_CYCLE_LIFE_CYCLE_MASK                                                 (0x3)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_0                                                          (0x30030600)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_0                                                              (0x600)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_1                                                          (0x30030604)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_1                                                              (0x604)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_2                                                          (0x30030608)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_2                                                              (0x608)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_3                                                          (0x3003060c)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_3                                                              (0x60c)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_4                                                          (0x30030610)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_4                                                              (0x610)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_5                                                          (0x30030614)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_5                                                              (0x614)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_6                                                          (0x30030618)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_6                                                              (0x618)
#define CLP_SOC_IFC_REG_INTERNAL_OBF_KEY_7                                                          (0x3003061c)
#define SOC_IFC_REG_INTERNAL_OBF_KEY_7                                                              (0x61c)
#define CLP_SOC_IFC_REG_INTERNAL_ICCM_LOCK                                                          (0x30030620)
#define SOC_IFC_REG_INTERNAL_ICCM_LOCK                                                              (0x620)
#define SOC_IFC_REG_INTERNAL_ICCM_LOCK_LOCK_LOW                                                     (0)
#define SOC_IFC_REG_INTERNAL_ICCM_LOCK_LOCK_MASK                                                    (0x1)
#define CLP_SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET                                                    (0x30030624)
#define SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET                                                        (0x624)
#define SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET_CORE_RST_LOW                                           (0)
#define SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET_CORE_RST_MASK                                          (0x1)
#define CLP_SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET_WAIT_CYCLES                                        (0x30030628)
#define SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET_WAIT_CYCLES                                            (0x628)
#define SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET_WAIT_CYCLES_WAIT_CYCLES_LOW                            (0)
#define SOC_IFC_REG_INTERNAL_FW_UPDATE_RESET_WAIT_CYCLES_WAIT_CYCLES_MASK                           (0xff)
#define CLP_SOC_IFC_REG_INTERNAL_NMI_VECTOR                                                         (0x3003062c)
#define SOC_IFC_REG_INTERNAL_NMI_VECTOR                                                             (0x62c)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_START                                                         (0x30030800)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                              (0x30030800)
#define SOC_IFC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R                                                  (0x800)
#define SOC_IFC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_LOW                                     (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_ERROR_EN_MASK                                    (0x1)
#define SOC_IFC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_LOW                                     (1)
#define SOC_IFC_REG_INTR_BLOCK_RF_GLOBAL_INTR_EN_R_NOTIF_EN_MASK                                    (0x2)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                               (0x30030804)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R                                                   (0x804)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INTERNAL_EN_LOW                             (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INTERNAL_EN_MASK                            (0x1)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INV_DEV_EN_LOW                              (1)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_INV_DEV_EN_MASK                             (0x2)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_CMD_FAIL_EN_LOW                             (2)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_CMD_FAIL_EN_MASK                            (0x4)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_BAD_FUSE_EN_LOW                             (3)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_BAD_FUSE_EN_MASK                            (0x8)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_ICCM_BLOCKED_EN_LOW                         (4)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_ICCM_BLOCKED_EN_MASK                        (0x10)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_MBOX_ECC_UNC_EN_LOW                         (5)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_EN_R_ERROR_MBOX_ECC_UNC_EN_MASK                        (0x20)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                               (0x30030808)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R                                                   (0x808)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_AVAIL_EN_LOW                            (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_CMD_AVAIL_EN_MASK                           (0x1)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_MBOX_ECC_COR_EN_LOW                         (1)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_MBOX_ECC_COR_EN_MASK                        (0x2)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_DEBUG_LOCKED_EN_LOW                         (2)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_EN_R_NOTIF_DEBUG_LOCKED_EN_MASK                        (0x4)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                           (0x3003080c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R                                               (0x80c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_LOW                                   (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_GLOBAL_INTR_R_AGG_STS_MASK                                  (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                           (0x30030810)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R                                               (0x810)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_LOW                                   (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_GLOBAL_INTR_R_AGG_STS_MASK                                  (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                         (0x30030814)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R                                             (0x814)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INTERNAL_STS_LOW                      (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INTERNAL_STS_MASK                     (0x1)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INV_DEV_STS_LOW                       (1)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_INV_DEV_STS_MASK                      (0x2)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_CMD_FAIL_STS_LOW                      (2)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_CMD_FAIL_STS_MASK                     (0x4)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_BAD_FUSE_STS_LOW                      (3)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_BAD_FUSE_STS_MASK                     (0x8)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_ICCM_BLOCKED_STS_LOW                  (4)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_ICCM_BLOCKED_STS_MASK                 (0x10)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_MBOX_ECC_UNC_STS_LOW                  (5)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_R_ERROR_MBOX_ECC_UNC_STS_MASK                 (0x20)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                         (0x30030818)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R                                             (0x818)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_AVAIL_STS_LOW                     (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_CMD_AVAIL_STS_MASK                    (0x1)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_MBOX_ECC_COR_STS_LOW                  (1)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_MBOX_ECC_COR_STS_MASK                 (0x2)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_DEBUG_LOCKED_STS_LOW                  (2)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTERNAL_INTR_R_NOTIF_DEBUG_LOCKED_STS_MASK                 (0x4)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                             (0x3003081c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R                                                 (0x81c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INTERNAL_TRIG_LOW                         (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INTERNAL_TRIG_MASK                        (0x1)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INV_DEV_TRIG_LOW                          (1)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_INV_DEV_TRIG_MASK                         (0x2)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_CMD_FAIL_TRIG_LOW                         (2)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_CMD_FAIL_TRIG_MASK                        (0x4)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_BAD_FUSE_TRIG_LOW                         (3)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_BAD_FUSE_TRIG_MASK                        (0x8)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_ICCM_BLOCKED_TRIG_LOW                     (4)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_ICCM_BLOCKED_TRIG_MASK                    (0x10)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_MBOX_ECC_UNC_TRIG_LOW                     (5)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTR_TRIG_R_ERROR_MBOX_ECC_UNC_TRIG_MASK                    (0x20)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                             (0x30030820)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R                                                 (0x820)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_AVAIL_TRIG_LOW                        (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_CMD_AVAIL_TRIG_MASK                       (0x1)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_MBOX_ECC_COR_TRIG_LOW                     (1)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_MBOX_ECC_COR_TRIG_MASK                    (0x2)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_DEBUG_LOCKED_TRIG_LOW                     (2)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_INTR_TRIG_R_NOTIF_DEBUG_LOCKED_TRIG_MASK                    (0x4)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_R                                   (0x30030900)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_R                                       (0x900)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_R                                    (0x30030904)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_R                                        (0x904)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_R                                   (0x30030908)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_R                                       (0x908)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_R                                   (0x3003090c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_R                                       (0x90c)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_ICCM_BLOCKED_INTR_COUNT_R                               (0x30030910)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_ICCM_BLOCKED_INTR_COUNT_R                                   (0x910)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_MBOX_ECC_UNC_INTR_COUNT_R                               (0x30030914)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_MBOX_ECC_UNC_INTR_COUNT_R                                   (0x914)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_R                                  (0x30030980)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_R                                      (0x980)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_MBOX_ECC_COR_INTR_COUNT_R                               (0x30030984)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_MBOX_ECC_COR_INTR_COUNT_R                                   (0x984)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_R                               (0x30030988)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_R                                   (0x988)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R                              (0x30030a00)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R                                  (0xa00)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R_PULSE_LOW                        (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INTERNAL_INTR_COUNT_INCR_R_PULSE_MASK                       (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_INCR_R                               (0x30030a04)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_INCR_R                                   (0xa04)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_INCR_R_PULSE_LOW                         (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_INV_DEV_INTR_COUNT_INCR_R_PULSE_MASK                        (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_INCR_R                              (0x30030a08)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_INCR_R                                  (0xa08)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_INCR_R_PULSE_LOW                        (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_CMD_FAIL_INTR_COUNT_INCR_R_PULSE_MASK                       (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_INCR_R                              (0x30030a0c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_INCR_R                                  (0xa0c)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_INCR_R_PULSE_LOW                        (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_BAD_FUSE_INTR_COUNT_INCR_R_PULSE_MASK                       (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_ICCM_BLOCKED_INTR_COUNT_INCR_R                          (0x30030a10)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_ICCM_BLOCKED_INTR_COUNT_INCR_R                              (0xa10)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_ICCM_BLOCKED_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_ICCM_BLOCKED_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_ERROR_MBOX_ECC_UNC_INTR_COUNT_INCR_R                          (0x30030a14)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_MBOX_ECC_UNC_INTR_COUNT_INCR_R                              (0xa14)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_MBOX_ECC_UNC_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_ERROR_MBOX_ECC_UNC_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_INCR_R                             (0x30030a18)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_INCR_R                                 (0xa18)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_INCR_R_PULSE_LOW                       (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_CMD_AVAIL_INTR_COUNT_INCR_R_PULSE_MASK                      (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_MBOX_ECC_COR_INTR_COUNT_INCR_R                          (0x30030a1c)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_MBOX_ECC_COR_INTR_COUNT_INCR_R                              (0xa1c)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_MBOX_ECC_COR_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_MBOX_ECC_COR_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)
#define CLP_SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_INCR_R                          (0x30030a20)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_INCR_R                              (0xa20)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_INCR_R_PULSE_LOW                    (0)
#define SOC_IFC_REG_INTR_BLOCK_RF_NOTIF_DEBUG_LOCKED_INTR_COUNT_INCR_R_PULSE_MASK                   (0x1)


#endif