<source>

<component>XGMII encoder part of XGMII OBUF</component>

<authors>
    <author login="xmatou06">Jiri Matousek</author>
    <author login="polcak_l">Libor Polcak</author>
</authors>

<features>
    <item>Appends CRC to the end of the packet</item>
	 <item>
      Provides XGMII interface (64-bit data path and 8-bit data delimiters)
    </item>
</features>

<!--<bugs>
</bugs>-->

<todo>
   <item>Minimum IFG = 96 octets</item>
</todo>

<description>
   CRC from Process part of XGMII OBUF is shifted and appended to the end of
   the packet. Control characters are added to the data path and corresponding
   data delimiters are set.
</description>

<interface>
    <port_map>
    
        <port name="CLK" dir="in" width="1">
           Internal Clock signal
        </port>
        <port name="RESET" dir="in" width="1">
           Synchronous reset
        </port>

        <divider> Data input interface </divider>
        <port name="RX_DATA" dir="in" width="64">
				   Packet data
        </port>
        <port name="RX_SOP" dir="in" width="1">
				   Start of payload
        </port>
        <port name="RX_EOP" dir="in" width="1">
				   End of payload
        </port>
        <port name="RX_EOP_POS" dir="in" width="log2(64/8)">
				   End of packet position
        </port>
        <port name="RX_DV" dir="in" width="1">
				   Data validity signal
        </port>

        <divider> CRC input interface </divider>
        <port name="RX_CRC" dir="in" width="32">
               Packet CRC
        </port>

        <divider> XGMII_enc output interface </divider>
        <port name="TX_DATA" dir="out" width="64">
				   Outgoing data
        </port>
        <port name="TX_CMD" dir="out" width="8">
				   Data delimiters
        </port>

        <divider> Reading requests to Process part </divider>
        <port name="RX_DATA_READ" dir="out" width="1">
               Data reading request
        </port>

    </port_map>
</interface>

<!--<constant>
</constant>-->

<!--<operations>
</operations>-->

<!--<addr_space>
</addr_space>-->

<!--<sw_body>
</sw_body>-->

<body>

	<h1>XGMII_enc information</h1>

	<h2>General info</h2>
	<p>
      This component appends CRC to the end of the packet and transforms data
      flow according to the XGMII specification (control characters in data
      path and corresponding data delimiters).
	</p>

	<!--<h1>Frequency and Resources usage</h1>
	<h2>Precision</h2>

	<p>
		<tab sloupce="ccc">
			<tr>
				<th>Slices (% of C6X slices)</th>
				<th>BlockRams (% of C6X BRAMs)</th>
			</tr>
			<tr>
				<td></td>
				<td></td>
			</tr>
		<nazev>Chip utilization (Precision)</nazev>
		</tab>

		<tab sloupce="ccc">
			<tr>
				<th>Max.frequency by Precision (XGMII_CLK)</th>
				<th>Frequency tested in HW (XGMII_CLK)</th>
			</tr>
			<tr>
				<td></td>
				<td></td>
			</tr>
		<nazev>Maximal frequency (Precision)</nazev>
		</tab>
   </p>

	<h2>XST</h2>
   <p>
		<tab sloupce="ccc">
			<tr>
				<th>Slices (% of C6X slices)</th>
				<th>BlockRams (% of C6X BRAMs)</th>
			</tr>
			<tr>
				<td></td>
				<td></td>
			</tr>
		<nazev>Chip utilization (XST)</nazev>
		</tab>

		<tab sloupce="ccc">
			<tr>
				<th>Max.frequency by XST (XGMII_CLK)</th>
				<th>Frequency tested in HW (XGMII_CLK)</th>
			</tr>
			<tr>
				<td></td>
				<td></td>
			</tr>
		<nazev>Maximal frequency (XST)</nazev>
		</tab>
   </p>-->

	<h1>Schemes</h1>
	<p>
		The block structure of the component is in the following figure.
		<obr src="./fig/xgmii_enc.fig">XGMII_enc architecture</obr>
	</p>
	
	<p>
      Detailed structure of subcomponent crc_shift is in the following figure.
		<obr src="./fig/crc_shift.fig">crc_shift architecture</obr>
	</p>

</body>


</source>
