library ieee;
use ieee.std_logic_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
--ENTITY DECLARATION: name, inputs, outputs
entity TWO_INPUT_OR_GATE is
   port( A, B : in std_logic;
            C : out std_logic);
end TWO_INPUT_OR_GATE;

--FUNCTIONAL DESCRIPTION: how the OR Gate works
architecture TWO_INPUT_OR_GATE_ARCHITECTURE of TWO_INPUT_OR_GATE is 
begin
   C <= A or B;
end TWO_INPUT_OR_GATE_ARCHITECTURE;
