#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Nov 10 16:10:22 2015
# Process ID: 13592
# Log file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/vivado.log
# Journal file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.xpr
open_bd_design {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:cordic:6.0 cordic_0
endgroup
delete_bd_objs [get_bd_cells cordic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mycordic:1.0 mycordic_0
endgroup
ipx::edit_ip_in_project -upgrade true -name mycordic_v1_0_project -directory C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.tmp/mycordic_v1_0_project c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0_S00_AXI.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mycordic_v1_0.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd
update_compile_order -fileset sim_1
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd
remove_files {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd}
file mkdir C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.srcs/sources_1/new
close [ open c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.srcs/sources_1/new/Cordic_top.vhd w ]
add_files c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.srcs/sources_1/new/Cordic_top.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/CORDIC_FP_top.vhd
update_compile_order -fileset sources_1
remove_files {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my_addsub.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_clshift.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/mux_2to1.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my4to1LUT_atan.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/my_rege.vhd}
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/fulladd.vhd
add_files -norecurse {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/Cordic_top.vhd}
update_compile_order -fileset sources_1
remove_files c:/users/mr_co_000/documents/github/ece495/lab/lab4/lab4/lab4.tmp/mycordic_v1_0_project/mycordic_v1_0_project.srcs/sources_1/new/Cordic_top.vhd
ipx::merge_project_changes files [ipx::current_core]
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::add_file hdl/lpm_pack.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
set_property type vhdlSource [ipx::get_files hdl/lpm_pack.vhd -of_objects [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files hdl/lpm_pack.vhd -of_objects [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]]
ipx::remove_file C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/CORDIC/lpm_pack.vhd [ipx::get_file_groups xilinx_vhdlsynthesis -of_objects [ipx::current_core]]
add_files -norecurse C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd
update_compile_order -fileset sources_1
remove_files {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd}
remove_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd
add_files -norecurse {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/CORDIC_FP_top.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_pack.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my4to1LUT_atan.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/LPM_COMMON_CONVERSION.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/mux_2to1.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_rege.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/my_addsub.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/lpm_clshift.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/fulladd.vhd C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/hdl/Cordic_top.vhd}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0
report_ip_status -name ip_status 
delete_bd_objs [get_bd_cells mycordic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mycordic:1.0 mycordic_0
endgroup
delete_bd_objs [get_bd_cells mycordic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mycordic:1.0 mycordic_0
endgroup
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_IMPORT_BOARD_PRESET {C:/Users/mr_co_000/Google Drive/Oakland_University/2015-Fall/ECE495/Zybo Files/ZYBO_def/ZYBO_zynq_def.xml}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins mycordic_0/S00_AXI]
validate_bd_design
make_wrapper -files [get_files C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name mycordic_v1_0_project -directory C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.tmp/mycordic_v1_0_project c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/component.xml
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells mycordic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mycordic:1.0 mycordic_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins mycordic_0/S00_AXI]
report_ip_status -name ip_status 
add_files -fileset constrs_1 -norecurse {{C:/Users/mr_co_000/Google Drive/Oakland_University/2015-Fall/ECE495/Zybo Files/ZYBO_Master_xdc/ZYBO_Master.xdc}}
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
remove_files -fileset constrs_1 {{C:/Users/mr_co_000/Google Drive/Oakland_University/2015-Fall/ECE495/Zybo Files/ZYBO_Master_xdc/ZYBO_Master.xdc}}
