$comment
	File created using the following command:
		vcd file bus1021.msim.vcd -direction
$end
$date
	Thu Oct 10 16:31:33 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module bus1021_vlg_vec_tst $end
$var reg 1 ! clk1 $end
$var reg 1 " clk2 $end
$var reg 1 # clk3 $end
$var reg 1 $ clk4 $end
$var reg 8 % d0 [7:0] $end
$var reg 2 & sel [1:0] $end
$var reg 1 ' we $end
$var wire 1 ( bus [7] $end
$var wire 1 ) bus [6] $end
$var wire 1 * bus [5] $end
$var wire 1 + bus [4] $end
$var wire 1 , bus [3] $end
$var wire 1 - bus [2] $end
$var wire 1 . bus [1] $end
$var wire 1 / bus [0] $end
$var wire 1 0 led [7] $end
$var wire 1 1 led [6] $end
$var wire 1 2 led [5] $end
$var wire 1 3 led [4] $end
$var wire 1 4 led [3] $end
$var wire 1 5 led [2] $end
$var wire 1 6 led [1] $end
$var wire 1 7 led [0] $end

$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > bus[7]~output_o $end
$var wire 1 ? bus[6]~output_o $end
$var wire 1 @ bus[5]~output_o $end
$var wire 1 A bus[4]~output_o $end
$var wire 1 B bus[3]~output_o $end
$var wire 1 C bus[2]~output_o $end
$var wire 1 D bus[1]~output_o $end
$var wire 1 E bus[0]~output_o $end
$var wire 1 F led[7]~output_o $end
$var wire 1 G led[6]~output_o $end
$var wire 1 H led[5]~output_o $end
$var wire 1 I led[4]~output_o $end
$var wire 1 J led[3]~output_o $end
$var wire 1 K led[2]~output_o $end
$var wire 1 L led[1]~output_o $end
$var wire 1 M led[0]~output_o $end
$var wire 1 N clk2~input_o $end
$var wire 1 O clk2~inputclkctrl_outclk $end
$var wire 1 P inst1|12~feeder_combout $end
$var wire 1 Q inst1|12~q $end
$var wire 1 R sel[0]~input_o $end
$var wire 1 S sel[1]~input_o $end
$var wire 1 T d0[7]~input_o $end
$var wire 1 U we~input_o $end
$var wire 1 V clk3~input_o $end
$var wire 1 W inst1|19~feeder_combout $end
$var wire 1 X inst1|19~q $end
$var wire 1 Y d0[0]~input_o $end
$var wire 1 Z clk1~input_o $end
$var wire 1 [ inst|19~feeder_combout $end
$var wire 1 \ inst|19~q $end
$var wire 1 ] inst6|LPM_MUX_component|auto_generated|result_node[0]~14_combout $end
$var wire 1 ^ inst|18~feeder_combout $end
$var wire 1 _ inst|18~q $end
$var wire 1 ` d0[1]~input_o $end
$var wire 1 a inst|16~feeder_combout $end
$var wire 1 b inst|16~q $end
$var wire 1 c d0[3]~input_o $end
$var wire 1 d inst|14~feeder_combout $end
$var wire 1 e inst|14~q $end
$var wire 1 f d0[5]~input_o $end
$var wire 1 g d0[6]~input_o $end
$var wire 1 h inst|13~feeder_combout $end
$var wire 1 i inst|13~q $end
$var wire 1 j inst6|LPM_MUX_component|auto_generated|result_node[6]~2_combout $end
$var wire 1 k inst6|LPM_MUX_component|auto_generated|result_node[6]~3_combout $end
$var wire 1 l inst1|13~feeder_combout $end
$var wire 1 m inst1|13~q $end
$var wire 1 n inst6|LPM_MUX_component|auto_generated|result_node[5]~4_combout $end
$var wire 1 o inst6|LPM_MUX_component|auto_generated|result_node[5]~5_combout $end
$var wire 1 p inst1|14~feeder_combout $end
$var wire 1 q inst1|14~q $end
$var wire 1 r d0[4]~input_o $end
$var wire 1 s inst|15~feeder_combout $end
$var wire 1 t inst|15~q $end
$var wire 1 u inst6|LPM_MUX_component|auto_generated|result_node[4]~6_combout $end
$var wire 1 v inst6|LPM_MUX_component|auto_generated|result_node[4]~7_combout $end
$var wire 1 w inst1|15~feeder_combout $end
$var wire 1 x inst1|15~q $end
$var wire 1 y inst6|LPM_MUX_component|auto_generated|result_node[3]~8_combout $end
$var wire 1 z inst6|LPM_MUX_component|auto_generated|result_node[3]~9_combout $end
$var wire 1 { inst1|16~feeder_combout $end
$var wire 1 | inst1|16~q $end
$var wire 1 } d0[2]~input_o $end
$var wire 1 ~ inst|17~feeder_combout $end
$var wire 1 !! inst|17~q $end
$var wire 1 "! inst6|LPM_MUX_component|auto_generated|result_node[2]~10_combout $end
$var wire 1 #! inst6|LPM_MUX_component|auto_generated|result_node[2]~11_combout $end
$var wire 1 $! inst1|17~feeder_combout $end
$var wire 1 %! inst1|17~q $end
$var wire 1 &! inst6|LPM_MUX_component|auto_generated|result_node[1]~12_combout $end
$var wire 1 '! inst6|LPM_MUX_component|auto_generated|result_node[1]~13_combout $end
$var wire 1 (! inst1|18~feeder_combout $end
$var wire 1 )! inst1|18~q $end
$var wire 1 *! inst6|LPM_MUX_component|auto_generated|result_node[0]~15_combout $end
$var wire 1 +! inst6|LPM_MUX_component|auto_generated|result_node[7]~0_combout $end
$var wire 1 ,! inst|12~feeder_combout $end
$var wire 1 -! inst|12~q $end
$var wire 1 .! inst6|LPM_MUX_component|auto_generated|result_node[7]~1_combout $end
$var wire 1 /! clk4~input_o $end
$var wire 1 0! inst2|12~feeder_combout $end
$var wire 1 1! inst2|12~q $end
$var wire 1 2! inst2|13~feeder_combout $end
$var wire 1 3! inst2|13~q $end
$var wire 1 4! inst2|14~feeder_combout $end
$var wire 1 5! inst2|14~q $end
$var wire 1 6! inst2|15~feeder_combout $end
$var wire 1 7! inst2|15~q $end
$var wire 1 8! inst2|16~feeder_combout $end
$var wire 1 9! inst2|16~q $end
$var wire 1 :! inst2|17~feeder_combout $end
$var wire 1 ;! inst2|17~q $end
$var wire 1 <! inst2|18~feeder_combout $end
$var wire 1 =! inst2|18~q $end
$var wire 1 >! inst2|19~feeder_combout $end
$var wire 1 ?! inst2|19~q $end
$var wire 1 @! inst4|sram|ram_block|auto_generated|q_a [7] $end
$var wire 1 A! inst4|sram|ram_block|auto_generated|q_a [6] $end
$var wire 1 B! inst4|sram|ram_block|auto_generated|q_a [5] $end
$var wire 1 C! inst4|sram|ram_block|auto_generated|q_a [4] $end
$var wire 1 D! inst4|sram|ram_block|auto_generated|q_a [3] $end
$var wire 1 E! inst4|sram|ram_block|auto_generated|q_a [2] $end
$var wire 1 F! inst4|sram|ram_block|auto_generated|q_a [1] $end
$var wire 1 G! inst4|sram|ram_block|auto_generated|q_a [0] $end
$var wire 1 H! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 I! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 J! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 K! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 L! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 M! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 N! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 O! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 P! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 Q! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 R! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 S! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 T! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 U! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 V! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 W! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 X! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 Y! inst4|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
b1 %
b0 &
0'
1/
0.
0-
0,
0+
0*
0)
0(
07
06
05
04
03
02
01
00
08
19
x:
1;
1<
1=
0>
0?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
1W
0X
1Y
0Z
1[
0\
1]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
1*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
1>!
0?!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
$end
#20000
1!
1Z
1\
#40000
0!
0Z
#60000
b11 %
b10 %
0Y
1`
0]
1&!
0*!
1'!
1D
0E
0/
1.
0>!
0[
0W
1<!
1(!
1^
#90000
1"
1N
1O
1)!
#110000
0"
0N
0O
#130000
b0 %
0`
0&!
0'!
0D
0.
0<!
0(!
0^
#150000
b1 &
1'
1R
1U
1]
1*!
1E
1/
1>!
1[
1W
#160000
1#
1V
#160001
1Y!
1G!
#180000
b11 &
b10 &
0'
0#
0R
1S
0U
0V
0]
0*!
0E
0/
1*!
0>!
0[
0W
1E
1/
1>!
1[
1W
#210000
1#
1V
#230000
0#
0V
#250000
1$
1/!
1?!
1M
17
#270000
0$
0/!
#280000
b0 &
0S
0*!
0E
0/
0>!
0[
0W
#320000
