--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/f3nr1r/Manual_Softwares/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Ramp_test.twx Ramp_test.ncd -o
Ramp_test.twr Ramp_test.pcf -ucf IOPinout.ucf

Design file:              Ramp_test.ncd
Physical constraint file: Ramp_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_DAC_o" PERIOD = 80 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "CLK_i_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 80 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.288ns.
--------------------------------------------------------------------------------

Paths for end point clk_dac_s_2 (SLICE_X8Y47.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_s_2 (FF)
  Destination:          clk_dac_s_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.068ns (Levels of Logic = 0)
  Clock Path Skew:      -0.041ns (0.545 - 0.586)
  Source Clock:         CLK_i_BUFGP rising at 0.000ns
  Destination Clock:    CLK_i_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_s_2 to clk_dac_s_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.CQ      Tcko                  0.447   counter_s<3>
                                                       counter_s_2
    SLICE_X8Y47.AX       net (fanout=4)        1.535   counter_s<2>
    SLICE_X8Y47.CLK      Tdick                 0.086   clk_dac_s_2
                                                       clk_dac_s_2
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (0.533ns logic, 1.535ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point clk_dac_s_1 (SLICE_X8Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_s_2 (FF)
  Destination:          clk_dac_s_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.896ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.608 - 0.586)
  Source Clock:         CLK_i_BUFGP rising at 0.000ns
  Destination Clock:    CLK_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_s_2 to clk_dac_s_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.CQ      Tcko                  0.447   counter_s<3>
                                                       counter_s_2
    SLICE_X8Y48.AX       net (fanout=4)        1.363   counter_s<2>
    SLICE_X8Y48.CLK      Tdick                 0.086   clk_dac_s_1
                                                       clk_dac_s_1
    -------------------------------------------------  ---------------------------
    Total                                      1.896ns (0.533ns logic, 1.363ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point counter_s_11 (SLICE_X12Y57.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_s_0 (FF)
  Destination:          counter_s_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.700ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         CLK_i_BUFGP rising at 0.000ns
  Destination Clock:    CLK_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_s_0 to counter_s_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.AQ      Tcko                  0.447   counter_s<3>
                                                       counter_s_0
    SLICE_X12Y55.A5      net (fanout=2)        0.399   counter_s<0>
    SLICE_X12Y55.COUT    Topcya                0.379   counter_s<3>
                                                       Mcount_counter_s_lut<0>_INV_0
                                                       Mcount_counter_s_cy<3>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   Mcount_counter_s_cy<3>
    SLICE_X12Y56.COUT    Tbyp                  0.076   counter_s<7>
                                                       Mcount_counter_s_cy<7>
    SLICE_X12Y57.CIN     net (fanout=1)        0.003   Mcount_counter_s_cy<7>
    SLICE_X12Y57.CLK     Tcinck                0.314   counter_s<11>
                                                       Mcount_counter_s_xor<11>
                                                       counter_s_11
    -------------------------------------------------  ---------------------------
    Total                                      1.700ns (1.216ns logic, 0.484ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_s_3 (FF)
  Destination:          counter_s_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.550ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.232 - 0.244)
  Source Clock:         CLK_i_BUFGP rising at 0.000ns
  Destination Clock:    CLK_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_s_3 to counter_s_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.DQ      Tcko                  0.447   counter_s<3>
                                                       counter_s_3
    SLICE_X12Y55.D5      net (fanout=2)        0.367   counter_s<3>
    SLICE_X12Y55.COUT    Topcyd                0.261   counter_s<3>
                                                       counter_s<3>_rt
                                                       Mcount_counter_s_cy<3>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   Mcount_counter_s_cy<3>
    SLICE_X12Y56.COUT    Tbyp                  0.076   counter_s<7>
                                                       Mcount_counter_s_cy<7>
    SLICE_X12Y57.CIN     net (fanout=1)        0.003   Mcount_counter_s_cy<7>
    SLICE_X12Y57.CLK     Tcinck                0.314   counter_s<11>
                                                       Mcount_counter_s_xor<11>
                                                       counter_s_11
    -------------------------------------------------  ---------------------------
    Total                                      1.550ns (1.098ns logic, 0.452ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_s_4 (FF)
  Destination:          counter_s_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         CLK_i_BUFGP rising at 0.000ns
  Destination Clock:    CLK_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_s_4 to counter_s_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y56.AQ      Tcko                  0.447   counter_s<7>
                                                       counter_s_4
    SLICE_X12Y56.A5      net (fanout=2)        0.394   counter_s<4>
    SLICE_X12Y56.COUT    Topcya                0.379   counter_s<7>
                                                       counter_s<4>_rt
                                                       Mcount_counter_s_cy<7>
    SLICE_X12Y57.CIN     net (fanout=1)        0.003   Mcount_counter_s_cy<7>
    SLICE_X12Y57.CLK     Tcinck                0.314   counter_s<11>
                                                       Mcount_counter_s_xor<11>
                                                       counter_s_11
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (1.140ns logic, 0.397ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_i_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_s_11 (SLICE_X12Y57.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_s_11 (FF)
  Destination:          counter_s_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_i_BUFGP rising at 10.000ns
  Destination Clock:    CLK_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_s_11 to counter_s_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.DQ      Tcko                  0.234   counter_s<11>
                                                       counter_s_11
    SLICE_X12Y57.D6      net (fanout=2)        0.022   counter_s<11>
    SLICE_X12Y57.CLK     Tah         (-Th)    -0.264   counter_s<11>
                                                       counter_s<11>_rt
                                                       Mcount_counter_s_xor<11>
                                                       counter_s_11
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.498ns logic, 0.022ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point counter_s_5 (SLICE_X12Y56.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_s_5 (FF)
  Destination:          counter_s_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_i_BUFGP rising at 10.000ns
  Destination Clock:    CLK_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_s_5 to counter_s_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y56.BQ      Tcko                  0.234   counter_s<7>
                                                       counter_s_5
    SLICE_X12Y56.B5      net (fanout=2)        0.062   counter_s<5>
    SLICE_X12Y56.CLK     Tah         (-Th)    -0.237   counter_s<7>
                                                       counter_s<5>_rt
                                                       Mcount_counter_s_cy<7>
                                                       counter_s_5
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.471ns logic, 0.062ns route)
                                                       (88.4% logic, 11.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_s_9 (SLICE_X12Y57.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_s_9 (FF)
  Destination:          counter_s_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_i_BUFGP rising at 10.000ns
  Destination Clock:    CLK_i_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_s_9 to counter_s_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y57.BQ      Tcko                  0.234   counter_s<11>
                                                       counter_s_9
    SLICE_X12Y57.B5      net (fanout=2)        0.064   counter_s<9>
    SLICE_X12Y57.CLK     Tah         (-Th)    -0.237   counter_s<11>
                                                       counter_s<9>_rt
                                                       Mcount_counter_s_xor<11>
                                                       counter_s_9
    -------------------------------------------------  ---------------------------
    Total                                      0.535ns (0.471ns logic, 0.064ns route)
                                                       (88.0% logic, 12.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_i_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_i_BUFGP/BUFG/I0
  Logical resource: CLK_i_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: CLK_i_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: counter_s<3>/CLK
  Logical resource: counter_s_0/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: CLK_i_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: counter_s<3>/CLK
  Logical resource: counter_s_1/CK
  Location pin: SLICE_X12Y55.CLK
  Clock network: CLK_i_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_i          |    1.909|         |    2.144|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 80 paths, 0 nets, and 22 connections

Design statistics:
   Minimum period:   4.288ns{1}   (Maximum frequency: 233.209MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 13 13:40:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



