
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
        <link rel="canonical" href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/setup-use-bridges/ug-setup-use-bridges-agx7f-soc/">
      
      
        <link rel="prev" href="../../xen/ug-xen-agx7f-soc/">
      
      
        <link rel="next" href="../../security/crypto/cryptoservices/ug-fpga-cryptoservice-agx7-soc/">
      
      <link rel="icon" href="../../../../../../assets/favicon.ico">
      <meta name="generator" content="mkdocs-1.4.3, mkdocs-material-9.1.9">
    
    
      
        <title>Setting up and Using Bridges HPS Linux Example - Altera FPGA Developer Site</title>
      
    
    
      <link rel="stylesheet" href="../../../../../../assets/stylesheets/main.85bb2934.min.css">
      
        
        <link rel="stylesheet" href="../../../../../../assets/stylesheets/palette.a6bdf11c.min.css">
      
      

    
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../../../../../../stylesheets/extra.css">
    
    <script>__md_scope=new URL("../../../../../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
   <link href="../../../../../../assets/stylesheets/glightbox.min.css" rel="stylesheet"/><style>
        html.glightbox-open { overflow: initial; height: 100%; }
        .gslide-title { margin-top: 0px; user-select: text; }
        .gslide-desc { color: #666; user-select: text; }
        .gslide-image img { background: white; }
        
            .gscrollbar-fixer { padding-right: 15px; }
            .gdesc-inner { font-size: 0.75rem; }
            body[data-md-color-scheme="slate"] .gdesc-inner { background: var(--md-default-bg-color);}
            body[data-md-color-scheme="slate"] .gslide-title { color: var(--md-default-fg-color);}
            body[data-md-color-scheme="slate"] .gslide-desc { color: var(--md-default-fg-color);}
            </style> <script src="../../../../../../assets/javascripts/glightbox.min.js"></script></head>
  
  
    
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="custom" data-md-color-accent="indigo">
  
    
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#setting-up-and-using-bridges-hps-linux-example-for-the-agilextm-7-fpga-f-series-transceiver-soc-development-kit-p-tiles-e-tile" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
      <div data-md-color-scheme="default" data-md-component="outdated" hidden>
        
      </div>
    
    
      

  

<header class="md-header md-header--shadow md-header--lifted" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../../../../../.." title="Altera FPGA Developer Site" class="md-header__button md-logo" aria-label="Altera FPGA Developer Site" data-md-component="logo">
      
  <img src="../../../../../../assets/logo.png" alt="logo">

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            Altera FPGA Developer Site
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Setting up and Using Bridges HPS Linux Example
            
          </span>
        </div>
      </div>
    </div>
    
      
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
        <div class="md-search__suggest" data-md-component="search-suggest"></div>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/altera-fpga" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
  </div>
  <div class="md-source__repository">
    altera-fpga
  </div>
</a>
      </div>
    
  </nav>
  
    
      
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  


  <li class="md-tabs__item">
    <a href="../../../../../.." class="md-tabs__link">
      Welcome
    </a>
  </li>

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../driver-list_linux/" class="md-tabs__link">
        Linux Drivers
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../driver-list_zephyr/" class="md-tabs__link">
        Zephyr Drivers
      </a>
    </li>
  

      
        
  
  


  
  
  
    

  
  
  
    

  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../virtualization/hypervisors/xen/xen-overview/" class="md-tabs__link">
        Virtualization
      </a>
    </li>
  

  

  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../driver-list_baremetal/" class="md-tabs__link">
        Baremetal Drivers
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../sw-tools-list/host-attach-tools/" class="md-tabs__link">
        Host Attach Utilities
      </a>
    </li>
  

      
        
  
  
    
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../../../ed-demo-list/ed-list/" class="md-tabs__link md-tabs__link--active">
        Example Designs
      </a>
    </li>
  

      
    </ul>
  </div>
</nav>
    
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../../../../../.." title="Altera FPGA Developer Site" class="md-nav__button md-logo" aria-label="Altera FPGA Developer Site" data-md-component="logo">
      
  <img src="../../../../../../assets/logo.png" alt="logo">

    </a>
    Altera FPGA Developer Site
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/altera-fpga" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
  </div>
  <div class="md-source__repository">
    altera-fpga
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
    <li class="md-nav__item">
      <a href="../../../../../.." class="md-nav__link">
        Welcome
      </a>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" >
      
      
        
          
            
          
        
          
        
          
        
      
      
        
        
        <div class="md-nav__link md-nav__link--index ">
          <a href="../../../../../../driver-list_linux/">Linux Drivers</a>
          
            <label for="__nav_2">
              <span class="md-nav__icon md-icon"></span>
            </label>
          
        </div>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2">
          <span class="md-nav__icon md-icon"></span>
          Linux Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2_2" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_2_2" id="__nav_2_2_label" tabindex="0">
          HPS Host Drivers
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_2_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2_2">
          <span class="md-nav__icon md-icon"></span>
          HPS Host Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/hwmon/hwmon/" class="md-nav__link">
        Altera Hardware Monitor
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/clock_manager/clock_manager/" class="md-nav__link">
        Clock Manager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/dma/dma/" class="md-nav__link">
        DMA Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/edac/edac/" class="md-nav__link">
        Error Detection & Correction (EDAC)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/ptp_tod/ptp_emb_tod/" class="md-nav__link">
        Ethernet 1588 PTP Time of Day Clock
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/emac/emac/" class="md-nav__link">
        Ethernet Media Access Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/hssi/hssi/" class="md-nav__link">
        Ethernet Subsystem FPGA IP MAC Specific Ctrl
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/hssi_xtile/hssi_xtile/" class="md-nav__link">
        Ethernet Subsystem FPGA IP Tile Specific Ctrl
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/apb_timers/apb_timers/" class="md-nav__link">
        General Purpose Timers
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/gpio/gpio/" class="md-nav__link">
        General Purpose I/O (GPIO)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/i2c/i2c/" class="md-nav__link">
        I2C
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/i3c/i3c/" class="md-nav__link">
        I3C
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/interrupt_controller_GICv3/irq_gic_v3/" class="md-nav__link">
        Interrupt Controller (GICv3)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/msgdma/msgdma/" class="md-nav__link">
        MSGDMA
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/nand/nand/" class="md-nav__link">
        NAND Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/qsfp/qsfp/" class="md-nav__link">
        QSFP Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/qspi/qspi/" class="md-nav__link">
        QSPI
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/reset_manager/reset_manager/" class="md-nav__link">
        Reset Manager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/sd-emmc/sd-emmc/" class="md-nav__link">
        SD/eMMC Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/spi/spi/" class="md-nav__link">
        SPI
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/system_manager/system_manager/" class="md-nav__link">
        System Manager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/smmu/smmu/" class="md-nav__link">
        System Memory Management Unit
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/uart/uart/" class="md-nav__link">
        UART
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/usb2_0_otg/usb_2_0_otg/" class="md-nav__link">
        USB 2.0 OTG
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/usb3_1/usb3_1/" class="md-nav__link">
        USB 3.1 Gen-1
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/watchdog_timers/watchdog_timers/" class="md-nav__link">
        Watchdog Timers
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-embedded/drivers/zarlink_clock_synchronizer/zarlink_clock_synchronizer/" class="md-nav__link">
        Zarlink Clock Synchronizer
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2_3" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_2_3" id="__nav_2_3_label" tabindex="0">
          PCIe Host Drivers
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_2_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2_3">
          <span class="md-nav__icon md-icon"></span>
          PCIe Host Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/uart_16550/uart_16550/" class="md-nav__link">
        Altera 16550 Compatible UART
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/dfl_afu/dfl_afu/" class="md-nav__link">
        Accelerator Functional Unit
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/intel_m10_bmc_core/intel_m10_bmc_core/" class="md-nav__link">
        Board Management Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/dfl/dfl/" class="md-nav__link">
        Device Feature List
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/s10hssi/s10hssi/" class="md-nav__link">
        Ethernet
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/ptp_dfl_tod/ptp_dfl_tod/" class="md-nav__link">
        Ethernet 1588 PTP Time of Day Clock
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/dfl_fme/dfl_fme/" class="md-nav__link">
        FPGA Management Engine
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/dfl_pci/dfl_pci/" class="md-nav__link">
        PCIe Subsystem
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/dfl_emif/dfl_emif/" class="md-nav__link">
        Memory Interface
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/intel_m10_bmc_core/intel_m10_bmc_core/" class="md-nav__link">
        MAX 10 Board Management Controller
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/spi_altera_dfl/spi_altera_dfl/" class="md-nav__link">
        SPI
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../linux-dfl/uio_dfl/uio_dfl/" class="md-nav__link">
        User space I/O (UIO)
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" >
      
      
        
          
            
          
        
          
        
      
      
        
        
        <div class="md-nav__link md-nav__link--index ">
          <a href="../../../../../../driver-list_zephyr/">Zephyr Drivers</a>
          
            <label for="__nav_3">
              <span class="md-nav__icon md-icon"></span>
            </label>
          
        </div>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3">
          <span class="md-nav__icon md-icon"></span>
          Zephyr Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_2" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3_2" id="__nav_3_2_label" tabindex="0">
          HPS Zephyr Drivers
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_2">
          <span class="md-nav__icon md-icon"></span>
          HPS Zephyr Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/clock_manager/clock_manager/" class="md-nav__link">
        Clock Manager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/psci/psci/" class="md-nav__link">
        Cold & Warm Reset -Power State Coordination Interface (PSCI)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/dma/dma/" class="md-nav__link">
        DMA
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/timer/timer/" class="md-nav__link">
        General Purpose Timer
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/gpio/gpio/" class="md-nav__link">
        GPIO
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/qspi/qspi/" class="md-nav__link">
        Quad SPI
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/reset_manager/reset_manager/" class="md-nav__link">
        Reset Manager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/seu/seu/" class="md-nav__link">
        Single Event Upset (SEU)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/smp/smp/" class="md-nav__link">
        SMP
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/uart/uart/" class="md-nav__link">
        UART
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../zephyr-embedded/watchdog/watchdog/" class="md-nav__link">
        Watchdog Timer
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
          Virtualization
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4">
          <span class="md-nav__icon md-icon"></span>
          Virtualization
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_1" id="__nav_4_1_label" tabindex="0">
          Hypervisors
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_1">
          <span class="md-nav__icon md-icon"></span>
          Hypervisors
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_1_1" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_1_1" id="__nav_4_1_1_label" tabindex="0">
          Xen
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_4_1_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_1_1">
          <span class="md-nav__icon md-icon"></span>
          Xen
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../virtualization/hypervisors/xen/xen-overview/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_1_1_2" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_1_1_2" id="__nav_4_1_1_2_label" tabindex="0">
          Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_4_1_1_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_1_1_2">
          <span class="md-nav__icon md-icon"></span>
          Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../virtualization/hypervisors/xen/ug-xen-agx5e-premium/" class="md-nav__link">
        Agilex™ 5 E-Series Premium Development Kit Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../virtualization/hypervisors/xen/ug-xen-agx5e-modular/" class="md-nav__link">
        Agilex™ 5 E-Series Modular Development Kit Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../virtualization/hypervisors/xen/ug-xen-agx7f-soc/" class="md-nav__link">
        Agilex™ 7 F-Series SoC Development Kit Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5" >
      
      
        
          
            
          
        
      
      
        
        
        <div class="md-nav__link md-nav__link--index ">
          <a href="../../../../../../driver-list_baremetal/">Baremetal Drivers</a>
          
        </div>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5">
          <span class="md-nav__icon md-icon"></span>
          Baremetal Drivers
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="0">
          Host Attach Utilities
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_6">
          <span class="md-nav__icon md-icon"></span>
          Host Attach Utilities
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../sw-tools-list/host-attach-tools/" class="md-nav__link">
        Host Attach Utilities Summary
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/fpgaconf/fpgaconf/" class="md-nav__link">
        fpgaconf
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/fpgad/fpgad/" class="md-nav__link">
        fpgad
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/fpgainfo/fpgainfo/" class="md-nav__link">
        fpgainfo
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/fpgaport/fpgaport/" class="md-nav__link">
        fpgaport
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/fpgasupdate/fpgasupdate/" class="md-nav__link">
        fpgasupdate
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/hssi/hssi/" class="md-nav__link">
        hssi
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/host_exerciser/host_exerciser/" class="md-nav__link">
        host_exerciser
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/hssi_ethernet/hssimac/" class="md-nav__link">
        HSSI ethernet loopback
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/hssi_ethernet/hssistats/" class="md-nav__link">
        HSSI ethernet statistics
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/hssi_ethernet/hssimac/" class="md-nav__link">
        HSSI ethernet mac
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/mem_tg/mem_tg/" class="md-nav__link">
        mem_tg
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/mmlink/mmlink/" class="md-nav__link">
        mmlink
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/ofs_uio/ofs_uio/" class="md-nav__link">
        ofs.uio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/opae_io/opae_io/" class="md-nav__link">
        opae.io
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/opaeuio/opaeuio/" class="md-nav__link">
        opaeuio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/opaevfio/opaevfio/" class="md-nav__link">
        opaevfio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/pac_hssi_config/pac_hssi_config/" class="md-nav__link">
        pac_hssi_config
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/packager/packager/" class="md-nav__link">
        packager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/pci_device/pci_device/" class="md-nav__link">
        pci_device
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/rsu/rsu/" class="md-nav__link">
        rsu
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/userclk/userclk/" class="md-nav__link">
        userclk
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../host-attach-util/vabtool/vabtool/" class="md-nav__link">
        vabtool
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7" checked>
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7" id="__nav_7_label" tabindex="0">
          Example Designs
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_7_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_7">
          <span class="md-nav__icon md-icon"></span>
          Example Designs
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../ed-demo-list/ed-list/" class="md-nav__link">
        Summary
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_2" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_2" id="__nav_7_2_label" tabindex="0">
          Agilex™ 3
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_2">
          <span class="md-nav__icon md-icon"></span>
          Agilex™ 3
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_2_1" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_2_1" id="__nav_7_2_1_label" tabindex="0">
          C-Series SoC and FPGA Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_2_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_2_1">
          <span class="md-nav__icon md-icon"></span>
          C-Series SoC and FPGA Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/modular/drive-on-chip/doc-plc/" class="md-nav__link">
        Drive-On-Chip with PLC Design Example for Agilex™ Devices
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-3/c-series/gsrd/ug-gsrd-agx3/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-3/c-series/boot-examples/ug-linux-boot-agx3/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-3/c-series/rsu/ug-rsu-agx3c-fpga/" class="md-nav__link">
        HPS Remote System Update
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-3/c-series/remote-debug/ug-remote-debug-agx3/" class="md-nav__link">
        SoC FPGA Remote Debug
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-3/c-series/armds-debug-u-boot/ug-armds-debug-uboot-agx3/" class="md-nav__link">
        Debugging U-Boot with Arm Development Studio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-3/c-series/riscfree-debug-u-boot/ug-riscfree-debug-uboot-agx3/" class="md-nav__link">
        Debugging U-Boot with Ashling RiscFree
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-3/c-series/riscfree-debug-linux/ug-riscfree-debug-linux-agx3/" class="md-nav__link">
        Debugging Linux with Ashling RiscFree
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-3/c-series/armds-debug-linux/ug-armds-debug-linux-agx3/" class="md-nav__link">
        Debugging Linux with Arm Development Studio
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3" id="__nav_7_3_label" tabindex="0">
          Agilex™ 5
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3">
          <span class="md-nav__icon md-icon"></span>
          Agilex™ 5
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1" id="__nav_7_3_1_label" tabindex="0">
          E-Series Premium Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_3_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1">
          <span class="md-nav__icon md-icon"></span>
          E-Series Premium Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/premium/gsrd/ug-gsrd-agx5e-premium/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/premium/egsrd/ug-ehps-agx5e-premium/" class="md-nav__link">
        Enhanced HPS User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/premium/gsrd_zephyr/ug-zgsrd-agx5e-premium/" class="md-nav__link">
        HPS Zephyr GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/premium/boot-examples/ug-linux-boot-agx5e-premium/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_5" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_5" id="__nav_7_3_1_5_label" tabindex="0">
          TSN Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_7_3_1_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_5">
          <span class="md-nav__icon md-icon"></span>
          TSN Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/premium/tsn/rgmii-hps/ug-tsncfg1-agx5e-premium/" class="md-nav__link">
        HPS TSN RGMII System Example Design User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/premium/tsn/rgmii-hvio/ug-tsncfg2-agx5e-premium/" class="md-nav__link">
        HPS TSN RGMII HVIO System Example Design User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/premium/tsn/sgmii_xcvr/ug-tsn-sgmii-xcvr-agilex5/" class="md-nav__link">
        HPS TSN SGMII XCVR System Example Design User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/premium/usb3p1/ug-usb3p1-dev-drd-modes/" class="md-nav__link">
        USB 3.1 Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/premium/remote-debug/ug-remote-debug-agx5e-premium/" class="md-nav__link">
        SoC FPGA Remote Debug
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/premium/rsu/ug-rsu-agx5e-soc/" class="md-nav__link">
        HPS Remote System Update
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/premium/xen/ug-xen-agx5e-premium/" class="md-nav__link">
        HPS Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/premium/pcie_rp/ug-pcie_rp-agx5e-premium/" class="md-nav__link">
        PCIe Root Port
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_11" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_11" id="__nav_7_3_1_11_label" tabindex="0">
          Nios V Processor Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_7_3_1_11_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_11">
          <span class="md-nav__icon md-icon"></span>
          Nios V Processor Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_11_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_11_1" id="__nav_7_3_1_11_1_label" tabindex="0">
          Nios V/c
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="5" aria-labelledby="__nav_7_3_1_11_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_11_1">
          <span class="md-nav__icon md-icon"></span>
          Nios V/c
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/premium/niosv/niosv_c/niosv_c_helloworld_ocm_mem_test/ug-helloworld-ocm-mem-test-agx5e-premium/" class="md-nav__link">
        Helloworld and OCM memory test design on Nios® V/c Processor
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_11_2" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_11_2" id="__nav_7_3_1_11_2_label" tabindex="0">
          Nios V/m
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="5" aria-labelledby="__nav_7_3_1_11_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_11_2">
          <span class="md-nav__icon md-icon"></span>
          Nios V/m
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/premium/niosv/niosv_m/niosv_m_baseline_ghrd/ug-baseline-ghrd-agx5e-premium/" class="md-nav__link">
        Nios® V/m Processor Baseline GHRD Design
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_1_11_3" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_1_11_3" id="__nav_7_3_1_11_3_label" tabindex="0">
          Nios V/g
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="5" aria-labelledby="__nav_7_3_1_11_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_1_11_3">
          <span class="md-nav__icon md-icon"></span>
          Nios V/g
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/premium/niosv/niosv_g/tinyml_liteRT/ug-tinyml-liteRT-agx5e-premium/" class="md-nav__link">
        Nios® V/g TinyML LiteRT for Microcontroller Design
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../baremetal-embedded/agilex-5/e-series/premium/ug-baremetal-agx5e-premium/" class="md-nav__link">
        Baremetal Hello World Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="https://github.com/altera-fpga/agilex5-demo-hps2fpga-interfaces/blob/main/documentation/01_index.md" class="md-nav__link">
        Third Party Boards - HPS-FPGA Interfaces Demos User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-5/e-series/premium/armds-debug-uboot/ug-armds-debug-uboot-agx5e-premium/" class="md-nav__link">
        Debugging U-Boot with Arm Development Studio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-5/e-series/premium/riscfree-debug-u-boot/ug-riscfree-debug-uboot-agx5e-premium/" class="md-nav__link">
        Debugging U-Boot with Ashling RiscFree
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-5/e-series/premium/riscfree-debug-linux/ug-riscfree-debug-linux-agx5e-premium/" class="md-nav__link">
        Debugging Linux with Ashling RiscFree
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../demos/agilex-5/e-series/premium/armds-debug-linux/ug-armds-debug-linux-agx5e-premium/" class="md-nav__link">
        Debugging Linux with Arm Development Studio
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_2" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_2" id="__nav_7_3_2_label" tabindex="0">
          E-Series Modular Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_3_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_2">
          <span class="md-nav__icon md-icon"></span>
          E-Series Modular Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../ed-ai-suite/agilex5/modular_jtag/modular_jtag/" class="md-nav__link">
        Hostless JTAG Example Design
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/modular/gsrd/ug-gsrd-agx5e-modular/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/modular/boot-examples/ug-linux-boot-agx5e-modular/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/modular/xen/ug-xen-agx5e-modular/" class="md-nav__link">
        HPS Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/modular/drive-on-chip/doc-funct-safety/" class="md-nav__link">
        Drive-On-Chip with Functional Safety Design Example for Agilex™ 5 Devices
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/modular/drive-on-chip/doc-plc/" class="md-nav__link">
        Drive-On-Chip with PLC Design Example for Agilex™ Devices
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/modular/drive-on-chip/doc-crc/" class="md-nav__link">
        ROS Consolidated Robot Controller Example Design for Agilex™ 5 Devices
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/e-series/modular/camera/camera_4k/camera_4k/" class="md-nav__link">
        4Kp60 Multi-Sensor HDR Camera Solution System Example Design for Agilex™ 5 Devices
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_3_3" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_3_3" id="__nav_7_3_3_label" tabindex="0">
          Intel Simics Virtual Platform Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_3_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_3_3">
          <span class="md-nav__icon md-icon"></span>
          Intel Simics Virtual Platform Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/common/virtual-platforms/linux-gsrd/ug-linux-gsrd-agilex5-virtual-platforms/" class="md-nav__link">
        Simics Linux GSRD
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../agilex-5/common/virtual-platforms/zephyr-gsrd/ug-zephyr-gsrd-agilex5-virtual-platforms/" class="md-nav__link">
        Simics Zephyr GSRD
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4" checked>
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4" id="__nav_7_4_label" tabindex="0">
          Agilex™ 7
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_4_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_7_4">
          <span class="md-nav__icon md-icon"></span>
          Agilex™ 7
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_1" checked>
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_1" id="__nav_7_4_1_label" tabindex="0">
          F-Series SoC Development Kit (P-Tiles & E-Tile)
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_1_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_7_4_1">
          <span class="md-nav__icon md-icon"></span>
          F-Series SoC Development Kit (P-Tiles & E-Tile)
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../gsrd/ug-gsrd-agx7f-soc/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../rsu/ug-rsu-agx7f-soc/" class="md-nav__link">
        HPS Remote System Update
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../rsu/ug-rsu-multiqspi-agx7f-soc/" class="md-nav__link">
        HPS Multi-QSPI Remote System Update
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../remote-debug/ug-remote-debug-agx7f-soc/" class="md-nav__link">
        SoC FPGA Remote Debug
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../emmc/ug-emmc-agx7f-soc/" class="md-nav__link">
        HPS eMMC Boot
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../fabric-config/ug-linux-fabric-config-agx7f-soc/" class="md-nav__link">
        SoC Fabric Configuration from Linux Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../boot-examples/ug-linux-boot-agx7-soc/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../xen/ug-xen-agx7f-soc/" class="md-nav__link">
        HPS Xen Hypervisor GSRD
      </a>
    </li>
  

            
          
            
              
  
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          Setting up and Using Bridges HPS Linux Example
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        Setting up and Using Bridges HPS Linux Example
      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#overview" class="md-nav__link">
    Overview
  </a>
  
    <nav class="md-nav" aria-label="Overview">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#amba-ace-lite-signaling" class="md-nav__link">
    AMBA ACE-LITE Signaling
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#testing-of-the-project" class="md-nav__link">
    Testing of the Project
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#prerequisites" class="md-nav__link">
    Prerequisites
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#building-the-example" class="md-nav__link">
    Building the Example
  </a>
  
    <nav class="md-nav" aria-label="Building the Example">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#set-up-environment" class="md-nav__link">
    Set up Environment
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#build-hardware-design" class="md-nav__link">
    Build Hardware Design
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#rebuild-the-hps_debugsof-from-updated-sof" class="md-nav__link">
    Rebuild the hps_debug.sof from Updated .sof
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#build-core-rbf" class="md-nav__link">
    Build Core RBF
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#set-up-yocto" class="md-nav__link">
    Set Up Yocto
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#customize-yocto" class="md-nav__link">
    Customize Yocto
  </a>
  
    <nav class="md-nav" aria-label="Customize Yocto">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#adding-our-custom-corerbf" class="md-nav__link">
    Adding our custom core.rbf
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#updating-linux-kernel-configuration" class="md-nav__link">
    Updating Linux Kernel Configuration
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#add-u-dma-buf-driver-to-create-cma-regions" class="md-nav__link">
    Add u-dma-buf driver to create CMA regions
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#setting-propper-fpga2soc-permissions-in-u-boot" class="md-nav__link">
    Setting propper fpga2soc permissions in U-Boot
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configuring-u-boot-script" class="md-nav__link">
    Configuring U-Boot script
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#copy-test-application-to-linux-file-system" class="md-nav__link">
    Copy Test Application to Linux File System
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#build-yocto" class="md-nav__link">
    Build Yocto
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#building-qspi-flash-image" class="md-nav__link">
    Building QSPI Flash Image
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#running-the-example" class="md-nav__link">
    Running the Example
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#notices-disclaimers" class="md-nav__link">
    Notices &amp; Disclaimers
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../security/crypto/cryptoservices/ug-fpga-cryptoservice-agx7-soc/" class="md-nav__link">
        FPGA Crypto Services (FCS) Tutorial Example Design User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../security/crypto/sdos/ug-sdos-agx7f-soc/" class="md-nav__link">
        Secure Data Object Storage (SDOS) Tutorial Example User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../security/vab/hps-first/ug-vab-hps-first-agx7f-soc/" class="md-nav__link">
        Vendor Authorized Boot (HPS-First) Tutorial Example Design User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../security/vab/fpga-first/ug-vab-fpga-first-agx7f-soc/" class="md-nav__link">
        Vendor Authorized Boot (FPGA-First) Tutorial Example Design User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_1_14" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_1_14" id="__nav_7_4_1_14_label" tabindex="0">
          Nios V Processor Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_7_4_1_14_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_1_14">
          <span class="md-nav__icon md-icon"></span>
          Nios V Processor Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_1_14_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_1_14_1" id="__nav_7_4_1_14_1_label" tabindex="0">
          Nios V/g
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="5" aria-labelledby="__nav_7_4_1_14_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_1_14_1">
          <span class="md-nav__icon md-icon"></span>
          Nios V/g
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../niosv/niosv_g/fpu_test/ug-fpu-agx7f-fpga/" class="md-nav__link">
        Nios® V/g Processor Floating Point Unit (FPU) Design
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_2" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_2" id="__nav_7_4_2_label" tabindex="0">
          F-Series FPGA Development Kit (2x F-Tile)
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_2">
          <span class="md-nav__icon md-icon"></span>
          F-Series FPGA Development Kit (2x F-Tile)
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../fpga/gsrd/ug-gsrd-agx7f-fpga/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_2_2" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_2_2" id="__nav_7_4_2_2_label" tabindex="0">
          Nios V Processor Examples
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="4" aria-labelledby="__nav_7_4_2_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_2_2">
          <span class="md-nav__icon md-icon"></span>
          Nios V Processor Examples
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_2_2_1" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_2_2_1" id="__nav_7_4_2_2_1_label" tabindex="0">
          Nios V/g
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="5" aria-labelledby="__nav_7_4_2_2_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_2_2_1">
          <span class="md-nav__icon md-icon"></span>
          Nios V/g
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../fpga/niosv/niosv_g/tinyml_liteRT/ug-tinyml-litert-agx7f-fpga/" class="md-nav__link">
        Nios® V/g TinyML LiteRT for Microcontroller Design
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_3" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_3" id="__nav_7_4_3_label" tabindex="0">
          I-Series FPGA Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_3">
          <span class="md-nav__icon md-icon"></span>
          I-Series FPGA Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../ed-ai-suite/agilex7/iseries_ofs_pcie/iseries_ofs_pcie/" class="md-nav__link">
        Agilex 7 PCIe-Attached Example Design with OFS (I-Series, 2x R-Tile and 1x F-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../i-series/soc/gsrd/ug-gsrd-agx7i-soc/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../i-series/avst_cii/agilex7-ed-pcie-cii/" class="md-nav__link">
        CII Example Design
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_4" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_4" id="__nav_7_4_4_label" tabindex="0">
          M-Series HBM2e Development Kit (3x F-Tile & 1x R-Tile)
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_4">
          <span class="md-nav__icon md-icon"></span>
          M-Series HBM2e Development Kit (3x F-Tile & 1x R-Tile)
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../m-series/hbm2e/ug-gsrd-agx7m-hbm2e/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../m-series/pcie_rp/ug-pcie_rp-agx7m-hbm2e/" class="md-nav__link">
        PCIe Root Port User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_5" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_5" id="__nav_7_4_5_label" tabindex="0">
          DE10-Agilex Terasic
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_5">
          <span class="md-nav__icon md-icon"></span>
          DE10-Agilex Terasic
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../ed-ai-suite/agilex7/de10_pcie/de10_pcie/" class="md-nav__link">
        Agilex 7 PCIe-Attached Example Design (DE10)
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_4_6" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_4_6" id="__nav_7_4_6_label" tabindex="0">
          FPGA SmartNIC N6001-PL Platform
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_4_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_4_6">
          <span class="md-nav__icon md-icon"></span>
          FPGA SmartNIC N6001-PL Platform
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../../ed-ai-suite/agilex7/n6001_ofs_pcie/n6001_ofs_pcie/" class="md-nav__link">
        Agilex 7 PCIe-Attached Example Design with OFS (N6001)
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_5" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_5" id="__nav_7_5_label" tabindex="0">
          Stratix® 10
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_5">
          <span class="md-nav__icon md-icon"></span>
          Stratix® 10
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_5_1" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_5_1" id="__nav_7_5_1_label" tabindex="0">
          SX SoC Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_5_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_5_1">
          <span class="md-nav__icon md-icon"></span>
          SX SoC Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../stratix-10/sx/soc/gsrd/ug-gsrd-s10sx-soc/" class="md-nav__link">
        HPS GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../stratix-10/sx/soc/rsu/ug-rsu-s10sx-soc/" class="md-nav__link">
        HPS Remote System Update
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../stratix-10/sx/soc/remote-debug/ug-remote-debug-s10sx-soc/" class="md-nav__link">
        SoC FPGA Remote Debug
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../stratix-10/sx/soc/emmc/ug-emmc-s10sx-soc/" class="md-nav__link">
        HPS eMMC Boot
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../stratix-10/sx/soc/fabric-config/ug-linux-fabric-config-s10sx-soc/" class="md-nav__link">
        SoC Fabric Configuration from Linux
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../stratix-10/sx/soc/security/secure-boot/hps-first/ug-secure-boot-hps-first-s10sx-soc/" class="md-nav__link">
        Secure Boot Tutorial Example Design User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../stratix-10/sx/soc/boot-examples/ug-linux-boot-s10-soc/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_6" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_6" id="__nav_7_6_label" tabindex="0">
          Arria® 10
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_6">
          <span class="md-nav__icon md-icon"></span>
          Arria® 10
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_6_1" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_6_1" id="__nav_7_6_1_label" tabindex="0">
          SX SoC Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_6_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_6_1">
          <span class="md-nav__icon md-icon"></span>
          SX SoC Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../arria-10/sx/soc/gsrd/ug-gsrd-a10sx-soc/" class="md-nav__link">
        GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../arria-10/sx/soc/boot-examples/ug-linux-boot-a10-soc/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_7" >
      
      
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_7" id="__nav_7_7_label" tabindex="0">
          Cyclone® V
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_7_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_7">
          <span class="md-nav__icon md-icon"></span>
          Cyclone® V
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_7_1" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_7_1" id="__nav_7_7_1_label" tabindex="0">
          SX SoC Development Kit
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_7_7_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_7_1">
          <span class="md-nav__icon md-icon"></span>
          SX SoC Development Kit
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../cyclone-v/sx/soc/gsrd/ug-gsrd-cve-soc/" class="md-nav__link">
        GSRD User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../cyclone-v/sx/soc/boot-examples/ug-linux-boot-cve-soc/" class="md-nav__link">
        HPS GHRD Linux Boot Examples
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#overview" class="md-nav__link">
    Overview
  </a>
  
    <nav class="md-nav" aria-label="Overview">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#amba-ace-lite-signaling" class="md-nav__link">
    AMBA ACE-LITE Signaling
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#testing-of-the-project" class="md-nav__link">
    Testing of the Project
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#prerequisites" class="md-nav__link">
    Prerequisites
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#building-the-example" class="md-nav__link">
    Building the Example
  </a>
  
    <nav class="md-nav" aria-label="Building the Example">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#set-up-environment" class="md-nav__link">
    Set up Environment
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#build-hardware-design" class="md-nav__link">
    Build Hardware Design
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#rebuild-the-hps_debugsof-from-updated-sof" class="md-nav__link">
    Rebuild the hps_debug.sof from Updated .sof
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#build-core-rbf" class="md-nav__link">
    Build Core RBF
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#set-up-yocto" class="md-nav__link">
    Set Up Yocto
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#customize-yocto" class="md-nav__link">
    Customize Yocto
  </a>
  
    <nav class="md-nav" aria-label="Customize Yocto">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#adding-our-custom-corerbf" class="md-nav__link">
    Adding our custom core.rbf
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#updating-linux-kernel-configuration" class="md-nav__link">
    Updating Linux Kernel Configuration
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#add-u-dma-buf-driver-to-create-cma-regions" class="md-nav__link">
    Add u-dma-buf driver to create CMA regions
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#setting-propper-fpga2soc-permissions-in-u-boot" class="md-nav__link">
    Setting propper fpga2soc permissions in U-Boot
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#configuring-u-boot-script" class="md-nav__link">
    Configuring U-Boot script
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#copy-test-application-to-linux-file-system" class="md-nav__link">
    Copy Test Application to Linux File System
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#build-yocto" class="md-nav__link">
    Build Yocto
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#building-qspi-flash-image" class="md-nav__link">
    Building QSPI Flash Image
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#running-the-example" class="md-nav__link">
    Running the Example
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#notices-disclaimers" class="md-nav__link">
    Notices &amp; Disclaimers
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="setting-up-and-using-bridges-hps-linux-example-for-the-agilextm-7-fpga-f-series-transceiver-soc-development-kit-p-tiles-e-tile">Setting up and Using Bridges HPS Linux Example for the Agilex™ 7 FPGA F-Series Transceiver-SoC Development Kit (P-Tiles &amp; E-Tile)<a class="headerlink" href="#setting-up-and-using-bridges-hps-linux-example-for-the-agilextm-7-fpga-f-series-transceiver-soc-development-kit-p-tiles-e-tile" title="Permanent link">&para;</a></h1>
<h2 id="overview">Overview<a class="headerlink" href="#overview" title="Permanent link">&para;</a></h2>
<p>This project demonstrates how to access HPS Memory via the FPGA to HPS bridges when the HPS is running Linux, but is also applicable to other OS’s or BareMetal inclusive.  This project is created for the Agilex™ 7 FPGA F-Series Transceiver-SoC Development Kit (P-Tiles &amp; E-Tile, DK-SI-AGF014EB). It includes the effect of:</p>
<ul>
<li>The memory allocation method used in Linux which sets the memory attributes including security and privilege.</li>
<li>The interaction with Arm® AMBA® AXI™ Side Band Signal settings required for secure, privileged, and cached transfers from the FPGA using the Cache Coherency Translator IP. This also includes the exercise of the data path that goes from fabric to SDRAM which could go directly to SDRAM or pass through CCU.</li>
<li>The Firewall settings for the HPS bridges, which can override AXI transaction attributes.</li>
<li>Perform data movement from one SDRAM memory location to another using the Scatter-Gather DMA IP.</li>
</ul>
<p>This example allocates memory using two methods:</p>
<ol>
<li>
<p>Manually reserved memory at Kernel boot time.</p>
<ul>
<li>Allocation at Kernel boot time using the Kernel boot argument <strong>mem=1G</strong>. This limits the Linux kernel to use the lower 1GB (of 2 GB*) SDRAM.</li>
<li>This creates a static area of 1 GB (upper region of the 2 GB*) reserved for the application.</li>
<li>This area will typically be marked as Privileged and non-secure, but this is implementation dependent.</li>
</ul>
</li>
<li>
<p>Runtime allocation from the Contiguous Memory Allocator Area (CMA) of 256 MB.</p>
<ul>
<li>Kernel allocated memory from device tree supported by Kernel drivers,  dynamic allocation of DMA Memory and the Linux Kernel’s DMA API. </li>
<li>An open source 3<sup>rd</sup> party driver is used to allocate this memory.</li>
<li>This memory will typically be marked as privileged as it has been kernel allocated, and may be marked as non-secure.</li>
</ul>
</li>
</ol>
<p><strong>Note:</strong> The dev kit have 8 GB of memory which is mapped in 2 regions:  one region of 2 GB (going from 0x0 - 0x80000000) and second region of 6 GB (going from 0x280000000 - 0x400000000). The 2 GB region mentioned in the manually reserved memory above is referring  to this 1<sup>st</sup> region.</p>
<p>For further reading:</p>
<ul>
<li>Linux Kernel <a href="https://docs.kernel.org/core-api/dma-api-howto.html">DMA API</a>, and CMA documentation can be found in the Linux Kernel Documentation.</li>
<li>Information on Memory Attributes in Arm® architectures can be found in the Arm Architecture documentation available on arm.com.</li>
</ul>
<p>This example requires a correct configuration for the FPGA Firewall settings to allow only secure access through F2S bridge( through the fpga2soc bit on the <strong>soc_noc_fw_mpfe_csr_inst_0_mpfe_scr</strong> register with offset 0xF8020018).  For more detail see <a href="https://www.intel.com/content/www/us/en/programmable/hps/agilex/hps.html">Intel® Agilex™ Hard Processor System Address Map and Register Definitions</a>. </p>
<p>The HPS is also configured to send the memory transactions directly to the MPFE NOC  or to through the CCU based on the settings defined in the Intel Cache Coherency Translator in the fabric.</p>
<p>High Level Diagram:</p>
<p><a class="glightbox" href="../images/Intel_Bridge_Design.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/Intel_Bridge_Design.png" /></a></p>
<h3 id="amba-ace-lite-signaling">AMBA ACE-LITE Signaling<a class="headerlink" href="#amba-ace-lite-signaling" title="Permanent link">&para;</a></h3>
<p>The attributes of the AXI transaction from the FPGA are controlled by the Intel Cache Coherency Translator IP. The AXUSER signal is used to steer transactions either directly to the SDRAM or via the HPS Cache Coherency Unit (CCU).</p>
<p><div class="highlight"><pre><span></span><code><a id="__codelineno-0-1" name="__codelineno-0-1" href="#__codelineno-0-1"></a>ACE-LITE Signaling: 
<a id="__codelineno-0-2" name="__codelineno-0-2" href="#__codelineno-0-2"></a>   #[1:0]     - ardomain    
<a id="__codelineno-0-3" name="__codelineno-0-3" href="#__codelineno-0-3"></a>   #[3:2]     - arbar        
<a id="__codelineno-0-4" name="__codelineno-0-4" href="#__codelineno-0-4"></a>   #[7:4]     - arsnoop     
<a id="__codelineno-0-5" name="__codelineno-0-5" href="#__codelineno-0-5"></a>   #[11:8]    - arcache      
<a id="__codelineno-0-6" name="__codelineno-0-6" href="#__codelineno-0-6"></a>   #[13:12]   - awdomain      
<a id="__codelineno-0-7" name="__codelineno-0-7" href="#__codelineno-0-7"></a>   #[15:14]   - awbar        
<a id="__codelineno-0-8" name="__codelineno-0-8" href="#__codelineno-0-8"></a>   #[18:16]   - awsnoop       
<a id="__codelineno-0-9" name="__codelineno-0-9" href="#__codelineno-0-9"></a>   #[22:19]   - awcache       
<a id="__codelineno-0-10" name="__codelineno-0-10" href="#__codelineno-0-10"></a>   #[28:23]   - axuser[7:2]   Memory data path (direct or through CCU)
<a id="__codelineno-0-11" name="__codelineno-0-11" href="#__codelineno-0-11"></a>   #[31:29]   - axprot    Bit0: Privelege mode, Bit1: Secure mode      
</code></pre></div>
For further reading:</p>
<ul>
<li>The AMBA® AXI™ and ACE™ Protocol Specification available form arm.com contains more information on the AXI Side band signals.</li>
<li>The Bridges chapter of the <a href="https://www.intel.com/content/www/us/en/docs/programmable/683567/22-4/hard-processor-system-technical-reference.html">Intel® Agilex™ Hard Processor System Technical Reference Manual</a> contains information and examples bridge settings for AXI Side Band Signals.</li>
</ul>
<h3 id="testing-of-the-project">Testing of the Project<a class="headerlink" href="#testing-of-the-project" title="Permanent link">&para;</a></h3>
<p>The demonstration script runs 4 tests on via a simple bash script. All the tests are run using a DMA controller in the FPGA fabric, controlled from the HPS.</p>
<ul>
<li>2 sets of Read and Write Buffers are created for the DMA to use. Read and Write buffers are named from the DMA controller perspective).</li>
<li>One set of Buffers is created in the manually reserved memory region.</li>
<li>One set of Buffers is created in the Contiguous Memory Allocator (CMA) Area.</li>
<li>The Read Buffers are populated with test data from user space prior to the test running.</li>
<li>The Intel Cache Coherency Translator is set prior to each test, to set the transaction routing (SDRAM Direct or via CCU) and the AXI Transaction attributes. See Test Script for full detail on AXI Attribute settings for each test.</li>
</ul>
<p><a class="glightbox" href="../images/dataFlowDiagram.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/dataFlowDiagram.png" /></a></p>
<p>The description of the 4 tests that the bash scripts executes are shown next. The test makes use of the <strong>devmem2</strong> application from the user space to perform all the operations (configuration and read/write from/to buffers).</p>
<ol>
<li>
<p>Direct to SDRAM. AXI attributes: Privileged, Non-Cached and Non-Secure access.</p>
<ul>
<li>Write 128 words in the read buffer at the manually reserved area of SDRAM from the user space. Read back the buffer from user space to confirm the content. </li>
<li>Configure the DMA controller to move the chunk of the 128 words to the write buffer also in the manually reserved area of SDRAM.</li>
<li>Read from the write buffer to verify the content. This content is should not match to the content written in the read buffer due to Non-secure transactions are being blocked by the FPGA firewall.</li>
</ul>
<p><a class="glightbox" href="../images/dataFlowDiagramTest1.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/dataFlowDiagramTest1.png" /></a></p>
</li>
<li>
<p>Direct to SDRAM. AXI attributes: Privileged, Non-Cached and Secure access.</p>
<ul>
<li>Write 128 words in the read buffer at the manually reserved area of SDRAM from the user space. Read back the buffer from user space to confirm the content. </li>
<li>Configure the DMA controller to move the chunk of the 128 words to the write buffer also in the manually reserved area of SDRAM.</li>
<li>Read from the write buffer to verify the content. The content in the write buffer should match with the data written in the read buffer.</li>
</ul>
<p><a class="glightbox" href="../images/dataFlowDiagramTest2.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/dataFlowDiagramTest2.png" /></a></p>
</li>
<li>
<p>Through CCU. AXI attributes: Privileged, Non-Cached and Secure access.</p>
<ul>
<li>Write 128 words in the read buffer at the manually reserved area of SDRAM from the user space. Read back the buffer from user space to confirm the content. </li>
<li>Configure the DMA controller to move the chunk of the 128 words to the write buffer in the CMA reserved area of SDRAM in non-cached mode.</li>
<li>Read from the write buffer to verify the content. The content in the write buffer should match with the data written in the read buffer. This test can be edited to use the manually reserved area of SDRAM as the write buffer.</li>
</ul>
<p><a class="glightbox" href="../images/dataFlowDiagramTest3.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/dataFlowDiagramTest3.png" /></a></p>
</li>
<li>
<p>Through CCU. AXI attributes: Privileged, Cached and Secure access.</p>
<ul>
<li>Write 128 words in the read buffer at the manually reserved area of SDRAM from the user space. Read back the buffer from user space to confirm the content. </li>
</ul>
<ul>
<li>Configure the DMA controller to move the chunk of the 128 words to the write buffer in the CMA reserved area of SDRAM in cached mode.</li>
</ul>
<ul>
<li>Read from the write buffer to verify the content. The content in the write buffer should match with the data written in the read buffer. This test can be edited to use the manually reserved area of SDRAM as the write buffer.</li>
</ul>
<p><a class="glightbox" href="../images/dataFlowDiagramTest4.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/dataFlowDiagramTest4.png" /></a></p>
</li>
</ol>
<p>The following table describes the configuration that is being performed in the Cache Coherency Translator in each one of the tests and the values in each one of the fields. This configuration determines the memory transaction attributes in each test. </p>
<table>
<thead>
<tr>
<th align="left">Field</th>
<th align="left">Test 1<br>Direct<br>Non-Secured<br>Non-Cached<br>Privileged</th>
<th align="left">Test 2<br>Direct<br>Secured<br>Non-Cached<br>Privileged</th>
<th align="left">Test 3<br>Through CCU<br>Secured<br>Non_cached<br>Privileged</th>
<th align="left">Test 4<br/>Through CCU<br/>Secured<br/>Cached<br/>Privileged</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left">CSR Register</td>
<td align="left">0x7C108208</td>
<td align="left">0x3C108208</td>
<td align="left">0x20982302</td>
<td align="left">0x20F82F02</td>
</tr>
<tr>
<td align="left">ARDOMAIN[1:0]</td>
<td align="left">0x0</td>
<td align="left">0x0</td>
<td align="left">0x2</td>
<td align="left">0x2</td>
</tr>
<tr>
<td align="left">ARBAR[3:2]</td>
<td align="left">0x2</td>
<td align="left">0x2</td>
<td align="left">0x0</td>
<td align="left">0x0</td>
</tr>
<tr>
<td align="left">ARSNOOP[7:4]</td>
<td align="left">0x0</td>
<td align="left">0x0</td>
<td align="left">0x0</td>
<td align="left">0x0</td>
</tr>
<tr>
<td align="left">ARCACHE[11:8]</td>
<td align="left">0x2</td>
<td align="left">0x2</td>
<td align="left">0x3</td>
<td align="left">0xF</td>
</tr>
<tr>
<td align="left">AWDOMAIN[13:12]</td>
<td align="left">0x0</td>
<td align="left">0x0</td>
<td align="left">0x2</td>
<td align="left">0x2</td>
</tr>
<tr>
<td align="left">AWBAR[15:14]</td>
<td align="left">0x2</td>
<td align="left">0x2</td>
<td align="left">0x0</td>
<td align="left">0x0</td>
</tr>
<tr>
<td align="left">AWSNOOP[18:16]</td>
<td align="left">0x0</td>
<td align="left">0x0</td>
<td align="left">0x0</td>
<td align="left">0x0</td>
</tr>
<tr>
<td align="left">AWCACHE[22:19]</td>
<td align="left">0x2</td>
<td align="left">0x2</td>
<td align="left">0x3</td>
<td align="left">0xF</td>
</tr>
<tr>
<td align="left">AxUSER7_1[28:23]</td>
<td align="left">0x38<br>AxUSER[7:0]=0xE0</td>
<td align="left">0x38<br>AxUSER[7:0]=0xE0</td>
<td align="left">0x1<br>AxUSER[7:0]=0x4</td>
<td align="left">0x1<br>AxUSER[7:0]=0x4</td>
</tr>
<tr>
<td align="left">AxPROT[31:29]</td>
<td align="left">0x3</td>
<td align="left">0x1</td>
<td align="left">0x1</td>
<td align="left">0x1</td>
</tr>
</tbody>
</table>
<p><span style="color: red;"><strong>Note:</strong> This page was migrated from Rocketboards in 24.3.1 release. In case you need to see the content from earlier versions, please go to https://www.rocketboards.org/foswiki/Projects/SettingUpAndUsingBridgesOnAgilex and see the Revision History of that page.</span></p>
<h2 id="prerequisites">Prerequisites<a class="headerlink" href="#prerequisites" title="Permanent link">&para;</a></h2>
<ul>
<li>
<p>Agilex™ 7 FPGA F-Series Transceiver-SoC Development Kit (P-Tiles &amp; E-Tile, DK-SI-AGF014EB)</p>
<ul>
<li>Mini USB cable for serial output.</li>
</ul>
<ul>
<li>USB cable for on-board Intel FPGA Download Cable II.</li>
</ul>
<ul>
<li>SD/MMC HPS Daughtercard.</li>
</ul>
<ul>
<li>Micro SD card.</li>
</ul>
</li>
</ul>
<ul>
<li>
<p>Host PC with</p>
<ul>
<li>Linux distribution with kernel-headers/ kernel-devel and Binutils packages properly installed. Ubuntu 22.04LTS was used to create this page, other versions and distributions may work too.</li>
<li>Altera&reg; Quartus<sup>&reg;</sup> Prime Pro Edition Version 25.1.1.</li>
<li>Serial terminal (for example Minicom on Linux and TeraTerm or PuTTY on Windows).</li>
</ul>
</li>
</ul>
<h2 id="building-the-example">Building the Example<a class="headerlink" href="#building-the-example" title="Permanent link">&para;</a></h2>
<h3 id="set-up-environment">Set up Environment<a class="headerlink" href="#set-up-environment" title="Permanent link">&para;</a></h3>
<p>Create a top folder for this example, as the rest of the commands assume this location:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-1-1" name="__codelineno-1-1" href="#__codelineno-1-1"></a>sudo<span class="w"> </span>rm<span class="w"> </span>-rf<span class="w"> </span>agilex7f_gsrd_bridge_example
<a id="__codelineno-1-2" name="__codelineno-1-2" href="#__codelineno-1-2"></a>mkdir<span class="w"> </span>agilex7f_gsrd_bridge_example
<a id="__codelineno-1-3" name="__codelineno-1-3" href="#__codelineno-1-3"></a><span class="nb">cd</span><span class="w"> </span>agilex7f_gsrd_bridge_example
<a id="__codelineno-1-4" name="__codelineno-1-4" href="#__codelineno-1-4"></a><span class="nb">export</span><span class="w"> </span><span class="nv">TOP_FOLDER</span><span class="o">=</span><span class="k">$(</span><span class="nb">pwd</span><span class="k">)</span>
</code></pre></div>
<p>Download the compiler toolchain, add it to the PATH variable, to be used by the GHRD makefile to build the HPS Debug FSBL:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-2-1" name="__codelineno-2-1" href="#__codelineno-2-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>
<a id="__codelineno-2-2" name="__codelineno-2-2" href="#__codelineno-2-2"></a>wget<span class="w"> </span>https://developer.arm.com/-/media/Files/downloads/gnu/14.3.rel1/binrel/<span class="se">\</span>
<a id="__codelineno-2-3" name="__codelineno-2-3" href="#__codelineno-2-3"></a>arm-gnu-toolchain-14.3.rel1-x86_64-aarch64-none-linux-gnu.tar.xz
<a id="__codelineno-2-4" name="__codelineno-2-4" href="#__codelineno-2-4"></a>tar<span class="w"> </span>xf<span class="w"> </span>arm-gnu-toolchain-14.3.rel1-x86_64-aarch64-none-linux-gnu.tar.xz
<a id="__codelineno-2-5" name="__codelineno-2-5" href="#__codelineno-2-5"></a>rm<span class="w"> </span>-f<span class="w"> </span>arm-gnu-toolchain-14.3.rel1-x86_64-aarch64-none-linux-gnu.tar.xz
<a id="__codelineno-2-6" name="__codelineno-2-6" href="#__codelineno-2-6"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="sb">`</span><span class="nb">pwd</span><span class="sb">`</span>/arm-gnu-toolchain-14.3.rel1-x86_64-aarch64-none-linux-gnu/bin/:<span class="nv">$PATH</span>
<a id="__codelineno-2-7" name="__codelineno-2-7" href="#__codelineno-2-7"></a><span class="nb">export</span><span class="w"> </span><span class="nv">ARCH</span><span class="o">=</span>arm64
<a id="__codelineno-2-8" name="__codelineno-2-8" href="#__codelineno-2-8"></a><span class="nb">export</span><span class="w"> </span><span class="nv">CROSS_COMPILE</span><span class="o">=</span>aarch64-none-linux-gnu-
</code></pre></div>
<p>Enable Quartus tools to be called from command line:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-3-1" name="__codelineno-3-1" href="#__codelineno-3-1"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_ROOTDIR</span><span class="o">=</span>~/altera_pro/25.1.1/quartus/
<a id="__codelineno-3-2" name="__codelineno-3-2" href="#__codelineno-3-2"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>/bin:<span class="nv">$QUARTUS_ROOTDIR</span>/linux64:<span class="nv">$QUARTUS_ROOTDIR</span>/../qsys/bin:<span class="nv">$PATH</span>
</code></pre></div>
<h3 id="build-hardware-design">Build Hardware Design<a class="headerlink" href="#build-hardware-design" title="Permanent link">&para;</a></h3>
<p>This project starts using the GHRD for the DK-SI-AGF014EB OOBE (booting from SD Card) with some modifications that include:</p>
<ul>
<li>Change HPS parameters related to the FPGA to HPS interface</li>
<li>Changing the control interface of the  <a href="https://www.intel.com/content/www/us/en/docs/programmable/683130/22-1/core-overview-48344.html">Intel Cache Coherency Translator</a></li>
</ul>
<ul>
<li>Include the Modular Scatter-Gather DMA <a href="https://www.intel.com/content/www/us/en/docs/programmable/683130/21-4/modular-scatter-gather-dma-prefetcher-core.html">mSGDMA's Overview</a></li>
</ul>
<p>This can be performed automatically using the <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/setup-use-bridges/collateral/update_ghrd_bridge_example.tcl">update_ghrd_bridge_example.tcl</a> script as indicated next:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-4-1" name="__codelineno-4-1" href="#__codelineno-4-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>
<a id="__codelineno-4-2" name="__codelineno-4-2" href="#__codelineno-4-2"></a>rm<span class="w"> </span>-rf<span class="w"> </span>agilex7f-ed-gsrd
<a id="__codelineno-4-3" name="__codelineno-4-3" href="#__codelineno-4-3"></a>wget<span class="w"> </span>https://github.com/altera-fpga/agilex7f-ed-gsrd/archive/refs/tags/QPDS25.1.1_REL_GSRD_PR.zip
<a id="__codelineno-4-4" name="__codelineno-4-4" href="#__codelineno-4-4"></a>unzip<span class="w"> </span>QPDS25.1.1_REL_GSRD_PR.zip
<a id="__codelineno-4-5" name="__codelineno-4-5" href="#__codelineno-4-5"></a>rm<span class="w"> </span>QPDS25.1.1_REL_GSRD_PR.zip
<a id="__codelineno-4-6" name="__codelineno-4-6" href="#__codelineno-4-6"></a>mv<span class="w"> </span>agilex7f-ed-gsrd-QPDS25.1.1_REL_GSRD_PR<span class="w"> </span>agilex7f-ed-gsrd
<a id="__codelineno-4-7" name="__codelineno-4-7" href="#__codelineno-4-7"></a><span class="nb">cd</span><span class="w"> </span>agilex7f-ed-gsrd
<a id="__codelineno-4-8" name="__codelineno-4-8" href="#__codelineno-4-8"></a>make<span class="w"> </span>agf014eb-si-devkit-oobe-baseline-generate-design
<a id="__codelineno-4-9" name="__codelineno-4-9" href="#__codelineno-4-9"></a><span class="nb">cd</span><span class="w"> </span>agilex_soc_devkit_ghrd
<a id="__codelineno-4-10" name="__codelineno-4-10" href="#__codelineno-4-10"></a>wget<span class="w"> </span>https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/setup-use-bridges/collateral/update_ghrd_bridge_example.tcl
<a id="__codelineno-4-11" name="__codelineno-4-11" href="#__codelineno-4-11"></a>qsys-script<span class="w"> </span>--qpf<span class="o">=</span>ghrd_agfb014r24b2e2v.qpf<span class="w"> </span>--script<span class="o">=</span>update_ghrd_bridge_example.tcl<span class="w"> </span>--system-file<span class="o">=</span>qsys_top.qsys
<a id="__codelineno-4-12" name="__codelineno-4-12" href="#__codelineno-4-12"></a><span class="nb">cd</span><span class="w"> </span>..
<a id="__codelineno-4-13" name="__codelineno-4-13" href="#__codelineno-4-13"></a>make<span class="w"> </span>agf014eb-si-devkit-oobe-baseline-package-design
<a id="__codelineno-4-14" name="__codelineno-4-14" href="#__codelineno-4-14"></a>make<span class="w"> </span>agf014eb-si-devkit-oobe-baseline-prep
<a id="__codelineno-4-15" name="__codelineno-4-15" href="#__codelineno-4-15"></a>make<span class="w"> </span>agf014eb-si-devkit-oobe-baseline-build
</code></pre></div>
<p>The output of this stage will be:</p>
<ul>
<li>$TOP_FOLDER/agilex7f-ed-gsrd/agilex_soc_devkit_ghrd/output_files/ghrd_agfb014r24b2e2v.sof</li>
</ul>
<p>You can also modify and build the hardware project manually as indicated next. This should be done just after executing the <strong>make agf014eb-si-devkit-oobe-baseline-generate-design</strong> command in the previous instructions.</p>
<ol>
<li>
<p>Open the Quartus project with the following command and then open <strong>qsys_top.qsys</strong> from Platform Designer:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-5-1" name="__codelineno-5-1" href="#__codelineno-5-1"></a>quartus ./agilex_soc_devkit_ghrd/ghrd_agfb014r24b2e2v.qpf &amp;
</code></pre></div>
<p><a class="glightbox" href="../images/ghrd_images_1.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ghrd_images_1.png" /></a></p>
</li>
<li>
<p>Right-click on <strong>agilex_hps</strong> name and select <strong>Edit Parameters</strong> then configure it as follows and click on finish:</p>
<p><strong>FPGA to HPS slave interface</strong></p>
<p>- Interface specification → ACE-lite<br>
  - Enable/Data width → 128-bit<br>
  - Interface destination → custom<br></p>
<p><strong>Note:</strong> The interface destination is set as <strong>custom</strong> because we want to control the data path to SDRAM (either direct or through CCU) from the signals in the memory transaction defined by the Cache Coherency Translator.</p>
<p><a class="glightbox" href="../images/ghrd_images_2.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ghrd_images_2.png" /></a></p>
</li>
<li>
<p>Right click to the <strong>intel_cache_coherency_translator_0</strong> to configure the parameters as indicated next:</p>
<p><strong>General</strong></p>
<ul>
<li>CONTROL_INTERFACE → CSR<br></li>
<li>Address Width → 32<br></li>
<li>Data Width → 128<br></li>
<li>AXM ID Width → 5<br></li>
<li>AXM ID Width → 5<br></li>
</ul>
<p><strong>ACE-Lite Transaction Control for read Channel</strong></p>
<ul>
<li>ARDOMAIN_OVERRIDE → 0x2<br></li>
<li>ARCACHE_OVERRIDE_EN → Enable<br></li>
<li>ARCACHE_OVERRIDE → 0xf<br></li>
</ul>
<p><strong>ACE-Lite Transaction Control for Write Channel</strong></p>
<ul>
<li>AWDOMAIN_OVERRIDE → 0x2<br></li>
<li>AWCACHE_OVERRIDE_EN → Enable<br></li>
<li>AWCACHE_OVERRIDE → 0xf<br></li>
</ul>
<p><strong>User Selection</strong></p>
<ul>
<li>AxPROT_OVERRIDE_EN → Enable<br></li>
<li>AxPROT_OVERRIDE → 0x3<br></li>
</ul>
<p><a class="glightbox" href="../images/ghrd_images_3.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ghrd_images_3.png" /></a>    </p>
</li>
<li>
<p>Add <strong>Modular Scatter-Gather DMA IP</strong> to the design with the following configurations:</p>
<p><strong>DMA Settings</strong></p>
<ul>
<li>Data Width → 128<br></li>
<li>Data Path FIFO Depth → 512<br></li>
<li>Descriptor FIFO Depth → 64<br></li>
<li>Response Port → Memory-Mapped<br></li>
<li>Maximum Transfer Length → 4KB<br></li>
<li>Burst Enable<br></li>
<li>Maximum Burst Count → 64<br></li>
</ul>
<p><strong>Extended Feature Options</strong></p>
<ul>
<li>Enable Extended Feature Support<br></li>
<li>Programmable Burst Enable<br></li>
</ul>
<p><strong>Pre-Fetching Options</strong></p>
<ul>
<li>
<p>Data Width of Descriptor read/write master data path → 128<br></p>
<p><a class="glightbox" href="../images/ghrd_images_4.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ghrd_images_4.png" /></a> </p>
</li>
</ul>
</li>
<li>
<p>Move the <strong>msgdma_0</strong> component (Modular Scatter-Gather DMA) below the <strong>agilex_hps</strong> component selecting the component and using the UP button.</p>
<p><a class="glightbox" href="../images/ghrd_images_5.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ghrd_images_5.png" /></a> </p>
</li>
<li>
<p>Connect the <strong>intel_cache_coherency_translator_0</strong> component as shown next:</p>
<p>- csr_clock → clk_100.out_clk<br>
  - csr_reset → rst_in.out_reset<br>
  - csr → agilex_hps.h2f_lw_axi_master<br></p>
<p><a class="glightbox" href="../images/ghrd_images_6.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ghrd_images_6.png" /></a></p>
</li>
<li>
<p>Connect the <strong>msgdma_0</strong> component (Modular Scatter-Gather DMA) as shown next:</p>
<p>- Clock → clk_100.out_clk<br>
  - reset → rst_in.out_reset<br>
  - csr → agilex_hps.h2f_lw_axi_master<br>
  - descriptor_slave → agilex_hps.h2f_lw_axi_master<br>
  - response → agilex_hps.h2f_lw_axi_master<br>
  - mm_read → intel_cache_coherency_translator_0.s0<br>
  - mm_write → intel_cache_coherency_translator_0.s0<br></p>
<p><a class="glightbox" href="../images/ghrd_images_7.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ghrd_images_7.png" /></a></p>
</li>
<li>
<p>Use the padlock <a class="glightbox" href="../images/unlockicon.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/unlockicon.png" /></a>  on the "Base" column to lock all the base addresses except the ones in Intel Cache Coherency translator and Modular Scatter-Gather DMA components. After that go to <strong>System</strong> → <strong>Assign Base Addresses</strong> menu and click it. Once the process is finished, the Address Map tab should look similar to this:</p>
<p><a class="glightbox" href="../images/ghrd_images_8.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ghrd_images_8.png" /></a></p>
</li>
<li>
<p>If everything is ok, there shouldn't be any error on the system Messages tray and you can save the design and click on <strong>Generate HDL</strong> button now.</p>
</li>
<li>
<p>Finally close <strong>Platform Designer</strong> and start building the updated hardware design on <strong>Quartus Pro</strong> by either clicking <a class="glightbox" href="../images/startbuilding.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/startbuilding.png" /></a> or pressing <strong>CTL-L</strong>.</p>
</li>
</ol>
<h3 id="rebuild-the-hps_debugsof-from-updated-sof">Rebuild the hps_debug.sof from Updated .sof<a class="headerlink" href="#rebuild-the-hps_debugsof-from-updated-sof" title="Permanent link">&para;</a></h3>
<div class="highlight"><pre><span></span><code><a id="__codelineno-6-1" name="__codelineno-6-1" href="#__codelineno-6-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>/agilex7f-ed-gsrd
<a id="__codelineno-6-2" name="__codelineno-6-2" href="#__codelineno-6-2"></a><span class="c1"># Generate hps_debug.ihex</span>
<a id="__codelineno-6-3" name="__codelineno-6-3" href="#__codelineno-6-3"></a>make<span class="w"> </span>agf014eb-si-devkit-oobe-baseline-sw-build
<a id="__codelineno-6-4" name="__codelineno-6-4" href="#__codelineno-6-4"></a>quartus_pfg<span class="w"> </span>-c<span class="w"> </span>./agilex_soc_devkit_ghrd/output_files/ghrd_agfb014r24b2e2v.sof<span class="w"> </span>ghrd_agfb014r24b2e2v_hps_debug.sof<span class="w"> </span>-o<span class="w"> </span><span class="nv">hps_path</span><span class="o">=</span>./agilex_soc_devkit_ghrd/software/hps_debug/hps_debug.ihex
<a id="__codelineno-6-5" name="__codelineno-6-5" href="#__codelineno-6-5"></a>mv<span class="w"> </span>ghrd_agfb014r24b2e2v_hps_debug.sof<span class="w"> </span>agilex_soc_devkit_ghrd/output_files/
<a id="__codelineno-6-6" name="__codelineno-6-6" href="#__codelineno-6-6"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>
</code></pre></div>
<p>The following files are created:</p>
<ul>
<li>$TOP_FOLDER/agilex7f-ed-gsrd/agilex_soc_devkit_ghrd/software/hps_debug/hps_debug.ihex - HPS Debug FSBL</li>
<li>$TOP_FOLDER/agilex7f-ed-gsrd/agilex_soc_devkit_ghrd/output_files/ghrd_agfb014r24b2e2v_hps_debug.sof - FPGA configuration file, with HPS Debug FSBL</li>
</ul>
<h3 id="build-core-rbf">Build Core RBF<a class="headerlink" href="#build-core-rbf" title="Permanent link">&para;</a></h3>
<p>Create the Core RBF file to be used in the rootfs created by Yocto by using the HPS Debug SOF built by the GHRD makefile:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-7-1" name="__codelineno-7-1" href="#__codelineno-7-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>
<a id="__codelineno-7-2" name="__codelineno-7-2" href="#__codelineno-7-2"></a>rm<span class="w"> </span>-f<span class="w"> </span>*jic*<span class="w"> </span>*rbf*
<a id="__codelineno-7-3" name="__codelineno-7-3" href="#__codelineno-7-3"></a>quartus_pfg<span class="w"> </span>-c<span class="w"> </span>agilex7f-ed-gsrd/agilex_soc_devkit_ghrd/output_files/ghrd_agfb014r24b2e2v_hps_debug.sof<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-7-4" name="__codelineno-7-4" href="#__codelineno-7-4"></a><span class="w"> </span>ghrd_agfb014r24b2e2v.jic<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-7-5" name="__codelineno-7-5" href="#__codelineno-7-5"></a><span class="w"> </span>-o<span class="w"> </span><span class="nv">device</span><span class="o">=</span>MT25QU02G<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-7-6" name="__codelineno-7-6" href="#__codelineno-7-6"></a><span class="w"> </span>-o<span class="w"> </span><span class="nv">flash_loader</span><span class="o">=</span>AGFB014R24B2E2V<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-7-7" name="__codelineno-7-7" href="#__codelineno-7-7"></a><span class="w"> </span>-o<span class="w"> </span><span class="nv">mode</span><span class="o">=</span>ASX4<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-7-8" name="__codelineno-7-8" href="#__codelineno-7-8"></a><span class="w"> </span>-o<span class="w"> </span><span class="nv">hps</span><span class="o">=</span><span class="m">1</span>
<a id="__codelineno-7-9" name="__codelineno-7-9" href="#__codelineno-7-9"></a>rm<span class="w"> </span>ghrd_agfb014r24b2e2v.hps.jic
</code></pre></div>
<p>The following files will be created:</p>
<ul>
<li>$TOP_FOLDER/ghrd_agfb014r24b2e2v.core.rbf - HPS First configuration bitstream, phase 2: FPGA fabric</li>
</ul>
<h3 id="set-up-yocto">Set Up Yocto<a class="headerlink" href="#set-up-yocto" title="Permanent link">&para;</a></h3>
<p>1. Make sure you have Yocto system requirements met: https://docs.yoctoproject.org/5.0.1/ref-manual/system-requirements.html#supported-linux-distributions.</p>
<p>The command to install the required packages on Ubuntu 22.04 is:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-8-1" name="__codelineno-8-1" href="#__codelineno-8-1"></a>sudo<span class="w"> </span>apt-get<span class="w"> </span>update
<a id="__codelineno-8-2" name="__codelineno-8-2" href="#__codelineno-8-2"></a>sudo<span class="w"> </span>apt-get<span class="w"> </span>upgrade
<a id="__codelineno-8-3" name="__codelineno-8-3" href="#__codelineno-8-3"></a>sudo<span class="w"> </span>apt-get<span class="w"> </span>install<span class="w"> </span>openssh-server<span class="w"> </span>mc<span class="w"> </span>libgmp3-dev<span class="w"> </span>libmpc-dev<span class="w"> </span>gawk<span class="w"> </span>wget<span class="w"> </span>git<span class="w"> </span>diffstat<span class="w"> </span>unzip<span class="w"> </span>texinfo<span class="w"> </span>gcc<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-8-4" name="__codelineno-8-4" href="#__codelineno-8-4"></a>build-essential<span class="w"> </span>chrpath<span class="w"> </span>socat<span class="w"> </span>cpio<span class="w"> </span>python3<span class="w"> </span>python3-pip<span class="w"> </span>python3-pexpect<span class="w"> </span>xz-utils<span class="w"> </span>debianutils<span class="w"> </span>iputils-ping<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-8-5" name="__codelineno-8-5" href="#__codelineno-8-5"></a>python3-git<span class="w"> </span>python3-jinja2<span class="w"> </span>libegl1-mesa<span class="w"> </span>libsdl1.2-dev<span class="w"> </span>pylint<span class="w"> </span>xterm<span class="w"> </span>python3-subunit<span class="w"> </span>mesa-common-dev<span class="w"> </span>zstd<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-8-6" name="__codelineno-8-6" href="#__codelineno-8-6"></a>liblz4-tool<span class="w"> </span>git<span class="w"> </span>fakeroot<span class="w"> </span>build-essential<span class="w"> </span>ncurses-dev<span class="w"> </span>xz-utils<span class="w"> </span>libssl-dev<span class="w"> </span>bc<span class="w"> </span>flex<span class="w"> </span>libelf-dev<span class="w"> </span>bison<span class="w"> </span>xinetd<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-8-7" name="__codelineno-8-7" href="#__codelineno-8-7"></a>tftpd<span class="w"> </span>tftp<span class="w"> </span>nfs-kernel-server<span class="w"> </span>libncurses5<span class="w"> </span>libc6-i386<span class="w"> </span>libstdc++6:i386<span class="w"> </span>libgcc++1:i386<span class="w"> </span>lib32z1<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-8-8" name="__codelineno-8-8" href="#__codelineno-8-8"></a>device-tree-compiler<span class="w"> </span>curl<span class="w"> </span>mtd-utils<span class="w"> </span>u-boot-tools<span class="w"> </span>net-tools<span class="w"> </span>swig<span class="w"> </span>-y
</code></pre></div>
<p>On Ubuntu 22.04 you will also need to point the /bin/sh to /bin/bash, as the default is a link to /bin/dash:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-9-1" name="__codelineno-9-1" href="#__codelineno-9-1"></a><span class="w"> </span>sudo<span class="w"> </span>ln<span class="w"> </span>-sf<span class="w"> </span>/bin/bash<span class="w"> </span>/bin/sh
</code></pre></div>
<p><strong>Note</strong>: You can also use a Docker container to build the Yocto recipes, refer to https://rocketboards.org/foswiki/Documentation/DockerYoctoBuild for details. When using a Docker container, it does not matter what Linux distribution or packages you have installed on your host, as all dependencies are provided by the Docker container.</p>
<p>Clone the Yocto script and prepare the build:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-10-1" name="__codelineno-10-1" href="#__codelineno-10-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>
<a id="__codelineno-10-2" name="__codelineno-10-2" href="#__codelineno-10-2"></a>rm<span class="w"> </span>-rf<span class="w"> </span>gsrd-socfpga
<a id="__codelineno-10-3" name="__codelineno-10-3" href="#__codelineno-10-3"></a>git<span class="w"> </span>clone<span class="w"> </span>-b<span class="w"> </span>QPDS25.1.1_REL_GSRD_PR<span class="w"> </span>https://github.com/altera-opensource/gsrd-socfpga
<a id="__codelineno-10-4" name="__codelineno-10-4" href="#__codelineno-10-4"></a><span class="nb">cd</span><span class="w"> </span>gsrd-socfpga
<a id="__codelineno-10-5" name="__codelineno-10-5" href="#__codelineno-10-5"></a>.<span class="w"> </span>agilex7_dk_si_agf014eb-gsrd-build.sh
<a id="__codelineno-10-6" name="__codelineno-10-6" href="#__codelineno-10-6"></a>build_setup
</code></pre></div>
<p><strong>Note</strong>: Run the following commands to set up again the yocto build environments, if you closed the current window (for example when rebooting the Linux host) and want to resume the next steps:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-11-1" name="__codelineno-11-1" href="#__codelineno-11-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>/gsrd-socfpga
<a id="__codelineno-11-2" name="__codelineno-11-2" href="#__codelineno-11-2"></a>.<span class="w"> </span>./poky/oe-init-build-env<span class="w"> </span>agilex-gsrd-rootfs/
</code></pre></div>
<h3 id="customize-yocto">Customize Yocto<a class="headerlink" href="#customize-yocto" title="Permanent link">&para;</a></h3>
<h4 id="adding-our-custom-corerbf">Adding our custom core.rbf<a class="headerlink" href="#adding-our-custom-corerbf" title="Permanent link">&para;</a></h4>
<ol>
<li>
<p>Copy the rebuilt core.rbf file to <code>$WORKSPACE/meta-intel-fpga-refdes/recipes-bsp/ghrd/files</code> using the following names, as expected by the yocto recipes:</p>
<ul>
<li>agilex7_dk_si_agf014eb_gsrd_ghrd.core.rbf</li>
</ul>
<p>In our case we just copy the core.rbf file in the Yocto recipe location:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-12-1" name="__codelineno-12-1" href="#__codelineno-12-1"></a><span class="c1">## Custom yocto to use our own core.rbf</span>
<a id="__codelineno-12-2" name="__codelineno-12-2" href="#__codelineno-12-2"></a><span class="nv">CORE_RBF</span><span class="o">=</span><span class="nv">$WORKSPACE</span>/meta-intel-fpga-refdes/recipes-bsp/ghrd/files/agilex7_dk_si_agf014eb_gsrd_ghrd.core.rbf
<a id="__codelineno-12-3" name="__codelineno-12-3" href="#__codelineno-12-3"></a>ln<span class="w"> </span>-s<span class="w"> </span><span class="nv">$TOP_FOLDER</span>/ghrd_agfb014r24b2e2v.core.rbf<span class="w"> </span><span class="nv">$CORE_RBF</span>
</code></pre></div>
</li>
<li>
<p>In the Yocto recipe <code>$WORKSPACE/meta-intel-fpga-refdes/recipes-bsp/ghrd/hw-ref-design.bb modify the agilex_gsrd_code</code> file location:
  <div class="highlight"><pre><span></span><code><a id="__codelineno-13-1" name="__codelineno-13-1" href="#__codelineno-13-1"></a>SRC_URI:agilex7_dk_si_agf014eb<span class="w"> </span>?<span class="o">=</span><span class="w"> </span><span class="s2">&quot;\</span>
<a id="__codelineno-13-2" name="__codelineno-13-2" href="#__codelineno-13-2"></a><span class="si">${</span><span class="nv">GHRD_REPO</span><span class="si">}</span><span class="s2">/agilex7_dk_si_agf014eb_gsrd_</span><span class="si">${</span><span class="nv">ARM64_GHRD_CORE_RBF</span><span class="si">}</span><span class="s2">;name=agilex7_dk_si_agf014eb_gsrd_core \</span>
<a id="__codelineno-13-3" name="__codelineno-13-3" href="#__codelineno-13-3"></a><span class="si">${</span><span class="nv">GHRD_REPO</span><span class="si">}</span><span class="s2">/agilex7_dk_si_agf014eb_nand_</span><span class="si">${</span><span class="nv">ARM64_GHRD_CORE_RBF</span><span class="si">}</span><span class="s2">;name=agilex7_dk_si_agf014eb_nand_core \</span>
<a id="__codelineno-13-4" name="__codelineno-13-4" href="#__codelineno-13-4"></a><span class="si">${</span><span class="nv">GHRD_REPO</span><span class="si">}</span><span class="s2">/agilex7_dk_si_agf014eb_pr_</span><span class="si">${</span><span class="nv">ARM64_GHRD_CORE_RBF</span><span class="si">}</span><span class="s2">;name=agilex7_dk_si_agf014eb_pr_core \</span>
<a id="__codelineno-13-5" name="__codelineno-13-5" href="#__codelineno-13-5"></a><span class="si">${</span><span class="nv">GHRD_REPO</span><span class="si">}</span><span class="s2">/agilex7_dk_si_agf014eb_pr_persona0.rbf;name=agilex7_dk_si_agf014eb_pr_persona0 \</span>
<a id="__codelineno-13-6" name="__codelineno-13-6" href="#__codelineno-13-6"></a><span class="si">${</span><span class="nv">GHRD_REPO</span><span class="si">}</span><span class="s2">/agilex7_dk_si_agf014eb_pr_persona1.rbf;name=agilex7_dk_si_agf014eb_pr_persona1 \</span>
<a id="__codelineno-13-7" name="__codelineno-13-7" href="#__codelineno-13-7"></a><span class="s2">&quot;</span>
</code></pre></div>
  to look like this:</p>
<p><div class="highlight"><pre><span></span><code><a id="__codelineno-14-1" name="__codelineno-14-1" href="#__codelineno-14-1"></a>SRC_URI:agilex7_dk_si_agf014eb<span class="w"> </span>?<span class="o">=</span><span class="w"> </span><span class="s2">&quot;\</span>
<a id="__codelineno-14-2" name="__codelineno-14-2" href="#__codelineno-14-2"></a><span class="s2">file://agilex7_dk_si_agf014eb_gsrd_ghrd.core.rbf;sha256sum=xxxxxxxxx \</span>
<a id="__codelineno-14-3" name="__codelineno-14-3" href="#__codelineno-14-3"></a><span class="si">${</span><span class="nv">GHRD_REPO</span><span class="si">}</span><span class="s2">/agilex7_dk_si_agf014eb_nand_</span><span class="si">${</span><span class="nv">ARM64_GHRD_CORE_RBF</span><span class="si">}</span><span class="s2">;name=agilex7_dk_si_agf014eb_nand_core \</span>
<a id="__codelineno-14-4" name="__codelineno-14-4" href="#__codelineno-14-4"></a><span class="si">${</span><span class="nv">GHRD_REPO</span><span class="si">}</span><span class="s2">/agilex7_dk_si_agf014eb_pr_</span><span class="si">${</span><span class="nv">ARM64_GHRD_CORE_RBF</span><span class="si">}</span><span class="s2">;name=agilex7_dk_si_agf014eb_pr_core \</span>
<a id="__codelineno-14-5" name="__codelineno-14-5" href="#__codelineno-14-5"></a><span class="si">${</span><span class="nv">GHRD_REPO</span><span class="si">}</span><span class="s2">/agilex7_dk_si_agf014eb_pr_persona0.rbf;name=agilex7_dk_si_agf014eb_pr_persona0 \</span>
<a id="__codelineno-14-6" name="__codelineno-14-6" href="#__codelineno-14-6"></a><span class="si">${</span><span class="nv">GHRD_REPO</span><span class="si">}</span><span class="s2">/agilex7_dk_si_agf014eb_pr_persona1.rbf;name=agilex7_dk_si_agf014eb_pr_persona1 \</span>
<a id="__codelineno-14-7" name="__codelineno-14-7" href="#__codelineno-14-7"></a><span class="s2">&quot;</span>
</code></pre></div>
using the following commands:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-15-1" name="__codelineno-15-1" href="#__codelineno-15-1"></a><span class="nv">OLD_URI</span><span class="o">=</span><span class="s2">&quot;\${GHRD_REPO}\/agilex7_dk_si_agf014eb_gsrd_\${ARM64_GHRD_CORE_RBF};name=agilex7_dk_si_agf014eb_gsrd_core&quot;</span>
<a id="__codelineno-15-2" name="__codelineno-15-2" href="#__codelineno-15-2"></a><span class="nv">CORE_SHA</span><span class="o">=</span><span class="k">$(</span>sha256sum<span class="w"> </span><span class="nv">$CORE_RBF</span><span class="w"> </span><span class="p">|</span><span class="w"> </span>cut<span class="w"> </span>-f1<span class="w"> </span>-d<span class="s2">&quot; &quot;</span><span class="k">)</span>
<a id="__codelineno-15-3" name="__codelineno-15-3" href="#__codelineno-15-3"></a><span class="nv">NEW_URI</span><span class="o">=</span><span class="s2">&quot;file:\/\/agilex7_dk_si_agf014eb_gsrd_ghrd.core.rbf;sha256sum=</span><span class="nv">$CORE_SHA</span><span class="s2">&quot;</span>
<a id="__codelineno-15-4" name="__codelineno-15-4" href="#__codelineno-15-4"></a>sed<span class="w"> </span>-i<span class="w"> </span><span class="s2">&quot;s/</span><span class="nv">$OLD_URI</span><span class="s2">/</span><span class="nv">$NEW_URI</span><span class="s2">/g&quot;</span><span class="w"> </span><span class="nv">$WORKSPACE</span>/meta-intel-fpga-refdes/recipes-bsp/ghrd/hw-ref-design.bb
</code></pre></div>
</li>
<li>
<p>In the same Yocto recipe delete the old SHA256 checksum for the file:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-16-1" name="__codelineno-16-1" href="#__codelineno-16-1"></a>SRC_URI<span class="o">[</span>agilex7_dk_si_agf014eb_gsrd_core.sha256sum<span class="o">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s2">&quot;5d633ee561d5cc8c22b51211a144654fdc0be47ee14b07ac134074cbff84eb8b&quot;</span>
</code></pre></div>
<p>by using the following command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-17-1" name="__codelineno-17-1" href="#__codelineno-17-1"></a>sed<span class="w"> </span>-i<span class="w"> </span><span class="s2">&quot;/agilex7_dk_si_agf014eb_gsrd_core\.sha256sum/d&quot;</span><span class="w"> </span><span class="nv">$WORKSPACE</span>/meta-intel-fpga-refdes/recipes-bsp/ghrd/hw-ref-design.bb
</code></pre></div>
</li>
</ol>
<h4 id="updating-linux-kernel-configuration">Updating Linux Kernel Configuration<a class="headerlink" href="#updating-linux-kernel-configuration" title="Permanent link">&para;</a></h4>
<p>In this example you need the following Linux kernel configuration options. Among these configurations it's included the capability  of <strong>devmem2</strong> command to access the memory regions where the read/write buffers are located. Yocto allows to add fragments and make the process easier. You can do this by executing the following commands:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-18-1" name="__codelineno-18-1" href="#__codelineno-18-1"></a><span class="c1"># Add Configs to Linux needed to excercise this example</span>
<a id="__codelineno-18-2" name="__codelineno-18-2" href="#__codelineno-18-2"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>/gsrd-socfpga/
<a id="__codelineno-18-3" name="__codelineno-18-3" href="#__codelineno-18-3"></a>cat<span class="w"> </span><span class="s">&lt;&lt; EOF &gt; $WORKSPACE/meta-intel-fpga-refdes/recipes-kernel/linux/linux-socfpga-lts/bridgesfragment.cfg</span>
<a id="__codelineno-18-4" name="__codelineno-18-4" href="#__codelineno-18-4"></a><span class="s">CONFIG_ALTERA_SYSID=y</span>
<a id="__codelineno-18-5" name="__codelineno-18-5" href="#__codelineno-18-5"></a><span class="s">CONFIG_ALTERA_MSGDMA=y</span>
<a id="__codelineno-18-6" name="__codelineno-18-6" href="#__codelineno-18-6"></a><span class="s">CONFIG_FPGA_BRIDGE=y</span>
<a id="__codelineno-18-7" name="__codelineno-18-7" href="#__codelineno-18-7"></a><span class="s">CONFIG_ALTERA_FREEZE_BRIDGE=y</span>
<a id="__codelineno-18-8" name="__codelineno-18-8" href="#__codelineno-18-8"></a><span class="s">CONFIG_FPGA_REGION=y</span>
<a id="__codelineno-18-9" name="__codelineno-18-9" href="#__codelineno-18-9"></a><span class="s">CONFIG_OF_FPGA_REGION=y</span>
<a id="__codelineno-18-10" name="__codelineno-18-10" href="#__codelineno-18-10"></a><span class="s">CONFIG_STACKDEPOT=y</span>
<a id="__codelineno-18-11" name="__codelineno-18-11" href="#__codelineno-18-11"></a><span class="s">CONFIG_STACK_HASH_ORDER=20</span>
<a id="__codelineno-18-12" name="__codelineno-18-12" href="#__codelineno-18-12"></a><span class="s">CONFIG_GDB_SCRIPTS=y</span>
<a id="__codelineno-18-13" name="__codelineno-18-13" href="#__codelineno-18-13"></a><span class="s">CONFIG_PAGE_EXTENSION=y</span>
<a id="__codelineno-18-14" name="__codelineno-18-14" href="#__codelineno-18-14"></a><span class="s">CONFIG_DEBUG_PAGEALLOC=y</span>
<a id="__codelineno-18-15" name="__codelineno-18-15" href="#__codelineno-18-15"></a><span class="s">CONFIG_DEBUG_PAGEALLOC_ENABLE_DEFAULT=y</span>
<a id="__codelineno-18-16" name="__codelineno-18-16" href="#__codelineno-18-16"></a><span class="s">CONFIG_PAGE_OWNER=y</span>
<a id="__codelineno-18-17" name="__codelineno-18-17" href="#__codelineno-18-17"></a><span class="s">CONFIG_PTDUMP_CORE=y</span>
<a id="__codelineno-18-18" name="__codelineno-18-18" href="#__codelineno-18-18"></a><span class="s">CONFIG_PTDUMP_DEBUGFS=y</span>
<a id="__codelineno-18-19" name="__codelineno-18-19" href="#__codelineno-18-19"></a><span class="s">CONFIG_DEBUG_MEMORY_INIT=y</span>
<a id="__codelineno-18-20" name="__codelineno-18-20" href="#__codelineno-18-20"></a><span class="s">CONFIG_DEBUG_PER_CPU_MAPS=y</span>
<a id="__codelineno-18-21" name="__codelineno-18-21" href="#__codelineno-18-21"></a><span class="s">CONFIG_STACKTRACE=y</span>
<a id="__codelineno-18-22" name="__codelineno-18-22" href="#__codelineno-18-22"></a><span class="s">CONFIG_DEBUG_KOBJECT=y</span>
<a id="__codelineno-18-23" name="__codelineno-18-23" href="#__codelineno-18-23"></a><span class="s">CONFIG_DEVMEM=y</span>
<a id="__codelineno-18-24" name="__codelineno-18-24" href="#__codelineno-18-24"></a><span class="s">CONFIG_STRICT_DEVMEM=n</span>
<a id="__codelineno-18-25" name="__codelineno-18-25" href="#__codelineno-18-25"></a><span class="s">CONFIG_EXCLUSIVE_SYSTEM_RAM=n</span>
<a id="__codelineno-18-26" name="__codelineno-18-26" href="#__codelineno-18-26"></a><span class="s">EOF</span>
<a id="__codelineno-18-27" name="__codelineno-18-27" href="#__codelineno-18-27"></a>
<a id="__codelineno-18-28" name="__codelineno-18-28" href="#__codelineno-18-28"></a><span class="nb">echo</span><span class="w"> </span><span class="s2">&quot;kconf hardware bridgesfragment.cfg&quot;</span><span class="w"> </span>&gt;&gt;<span class="w"> </span><span class="nv">$WORKSPACE</span>/meta-intel-fpga-refdes/recipes-kernel/linux/linux-socfpga-lts/sgmii.scc
</code></pre></div>
<h4 id="add-u-dma-buf-driver-to-create-cma-regions">Add u-dma-buf driver to create CMA regions<a class="headerlink" href="#add-u-dma-buf-driver-to-create-cma-regions" title="Permanent link">&para;</a></h4>
<p>It is also necessary to modify the device tree to include a 3<sup>rd</sup> party driver (u-dma-buf) to reseve the CMA memory regionlocation add the following changes to <code>arch/arm64/boot/dts/intel/socfpga_agilex_socdk.dts</code> to define how the memory will be allocated by u-dma-buf. This is done through a patch that will be created 
as shown next.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-19-1" name="__codelineno-19-1" href="#__codelineno-19-1"></a><span class="c1">## Create the fragment of the device tree to add u-dma-buf and reserve 256 MB of memory. Creating this as patch.</span>
<a id="__codelineno-19-2" name="__codelineno-19-2" href="#__codelineno-19-2"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>
<a id="__codelineno-19-3" name="__codelineno-19-3" href="#__codelineno-19-3"></a>rm<span class="w"> </span>-f<span class="w"> </span>dmaBufNodes.txt
<a id="__codelineno-19-4" name="__codelineno-19-4" href="#__codelineno-19-4"></a>cat<span class="w"> </span><span class="s">&lt;&lt; EOF &gt; dmaBufNodes.txt</span>
<a id="__codelineno-19-5" name="__codelineno-19-5" href="#__codelineno-19-5"></a><span class="s">    reserved-memory {</span>
<a id="__codelineno-19-6" name="__codelineno-19-6" href="#__codelineno-19-6"></a><span class="s">        #address-cells = &lt;2&gt;;</span>
<a id="__codelineno-19-7" name="__codelineno-19-7" href="#__codelineno-19-7"></a><span class="s">        #size-cells = &lt;2&gt;;</span>
<a id="__codelineno-19-8" name="__codelineno-19-8" href="#__codelineno-19-8"></a><span class="s">        dma0_mem:dma0@0x10000000 {</span>
<a id="__codelineno-19-9" name="__codelineno-19-9" href="#__codelineno-19-9"></a><span class="s">        compatible= &quot;shared-dma-pool&quot;;</span>
<a id="__codelineno-19-10" name="__codelineno-19-10" href="#__codelineno-19-10"></a><span class="s">        reusable;</span>
<a id="__codelineno-19-11" name="__codelineno-19-11" href="#__codelineno-19-11"></a><span class="s">        reg=&lt;0x0  0x10000000 0x0 0x10000000&gt;;</span>
<a id="__codelineno-19-12" name="__codelineno-19-12" href="#__codelineno-19-12"></a><span class="s">        label=&quot;dma0_mem&quot;;</span>
<a id="__codelineno-19-13" name="__codelineno-19-13" href="#__codelineno-19-13"></a><span class="s">        };</span>
<a id="__codelineno-19-14" name="__codelineno-19-14" href="#__codelineno-19-14"></a><span class="s">    };</span>
<a id="__codelineno-19-15" name="__codelineno-19-15" href="#__codelineno-19-15"></a>
<a id="__codelineno-19-16" name="__codelineno-19-16" href="#__codelineno-19-16"></a><span class="s">    soc {</span>
<a id="__codelineno-19-17" name="__codelineno-19-17" href="#__codelineno-19-17"></a><span class="s">        clocks {</span>
<a id="__codelineno-19-18" name="__codelineno-19-18" href="#__codelineno-19-18"></a><span class="s">            osc1 {</span>
<a id="__codelineno-19-19" name="__codelineno-19-19" href="#__codelineno-19-19"></a><span class="s">            clock-frequency = &lt;25000000&gt;;</span>
<a id="__codelineno-19-20" name="__codelineno-19-20" href="#__codelineno-19-20"></a><span class="s">            };</span>
<a id="__codelineno-19-21" name="__codelineno-19-21" href="#__codelineno-19-21"></a><span class="s">        };</span>
<a id="__codelineno-19-22" name="__codelineno-19-22" href="#__codelineno-19-22"></a>
<a id="__codelineno-19-23" name="__codelineno-19-23" href="#__codelineno-19-23"></a><span class="s">        udmabuf0: udmabuf@0x10000000 {</span>
<a id="__codelineno-19-24" name="__codelineno-19-24" href="#__codelineno-19-24"></a><span class="s">            compatible = &quot;ikwzm,u-dma-buf&quot;;</span>
<a id="__codelineno-19-25" name="__codelineno-19-25" href="#__codelineno-19-25"></a><span class="s">            device-name = &quot;udmabuf0&quot;;</span>
<a id="__codelineno-19-26" name="__codelineno-19-26" href="#__codelineno-19-26"></a><span class="s">            minor-number = &lt;0&gt;;</span>
<a id="__codelineno-19-27" name="__codelineno-19-27" href="#__codelineno-19-27"></a><span class="s">            size = &lt;0x10000000&gt;;</span>
<a id="__codelineno-19-28" name="__codelineno-19-28" href="#__codelineno-19-28"></a><span class="s">            memory-region = &lt;&amp;dma0_mem&gt;;</span>
<a id="__codelineno-19-29" name="__codelineno-19-29" href="#__codelineno-19-29"></a><span class="s">            dma-coherent = &lt;1&gt;;</span>
<a id="__codelineno-19-30" name="__codelineno-19-30" href="#__codelineno-19-30"></a><span class="s">        };</span>
<a id="__codelineno-19-31" name="__codelineno-19-31" href="#__codelineno-19-31"></a><span class="s">    };</span>
<a id="__codelineno-19-32" name="__codelineno-19-32" href="#__codelineno-19-32"></a><span class="s">EOF</span>
<a id="__codelineno-19-33" name="__codelineno-19-33" href="#__codelineno-19-33"></a>
<a id="__codelineno-19-34" name="__codelineno-19-34" href="#__codelineno-19-34"></a><span class="c1"># Create a Linux repository in the $TOP_FOLDER</span>
<a id="__codelineno-19-35" name="__codelineno-19-35" href="#__codelineno-19-35"></a>rm<span class="w"> </span>-rf<span class="w"> </span>linux-socfpga-for-patch
<a id="__codelineno-19-36" name="__codelineno-19-36" href="#__codelineno-19-36"></a>git<span class="w"> </span>clone<span class="w"> </span>-b<span class="w"> </span>QPDS25.1.1_REL_GSRD_PR<span class="w"> </span>https://github.com/altera-opensource/linux-socfpga<span class="w"> </span>linux-socfpga-for-patch
<a id="__codelineno-19-37" name="__codelineno-19-37" href="#__codelineno-19-37"></a><span class="c1"># Add the content of dmaBufNodes.txt  after 4 lines of finding memory@</span>
<a id="__codelineno-19-38" name="__codelineno-19-38" href="#__codelineno-19-38"></a>awk<span class="w"> </span><span class="s1">&#39;</span>
<a id="__codelineno-19-39" name="__codelineno-19-39" href="#__codelineno-19-39"></a><span class="s1">    /memory@/ {found=NR}  # Store the line number where &quot;memory@&quot; is found</span>
<a id="__codelineno-19-40" name="__codelineno-19-40" href="#__codelineno-19-40"></a><span class="s1">    {print}  # Print each line as it is</span>
<a id="__codelineno-19-41" name="__codelineno-19-41" href="#__codelineno-19-41"></a><span class="s1">    found &amp;&amp; NR == found + 4 {while ((getline line &lt; &quot;dmaBufNodes.txt&quot;) &gt; 0) print line; found=0}  # Insert after 4 lines</span>
<a id="__codelineno-19-42" name="__codelineno-19-42" href="#__codelineno-19-42"></a><span class="s1">&#39;</span><span class="w"> </span>linux-socfpga-for-patch/arch/arm64/boot/dts/intel/socfpga_agilex_socdk.dts<span class="w"> </span>&gt;<span class="w"> </span>temp.dts<span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span>mv<span class="w"> </span>temp.dts<span class="w"> </span>linux-socfpga-for-patch/arch/arm64/boot/dts/intel/socfpga_agilex_socdk.dts
<a id="__codelineno-19-43" name="__codelineno-19-43" href="#__codelineno-19-43"></a>
<a id="__codelineno-19-44" name="__codelineno-19-44" href="#__codelineno-19-44"></a><span class="c1">## Create now the patch using the differences</span>
<a id="__codelineno-19-45" name="__codelineno-19-45" href="#__codelineno-19-45"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>/linux-socfpga-for-patch
<a id="__codelineno-19-46" name="__codelineno-19-46" href="#__codelineno-19-46"></a>git<span class="w"> </span>add<span class="w">  </span>arch/arm64/boot/dts/intel/socfpga_agilex_socdk.dts
<a id="__codelineno-19-47" name="__codelineno-19-47" href="#__codelineno-19-47"></a><span class="c1"># Create the patch and add the Uptream status header to prevent QA errors</span>
<a id="__codelineno-19-48" name="__codelineno-19-48" href="#__codelineno-19-48"></a>git<span class="w"> </span>diff<span class="w"> </span>--patch<span class="w"> </span>--staged<span class="w"> </span>&gt;<span class="w"> </span><span class="nv">$WORKSPACE</span>/meta-intel-fpga-refdes/recipes-kernel/linux/linux-socfpga-lts/socfpga_agilex_socdk.dts.patch
<a id="__codelineno-19-49" name="__codelineno-19-49" href="#__codelineno-19-49"></a><span class="c1"># Add the Upstream-status label to prevent issues</span>
<a id="__codelineno-19-50" name="__codelineno-19-50" href="#__codelineno-19-50"></a>sed<span class="w"> </span>-i<span class="w"> </span><span class="s1">&#39;1i Upstream-Status: Pending\n&#39;</span><span class="w"> </span><span class="nv">$WORKSPACE</span>/meta-intel-fpga-refdes/recipes-kernel/linux/linux-socfpga-lts/socfpga_agilex_socdk.dts.patch
<a id="__codelineno-19-51" name="__codelineno-19-51" href="#__codelineno-19-51"></a>
<a id="__codelineno-19-52" name="__codelineno-19-52" href="#__codelineno-19-52"></a><span class="c1"># Include the Patch created in to the recipe</span>
<a id="__codelineno-19-53" name="__codelineno-19-53" href="#__codelineno-19-53"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>/gsrd-socfpga/
<a id="__codelineno-19-54" name="__codelineno-19-54" href="#__codelineno-19-54"></a><span class="nv">FILENAME</span><span class="o">=</span><span class="nv">$WORKSPACE</span>/meta-intel-fpga-refdes/recipes-kernel/linux/linux-socfpga-lts_%.bbappend
<a id="__codelineno-19-55" name="__codelineno-19-55" href="#__codelineno-19-55"></a>awk<span class="w"> </span><span class="s1">&#39;/file:\/\/fit_kernel_agilex7_dk_si_agf014eb.its/ {sub(/&quot;$/, &quot; file://socfpga_agilex_socdk.dts.patch\&quot;&quot;)} 1&#39;</span><span class="w"> </span><span class="nv">$FILENAME</span><span class="w"> </span>&gt;<span class="w"> </span>temp<span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span>mv<span class="w"> </span>temp<span class="w"> </span><span class="nv">$FILENAME</span>
<a id="__codelineno-19-56" name="__codelineno-19-56" href="#__codelineno-19-56"></a>
<a id="__codelineno-19-57" name="__codelineno-19-57" href="#__codelineno-19-57"></a><span class="c1">#Installing u-dma-buf driver</span>
<a id="__codelineno-19-58" name="__codelineno-19-58" href="#__codelineno-19-58"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>/gsrd-socfpga/
<a id="__codelineno-19-59" name="__codelineno-19-59" href="#__codelineno-19-59"></a>devtool<span class="w"> </span>create-workspace<span class="w"> </span>buff
<a id="__codelineno-19-60" name="__codelineno-19-60" href="#__codelineno-19-60"></a>devtool<span class="w"> </span>add<span class="w"> </span>https://github.com/ikwzm/udmabuf
<a id="__codelineno-19-61" name="__codelineno-19-61" href="#__codelineno-19-61"></a>bitbake-layers<span class="w"> </span>create-layer<span class="w"> </span><span class="nv">$WORKSPACE</span>/meta-bridges
<a id="__codelineno-19-62" name="__codelineno-19-62" href="#__codelineno-19-62"></a>bitbake-layers<span class="w"> </span>add-layer<span class="w"> </span><span class="nv">$WORKSPACE</span>/meta-bridges
<a id="__codelineno-19-63" name="__codelineno-19-63" href="#__codelineno-19-63"></a>devtool<span class="w"> </span>finish<span class="w"> </span>udmabuf<span class="w">  </span><span class="nv">$WORKSPACE</span>/meta-bridges
<a id="__codelineno-19-64" name="__codelineno-19-64" href="#__codelineno-19-64"></a><span class="nb">echo</span><span class="w"> </span><span class="s1">&#39;CORE_IMAGE_EXTRA_INSTALL+=&quot;udmabuf&quot;&#39;</span><span class="w"> </span>&gt;&gt;<span class="w"> </span><span class="nv">$WORKSPACE</span>/agilex7_dk_si_agf014eb-gsrd-rootfs/conf/local.conf
</code></pre></div>
<h4 id="setting-propper-fpga2soc-permissions-in-u-boot">Setting propper fpga2soc permissions in U-Boot<a class="headerlink" href="#setting-propper-fpga2soc-permissions-in-u-boot" title="Permanent link">&para;</a></h4>
<p>For this exercise it is required to allow only secure transactions through the <strong>fpga-to-hps</strong> bridge. This is done by default because U-Boot doesn't modifies the <strong>soc_noc_fw_mpfe_csr_inst_0_mpfe_scr</strong> register (0xF8020018) in the <strong>SDRAML3Interconnect</strong> firewall. U-Boot performs some firewall configuration using the settings defined in the soc_noc_fw_mpfe_csr_inst_0_mpfe_scr node in the arch/arm/dts/socfpga_agilex-u-boot.dtsi device tree. Please note that there is not any configuration defined for the offset 0x18, so it means that this register keeps the default configuration having the <strong>fpga2soc</strong> bit with a value of 0 indicating that only secure transactions are allowed).</p>
<p><strong>Note:</strong> In previous releases, there was a patch at <code>$WORKSPACE/meta-intel-fpga-refdes/recipes-bsp/u-boot/files/0001-HSD-14015655818-arm-dts-soc64-agilex-Enable-F2SDRAM-.patch</code> that actually modifies the defualt configuration of this register, but in this release this patch is not longer used.</p>
<h4 id="configuring-u-boot-script">Configuring U-Boot script<a class="headerlink" href="#configuring-u-boot-script" title="Permanent link">&para;</a></h4>
<p>To reserve the 1 GB memory for the buffers in the static region it is necessary to moify the Linux command line to add the <strong>mem=1G</strong>. The Linux command line is defined through the U-Boot boot script located at <code>$WORKSPACE/meta-intel-fpga-refdes/recipes-bsp/u-boot/files/uboot.txt</code>. In this file we require to modify the <strong>bootargs</strong> environment variable. This is done through the following command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-20-1" name="__codelineno-20-1" href="#__codelineno-20-1"></a><span class="c1"># Update u-boot script to reserve 1GB for the application</span>
<a id="__codelineno-20-2" name="__codelineno-20-2" href="#__codelineno-20-2"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>/gsrd-socfpga/
<a id="__codelineno-20-3" name="__codelineno-20-3" href="#__codelineno-20-3"></a><span class="nv">OLD_BOOTARGS</span><span class="o">=</span><span class="s2">&quot;rootwait&quot;</span>
<a id="__codelineno-20-4" name="__codelineno-20-4" href="#__codelineno-20-4"></a><span class="nv">NEW_BOOTARGS</span><span class="o">=</span><span class="s2">&quot;rootwait mem=1G&quot;</span>
<a id="__codelineno-20-5" name="__codelineno-20-5" href="#__codelineno-20-5"></a>
<a id="__codelineno-20-6" name="__codelineno-20-6" href="#__codelineno-20-6"></a>sed<span class="w">  </span>-i<span class="w"> </span><span class="s2">&quot;s/</span><span class="nv">$OLD_BOOTARGS</span><span class="s2">/</span><span class="nv">$NEW_BOOTARGS</span><span class="s2">/g&quot;</span><span class="w"> </span><span class="nv">$WORKSPACE</span>/meta-intel-fpga-refdes/recipes-bsp/u-boot/files/uboot.txt
<a id="__codelineno-20-7" name="__codelineno-20-7" href="#__codelineno-20-7"></a>sed<span class="w"> </span>-i<span class="w"> </span><span class="s2">&quot;s/</span><span class="k">$(</span><span class="nb">echo</span><span class="w"> </span>-ne<span class="w"> </span><span class="s1">&#39;\u200b&#39;</span><span class="k">)</span><span class="s2">//g&quot;</span><span class="w"> </span><span class="nv">$WORKSPACE</span>/meta-intel-fpga-refdes/recipes-bsp/u-boot/files/uboot.txt<span class="w">  </span>
</code></pre></div>
<h4 id="copy-test-application-to-linux-file-system">Copy Test Application to Linux File System<a class="headerlink" href="#copy-test-application-to-linux-file-system" title="Permanent link">&para;</a></h4>
<p>To exercise this application, you need to have the <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/setup-use-bridges/collateral/dmaTest_cache_v2.0.run">dmaTest_cache_v2.0.run </a> test script provided in this example in the Linux file system. For this, you need to perform the following:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-21-1" name="__codelineno-21-1" href="#__codelineno-21-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>/gsrd-socfpga/
<a id="__codelineno-21-2" name="__codelineno-21-2" href="#__codelineno-21-2"></a>wget<span class="w"> </span>https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/setup-use-bridges/collateral/dmaTest_cache_v2.0.run
<a id="__codelineno-21-3" name="__codelineno-21-3" href="#__codelineno-21-3"></a>mv<span class="w"> </span>dmaTest_cache_v2.0.run<span class="w"> </span>meta-intel-fpga-refdes/recipes-gsrd/socfpga-gsrd-apps/files/
<a id="__codelineno-21-4" name="__codelineno-21-4" href="#__codelineno-21-4"></a><span class="c1"># Adding this to the list of files to be copied to the file system</span>
<a id="__codelineno-21-5" name="__codelineno-21-5" href="#__codelineno-21-5"></a>sed<span class="w"> </span>-i<span class="w"> </span><span class="s1">&#39;/file:\/\/README_agilex5/a\\t\tfile:\/\/dmaTest_cache_v2.0.run\\&#39;</span><span class="w">  </span>meta-intel-fpga-refdes/recipes-gsrd/socfpga-gsrd-apps/socfpga-gsrd-apps_1.0.bb
<a id="__codelineno-21-6" name="__codelineno-21-6" href="#__codelineno-21-6"></a>sed<span class="w"> </span>-i<span class="w"> </span><span class="s1">&#39;/intelFPGA\/syschk/a\\tinstall -m 0755 \${WORKDIR}\/sources-unpack\/dmaTest_cache_v2.0.run \${D}\/home\/root\/&#39;</span><span class="w">  </span>meta-intel-fpga-refdes/recipes-gsrd/socfpga-gsrd-apps/socfpga-gsrd-apps_1.0.bb
<a id="__codelineno-21-7" name="__codelineno-21-7" href="#__codelineno-21-7"></a>sed<span class="w"> </span>-i<span class="w"> </span><span class="s1">&#39;/FILES:\${PN} =/a\\t\t   \/home\/root\/dmaTest_cache_v2.0.run \\&#39;</span><span class="w"> </span>meta-intel-fpga-refdes/recipes-gsrd/socfpga-gsrd-apps/socfpga-gsrd-apps_1.0.bb
<a id="__codelineno-21-8" name="__codelineno-21-8" href="#__codelineno-21-8"></a><span class="c1"># Remove QA check for the new file INSANE_SKIP</span>
<a id="__codelineno-21-9" name="__codelineno-21-9" href="#__codelineno-21-9"></a>sed<span class="w"> </span>-i<span class="w"> </span><span class="s1">&#39;/INSANE_SKIP:\${PN} =/aINSANE_SKIP:\${PN} \+= &quot; file-rdeps&quot;&#39;</span><span class="w">  </span>meta-intel-fpga-refdes/recipes-gsrd/socfpga-gsrd-apps/socfpga-gsrd-apps_1.0.bb
<a id="__codelineno-21-10" name="__codelineno-21-10" href="#__codelineno-21-10"></a>sed<span class="w"> </span>-i<span class="w"> </span><span class="s1">&#39;/INSANE_SKIP:\${PN}-dev =/aINSANE_SKIP:\${PN} \+= &quot; file-rdeps&quot;&#39;</span><span class="w">  </span>meta-intel-fpga-refdes/recipes-gsrd/socfpga-gsrd-apps/socfpga-gsrd-apps_1.0.bb
</code></pre></div>
<h3 id="build-yocto">Build Yocto<a class="headerlink" href="#build-yocto" title="Permanent link">&para;</a></h3>
<p>Now that we are setup we have to execute the following command to start building:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-22-1" name="__codelineno-22-1" href="#__codelineno-22-1"></a><span class="c1"># Build Yocto</span>
<a id="__codelineno-22-2" name="__codelineno-22-2" href="#__codelineno-22-2"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$WORKSPACE</span>
<a id="__codelineno-22-3" name="__codelineno-22-3" href="#__codelineno-22-3"></a>bitbake_image
<a id="__codelineno-22-4" name="__codelineno-22-4" href="#__codelineno-22-4"></a>package
</code></pre></div>
<p>Once the build is completed successfully, you will see the following two folders are created:</p>
<ul>
<li>agilex7_dk_si_agf014eb-gsrd-rootfs: area used by OpenEmbedded build system for builds. Description of build directory structure https://docs.yoctoproject.org/ref-manual/structure.html#the-build-directory-build</li>
<li>agilex7_dk_si_agf014eb-gsrd-images: the build script copies here relevant files built by Yocto from the agilex7_dk_si_agf014ea-gsrd-rootfs/tmp/deploy/images/agilex7_dk_si_agf014ea folder, but also other relevant files.</li>
</ul>
<p>For this example, the two most relevant files created in the <code>$TOP_FOLDER/gsrd_socfpga/agilex7_dk_si_agf014ea-gsrd-images</code> folder are:</p>
<ul>
<li>u-boot-agilex-socdk-gsrd-atf/u-boot-spl-dtb.hex: U-Boot SPL Hex file</li>
<li>gsrd-console-image-agilex7.wic: SD Card image</li>
</ul>
<h3 id="building-qspi-flash-image">Building QSPI Flash Image<a class="headerlink" href="#building-qspi-flash-image" title="Permanent link">&para;</a></h3>
<p>The QSPI image will contain the SDM firmware, the 1<sup>st</sup> phase of FPGA configuration data and the HPS FSBL. This is built using the following command:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-23-1" name="__codelineno-23-1" href="#__codelineno-23-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$TOP_FOLDER</span>
<a id="__codelineno-23-2" name="__codelineno-23-2" href="#__codelineno-23-2"></a>rm<span class="w"> </span>-f<span class="w"> </span>*jic*<span class="w"> </span>*rbf*
<a id="__codelineno-23-3" name="__codelineno-23-3" href="#__codelineno-23-3"></a>quartus_pfg<span class="w"> </span>-c<span class="w"> </span>agilex7f-ed-gsrd/agilex_soc_devkit_ghrd/output_files/ghrd_agfb014r24b2e2v.sof<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-23-4" name="__codelineno-23-4" href="#__codelineno-23-4"></a>ghrd_agfb014r24b2e2v.jic<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-23-5" name="__codelineno-23-5" href="#__codelineno-23-5"></a>-o<span class="w"> </span><span class="nv">hps_path</span><span class="o">=</span>gsrd-socfpga/agilex7_dk_si_agf014eb-gsrd-images/u-boot-agilex7-socdk-gsrd-atf/u-boot-spl-dtb.hex<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-23-6" name="__codelineno-23-6" href="#__codelineno-23-6"></a>-o<span class="w"> </span><span class="nv">device</span><span class="o">=</span>MT25QU02G<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-23-7" name="__codelineno-23-7" href="#__codelineno-23-7"></a>-o<span class="w"> </span><span class="nv">flash_loader</span><span class="o">=</span>AGFB014R24B2E2V<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-23-8" name="__codelineno-23-8" href="#__codelineno-23-8"></a>-o<span class="w"> </span><span class="nv">mode</span><span class="o">=</span>ASX4<span class="w"> </span><span class="se">\</span>
<a id="__codelineno-23-9" name="__codelineno-23-9" href="#__codelineno-23-9"></a>-o<span class="w"> </span><span class="nv">hps</span><span class="o">=</span><span class="m">1</span>
</code></pre></div>
<p>The following file will be created:</p>
<ul>
<li>$TOP_FOLDER/ghrd_agfb014r24b2e2v.hps.jic - Flash image for HPS First configuration bitstream, phase 1: HPS and DDR</li>
</ul>
<h2 id="running-the-example">Running the Example<a class="headerlink" href="#running-the-example" title="Permanent link">&para;</a></h2>
<p>In order to excercise this example you will need to program the binaries that you built in the previous seccion:</p>
<ul>
<li>SD Card: <code>$TOP_FOLDER/gsrd_socfpga/agilex7_dk_si_agf014ea-gsrd-images/gsrd-console-image-agilex7.wic</code></li>
<li>QSPI: <code>$TOP_FOLDER/ghrd_agfb014r24b2e2v.hps.jic</code></li>
</ul>
<p>When using the above SD Card image, this already includes the <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/setup-use-bridges/collateral/dmaTest_cache_v2.0.run">dmaTest_cache_v2.0.run </a> application that is used to exercise this example. This is a bash script is located at the <strong>/home/root/</strong> directoy in Linux which is running in the development kit. </p>
<p><strong>Note:</strong> Make sure that the variables in the script used to define the addresses for the configuration registers for the Cache Coherency Translator and Modular Scatter-Gather DMA components match the ones set in the GHRD.</p>
<p>The addresses set in the GHRD are defined at the <strong>lwsoc2fpga</strong> bridge with a base address of 0xF9000000:</p>
<p><a class="glightbox" href="../images/baseAddress.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/baseAddress.png" /></a></p>
<p>These variables are defined in the script as:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-24-1" name="__codelineno-24-1" href="#__codelineno-24-1"></a>#Bridges pointers
<a id="__codelineno-24-2" name="__codelineno-24-2" href="#__codelineno-24-2"></a>icct_csr=0xf9000010
<a id="__codelineno-24-3" name="__codelineno-24-3" href="#__codelineno-24-3"></a>msgdma_csr=0xf9000040
<a id="__codelineno-24-4" name="__codelineno-24-4" href="#__codelineno-24-4"></a>msgdma_descriptorslave=0xf9000020
<a id="__codelineno-24-5" name="__codelineno-24-5" href="#__codelineno-24-5"></a>msgda_response=0xf9000008
</code></pre></div>
<p>To execute the sample test script:</p>
<ol>
<li>Power cycle the board to boot to Linux.</li>
<li>Identify the <a href="https://altera-fpga.github.io/rel-25.1.1/embedded-designs/agilex-7/f-series/soc/setup-use-bridges/collateral/dmaTest_cache_v2.0.run">dmaTest_cache_v2.0.run</a> test script in your <code>/home/root</code> directory. </li>
<li>
<p>You can see how to exercise the script by using the <strong>-h</strong> switch:
  <div class="highlight"><pre><span></span><code><a id="__codelineno-25-1" name="__codelineno-25-1" href="#__codelineno-25-1"></a>root@agilex:~# bash dmaTest_cache_v2.0.run -h
<a id="__codelineno-25-2" name="__codelineno-25-2" href="#__codelineno-25-2"></a>Usage: dmaTest_cache_v2.0.run options
<a id="__codelineno-25-3" name="__codelineno-25-3" href="#__codelineno-25-3"></a>              Options:
<a id="__codelineno-25-4" name="__codelineno-25-4" href="#__codelineno-25-4"></a>                      --help, -h
<a id="__codelineno-25-5" name="__codelineno-25-5" href="#__codelineno-25-5"></a>                      --privilaged-only, -p
<a id="__codelineno-25-6" name="__codelineno-25-6" href="#__codelineno-25-6"></a>                      --privilaged-secure, -s
<a id="__codelineno-25-7" name="__codelineno-25-7" href="#__codelineno-25-7"></a>                      --ccu-uncached, -u
<a id="__codelineno-25-8" name="__codelineno-25-8" href="#__codelineno-25-8"></a>                      --ccu-cached, -c
</code></pre></div>
  From this menu, each one of the options executes each one of the 4 tests described earlier in the <a href="#testing-of-the-project">Testing of the Project</a> section.</p>
<table>
<thead>
<tr>
<th align="left">Option</th>
<th align="left">Test</th>
<th align="left">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left">-p</td>
<td align="left">Test 1</td>
<td align="left">Direct to SDRAM. AXI attributes: Privileged, Non-Cached and Non-Secure access.</td>
</tr>
<tr>
<td align="left">-s</td>
<td align="left">Test 2</td>
<td align="left">Direct to SDRAM. AXI attributes: Privileged, Non-Cached and Secure access.</td>
</tr>
<tr>
<td align="left">-u</td>
<td align="left">Test 3</td>
<td align="left">Through CCU. AXI attributes: Privileged, Non-Cached and Secure access.</td>
</tr>
<tr>
<td align="left">-c</td>
<td align="left">Test 4</td>
<td align="left">Through CCU. AXI attributes: Privileged, Cached and Secure access.</td>
</tr>
</tbody>
</table>
</li>
</ol>
<p>The following capture is an example of executing the Test 3.</p>
<p>In this test you can see that the read buffer is being written with a <strong>0xAAAAxxxx</strong> pattern of 128 words (512 bytes). Then the Cache Coherency Translator is configured to send Privileged Secure Non-cached transactions (with a value of <strong>0x20982302</strong> in the <strong>CSR</strong> register) and the Modular Scatter-Gather DMA is being configured transfer a block of 512 bytes from the read buffer in the manual region (at address 0x41000000) to the CMA region (at address 0x10000000). You can confirm from the log that the data read from the write buffer also contains the <strong>0xAAAAxxxx</strong> pattern indicating that the data was correctly transferred.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-26-1" name="__codelineno-26-1" href="#__codelineno-26-1"></a>root@agilex7dksiagf014eb:~# ./dmaTest_cache_v2.0.run -u
<a id="__codelineno-26-2" name="__codelineno-26-2" href="#__codelineno-26-2"></a>read sysID perif,  should read back 0xACD5CAFE
<a id="__codelineno-26-3" name="__codelineno-26-3" href="#__codelineno-26-3"></a>/dev/mem opened.
<a id="__codelineno-26-4" name="__codelineno-26-4" href="#__codelineno-26-4"></a>Memory mapped at address 0xffff8e5c5000.
<a id="__codelineno-26-5" name="__codelineno-26-5" href="#__codelineno-26-5"></a>Read at address  0xF9000000 (0xffff8e5c5000): 0xACD5CAFE
<a id="__codelineno-26-6" name="__codelineno-26-6" href="#__codelineno-26-6"></a>Setup AXI Security Bridge via CSR H2F_LW + 0x8
<a id="__codelineno-26-7" name="__codelineno-26-7" href="#__codelineno-26-7"></a>Read ACE-LITE Bridge Mode
<a id="__codelineno-26-8" name="__codelineno-26-8" href="#__codelineno-26-8"></a>/dev/mem opened.
<a id="__codelineno-26-9" name="__codelineno-26-9" href="#__codelineno-26-9"></a>Memory mapped at address 0xffff88d1c000.
<a id="__codelineno-26-10" name="__codelineno-26-10" href="#__codelineno-26-10"></a>Read at address  0xF9000010 (0xffff88d1c010): 0x60F82F02
<a id="__codelineno-26-11" name="__codelineno-26-11" href="#__codelineno-26-11"></a>########################################
<a id="__codelineno-26-12" name="__codelineno-26-12" href="#__codelineno-26-12"></a>============================================
<a id="__codelineno-26-13" name="__codelineno-26-13" href="#__codelineno-26-13"></a> Test 3: CCU Non-cached Privileged Secure   
<a id="__codelineno-26-14" name="__codelineno-26-14" href="#__codelineno-26-14"></a>============================================
<a id="__codelineno-26-15" name="__codelineno-26-15" href="#__codelineno-26-15"></a>Setup AXI Security Bridge via CSR H2F_LW + 0x8
<a id="__codelineno-26-16" name="__codelineno-26-16" href="#__codelineno-26-16"></a>Set ACE-LITE Bridge to via CCU Non-Cached Mode : 0x60F82F02
<a id="__codelineno-26-17" name="__codelineno-26-17" href="#__codelineno-26-17"></a>/dev/mem opened.
<a id="__codelineno-26-18" name="__codelineno-26-18" href="#__codelineno-26-18"></a>Memory mapped at address 0xffff8bdb8000.
<a id="__codelineno-26-19" name="__codelineno-26-19" href="#__codelineno-26-19"></a>Read at address  0xF9000010 (0xffff8bdb8010): 0x60F82F02
<a id="__codelineno-26-20" name="__codelineno-26-20" href="#__codelineno-26-20"></a>Write at address 0xF9000010 (0xffff8bdb8010): 0x20982302, readback 0x20982302
<a id="__codelineno-26-21" name="__codelineno-26-21" href="#__codelineno-26-21"></a>###################################################
<a id="__codelineno-26-22" name="__codelineno-26-22" href="#__codelineno-26-22"></a>Initial setup done. Now running the test...
<a id="__codelineno-26-23" name="__codelineno-26-23" href="#__codelineno-26-23"></a>Read ACE-LITE Bridge Mode
<a id="__codelineno-26-24" name="__codelineno-26-24" href="#__codelineno-26-24"></a>/dev/mem opened.
<a id="__codelineno-26-25" name="__codelineno-26-25" href="#__codelineno-26-25"></a>Memory mapped at address 0xffff922b8000.
<a id="__codelineno-26-26" name="__codelineno-26-26" href="#__codelineno-26-26"></a>Read at address  0xF9000010 (0xffff922b8010): 0x20982302
<a id="__codelineno-26-27" name="__codelineno-26-27" href="#__codelineno-26-27"></a>###################################################
<a id="__codelineno-26-28" name="__codelineno-26-28" href="#__codelineno-26-28"></a>Creating populated data buffer at 0x40001000 in unused memory (above 1GB) 
<a id="__codelineno-26-29" name="__codelineno-26-29" href="#__codelineno-26-29"></a>Check data by reading 1st address
<a id="__codelineno-26-30" name="__codelineno-26-30" href="#__codelineno-26-30"></a>/dev/mem opened.
<a id="__codelineno-26-31" name="__codelineno-26-31" href="#__codelineno-26-31"></a>Memory mapped at address 0xffff89529000.
<a id="__codelineno-26-32" name="__codelineno-26-32" href="#__codelineno-26-32"></a>Read at address  0x40001000 (0xffff89529000): 0xAAAA0000
<a id="__codelineno-26-33" name="__codelineno-26-33" href="#__codelineno-26-33"></a>###################################################
<a id="__codelineno-26-34" name="__codelineno-26-34" href="#__codelineno-26-34"></a>Creating populated data buffer at in CMA reserved cached memory at 0x10002000 from userspace
<a id="__codelineno-26-35" name="__codelineno-26-35" href="#__codelineno-26-35"></a>Check data by reading 1st address
<a id="__codelineno-26-36" name="__codelineno-26-36" href="#__codelineno-26-36"></a>/dev/mem opened.
<a id="__codelineno-26-37" name="__codelineno-26-37" href="#__codelineno-26-37"></a>Memory mapped at address 0xffffbe775000.
<a id="__codelineno-26-38" name="__codelineno-26-38" href="#__codelineno-26-38"></a>Read at address  0x10002000 (0xffffbe775000): 0x05050505
<a id="__codelineno-26-39" name="__codelineno-26-39" href="#__codelineno-26-39"></a>###################################################
<a id="__codelineno-26-40" name="__codelineno-26-40" href="#__codelineno-26-40"></a>##################################################
<a id="__codelineno-26-41" name="__codelineno-26-41" href="#__codelineno-26-41"></a>Finished filling buffers with with initial data
<a id="__codelineno-26-42" name="__codelineno-26-42" href="#__codelineno-26-42"></a>##################################################
<a id="__codelineno-26-43" name="__codelineno-26-43" href="#__codelineno-26-43"></a>Setup DMA controller to start transfering data
<a id="__codelineno-26-44" name="__codelineno-26-44" href="#__codelineno-26-44"></a>read buffer(0x40001000) -&gt; Write buffer(0x10000000)
<a id="__codelineno-26-45" name="__codelineno-26-45" href="#__codelineno-26-45"></a>msgdma : Stop dispatcher
<a id="__codelineno-26-46" name="__codelineno-26-46" href="#__codelineno-26-46"></a>/dev/mem opened.
<a id="__codelineno-26-47" name="__codelineno-26-47" href="#__codelineno-26-47"></a>Memory mapped at address 0xffffbcd0b000.
<a id="__codelineno-26-48" name="__codelineno-26-48" href="#__codelineno-26-48"></a>Read at address  0xF9000044 (0xffffbcd0b044): 0x00000000
<a id="__codelineno-26-49" name="__codelineno-26-49" href="#__codelineno-26-49"></a>Write at address 0xF9000044 (0xffffbcd0b044): 0x00000001, readback 0x00000001
<a id="__codelineno-26-50" name="__codelineno-26-50" href="#__codelineno-26-50"></a>msgdma : Stop descriptors
<a id="__codelineno-26-51" name="__codelineno-26-51" href="#__codelineno-26-51"></a>/dev/mem opened.
<a id="__codelineno-26-52" name="__codelineno-26-52" href="#__codelineno-26-52"></a>Memory mapped at address 0xffff9fd64000.
<a id="__codelineno-26-53" name="__codelineno-26-53" href="#__codelineno-26-53"></a>Read at address  0xF9000044 (0xffff9fd64044): 0x00000001
<a id="__codelineno-26-54" name="__codelineno-26-54" href="#__codelineno-26-54"></a>Write at address 0xF9000044 (0xffff9fd64044): 0x00000020, readback 0x00000020
<a id="__codelineno-26-55" name="__codelineno-26-55" href="#__codelineno-26-55"></a>msgdma : Reset Dispatcher
<a id="__codelineno-26-56" name="__codelineno-26-56" href="#__codelineno-26-56"></a>/dev/mem opened.
<a id="__codelineno-26-57" name="__codelineno-26-57" href="#__codelineno-26-57"></a>Memory mapped at address 0xffffb7832000.
<a id="__codelineno-26-58" name="__codelineno-26-58" href="#__codelineno-26-58"></a>Read at address  0xF9000044 (0xffffb7832044): 0x00000020
<a id="__codelineno-26-59" name="__codelineno-26-59" href="#__codelineno-26-59"></a>Write at address 0xF9000044 (0xffffb7832044): 0x00000002, readback 0x00000002
<a id="__codelineno-26-60" name="__codelineno-26-60" href="#__codelineno-26-60"></a>msgdma : Read address,  lower 32bits, upper 32bits : 0x0000000040001000
<a id="__codelineno-26-61" name="__codelineno-26-61" href="#__codelineno-26-61"></a>/dev/mem opened.
<a id="__codelineno-26-62" name="__codelineno-26-62" href="#__codelineno-26-62"></a>Memory mapped at address 0xffff927d3000.
<a id="__codelineno-26-63" name="__codelineno-26-63" href="#__codelineno-26-63"></a>Read at address  0xF9000020 (0xffff927d3020): 0x00000000
<a id="__codelineno-26-64" name="__codelineno-26-64" href="#__codelineno-26-64"></a>Write at address 0xF9000020 (0xffff927d3020): 0x40001000, readback 0x40001000
<a id="__codelineno-26-65" name="__codelineno-26-65" href="#__codelineno-26-65"></a>/dev/mem opened.
<a id="__codelineno-26-66" name="__codelineno-26-66" href="#__codelineno-26-66"></a>Memory mapped at address 0xffffbe12b000.
<a id="__codelineno-26-67" name="__codelineno-26-67" href="#__codelineno-26-67"></a>Read at address  0xF9000034 (0xffffbe12b034): 0x00000000
<a id="__codelineno-26-68" name="__codelineno-26-68" href="#__codelineno-26-68"></a>Write at address 0xF9000034 (0xffffbe12b034): 0x00000000, readback 0x00000000
<a id="__codelineno-26-69" name="__codelineno-26-69" href="#__codelineno-26-69"></a>msgdma : Write address, lower 32bits, upper 32bits : 0x0000000010000000
<a id="__codelineno-26-70" name="__codelineno-26-70" href="#__codelineno-26-70"></a>/dev/mem opened.
<a id="__codelineno-26-71" name="__codelineno-26-71" href="#__codelineno-26-71"></a>Memory mapped at address 0xffff9ebe8000.
<a id="__codelineno-26-72" name="__codelineno-26-72" href="#__codelineno-26-72"></a>Read at address  0xF9000024 (0xffff9ebe8024): 0x00000000
<a id="__codelineno-26-73" name="__codelineno-26-73" href="#__codelineno-26-73"></a>Write at address 0xF9000024 (0xffff9ebe8024): 0x10000000, readback 0x10000000
<a id="__codelineno-26-74" name="__codelineno-26-74" href="#__codelineno-26-74"></a>/dev/mem opened.
<a id="__codelineno-26-75" name="__codelineno-26-75" href="#__codelineno-26-75"></a>Memory mapped at address 0xffff8342c000.
<a id="__codelineno-26-76" name="__codelineno-26-76" href="#__codelineno-26-76"></a>Read at address  0xF9000038 (0xffff8342c038): 0x00000000
<a id="__codelineno-26-77" name="__codelineno-26-77" href="#__codelineno-26-77"></a>Write at address 0xF9000038 (0xffff8342c038): 0x00000000, readback 0x00000000
<a id="__codelineno-26-78" name="__codelineno-26-78" href="#__codelineno-26-78"></a>msgdma : length in bytes 4068,  128bit x 32
<a id="__codelineno-26-79" name="__codelineno-26-79" href="#__codelineno-26-79"></a>/dev/mem opened.
<a id="__codelineno-26-80" name="__codelineno-26-80" href="#__codelineno-26-80"></a>Memory mapped at address 0xffff840ef000.
<a id="__codelineno-26-81" name="__codelineno-26-81" href="#__codelineno-26-81"></a>Read at address  0xF9000028 (0xffff840ef028): 0x00000000
<a id="__codelineno-26-82" name="__codelineno-26-82" href="#__codelineno-26-82"></a>Write at address 0xF9000028 (0xffff840ef028): 0x00000200, readback 0x00000200
<a id="__codelineno-26-83" name="__codelineno-26-83" href="#__codelineno-26-83"></a>msgdma : Burst counts 32, sequence number = 1
<a id="__codelineno-26-84" name="__codelineno-26-84" href="#__codelineno-26-84"></a>/dev/mem opened.
<a id="__codelineno-26-85" name="__codelineno-26-85" href="#__codelineno-26-85"></a>Memory mapped at address 0xffff99381000.
<a id="__codelineno-26-86" name="__codelineno-26-86" href="#__codelineno-26-86"></a>Read at address  0xF900002C (0xffff9938102c): 0x00000000
<a id="__codelineno-26-87" name="__codelineno-26-87" href="#__codelineno-26-87"></a>Write at address 0xF900002C (0xffff9938102c): 0x20200001, readback 0x20200001
<a id="__codelineno-26-88" name="__codelineno-26-88" href="#__codelineno-26-88"></a>msgdma : Check Status
<a id="__codelineno-26-89" name="__codelineno-26-89" href="#__codelineno-26-89"></a>/dev/mem opened.
<a id="__codelineno-26-90" name="__codelineno-26-90" href="#__codelineno-26-90"></a>Memory mapped at address 0xffffa2ada000.
<a id="__codelineno-26-91" name="__codelineno-26-91" href="#__codelineno-26-91"></a>Read at address  0xF9000040 (0xffffa2ada040): 0x0000000A
<a id="__codelineno-26-92" name="__codelineno-26-92" href="#__codelineno-26-92"></a>msgdma : Control,  wait for resp
<a id="__codelineno-26-93" name="__codelineno-26-93" href="#__codelineno-26-93"></a>/dev/mem opened.
<a id="__codelineno-26-94" name="__codelineno-26-94" href="#__codelineno-26-94"></a>Memory mapped at address 0xffffbeb74000.
<a id="__codelineno-26-95" name="__codelineno-26-95" href="#__codelineno-26-95"></a>Read at address  0xF900003C (0xffffbeb7403c): 0x00000000
<a id="__codelineno-26-96" name="__codelineno-26-96" href="#__codelineno-26-96"></a>Write at address 0xF900003C (0xffffbeb7403c): 0x02000000, readback 0x02000000
<a id="__codelineno-26-97" name="__codelineno-26-97" href="#__codelineno-26-97"></a>###################################################
<a id="__codelineno-26-98" name="__codelineno-26-98" href="#__codelineno-26-98"></a>###################################################
<a id="__codelineno-26-99" name="__codelineno-26-99" href="#__codelineno-26-99"></a>###################################################
<a id="__codelineno-26-100" name="__codelineno-26-100" href="#__codelineno-26-100"></a>###################################################
<a id="__codelineno-26-101" name="__codelineno-26-101" href="#__codelineno-26-101"></a>msgdma : Control,  wait for resp and go
<a id="__codelineno-26-102" name="__codelineno-26-102" href="#__codelineno-26-102"></a>/dev/mem opened.
<a id="__codelineno-26-103" name="__codelineno-26-103" href="#__codelineno-26-103"></a>Memory mapped at address 0xffffb94d4000.
<a id="__codelineno-26-104" name="__codelineno-26-104" href="#__codelineno-26-104"></a>Read at address  0xF900003C (0xffffb94d403c): 0x00000000
<a id="__codelineno-26-105" name="__codelineno-26-105" href="#__codelineno-26-105"></a>Write at address 0xF900003C (0xffffb94d403c): 0x82000000, readback 0x82000000
<a id="__codelineno-26-106" name="__codelineno-26-106" href="#__codelineno-26-106"></a>msgdma : Check Status
<a id="__codelineno-26-107" name="__codelineno-26-107" href="#__codelineno-26-107"></a>/dev/mem opened.
<a id="__codelineno-26-108" name="__codelineno-26-108" href="#__codelineno-26-108"></a>Memory mapped at address 0xffffbea2d000.
<a id="__codelineno-26-109" name="__codelineno-26-109" href="#__codelineno-26-109"></a>Read at address  0xF9000040 (0xffffbea2d040): 0x00000002
<a id="__codelineno-26-110" name="__codelineno-26-110" href="#__codelineno-26-110"></a>###################################################
<a id="__codelineno-26-111" name="__codelineno-26-111" href="#__codelineno-26-111"></a>Reading back data from write buffer.    
<a id="__codelineno-26-112" name="__codelineno-26-112" href="#__codelineno-26-112"></a>ReadBack from 0x0000000010000000
<a id="__codelineno-26-113" name="__codelineno-26-113" href="#__codelineno-26-113"></a>/dev/mem opened.
<a id="__codelineno-26-114" name="__codelineno-26-114" href="#__codelineno-26-114"></a>Memory mapped at address 0xffff98323000.
<a id="__codelineno-26-115" name="__codelineno-26-115" href="#__codelineno-26-115"></a>Read at address  0x10000000 (0xffff98323000): 0xAAAA0000
<a id="__codelineno-26-116" name="__codelineno-26-116" href="#__codelineno-26-116"></a>/dev/mem opened.
<a id="__codelineno-26-117" name="__codelineno-26-117" href="#__codelineno-26-117"></a>Memory mapped at address 0xffff95cb4000.
<a id="__codelineno-26-118" name="__codelineno-26-118" href="#__codelineno-26-118"></a>Read at address  0x10000004 (0xffff95cb4004): 0xAAAA0004
<a id="__codelineno-26-119" name="__codelineno-26-119" href="#__codelineno-26-119"></a>/dev/mem opened.
<a id="__codelineno-26-120" name="__codelineno-26-120" href="#__codelineno-26-120"></a>Memory mapped at address 0xffffae5f8000.
<a id="__codelineno-26-121" name="__codelineno-26-121" href="#__codelineno-26-121"></a>Read at address  0x10000008 (0xffffae5f8008): 0xAAAA0008
<a id="__codelineno-26-122" name="__codelineno-26-122" href="#__codelineno-26-122"></a>/dev/mem opened.
<a id="__codelineno-26-123" name="__codelineno-26-123" href="#__codelineno-26-123"></a>Memory mapped at address 0xffffab644000.
<a id="__codelineno-26-124" name="__codelineno-26-124" href="#__codelineno-26-124"></a>Read at address  0x1000000C (0xffffab64400c): 0xAAAA000C
<a id="__codelineno-26-125" name="__codelineno-26-125" href="#__codelineno-26-125"></a>/dev/mem opened.
<a id="__codelineno-26-126" name="__codelineno-26-126" href="#__codelineno-26-126"></a>Memory mapped at address 0xffff8b494000.
<a id="__codelineno-26-127" name="__codelineno-26-127" href="#__codelineno-26-127"></a>Read at address  0x10000010 (0xffff8b494010): 0xAAAA0010
<a id="__codelineno-26-128" name="__codelineno-26-128" href="#__codelineno-26-128"></a>=================
<a id="__codelineno-26-129" name="__codelineno-26-129" href="#__codelineno-26-129"></a>    TEST DONE    
<a id="__codelineno-26-130" name="__codelineno-26-130" href="#__codelineno-26-130"></a>=================
</code></pre></div>
<h2 id="notices-disclaimers">Notices &amp; Disclaimers<a class="headerlink" href="#notices-disclaimers" title="Permanent link">&para;</a></h2>
<p>Altera<sup>&reg;</sup> Corporation technologies may require enabled hardware, software or service activation.
No product or component can be absolutely secure. 
Performance varies by use, configuration and other factors.
Your costs and results may vary. 
You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Altera or Intel products described herein. You agree to grant Altera Corporation a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.
No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exception that you may publish an unmodified copy. You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Altera or Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document.
The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications.  Current characterized errata are available on request.
Altera disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
You are responsible for safety of the overall system, including compliance with applicable safety-related requirements or standards. 
<sup>&copy;</sup> Altera Corporation.  Altera, the Altera logo, and other Altera marks are trademarks of Altera Corporation.  Other names and brands may be claimed as the property of others. </p>
<p>OpenCL* and the OpenCL* logo are trademarks of Apple Inc. used by permission of the Khronos Group™.  </p>

  <hr>
<div class="md-source-file">
  <small>
    
      Last update:
      <span class="git-revision-date-localized-plugin git-revision-date-localized-plugin-date">September 8, 2025</span>
      
        <br>
        Created:
        <span class="git-revision-date-localized-plugin git-revision-date-localized-plugin-date">March 26, 2025</span>
      
    
  </small>
</div>





                
              </article>
            </div>
          
          
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg>
            Back to top
          </button>
        
      </main>
      
        <footer class="md-footer">
  
    
      
      <nav class="md-footer__inner md-grid" aria-label="Footer" >
        
          
          <a href="../../xen/ug-xen-agx7f-soc/" class="md-footer__link md-footer__link--prev" aria-label="Previous: HPS Xen Hypervisor GSRD" rel="prev">
            <div class="md-footer__button md-icon">
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
            </div>
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Previous
              </span>
              <div class="md-ellipsis">
                HPS Xen Hypervisor GSRD
              </div>
            </div>
          </a>
        
        
          
          <a href="../../security/crypto/cryptoservices/ug-fpga-cryptoservice-agx7-soc/" class="md-footer__link md-footer__link--next" aria-label="Next: FPGA Crypto Services (FCS) Tutorial Example Design User Guide" rel="next">
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Next
              </span>
              <div class="md-ellipsis">
                FPGA Crypto Services (FCS) Tutorial Example Design User Guide
              </div>
            </div>
            <div class="md-footer__button md-icon">
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11H4Z"/></svg>
            </div>
          </a>
        
      </nav>
    
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
        <div class="md-social">
  
    
    
    
    
      
      
    
    <a href="https://www.altera.com" target="_blank" rel="noopener" title="www.altera.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M16.36 14c.08-.66.14-1.32.14-2 0-.68-.06-1.34-.14-2h3.38c.16.64.26 1.31.26 2s-.1 1.36-.26 2m-5.15 5.56c.6-1.11 1.06-2.31 1.38-3.56h2.95a8.03 8.03 0 0 1-4.33 3.56M14.34 14H9.66c-.1-.66-.16-1.32-.16-2 0-.68.06-1.35.16-2h4.68c.09.65.16 1.32.16 2 0 .68-.07 1.34-.16 2M12 19.96c-.83-1.2-1.5-2.53-1.91-3.96h3.82c-.41 1.43-1.08 2.76-1.91 3.96M8 8H5.08A7.923 7.923 0 0 1 9.4 4.44C8.8 5.55 8.35 6.75 8 8m-2.92 8H8c.35 1.25.8 2.45 1.4 3.56A8.008 8.008 0 0 1 5.08 16m-.82-2C4.1 13.36 4 12.69 4 12s.1-1.36.26-2h3.38c-.08.66-.14 1.32-.14 2 0 .68.06 1.34.14 2M12 4.03c.83 1.2 1.5 2.54 1.91 3.97h-3.82c.41-1.43 1.08-2.77 1.91-3.97M18.92 8h-2.95a15.65 15.65 0 0 0-1.38-3.56c1.84.63 3.37 1.9 4.33 3.56M12 2C6.47 2 2 6.5 2 12a10 10 0 0 0 10 10 10 10 0 0 0 10-10A10 10 0 0 0 12 2Z"/></svg>
    </a>
  
    
    
    
    
      
      
    
    <a href="https://github.com/altera-fpga" target="_blank" rel="noopener" title="github.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
    </a>
  
    
    
    
    
      
      
    
    <a href="https://www.linkedin.com/company/altera-fpga/" target="_blank" rel="noopener" title="www.linkedin.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M416 32H31.9C14.3 32 0 46.5 0 64.3v383.4C0 465.5 14.3 480 31.9 480H416c17.6 0 32-14.5 32-32.3V64.3c0-17.8-14.4-32.3-32-32.3zM135.4 416H69V202.2h66.5V416zm-33.2-243c-21.3 0-38.5-17.3-38.5-38.5S80.9 96 102.2 96c21.2 0 38.5 17.3 38.5 38.5 0 21.3-17.2 38.5-38.5 38.5zm282.1 243h-66.4V312c0-24.8-.5-56.7-34.5-56.7-34.6 0-39.9 27-39.9 54.9V416h-66.4V202.2h63.7v29.2h.9c8.9-16.8 30.6-34.5 62.9-34.5 67.2 0 79.7 44.3 79.7 101.9V416z"/></svg>
    </a>
  
    
    
    
    
    <a href="https://community.intel.com/t5/FPGA/ct-p/fpga" target="_blank" rel="noopener" title="Need Help" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M11 18h2v-2h-2v2m1-16A10 10 0 0 0 2 12a10 10 0 0 0 10 10 10 10 0 0 0 10-10A10 10 0 0 0 12 2m0 18c-4.41 0-8-3.59-8-8s3.59-8 8-8 8 3.59 8 8-3.59 8-8 8m0-14a4 4 0 0 0-4 4h2a2 2 0 0 1 2-2 2 2 0 0 1 2 2c0 2-3 1.75-3 5h2c0-2.25 3-2.5 3-5a4 4 0 0 0-4-4Z"/></svg>
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": "../../../../../..", "features": ["navigation.instant", "navigation.tracking", "navigation.top", "navigation.indexes", "navigation.footer", "navigation.path", "navigation.tabs", "navigation.tabs.sticky", "search.suggest", "search.highlight", "content.code.copy", "navigation.indexes", "toc.follow"], "search": "../../../../../../assets/javascripts/workers/search.208ed371.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}, "version": {"provider": "mike"}}</script>
    
    
  <script defer src="https://cloud.umami.is/script.js" data-website-id="95a45ca2-f7f4-47e3-ab82-76a7057c6f0f"></script>
  
      <script src="../../../../../../assets/javascripts/bundle.fac441b0.min.js"></script>
      
        <script src="https://unpkg.com/tablefilter@0.7.3/dist/tablefilter/tablefilter.js"></script>
      
        <script src="../../../../../../assets/tables.js"></script>
      
        <script src="../../../../../../assets/extra.js"></script>
      
    
  <!-- Floating Need Help Button -->
  <a href="https://community.intel.com/t5/FPGA/ct-p/fpga" class="floating-help-button" target="_blank" aria-label="Ask a question in the FPGA Forum">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
      <circle cx="12" cy="12" r="10"></circle>
      <path d="M9.09 9a3 3 0 0 1 5.83 1c0 2-3 3-3 3"></path>
      <line x1="12" y1="17" x2="12.01" y2="17"></line>
    </svg>
    <span>Ask in the Forum</span>
  </a>

  <script>document$.subscribe(() => {const lightbox = GLightbox({"touchNavigation": true, "loop": false, "zoomable": true, "draggable": true, "openEffect": "zoom", "closeEffect": "zoom", "slideEffect": "slide"});})</script></body>
</html>