Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon May  9 23:24:39 2022
| Host         : Popsicle running 64-bit Zorin OS 16.1
| Command      : report_control_sets -verbose -file CommandUnit_control_sets_placed.rpt
| Design       : CommandUnit
| Device       : xc7a35ti
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            8 |
| No           | No                    | Yes                    |              49 |           13 |
| No           | Yes                   | No                     |               9 |            2 |
| Yes          | No                    | No                     |              86 |           24 |
| Yes          | No                    | Yes                    |               2 |            1 |
| Yes          | Yes                   | No                     |              31 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------------------------------+--------------------------------------------+------------------+----------------+
|      Clock Signal     |                         Enable Signal                        |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------------------------------------+--------------------------------------------+------------------+----------------+
| ~Clock_IBUF_BUFG      | Display_Number/Binary_To_BCD/FSM_sequential_State[1]_i_1_n_0 | Display_Number/NextAnode[0]                |                1 |              2 |
| ~Clock_IBUF_BUFG      | DebugSwitch_IBUF                                             |                                            |                1 |              2 |
| ~Clock_IBUF_BUFG      | Display_Number/Binary_To_BCD/vBuff[31]_i_1_n_0               |                                            |                1 |              4 |
| ~Clock_IBUF_BUFG      |                                                              |                                            |                3 |              5 |
|  MouseClock_IBUF_BUFG |                                                              | Reset_IBUF                                 |                2 |              6 |
| ~Clock_IBUF_BUFG      |                                                              | Debug[8]_i_1_n_0                           |                2 |              9 |
| ~Clock_IBUF_BUFG      | Display_Number/Binary_To_BCD/vBuff[27]_i_1_n_0               |                                            |                6 |             12 |
| ~Decode_Message/Mega  | Decode_Message/MouseMessage_reg[RightClick]_0                |                                            |                4 |             16 |
| ~Clock_IBUF_BUFG      | Display_Number/Binary_To_BCD/vBuff[15]_i_1_n_0               |                                            |                3 |             16 |
| ~Clock_IBUF_BUFG      | Display_Number/Binary_To_BCD/BCD0                            |                                            |                4 |             16 |
|  Clock_IBUF_BUFG      |                                                              |                                            |                5 |             20 |
| ~MouseClock_IBUF_BUFG | Decode_Message/MouseMessage[RightClick]_i_1_n_0              |                                            |                5 |             20 |
| ~Clock_IBUF_BUFG      | Display_Number/Binary_To_BCD/I0                              | Display_Number/Binary_To_BCD/I[30]_i_1_n_0 |                9 |             31 |
| ~MouseClock_IBUF_BUFG |                                                              | Reset_IBUF                                 |               11 |             43 |
+-----------------------+--------------------------------------------------------------+--------------------------------------------+------------------+----------------+


