#ifndef __SOC_IOMCU_AXI_BASEADDR_INTERFACE_H__
#define __SOC_IOMCU_AXI_BASEADDR_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define SOC_IOMCU_AXI_PPB_ROM_table_BASE_ADDR (0xE00FF000)
#define SOC_IOMCU_AXI_Processor_ROM_table_BASE_ADDR (0xE00FE000)
#define SOC_IOMCU_AXI_Funnel_BASE_ADDR (0xE0043000)
#define SOC_IOMCU_AXI_CTI_BASE_ADDR (0xE0042000)
#define SOC_IOMCU_AXI_ETM_BASE_ADDR (0xE0041000)
#define SOC_IOMCU_AXI_SCS_BASE_ADDR (0xE000E000)
#define SOC_IOMCU_AXI_FPB_BASE_ADDR (0xE0002000)
#define SOC_IOMCU_AXI_DWT_BASE_ADDR (0xE0001000)
#define SOC_IOMCU_AXI_ITM_BASE_ADDR (0xE0000000)
#define SOC_IOMCU_AXI_DRAM_BASE_ADDR (0x60000000)
#define SOC_IOMCU_AXI_BOOTROM_BASE_ADDR (0x5FFE0000)
#define SOC_IOMCU_AXI_PERI_LPRAM_BASE_ADDR (0x5FF78000)
#define SOC_IOMCU_AXI_AO_LPRAM_BASE_ADDR (0x5FF50000)
#define SOC_IOMCU_AXI_LP_CONFIG_BASE_ADDR (0x5FF0F000)
#define SOC_IOMCU_AXI_LP_TIMER_BASE_ADDR (0x5FF0E000)
#define SOC_IOMCU_AXI_LP_WDG_BASE_ADDR (0x5FF0D000)
#define SOC_IOMCU_AXI_CORE_CRG_B_M_BASE_ADDR (0x5FF09000)
#define SOC_IOMCU_AXI_CORE_CRG_L_L3_BASE_ADDR (0x5FF08000)
#define SOC_IOMCU_AXI_LP_PCTRL_BASE_ADDR (0x5FF07000)
#define SOC_IOMCU_AXI_PERI_CRG_BASE_ADDR (0x5FF05000)
#define SOC_IOMCU_AXI_APB2SPI_BASE_ADDR (0x5FF04000)
#define SOC_IOMCU_AXI_UART6_BASE_ADDR (0x5FF02000)
#define SOC_IOMCU_AXI_PMC_BASE_ADDR (0x5FF01000)
#define SOC_IOMCU_AXI_TSENSORC_BASE_ADDR (0x5FF00000)
#define SOC_IOMCU_AXI_DMSS_BASE_ADDR (0x5FE80000)
#define SOC_IOMCU_AXI_DMCPACK1_BASE_ADDR (0x5FE20000)
#define SOC_IOMCU_AXI_DMCPACK0_BASE_ADDR (0x5FE00000)
#define SOC_IOMCU_AXI_CODEC_SSI_BASE_ADDR (0x5ED3F000)
#define SOC_IOMCU_AXI_IPC_NS_BASE_ADDR (0x5ED20000)
#define SOC_IOMCU_AXI_IPC_BASE_ADDR (0x5ED10000)
#define SOC_IOMCU_AXI_IOC_BASE_ADDR (0x5ED02000)
#define SOC_IOMCU_AXI_LoadMonitor1_BASE_ADDR (0x5EC41000)
#define SOC_IOMCU_AXI_LoadMonitor0_BASE_ADDR (0x5EC40000)
#define SOC_IOMCU_AXI_PCTRL_BASE_ADDR (0x5EC3E000)
#define SOC_IOMCU_AXI_ATGC_BASE_ADDR (0x5EC3D000)
#define SOC_IOMCU_AXI_TZPC_BASE_ADDR (0x5EC3C000)
#define SOC_IOMCU_AXI_ATGC1_BASE_ADDR (0x5EC39000)
#define SOC_IOMCU_AXI_WD1_BASE_ADDR (0x5EC37000)
#define SOC_IOMCU_AXI_WD0_BASE_ADDR (0x5EC36000)
#define SOC_IOMCU_AXI_BLPWM_BASE_ADDR (0x5EC34000)
#define SOC_IOMCU_AXI_GPUPCR_BASE_ADDR (0x5EC30000)
#define SOC_IOMCU_AXI_TIMER12_BASE_ADDR (0x5EC2F000)
#define SOC_IOMCU_AXI_TIMER11_BASE_ADDR (0x5EC2E000)
#define SOC_IOMCU_AXI_TIMER10_BASE_ADDR (0x5EC2D000)
#define SOC_IOMCU_AXI_TIMER9_BASE_ADDR (0x5EC2C000)
#define SOC_IOMCU_AXI_GPIO19_BASE_ADDR (0x5EC25000)
#define SOC_IOMCU_AXI_GPIO18_BASE_ADDR (0x5EC24000)
#define SOC_IOMCU_AXI_GPIO17_BASE_ADDR (0x5EC23000)
#define SOC_IOMCU_AXI_GPIO16_BASE_ADDR (0x5EC22000)
#define SOC_IOMCU_AXI_GPIO15_BASE_ADDR (0x5EC21000)
#define SOC_IOMCU_AXI_GPIO14_BASE_ADDR (0x5EC20000)
#define SOC_IOMCU_AXI_GPIO13_BASE_ADDR (0x5EC1F000)
#define SOC_IOMCU_AXI_GPIO12_BASE_ADDR (0x5EC1E000)
#define SOC_IOMCU_AXI_GPIO11_BASE_ADDR (0x5EC1D000)
#define SOC_IOMCU_AXI_GPIO10_BASE_ADDR (0x5EC1C000)
#define SOC_IOMCU_AXI_GPIO9_BASE_ADDR (0x5EC1B000)
#define SOC_IOMCU_AXI_GPIO8_BASE_ADDR (0x5EC1A000)
#define SOC_IOMCU_AXI_GPIO7_BASE_ADDR (0x5EC19000)
#define SOC_IOMCU_AXI_GPIO6_BASE_ADDR (0x5EC18000)
#define SOC_IOMCU_AXI_GPIO5_BASE_ADDR (0x5EC17000)
#define SOC_IOMCU_AXI_GPIO4_BASE_ADDR (0x5EC16000)
#define SOC_IOMCU_AXI_GPIO3_BASE_ADDR (0x5EC15000)
#define SOC_IOMCU_AXI_GPIO2_BASE_ADDR (0x5EC14000)
#define SOC_IOMCU_AXI_GPIO1_BASE_ADDR (0x5EC13000)
#define SOC_IOMCU_AXI_GPIO0_BASE_ADDR (0x5EC12000)
#define SOC_IOMCU_AXI_GPIO0_SE_BASE_ADDR (0x5EC10000)
#define SOC_IOMCU_AXI_fcm_service_target_BASE_ADDR (0x5EC00000)
#define SOC_IOMCU_AXI_FCM_GIC_HW_SPI1_BASE_ADDR (0x5EB07000)
#define SOC_IOMCU_AXI_FCM_LOCAL_GIC_BASE_ADDR (0x5EB05000)
#define SOC_IOMCU_AXI_FCM_GIC_HW_SPI0_BASE_ADDR (0x5EB04000)
#define SOC_IOMCU_AXI_FCM_LOCAL_PERI_BASE_ADDR (0x5EB03000)
#define SOC_IOMCU_AXI_FCM_SECURE_BASE_ADDR (0x5EB02000)
#define SOC_IOMCU_AXI_FCM_LOCAL_IP_BASE_ADDR (0x5EA0C000)
#define SOC_IOMCU_AXI_FCM_CORE7_LOCAL_CFG_BASE_ADDR (0x5EA0B000)
#define SOC_IOMCU_AXI_FCM_CORE6_LOCAL_CFG_BASE_ADDR (0x5EA0A000)
#define SOC_IOMCU_AXI_FCM_CORE5_LOCAL_CFG_BASE_ADDR (0x5EA09000)
#define SOC_IOMCU_AXI_FCM_CORE4_LOCAL_CFG_BASE_ADDR (0x5EA08000)
#define SOC_IOMCU_AXI_FCM_CORE3_LOCAL_CFG_BASE_ADDR (0x5EA07000)
#define SOC_IOMCU_AXI_FCM_CORE2_LOCAL_CFG_BASE_ADDR (0x5EA06000)
#define SOC_IOMCU_AXI_FCM_CORE1_LOCAL_CFG_BASE_ADDR (0x5EA05000)
#define SOC_IOMCU_AXI_FCM_CORE0_LOCAL_CFG_BASE_ADDR (0x5EA04000)
#define SOC_IOMCU_AXI_FCM_LOCAL_CPU_BASE_ADDR (0x5EA01000)
#define SOC_IOMCU_AXI_GIC600_BASE_ADDR (0x5E800000)
#define SOC_IOMCU_AXI_MAA_BASE_ADDR (0x5E3A0000)
#define SOC_IOMCU_AXI_MDM_5G_Service_Target_BASE_ADDR (0x5E290000)
#define SOC_IOMCU_AXI_FD_BUS_Service_Target_BASE_ADDR (0x5E280000)
#define SOC_IOMCU_AXI_AOBUS_Service_Target_BASE_ADDR (0x5E270000)
#define SOC_IOMCU_AXI_DMA_NOC_Service_Target_BASE_ADDR (0x5E260000)
#define SOC_IOMCU_AXI_CFGBUS_Service_Target_BASE_ADDR (0x5E250000)
#define SOC_IOMCU_AXI_SYS_BUS_Service_Target_BASE_ADDR (0x5E240000)
#define SOC_IOMCU_AXI_ASP_Service_Target_BASE_ADDR (0x5E230000)
#define SOC_IOMCU_AXI_Modem_Service_Target_BASE_ADDR (0x5E220000)
#define SOC_IOMCU_AXI_HSDT_Service_Target_BASE_ADDR (0x5E210000)
#define SOC_IOMCU_AXI_MMC0_Service_target_BASE_ADDR (0x5E200000)
#define SOC_IOMCU_AXI_CSSYS_APB_BASE_ADDR (0x5C000000)
#define SOC_IOMCU_AXI_G3D_BASE_ADDR (0x5B000000)
#define SOC_IOMCU_AXI_UFS_SYS_CTRL_BASE_ADDR (0x5ABE0000)
#define SOC_IOMCU_AXI_UFS_MCU_BASE_ADDR (0x5ABC0000)
#define SOC_IOMCU_AXI_UFS_CFG_BASE_ADDR (0x5AA00000)
#define SOC_IOMCU_AXI_AO_TCP_BASE_ADDR (0x5A980000)
#define SOC_IOMCU_AXI_BB_DRX_BASE_ADDR (0x5A8C0000)
#define SOC_IOMCU_AXI_GPIO36_BASE_ADDR (0x5A8B8000)
#define SOC_IOMCU_AXI_GPIO35_BASE_ADDR (0x5A8B7000)
#define SOC_IOMCU_AXI_GPIO34_BASE_ADDR (0x5A8B6000)
#define SOC_IOMCU_AXI_GPIO33_BASE_ADDR (0x5A8B5000)
#define SOC_IOMCU_AXI_GPIO32_BASE_ADDR (0x5A8B4000)
#define SOC_IOMCU_AXI_GPIO31_BASE_ADDR (0x5A8B3000)
#define SOC_IOMCU_AXI_GPIO30_BASE_ADDR (0x5A8B2000)
#define SOC_IOMCU_AXI_GPIO29_BASE_ADDR (0x5A8B1000)
#define SOC_IOMCU_AXI_GPIO28_BASE_ADDR (0x5A8B0000)
#define SOC_IOMCU_AXI_GPIO27_BASE_ADDR (0x5A8AF000)
#define SOC_IOMCU_AXI_GPIO26_BASE_ADDR (0x5A8AE000)
#define SOC_IOMCU_AXI_GPIO25_BASE_ADDR (0x5A8AD000)
#define SOC_IOMCU_AXI_GPIO24_BASE_ADDR (0x5A8AC000)
#define SOC_IOMCU_AXI_GPIO23_BASE_ADDR (0x5A8AB000)
#define SOC_IOMCU_AXI_GPIO22_BASE_ADDR (0x5A8AA000)
#define SOC_IOMCU_AXI_GPIO21_BASE_ADDR (0x5A8A9000)
#define SOC_IOMCU_AXI_GPIO20_BASE_ADDR (0x5A8A8000)
#define SOC_IOMCU_AXI_SPI5_BASE_ADDR (0x5A8A5000)
#define SOC_IOMCU_AXI_EFUSEC2_BASE_ADDR (0x5A8A4000)
#define SOC_IOMCU_AXI_TIMER17_BASE_ADDR (0x5A8A3000)
#define SOC_IOMCU_AXI_TIMER16_BASE_ADDR (0x5A8A2000)
#define SOC_IOMCU_AXI_GPIO1_SE_BASE_ADDR (0x5A8A1000)
#define SOC_IOMCU_AXI_AO_WDG_BASE_ADDR (0x5A8A0000)
#define SOC_IOMCU_AXI_SPI3_BASE_ADDR (0x5A89F000)
#define SOC_IOMCU_AXI_AO_TZPC_BASE_ADDR (0x5A89E000)
#define SOC_IOMCU_AXI_AO_LoadMonitor_BASE_ADDR (0x5A89D000)
#define SOC_IOMCU_AXI_AO_IOC_BASE_ADDR (0x5A89C000)
#define SOC_IOMCU_AXI_SCTRL_BASE_ADDR (0x5A89B000)
#define SOC_IOMCU_AXI_EFUSEC_BASE_ADDR (0x5A89A000)
#define SOC_IOMCU_AXI_AO_IPC_NS_BASE_ADDR (0x5A899000)
#define SOC_IOMCU_AXI_AO_IPC_S_BASE_ADDR (0x5A898000)
#define SOC_IOMCU_AXI_SYS_CNT_BASE_ADDR (0x5A896000)
#define SOC_IOMCU_AXI_SPMI_BASE_ADDR (0x5A890000)
#define SOC_IOMCU_AXI_SCI1_BASE_ADDR (0x5A88F000)
#define SOC_IOMCU_AXI_SCI0_BASE_ADDR (0x5A88E000)
#define SOC_IOMCU_AXI_RTC1_BASE_ADDR (0x5A88D000)
#define SOC_IOMCU_AXI_RTC0_BASE_ADDR (0x5A88C000)
#define SOC_IOMCU_AXI_TIMER15_BASE_ADDR (0x5A88B000)
#define SOC_IOMCU_AXI_TIMER14_BASE_ADDR (0x5A88A000)
#define SOC_IOMCU_AXI_TIMER13_BASE_ADDR (0x5A889000)
#define SOC_IOMCU_AXI_TIMER8_BASE_ADDR (0x5A888000)
#define SOC_IOMCU_AXI_TIMER7_BASE_ADDR (0x5A887000)
#define SOC_IOMCU_AXI_TIMER6_BASE_ADDR (0x5A886000)
#define SOC_IOMCU_AXI_TIMER5_BASE_ADDR (0x5A885000)
#define SOC_IOMCU_AXI_TIMER4_BASE_ADDR (0x5A884000)
#define SOC_IOMCU_AXI_TIMER3_BASE_ADDR (0x5A883000)
#define SOC_IOMCU_AXI_TIMER2_BASE_ADDR (0x5A882000)
#define SOC_IOMCU_AXI_TIMER1_BASE_ADDR (0x5A881000)
#define SOC_IOMCU_AXI_TIMER0_BASE_ADDR (0x5A880000)
#define SOC_IOMCU_AXI_IOMCU_RTC_BASE_ADDR (0x5A87F000)
#define SOC_IOMCU_AXI_IOMCU_CONFIG_BASE_ADDR (0x5A87E000)
#define SOC_IOMCU_AXI_IOMCU_TIMER_BASE_ADDR (0x5A87D000)
#define SOC_IOMCU_AXI_IOMCU_WDG_BASE_ADDR (0x5A87C000)
#define SOC_IOMCU_AXI_IOMCU_GPIO3_BASE_ADDR (0x5A87B000)
#define SOC_IOMCU_AXI_IOMCU_GPIO2_BASE_ADDR (0x5A87A000)
#define SOC_IOMCU_AXI_IOMCU_GPIO1_BASE_ADDR (0x5A879000)
#define SOC_IOMCU_AXI_IOMCU_GPIO0_BASE_ADDR (0x5A878000)
#define SOC_IOMCU_AXI_IOMCU_DMAC_BASE_ADDR (0x5A877000)
#define SOC_IOMCU_AXI_IOMCU_UART7_BASE_ADDR (0x5A876000)
#define SOC_IOMCU_AXI_IOMCU_BLPWM_BASE_ADDR (0x5A875000)
#define SOC_IOMCU_AXI_IOMCU_UART3_BASE_ADDR (0x5A874000)
#define SOC_IOMCU_AXI_IOMCU_I3C1_BASE_ADDR (0x5A873000)
#define SOC_IOMCU_AXI_IOMCU_I2C1_BASE_ADDR (0x5A872000)
#define SOC_IOMCU_AXI_IOMCU_I2C0_BASE_ADDR (0x5A871000)
#define SOC_IOMCU_AXI_IOMCU_SPI0_BASE_ADDR (0x5A870000)
#define SOC_IOMCU_AXI_IOMCU_DTCM1Remap_BASE_ADDR (0x5A86F000)
#define SOC_IOMCU_AXI_IOMCU_DTCM0Remap_BASE_ADDR (0x5A86E000)
#define SOC_IOMCU_AXI_IOMCU_ITCMRemap_BASE_ADDR (0x5A86C000)
#define SOC_IOMCU_AXI_IOMCU_Remapctrl_BASE_ADDR (0x5A86B000)
#define SOC_IOMCU_AXI_IOMCU_I3C2_BASE_ADDR (0x5A86A000)
#define SOC_IOMCU_AXI_IOMCU_UART8_BASE_ADDR (0x5A869000)
#define SOC_IOMCU_AXI_IOMCU_SPI2_BASE_ADDR (0x5A868000)
#define SOC_IOMCU_AXI_IOMCU_DMMU_BASE_ADDR (0x5A867000)
#define SOC_IOMCU_AXI_IOMCU_TIMER2_BASE_ADDR (0x5A866000)
#define SOC_IOMCU_AXI_IOMCU_I3C_BASE_ADDR (0x5A865000)
#define SOC_IOMCU_AXI_IOMCU_I3C3_BASE_ADDR (0x5A864000)
#define SOC_IOMCU_AXI_IOMCU_I2C5_BASE_ADDR (0x5A863000)
#define SOC_IOMCU_AXI_DSP_ITCM_BASE_ADDR (0x5A580000)
#define SOC_IOMCU_AXI_DSP_DTCM_BASE_ADDR (0x5A558000)
#define SOC_IOMCU_AXI_ASP_CODEC_BASE_ADDR (0x5A552000)
#define SOC_IOMCU_AXI_SLIMBUS_BASE_ADDR (0x5A550000)
#define SOC_IOMCU_AXI_DSD_BASE_ADDR (0x5A54FC00)
#define SOC_IOMCU_AXI_ASP_CFG_BASE_ADDR (0x5A54E000)
#define SOC_IOMCU_AXI_ASP_WD_BASE_ADDR (0x5A54D000)
#define SOC_IOMCU_AXI_ASP_IPC_BASE_ADDR (0x5A54C000)
#define SOC_IOMCU_AXI_ASP_DMAC_BASE_ADDR (0x5A54B000)
#define SOC_IOMCU_AXI_ASP_TIMER1_BASE_ADDR (0x5A54A000)
#define SOC_IOMCU_AXI_ASP_TIMER0_BASE_ADDR (0x5A549000)
#define SOC_IOMCU_AXI_ASP_GPIO_BASE_ADDR (0x5A548000)
#define SOC_IOMCU_AXI_ASP_DMMU_BASE_ADDR (0x5A547000)
#define SOC_IOMCU_AXI_SECRAM_BASE_ADDR (0x5A480000)
#define SOC_IOMCU_AXI_SOCP_BASE_ADDR (0x5A0A0000)
#define SOC_IOMCU_AXI_EICC_BASE_ADDR (0x5A090000)
#define SOC_IOMCU_AXI_IPF_BASE_ADDR (0x5A088000)
#define SOC_IOMCU_AXI_SPE_BASE_ADDR (0x5A084000)
#define SOC_IOMCU_AXI_IPC_MDM_NS_BASE_ADDR (0x5A081000)
#define SOC_IOMCU_AXI_IPC_MDM_S_BASE_ADDR (0x5A080000)
#define SOC_IOMCU_AXI_LAT_STAT_BASE_ADDR (0x5A057000)
#define SOC_IOMCU_AXI_PERF_STAT_BASE_ADDR (0x5A056000)
#define SOC_IOMCU_AXI_UART0_BASE_ADDR (0x5A054000)
#define SOC_IOMCU_AXI_I3C4_BASE_ADDR (0x5A050000)
#define SOC_IOMCU_AXI_I2C7_BASE_ADDR (0x5A04F000)
#define SOC_IOMCU_AXI_I2C6_BASE_ADDR (0x5A04E000)
#define SOC_IOMCU_AXI_I2C4_BASE_ADDR (0x5A04D000)
#define SOC_IOMCU_AXI_I2C3_BASE_ADDR (0x5A04C000)
#define SOC_IOMCU_AXI_I2C9_BASE_ADDR (0x5A04B000)
#define SOC_IOMCU_AXI_SPI4_BASE_ADDR (0x5A049000)
#define SOC_IOMCU_AXI_SPI1_BASE_ADDR (0x5A048000)
#define SOC_IOMCU_AXI_UART5_BASE_ADDR (0x5A045000)
#define SOC_IOMCU_AXI_UART2_BASE_ADDR (0x5A044000)
#define SOC_IOMCU_AXI_UART4_BASE_ADDR (0x5A041000)
#define SOC_IOMCU_AXI_UART1_BASE_ADDR (0x5A040000)
#define SOC_IOMCU_AXI_PERI_DMAC_BASE_ADDR (0x5A000000)
#define SOC_IOMCU_AXI_USB20PHY_BASE_ADDR (0x58587000)
#define SOC_IOMCU_AXI_USB20_SYSCTRL_BASE_ADDR (0x58586000)
#define SOC_IOMCU_AXI_PERI_IOCG_R_BASE_ADDR (0x58585000)
#define SOC_IOMCU_AXI_PERI_IOCG_L_BASE_ADDR (0x58584000)
#define SOC_IOMCU_AXI_SD3_BASE_ADDR (0x58583000)
#define SOC_IOMCU_AXI_MMC0_SYS_CTRL_BASE_ADDR (0x58582000)
#define SOC_IOMCU_AXI_MMC0_CRG_BASE_ADDR (0x58581000)
#define SOC_IOMCU_AXI_IOC_MMC0_BASE_ADDR (0x58580000)
#define SOC_IOMCU_AXI_USB_OTG_BASE_ADDR (0x58400000)
#define SOC_IOMCU_AXI_HSDT_TBU_BASE_ADDR (0x581E0000)
#define SOC_IOMCU_AXI_HSDT_TCU_BASE_ADDR (0x58180000)
#define SOC_IOMCU_AXI_HSDT_SYS_CTRL_BASE_ADDR (0x5817F000)
#define SOC_IOMCU_AXI_HSDT_CRG_BASE_ADDR (0x5817E000)
#define SOC_IOMCU_AXI_PCIE_PLL_BASE_ADDR (0x5817D000)
#define SOC_IOMCU_AXI_MMC1_IOC_BASE_ADDR (0x58105000)
#define SOC_IOMCU_AXI_MMC1_SDIO_BASE_ADDR (0x58104000)
#define SOC_IOMCU_AXI_PCIE0_APB_CFG_BASE_ADDR (0x58102000)
#define SOC_IOMCU_AXI_CCP_BASE_ADDR (0x58101000)
#define SOC_IOMCU_AXI_CCS_BASE_ADDR (0x58100000)
#define SOC_IOMCU_AXI_PCIE_MCU_BASE_ADDR (0x580F0000)
#define SOC_IOMCU_AXI_PCIEPHY0_BASE_ADDR (0x58000000)
#define SOC_IOMCU_AXI_TVP_DSS0_L1TCM_GLOBAL_BASE_ADDR (0x56D00000)
#define SOC_IOMCU_AXI_TVP_L1TCM_LOCAL_BASE_ADDR (0x56C00000)
#define SOC_IOMCU_AXI_TVP_MPL2M_BASE_ADDR (0x56B00000)
#define SOC_IOMCU_AXI_TVP_REG_BASE_ADDR (0x56600000)
#define SOC_IOMCU_AXI_TVP_AMON_BASE_ADDR (0x56500000)
#define SOC_IOMCU_AXI_TVP_EICC0_BASE_ADDR (0x56300000)
#define SOC_IOMCU_AXI_DW_AXI_TVP_BASE_ADDR (0x56212000)
#define SOC_IOMCU_AXI_TVP_EDMA0_BASE_ADDR (0x5620F000)
#define SOC_IOMCU_AXI_TVP_RRT_BASE_ADDR (0x5620E000)
#define SOC_IOMCU_AXI_TVP_TIMER7_BASE_ADDR (0x5620D000)
#define SOC_IOMCU_AXI_TVP_TIMER6_BASE_ADDR (0x5620C000)
#define SOC_IOMCU_AXI_TVP_TIMER5_BASE_ADDR (0x5620B000)
#define SOC_IOMCU_AXI_TVP_TIMER4_BASE_ADDR (0x5620A000)
#define SOC_IOMCU_AXI_TVP_TIMER3_BASE_ADDR (0x56209000)
#define SOC_IOMCU_AXI_TVP_TIMER2_BASE_ADDR (0x56208000)
#define SOC_IOMCU_AXI_TVP_TIMER1_BASE_ADDR (0x56207000)
#define SOC_IOMCU_AXI_TVP_TIMER0_BASE_ADDR (0x56206000)
#define SOC_IOMCU_AXI_TVP_WDT1_BASE_ADDR (0x56205000)
#define SOC_IOMCU_AXI_TVP_WDT0_BASE_ADDR (0x56204000)
#define SOC_IOMCU_AXI_SYS_TVP_BASE_ADDR (0x56201000)
#define SOC_IOMCU_AXI_TSP_DSS3_L1TCM_GLOBAL_BASE_ADDR (0x560C0000)
#define SOC_IOMCU_AXI_TSP_DSS2_L1TCM_GLOBAL_BASE_ADDR (0x56080000)
#define SOC_IOMCU_AXI_TSP_DSS1_L1TCM_GLOBAL_BASE_ADDR (0x56040000)
#define SOC_IOMCU_AXI_TSP_DSS0_L1TCM_GLOBAL_BASE_ADDR (0x56000000)
#define SOC_IOMCU_AXI_TSP_L1TCM_LOCAL_BASE_ADDR (0x55F00000)
#define SOC_IOMCU_AXI_TSP_REG_BASE_ADDR (0x55800000)
#define SOC_IOMCU_AXI_TSP_L2M_BASE_ADDR (0x55000000)
#define SOC_IOMCU_AXI_NOC_MDMBUS_SERVICE_TARGET_BASE_ADDR (0x54D00000)
#define SOC_IOMCU_AXI_MDM_AMON_BASE_ADDR (0x54C00000)
#define SOC_IOMCU_AXI_MDM_IPCM3_BASE_ADDR (0x54B5B000)
#define SOC_IOMCU_AXI_MDM_IPCM2_BASE_ADDR (0x54B5A000)
#define SOC_IOMCU_AXI_MDM_IPCM1_BASE_ADDR (0x54B59000)
#define SOC_IOMCU_AXI_MDM_IPCM0_BASE_ADDR (0x54B58000)
#define SOC_IOMCU_AXI_CICOM_BASE_ADDR (0x54B57000)
#define SOC_IOMCU_AXI_UPACC_BASE_ADDR (0x54B54000)
#define SOC_IOMCU_AXI_CIPHER_BASE_ADDR (0x54B50000)
#define SOC_IOMCU_AXI_L2DLE_BASE_ADDR (0x54B40000)
#define SOC_IOMCU_AXI_MDM_EICC0_BASE_ADDR (0x54B00000)
#define SOC_IOMCU_AXI_MDM_SYSCNT_BASE_ADDR (0x54A3A000)
#define SOC_IOMCU_AXI_MDM_EDMA1_BASE_ADDR (0x54A39000)
#define SOC_IOMCU_AXI_MDM_EDMA0_BASE_ADDR (0x54A38000)
#define SOC_IOMCU_AXI_LATENCYM_BASE_ADDR (0x54A33000)
#define SOC_IOMCU_AXI_RRT_BASE_ADDR (0x54A32000)
#define SOC_IOMCU_AXI_MDM_LOAD_MON1_BASE_ADDR (0x54A2D000)
#define SOC_IOMCU_AXI_MDM_LOAD_MON0_BASE_ADDR (0x54A2C000)
#define SOC_IOMCU_AXI_MDM_RTC_BASE_ADDR (0x54A2A000)
#define SOC_IOMCU_AXI_MDM_PM_CTRL0_BASE_ADDR (0x54A29000)
#define SOC_IOMCU_AXI_MDM_PM_CTRL1_BASE_ADDR (0x54A28000)
#define SOC_IOMCU_AXI_MDM_UART1_BASE_ADDR (0x54A27000)
#define SOC_IOMCU_AXI_MDM_UART0_BASE_ADDR (0x54A26000)
#define SOC_IOMCU_AXI_MDM_TIMER15_BASE_ADDR (0x54A24000)
#define SOC_IOMCU_AXI_MDM_TIMER14_BASE_ADDR (0x54A23000)
#define SOC_IOMCU_AXI_MDM_TIMER13_BASE_ADDR (0x54A22000)
#define SOC_IOMCU_AXI_MDM_TIMER12_BASE_ADDR (0x54A21000)
#define SOC_IOMCU_AXI_MDM_TIMER11_BASE_ADDR (0x54A20000)
#define SOC_IOMCU_AXI_MDM_TIMER10_BASE_ADDR (0x54A1F000)
#define SOC_IOMCU_AXI_MDM_TIMER9_BASE_ADDR (0x54A1E000)
#define SOC_IOMCU_AXI_MDM_TIMER8_BASE_ADDR (0x54A1D000)
#define SOC_IOMCU_AXI_MDM_TIMER7_BASE_ADDR (0x54A1C000)
#define SOC_IOMCU_AXI_MDM_TIMER6_BASE_ADDR (0x54A1B000)
#define SOC_IOMCU_AXI_MDM_TIMER5_BASE_ADDR (0x54A1A000)
#define SOC_IOMCU_AXI_MDM_TIMER4_BASE_ADDR (0x54A19000)
#define SOC_IOMCU_AXI_MDM_TIMER3_BASE_ADDR (0x54A18000)
#define SOC_IOMCU_AXI_MDM_TIMER2_BASE_ADDR (0x54A17000)
#define SOC_IOMCU_AXI_MDM_TIMER1_BASE_ADDR (0x54A16000)
#define SOC_IOMCU_AXI_MDM_TIMER0_BASE_ADDR (0x54A15000)
#define SOC_IOMCU_AXI_MDM_WDT15_BASE_ADDR (0x54A13000)
#define SOC_IOMCU_AXI_MDM_WDT14_BASE_ADDR (0x54A12000)
#define SOC_IOMCU_AXI_MDM_WDT13_BASE_ADDR (0x54A11000)
#define SOC_IOMCU_AXI_MDM_WDT12_BASE_ADDR (0x54A10000)
#define SOC_IOMCU_AXI_MDM_WDT11_BASE_ADDR (0x54A0F000)
#define SOC_IOMCU_AXI_MDM_WDT10_BASE_ADDR (0x54A0E000)
#define SOC_IOMCU_AXI_MDM_WDT9_BASE_ADDR (0x54A0D000)
#define SOC_IOMCU_AXI_MDM_WDT8_BASE_ADDR (0x54A0C000)
#define SOC_IOMCU_AXI_MDM_WDT7_BASE_ADDR (0x54A0B000)
#define SOC_IOMCU_AXI_MDM_WDT6_BASE_ADDR (0x54A0A000)
#define SOC_IOMCU_AXI_MDM_WDT5_BASE_ADDR (0x54A09000)
#define SOC_IOMCU_AXI_MDM_WDT4_BASE_ADDR (0x54A08000)
#define SOC_IOMCU_AXI_MDM_WDT3_BASE_ADDR (0x54A07000)
#define SOC_IOMCU_AXI_MDM_WDT2_BASE_ADDR (0x54A06000)
#define SOC_IOMCU_AXI_MDM_WDT1_BASE_ADDR (0x54A05000)
#define SOC_IOMCU_AXI_MDM_WDT0_BASE_ADDR (0x54A04000)
#define SOC_IOMCU_AXI_TSP_IMU_BASE_ADDR (0x54A03000)
#define SOC_IOMCU_AXI_MDM_AUTO_DFS_BASE_ADDR (0x54A02000)
#define SOC_IOMCU_AXI_SYS_MDM_BASE_ADDR (0x54A01000)
#define SOC_IOMCU_AXI_CRG_MDM_BASE_ADDR (0x54A00000)
#define SOC_IOMCU_AXI_ALINK0_BASE_ADDR (0x542D9000)
#define SOC_IOMCU_AXI_SYS_BBIC_BASE_ADDR (0x542D8000)
#define SOC_IOMCU_AXI_DW_AXI_PDF_CFG_BASE_ADDR (0x542D1000)
#define SOC_IOMCU_AXI_SYS_BBP_APB_BASE_ADDR (0x542D0000)
#define SOC_IOMCU_AXI_NOC_BBPBUS_SERVICE_TARGET_BASE_ADDR (0x54280000)
#define SOC_IOMCU_AXI_BBP5G_BASE_ADDR (0x50000000)
#define SOC_IOMCU_AXI_PCIECtrl0_DBI_BASE_ADDR (0x4C000000)
#define SOC_IOMCU_AXI_PCIECtrl0_BASE_ADDR (0x4A000000)
#define SOC_IOMCU_AXI_NOC_EPS_Service_Target_BASE_ADDR (0x493D0000)
#define SOC_IOMCU_AXI_NOC_VENC_Service_Target_BASE_ADDR (0x493B0000)
#define SOC_IOMCU_AXI_NOC_VDEC_Service_Target_BASE_ADDR (0x493A0000)
#define SOC_IOMCU_AXI_NOC_VCODECBUS_Service_Target_BASE_ADDR (0x49390000)
#define SOC_IOMCU_AXI_NOC_IVP32_Service_Target_BASE_ADDR (0x49380000)
#define SOC_IOMCU_AXI_MEDAI2_LoadMonitor_BASE_ADDR (0x49301000)
#define SOC_IOMCU_AXI_MEDIA2_CRG_BASE_ADDR (0x49300000)
#define SOC_IOMCU_AXI_VENC_BASE_ADDR (0x49280000)
#define SOC_IOMCU_AXI_VDEC_BASE_ADDR (0x49200000)
#define SOC_IOMCU_AXI_IVP32_SMMU_BASE_ADDR (0x491C0000)
#define SOC_IOMCU_AXI_IVP32_TIMER1_BASE_ADDR (0x49183000)
#define SOC_IOMCU_AXI_IVP32_TIMER0_BASE_ADDR (0x49182000)
#define SOC_IOMCU_AXI_IVP32_WDG_BASE_ADDR (0x49181000)
#define SOC_IOMCU_AXI_IVP32_CFG_BASE_ADDR (0x49180000)
#define SOC_IOMCU_AXI_IVP32_IRAM_BASE_ADDR (0x49100000)
#define SOC_IOMCU_AXI_IVP32_DRAM1_BASE_ADDR (0x49040000)
#define SOC_IOMCU_AXI_IVP32_DRAM0_BASE_ADDR (0x49000000)
#define SOC_IOMCU_AXI_NOC_VIVO_Service_Target_BASE_ADDR (0x486A0000)
#define SOC_IOMCU_AXI_NOC_ISP_Service_Target_BASE_ADDR (0x48690000)
#define SOC_IOMCU_AXI_NOC_DSS_Service_Target_BASE_ADDR (0x48680000)
#define SOC_IOMCU_AXI_CSI_E_BASE_ADDR (0x48608000)
#define SOC_IOMCU_AXI_CSI_D_BASE_ADDR (0x48607000)
#define SOC_IOMCU_AXI_CSI_C_BASE_ADDR (0x48606000)
#define SOC_IOMCU_AXI_CSI_B_BASE_ADDR (0x48605000)
#define SOC_IOMCU_AXI_CSI_A_BASE_ADDR (0x48604000)
#define SOC_IOMCU_AXI_CSI_adapter_BASE_ADDR (0x48603000)
#define SOC_IOMCU_AXI_IDI2AXI_BASE_ADDR (0x48602000)
#define SOC_IOMCU_AXI_MEDIA1_CRG_BASE_ADDR (0x48601000)
#define SOC_IOMCU_AXI_MEDIA1_LoadMonitor_BASE_ADDR (0x48600000)
#define SOC_IOMCU_AXI_GMP_LUT1_BASE_ADDR (0x484EE000)
#define SOC_IOMCU_AXI_GMP_LUT0_BASE_ADDR (0x484DE000)
#define SOC_IOMCU_AXI_CROSSBAR_BASE_ADDR (0x484BE000)
#define SOC_IOMCU_AXI_DISP_CH1_BASE_ADDR (0x484A2000)
#define SOC_IOMCU_AXI_DISP_GLB_BASE_ADDR (0x484A1000)
#define SOC_IOMCU_AXI_WB_BASE_ADDR (0x484A0000)
#define SOC_IOMCU_AXI_DSS_PRO_BASE_ADDR (0x48490000)
#define SOC_IOMCU_AXI_DBCU0_SMMU_BASE_ADDR (0x48480000)
#define SOC_IOMCU_AXI_DISP_CH0_BASE_ADDR (0x48462000)
#define SOC_IOMCU_AXI_OV2_BASE_ADDR (0x48460800)
#define SOC_IOMCU_AXI_OV0_BASE_ADDR (0x48460000)
#define SOC_IOMCU_AXI_WCH1_BASE_ADDR (0x4845C000)
#define SOC_IOMCU_AXI_RCH_D0_BASE_ADDR (0x48452000)
#define SOC_IOMCU_AXI_RCH_D3_BASE_ADDR (0x48451000)
#define SOC_IOMCU_AXI_RCH_D2_BASE_ADDR (0x48450000)
#define SOC_IOMCU_AXI_RCH_G0_BASE_ADDR (0x48438000)
#define SOC_IOMCU_AXI_RCH_V1_BASE_ADDR (0x48428000)
#define SOC_IOMCU_AXI_RCH_V0_BASE_ADDR (0x48420000)
#define SOC_IOMCU_AXI_GLB_BASE_ADDR (0x48412000)
#define SOC_IOMCU_AXI_DBUG_BASE_ADDR (0x48411000)
#define SOC_IOMCU_AXI_MCTL_MUTEX_BASE_ADDR (0x48410800)
#define SOC_IOMCU_AXI_MCTL_SYS_BASE_ADDR (0x48410000)
#define SOC_IOMCU_AXI_DBCU0_MIF_BASE_ADDR (0x4840A000)
#define SOC_IOMCU_AXI_DBCU1_AIF_BASE_ADDR (0x48409000)
#define SOC_IOMCU_AXI_DBCU0_AIF_BASE_ADDR (0x48407000)
#define SOC_IOMCU_AXI_CMD_BASE_ADDR (0x48402000)
#define SOC_IOMCU_AXI_ASC_BASE_ADDR (0x48401800)
#define SOC_IOMCU_AXI_DSI0_BASE_ADDR (0x48401000)
#define SOC_IOMCU_AXI_MMBUF_CFG_BASE_ADDR (0x48400000)
#define SOC_IOMCU_AXI_SMMUv500_CFG_BASE_ADDR (0x483F0000)
#define SOC_IOMCU_AXI_ISP_R8_PERI_BASE_BASE_ADDR (0x483EE000)
#define SOC_IOMCU_AXI_ISP_TCMDMA_BASE_ADDR (0x483E4000)
#define SOC_IOMCU_AXI_ISP_SUB_CTRL_BASE_ADDR (0x483E3000)
#define SOC_IOMCU_AXI_ISP_IPC_BASE_ADDR (0x483E2000)
#define SOC_IOMCU_AXI_ISP_TIMER_BASE_ADDR (0x483E1000)
#define SOC_IOMCU_AXI_ISP_WDT_BASE_ADDR (0x483E0000)
#define SOC_IOMCU_AXI_ISP_R8_DTCM_BASE_ADDR (0x483D0000)
#define SOC_IOMCU_AXI_ISP_R8_ITCM_BASE_ADDR (0x483C0000)
#define SOC_IOMCU_AXI_ISP_Core_CFG_BASE_ADDR (0x48200000)
#define SOC_IOMCU_AXI_SMMU_BASE_ADDR (0x48020000)
#define SOC_IOMCU_AXI_ORB_BASE_ADDR (0x4800C000)
#define SOC_IOMCU_AXI_CVDR_BASE_ADDR (0x48006000)
#define SOC_IOMCU_AXI_CMDLST_BASE_ADDR (0x48005000)
#define SOC_IOMCU_AXI_TOP_BASE_ADDR (0x48004000)
#define SOC_IOMCU_AXI_JPGENC_BASE_ADDR (0x48000000)
#define SOC_IOMCU_AXI_NPU_TCU_BASE_ADDR (0x45F40000)
#define SOC_IOMCU_AXI_SYSDMA_TBU_BASE_ADDR (0x45F20000)
#define SOC_IOMCU_AXI_AIC_TBU_BASE_ADDR (0x45F00000)
#define SOC_IOMCU_AXI_sysdma_cfg_BASE_ADDR (0x45EE0000)
#define SOC_IOMCU_AXI_npu_etzpc_BASE_ADDR (0x45E07000)
#define SOC_IOMCU_AXI_npu_hw_exp_irq_BASE_ADDR (0x45E06000)
#define SOC_IOMCU_AXI_npu_uart_BASE_ADDR (0x45E05000)
#define SOC_IOMCU_AXI_npu_sysctrl_BASE_ADDR (0x45E04000)
#define SOC_IOMCU_AXI_npu_crg_BASE_ADDR (0x45E03000)
#define SOC_IOMCU_AXI_npu_tzpc_BASE_ADDR (0x45E02000)
#define SOC_IOMCU_AXI_npu_ipc_ns_BASE_ADDR (0x45E01000)
#define SOC_IOMCU_AXI_npu_ipc_s_BASE_ADDR (0x45E00000)
#define SOC_IOMCU_AXI_gic_cfg_BASE_ADDR (0x45C00000)
#define SOC_IOMCU_AXI_aic0_subsys_cfg_BASE_ADDR (0x45000000)
#define SOC_IOMCU_AXI_npu_bus_service_target_BASE_ADDR (0x44D30000)
#define SOC_IOMCU_AXI_SRAM_reg_BASE_ADDR (0x44230000)
#define SOC_IOMCU_AXI_SRAM_atomicdec_BASE_ADDR (0x44220000)
#define SOC_IOMCU_AXI_SRAM_atomicadd_BASE_ADDR (0x44210000)
#define SOC_IOMCU_AXI_SRAM_normal_BASE_ADDR (0x44200000)
#define SOC_IOMCU_AXI_bs_slv_BASE_ADDR (0x44110000)
#define SOC_IOMCU_AXI_doorbell_sts_BASE_ADDR (0x44100000)
#define SOC_IOMCU_AXI_doorbell_cfg_BASE_ADDR (0x44080000)
#define SOC_IOMCU_AXI_npu_cpu_secure_BASE_ADDR (0x44037000)
#define SOC_IOMCU_AXI_axi_mon_soc_BASE_ADDR (0x44036000)
#define SOC_IOMCU_AXI_axi_mon_bs_BASE_ADDR (0x44035000)
#define SOC_IOMCU_AXI_axi_mon_cpu_BASE_ADDR (0x44034000)
#define SOC_IOMCU_AXI_ai_cpu_local_ctrl_BASE_ADDR (0x44032000)
#define SOC_IOMCU_AXI_ts_cpu_local_ctrl_BASE_ADDR (0x44031000)
#define SOC_IOMCU_AXI_sysctrl_npu_cpu_BASE_ADDR (0x44030000)
#define SOC_IOMCU_AXI_fcm_local_ctrl_BASE_ADDR (0x44022000)
#define SOC_IOMCU_AXI_ts_cpu_a55_ctrl_BASE_ADDR (0x44021000)
#define SOC_IOMCU_AXI_ts_cpu_timer_BASE_ADDR (0x44011000)
#define SOC_IOMCU_AXI_ai_cpu_timer_BASE_ADDR (0x44010000)
#define SOC_IOMCU_AXI_ts_cpu_watchdog_BASE_ADDR (0x44001000)
#define SOC_IOMCU_AXI_ai_cpu_watchdog_BASE_ADDR (0x44000000)
#define SOC_IOMCU_AXI_DTCM_BASE_ADDR (0x20000000)
#define SOC_IOMCU_AXI_ITCM_BASE_ADDR (0x00000000)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
