<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1589</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1589-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1589.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-309</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:186px;white-space:nowrap" class="ft02">13</p>
<p style="position:absolute;top:189px;left:358px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:189px;left:450px;white-space:nowrap" class="ft04">TM2 Enable&#160;(R/W)<br/>When this bit is set&#160;(1)&#160;and the&#160;thermal sensor&#160;indicates that&#160;the&#160;</p>
<p style="position:absolute;top:226px;left:450px;white-space:nowrap" class="ft02">die temperature is&#160;at&#160;the pre-determined threshold,&#160;the Thermal&#160;</p>
<p style="position:absolute;top:243px;left:450px;white-space:nowrap" class="ft02">Monitor 2 mechanism is&#160;engaged.&#160;TM2 will reduce&#160;the bus to&#160;core&#160;</p>
<p style="position:absolute;top:259px;left:450px;white-space:nowrap" class="ft02">ratio&#160;and voltage according to&#160;the value last&#160;written to&#160;</p>
<p style="position:absolute;top:276px;left:450px;white-space:nowrap" class="ft05">MSR_THERM2_CTL&#160;bits&#160;15:0.<br/>When&#160;this&#160;bit is clear (0, default), the processor does&#160;not change&#160;</p>
<p style="position:absolute;top:316px;left:450px;white-space:nowrap" class="ft02">the VID signals or&#160;the&#160;bus to&#160;core&#160;ratio&#160;when&#160;the processor&#160;enters&#160;</p>
<p style="position:absolute;top:333px;left:450px;white-space:nowrap" class="ft04">a&#160;thermal managed state.<br/>If the TM2 feature flag (ECX[8]) is&#160;not set to&#160;1 after executing&#160;</p>
<p style="position:absolute;top:370px;left:450px;white-space:nowrap" class="ft02">CPUID with EAX&#160;= 1,&#160;then this feature is&#160;not supported and&#160;BIOS&#160;</p>
<p style="position:absolute;top:387px;left:450px;white-space:nowrap" class="ft02">must&#160;not alter&#160;the contents of&#160;this bit location.&#160;The processor is&#160;</p>
<p style="position:absolute;top:403px;left:450px;white-space:nowrap" class="ft02">operating out of&#160;spec if both this bit and the TM1 bit are set to&#160;</p>
<p style="position:absolute;top:420px;left:450px;white-space:nowrap" class="ft02">disabled&#160;states.</p>
<p style="position:absolute;top:444px;left:186px;white-space:nowrap" class="ft02">15:14</p>
<p style="position:absolute;top:444px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:468px;left:186px;white-space:nowrap" class="ft02">16</p>
<p style="position:absolute;top:468px;left:358px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:468px;left:450px;white-space:nowrap" class="ft06">Enhanced&#160;Intel SpeedStep&#160;Technology&#160;Enable (R/W)<br/>1 =&#160;&#160;Enhanced&#160;Intel SpeedStep&#160;Technology&#160;enabled</p>
<p style="position:absolute;top:513px;left:186px;white-space:nowrap" class="ft02">18</p>
<p style="position:absolute;top:513px;left:358px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:513px;left:450px;white-space:nowrap" class="ft06">ENABLE&#160;MONITOR FSM&#160;(R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:558px;left:186px;white-space:nowrap" class="ft02">19</p>
<p style="position:absolute;top:558px;left:450px;white-space:nowrap" class="ft02">Reserved.&#160;</p>
<p style="position:absolute;top:582px;left:186px;white-space:nowrap" class="ft02">22</p>
<p style="position:absolute;top:582px;left:358px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:582px;left:450px;white-space:nowrap" class="ft06">Limit CPUID&#160;Maxval (R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a>&#160;<br/>Setting&#160;this&#160;bit may cause&#160;behavior&#160;in&#160;software&#160;that&#160;depends on&#160;</p>
<p style="position:absolute;top:640px;left:450px;white-space:nowrap" class="ft02">the availability of&#160;CPUID leaves greater&#160;than&#160;2.</p>
<p style="position:absolute;top:664px;left:186px;white-space:nowrap" class="ft02">33:23</p>
<p style="position:absolute;top:664px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:688px;left:186px;white-space:nowrap" class="ft02">34</p>
<p style="position:absolute;top:688px;left:358px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:688px;left:450px;white-space:nowrap" class="ft06">XD&#160;Bit&#160;Disable (R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:733px;left:186px;white-space:nowrap" class="ft02">63:35</p>
<p style="position:absolute;top:733px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:757px;left:81px;white-space:nowrap" class="ft02">1C9H</p>
<p style="position:absolute;top:757px;left:141px;white-space:nowrap" class="ft02">457</p>
<p style="position:absolute;top:757px;left:186px;white-space:nowrap" class="ft02">MSR_LASTBRANCH_TOS</p>
<p style="position:absolute;top:757px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:757px;left:450px;white-space:nowrap" class="ft04">Last&#160;Branch Record&#160;Stack TOS (R/W)&#160;<br/>Contains&#160;an&#160;index (bits 0-3)&#160;that&#160;points to&#160;the MSR&#160;containing the&#160;</p>
<p style="position:absolute;top:795px;left:450px;white-space:nowrap" class="ft04">most&#160;recent&#160;branch record.<br/>See MSR_LASTBRANCH_0_FROM_IP (at 40H).</p>
<p style="position:absolute;top:840px;left:80px;white-space:nowrap" class="ft02">1D9H</p>
<p style="position:absolute;top:840px;left:141px;white-space:nowrap" class="ft02">473</p>
<p style="position:absolute;top:840px;left:186px;white-space:nowrap" class="ft02">IA32_DEBUGCTL</p>
<p style="position:absolute;top:840px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:840px;left:450px;white-space:nowrap" class="ft04">Debug Control&#160;(R/W)&#160;<br/>Controls how several debug features are used. Bit definitions&#160;are&#160;</p>
<p style="position:absolute;top:877px;left:450px;white-space:nowrap" class="ft02">discussed in the referenced&#160;section.</p>
<p style="position:absolute;top:901px;left:80px;white-space:nowrap" class="ft02">1DDH</p>
<p style="position:absolute;top:901px;left:141px;white-space:nowrap" class="ft02">477</p>
<p style="position:absolute;top:901px;left:186px;white-space:nowrap" class="ft02">MSR_LER_FROM_LIP Unique</p>
<p style="position:absolute;top:901px;left:450px;white-space:nowrap" class="ft04">Last&#160;Exception&#160;Record&#160;From&#160;Linear&#160;IP (R)&#160;<br/>Contains a pointer&#160;to&#160;the last&#160;branch&#160;instruction that&#160;the processor&#160;</p>
<p style="position:absolute;top:939px;left:450px;white-space:nowrap" class="ft02">executed&#160;prior&#160;to&#160;the last&#160;exception that&#160;was generated or&#160;the&#160;last&#160;</p>
<p style="position:absolute;top:955px;left:450px;white-space:nowrap" class="ft02">interrupt that&#160;was handled.</p>
<p style="position:absolute;top:979px;left:81px;white-space:nowrap" class="ft02">1DEH</p>
<p style="position:absolute;top:979px;left:141px;white-space:nowrap" class="ft02">478</p>
<p style="position:absolute;top:979px;left:186px;white-space:nowrap" class="ft02">MSR_LER_TO_LIP</p>
<p style="position:absolute;top:979px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:979px;left:450px;white-space:nowrap" class="ft04">Last&#160;Exception&#160;Record&#160;To&#160;Linear&#160;IP&#160;(R)&#160;<br/>This area&#160;contains&#160;a pointer to&#160;the target&#160;of&#160;the last&#160;branch&#160;</p>
<p style="position:absolute;top:1016px;left:450px;white-space:nowrap" class="ft02">instruction&#160;that&#160;the processor&#160;executed&#160;prior to&#160;the last&#160;exception&#160;</p>
<p style="position:absolute;top:1033px;left:450px;white-space:nowrap" class="ft02">that&#160;was generated or the last&#160;interrupt that&#160;was handled.&#160;</p>
<p style="position:absolute;top:100px;left:90px;white-space:nowrap" class="ft03">Table 35-44.&#160; MSRs in Intel®&#160;Core™ Solo, Intel®&#160;Core™ Duo&#160;Processors, and&#160;Dual-Core Intel®&#160;Xeon® Processor&#160;LV&#160;</p>
<p style="position:absolute;top:124px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:141px;left:222px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:124px;left:375px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:141px;left:377px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:141px;left:596px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:164px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
