<stg><name>conv2_single_from_c1</name>


<trans_list>

<trans id="163" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:0 %n2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %n2

]]></Node>
<StgValue><ssdm name="n2_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %acc_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="acc_1_loc"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %wrow_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %wrow_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_1_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %wrow_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_2_loc"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %wrow_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_3_loc"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %wrow_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_4_loc"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %wrow_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_5_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %wrow_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_6_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %wrow_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_7_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %wrow_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_8_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %wrow_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_9_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %wrow_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_10_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %wrow_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_11_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %wrow_12_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_12_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %wrow_13_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_13_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %wrow_14_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_14_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %wrow_15_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_15_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %wrow_16_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_16_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %wrow_17_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_17_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %wrow_18_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_18_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %wrow_19_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_19_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %wrow_20_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_20_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %wrow_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_21_loc"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %wrow_22_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_22_loc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %wrow_23_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_23_loc"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %wrow_24_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_24_loc"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %wrow_25_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_25_loc"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %wrow_26_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_26_loc"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %wrow_27_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_27_loc"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %wrow_28_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_28_loc"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %wrow_29_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_29_loc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %wrow_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_30_loc"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %wrow_31_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_31_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %wrow_32_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_32_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
entry:35 %wrow_33_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_33_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %wrow_34_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_34_loc"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %wrow_35_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_35_loc"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %wrow_36_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_36_loc"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:39 %wrow_37_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_37_loc"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %wrow_38_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_38_loc"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:41 %wrow_39_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_39_loc"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %wrow_40_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_40_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %wrow_41_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_41_loc"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %wrow_42_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_42_loc"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %wrow_43_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_43_loc"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %wrow_44_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_44_loc"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:47 %wrow_45_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_45_loc"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %wrow_46_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_46_loc"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:49 %wrow_47_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_47_loc"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %wrow_48_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_48_loc"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:51 %wrow_49_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_49_loc"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
entry:52 %wrow_50_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_50_loc"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:53 %wrow_51_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_51_loc"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
entry:54 %wrow_52_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_52_loc"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
entry:55 %wrow_53_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_53_loc"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
entry:56 %wrow_54_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_54_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
entry:57 %wrow_55_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_55_loc"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
entry:58 %wrow_56_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_56_loc"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
entry:59 %wrow_57_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_57_loc"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
entry:60 %wrow_58_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_58_loc"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
entry:61 %wrow_59_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_59_loc"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
entry:62 %wrow_60_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_60_loc"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
entry:63 %wrow_61_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_61_loc"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
entry:64 %wrow_62_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_62_loc"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
entry:65 %wrow_63_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="wrow_63_loc"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
entry:69 %tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %n2_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32">
<![CDATA[
entry:70 %call_ln103 = call void @conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1, i11 %tmp, i32 %conv2_weights, i32 %wrow_63_loc, i32 %wrow_62_loc, i32 %wrow_61_loc, i32 %wrow_60_loc, i32 %wrow_59_loc, i32 %wrow_58_loc, i32 %wrow_57_loc, i32 %wrow_56_loc, i32 %wrow_55_loc, i32 %wrow_54_loc, i32 %wrow_53_loc, i32 %wrow_52_loc, i32 %wrow_51_loc, i32 %wrow_50_loc, i32 %wrow_49_loc, i32 %wrow_48_loc, i32 %wrow_47_loc, i32 %wrow_46_loc, i32 %wrow_45_loc, i32 %wrow_44_loc, i32 %wrow_43_loc, i32 %wrow_42_loc, i32 %wrow_41_loc, i32 %wrow_40_loc, i32 %wrow_39_loc, i32 %wrow_38_loc, i32 %wrow_37_loc, i32 %wrow_36_loc, i32 %wrow_35_loc, i32 %wrow_34_loc, i32 %wrow_33_loc, i32 %wrow_32_loc, i32 %wrow_31_loc, i32 %wrow_30_loc, i32 %wrow_29_loc, i32 %wrow_28_loc, i32 %wrow_27_loc, i32 %wrow_26_loc, i32 %wrow_25_loc, i32 %wrow_24_loc, i32 %wrow_23_loc, i32 %wrow_22_loc, i32 %wrow_21_loc, i32 %wrow_20_loc, i32 %wrow_19_loc, i32 %wrow_18_loc, i32 %wrow_17_loc, i32 %wrow_16_loc, i32 %wrow_15_loc, i32 %wrow_14_loc, i32 %wrow_13_loc, i32 %wrow_12_loc, i32 %wrow_11_loc, i32 %wrow_10_loc, i32 %wrow_9_loc, i32 %wrow_8_loc, i32 %wrow_7_loc, i32 %wrow_6_loc, i32 %wrow_5_loc, i32 %wrow_4_loc, i32 %wrow_3_loc, i32 %wrow_2_loc, i32 %wrow_1_loc, i32 %wrow_loc

]]></Node>
<StgValue><ssdm name="call_ln103"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="5">
<![CDATA[
entry:68 %idxprom = zext i5 %n2_read

]]></Node>
<StgValue><ssdm name="idxprom"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32">
<![CDATA[
entry:70 %call_ln103 = call void @conv2_single_from_c1_Pipeline_VITIS_LOOP_101_1, i11 %tmp, i32 %conv2_weights, i32 %wrow_63_loc, i32 %wrow_62_loc, i32 %wrow_61_loc, i32 %wrow_60_loc, i32 %wrow_59_loc, i32 %wrow_58_loc, i32 %wrow_57_loc, i32 %wrow_56_loc, i32 %wrow_55_loc, i32 %wrow_54_loc, i32 %wrow_53_loc, i32 %wrow_52_loc, i32 %wrow_51_loc, i32 %wrow_50_loc, i32 %wrow_49_loc, i32 %wrow_48_loc, i32 %wrow_47_loc, i32 %wrow_46_loc, i32 %wrow_45_loc, i32 %wrow_44_loc, i32 %wrow_43_loc, i32 %wrow_42_loc, i32 %wrow_41_loc, i32 %wrow_40_loc, i32 %wrow_39_loc, i32 %wrow_38_loc, i32 %wrow_37_loc, i32 %wrow_36_loc, i32 %wrow_35_loc, i32 %wrow_34_loc, i32 %wrow_33_loc, i32 %wrow_32_loc, i32 %wrow_31_loc, i32 %wrow_30_loc, i32 %wrow_29_loc, i32 %wrow_28_loc, i32 %wrow_27_loc, i32 %wrow_26_loc, i32 %wrow_25_loc, i32 %wrow_24_loc, i32 %wrow_23_loc, i32 %wrow_22_loc, i32 %wrow_21_loc, i32 %wrow_20_loc, i32 %wrow_19_loc, i32 %wrow_18_loc, i32 %wrow_17_loc, i32 %wrow_16_loc, i32 %wrow_15_loc, i32 %wrow_14_loc, i32 %wrow_13_loc, i32 %wrow_12_loc, i32 %wrow_11_loc, i32 %wrow_10_loc, i32 %wrow_9_loc, i32 %wrow_8_loc, i32 %wrow_7_loc, i32 %wrow_6_loc, i32 %wrow_5_loc, i32 %wrow_4_loc, i32 %wrow_3_loc, i32 %wrow_2_loc, i32 %wrow_1_loc, i32 %wrow_loc

]]></Node>
<StgValue><ssdm name="call_ln103"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:135 %conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %idxprom

]]></Node>
<StgValue><ssdm name="conv2_biases_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="5">
<![CDATA[
entry:136 %conv2_biases_load = load i5 %conv2_biases_addr

]]></Node>
<StgValue><ssdm name="conv2_biases_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:71 %wrow_63_loc_load = load i32 %wrow_63_loc

]]></Node>
<StgValue><ssdm name="wrow_63_loc_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:72 %wrow_62_loc_load = load i32 %wrow_62_loc

]]></Node>
<StgValue><ssdm name="wrow_62_loc_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:73 %wrow_61_loc_load = load i32 %wrow_61_loc

]]></Node>
<StgValue><ssdm name="wrow_61_loc_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:74 %wrow_60_loc_load = load i32 %wrow_60_loc

]]></Node>
<StgValue><ssdm name="wrow_60_loc_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:75 %wrow_59_loc_load = load i32 %wrow_59_loc

]]></Node>
<StgValue><ssdm name="wrow_59_loc_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:76 %wrow_58_loc_load = load i32 %wrow_58_loc

]]></Node>
<StgValue><ssdm name="wrow_58_loc_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:77 %wrow_57_loc_load = load i32 %wrow_57_loc

]]></Node>
<StgValue><ssdm name="wrow_57_loc_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:78 %wrow_56_loc_load = load i32 %wrow_56_loc

]]></Node>
<StgValue><ssdm name="wrow_56_loc_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:79 %wrow_55_loc_load = load i32 %wrow_55_loc

]]></Node>
<StgValue><ssdm name="wrow_55_loc_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:80 %wrow_54_loc_load = load i32 %wrow_54_loc

]]></Node>
<StgValue><ssdm name="wrow_54_loc_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:81 %wrow_53_loc_load = load i32 %wrow_53_loc

]]></Node>
<StgValue><ssdm name="wrow_53_loc_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:82 %wrow_52_loc_load = load i32 %wrow_52_loc

]]></Node>
<StgValue><ssdm name="wrow_52_loc_load"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:83 %wrow_51_loc_load = load i32 %wrow_51_loc

]]></Node>
<StgValue><ssdm name="wrow_51_loc_load"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:84 %wrow_50_loc_load = load i32 %wrow_50_loc

]]></Node>
<StgValue><ssdm name="wrow_50_loc_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:85 %wrow_49_loc_load = load i32 %wrow_49_loc

]]></Node>
<StgValue><ssdm name="wrow_49_loc_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:86 %wrow_48_loc_load = load i32 %wrow_48_loc

]]></Node>
<StgValue><ssdm name="wrow_48_loc_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:87 %wrow_47_loc_load = load i32 %wrow_47_loc

]]></Node>
<StgValue><ssdm name="wrow_47_loc_load"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:88 %wrow_46_loc_load = load i32 %wrow_46_loc

]]></Node>
<StgValue><ssdm name="wrow_46_loc_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:89 %wrow_45_loc_load = load i32 %wrow_45_loc

]]></Node>
<StgValue><ssdm name="wrow_45_loc_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:90 %wrow_44_loc_load = load i32 %wrow_44_loc

]]></Node>
<StgValue><ssdm name="wrow_44_loc_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:91 %wrow_43_loc_load = load i32 %wrow_43_loc

]]></Node>
<StgValue><ssdm name="wrow_43_loc_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:92 %wrow_42_loc_load = load i32 %wrow_42_loc

]]></Node>
<StgValue><ssdm name="wrow_42_loc_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:93 %wrow_41_loc_load = load i32 %wrow_41_loc

]]></Node>
<StgValue><ssdm name="wrow_41_loc_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:94 %wrow_40_loc_load = load i32 %wrow_40_loc

]]></Node>
<StgValue><ssdm name="wrow_40_loc_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:95 %wrow_39_loc_load = load i32 %wrow_39_loc

]]></Node>
<StgValue><ssdm name="wrow_39_loc_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:96 %wrow_38_loc_load = load i32 %wrow_38_loc

]]></Node>
<StgValue><ssdm name="wrow_38_loc_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:97 %wrow_37_loc_load = load i32 %wrow_37_loc

]]></Node>
<StgValue><ssdm name="wrow_37_loc_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:98 %wrow_36_loc_load = load i32 %wrow_36_loc

]]></Node>
<StgValue><ssdm name="wrow_36_loc_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:99 %wrow_35_loc_load = load i32 %wrow_35_loc

]]></Node>
<StgValue><ssdm name="wrow_35_loc_load"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:100 %wrow_34_loc_load = load i32 %wrow_34_loc

]]></Node>
<StgValue><ssdm name="wrow_34_loc_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:101 %wrow_33_loc_load = load i32 %wrow_33_loc

]]></Node>
<StgValue><ssdm name="wrow_33_loc_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:102 %wrow_32_loc_load = load i32 %wrow_32_loc

]]></Node>
<StgValue><ssdm name="wrow_32_loc_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:103 %wrow_31_loc_load = load i32 %wrow_31_loc

]]></Node>
<StgValue><ssdm name="wrow_31_loc_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:104 %wrow_30_loc_load = load i32 %wrow_30_loc

]]></Node>
<StgValue><ssdm name="wrow_30_loc_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:105 %wrow_29_loc_load = load i32 %wrow_29_loc

]]></Node>
<StgValue><ssdm name="wrow_29_loc_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:106 %wrow_28_loc_load = load i32 %wrow_28_loc

]]></Node>
<StgValue><ssdm name="wrow_28_loc_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:107 %wrow_27_loc_load = load i32 %wrow_27_loc

]]></Node>
<StgValue><ssdm name="wrow_27_loc_load"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:108 %wrow_26_loc_load = load i32 %wrow_26_loc

]]></Node>
<StgValue><ssdm name="wrow_26_loc_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:109 %wrow_25_loc_load = load i32 %wrow_25_loc

]]></Node>
<StgValue><ssdm name="wrow_25_loc_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:110 %wrow_24_loc_load = load i32 %wrow_24_loc

]]></Node>
<StgValue><ssdm name="wrow_24_loc_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:111 %wrow_23_loc_load = load i32 %wrow_23_loc

]]></Node>
<StgValue><ssdm name="wrow_23_loc_load"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:112 %wrow_22_loc_load = load i32 %wrow_22_loc

]]></Node>
<StgValue><ssdm name="wrow_22_loc_load"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:113 %wrow_21_loc_load = load i32 %wrow_21_loc

]]></Node>
<StgValue><ssdm name="wrow_21_loc_load"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:114 %wrow_20_loc_load = load i32 %wrow_20_loc

]]></Node>
<StgValue><ssdm name="wrow_20_loc_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:115 %wrow_19_loc_load = load i32 %wrow_19_loc

]]></Node>
<StgValue><ssdm name="wrow_19_loc_load"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:116 %wrow_18_loc_load = load i32 %wrow_18_loc

]]></Node>
<StgValue><ssdm name="wrow_18_loc_load"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:117 %wrow_17_loc_load = load i32 %wrow_17_loc

]]></Node>
<StgValue><ssdm name="wrow_17_loc_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:118 %wrow_16_loc_load = load i32 %wrow_16_loc

]]></Node>
<StgValue><ssdm name="wrow_16_loc_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:119 %wrow_15_loc_load = load i32 %wrow_15_loc

]]></Node>
<StgValue><ssdm name="wrow_15_loc_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:120 %wrow_14_loc_load = load i32 %wrow_14_loc

]]></Node>
<StgValue><ssdm name="wrow_14_loc_load"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:121 %wrow_13_loc_load = load i32 %wrow_13_loc

]]></Node>
<StgValue><ssdm name="wrow_13_loc_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:122 %wrow_12_loc_load = load i32 %wrow_12_loc

]]></Node>
<StgValue><ssdm name="wrow_12_loc_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:123 %wrow_11_loc_load = load i32 %wrow_11_loc

]]></Node>
<StgValue><ssdm name="wrow_11_loc_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:124 %wrow_10_loc_load = load i32 %wrow_10_loc

]]></Node>
<StgValue><ssdm name="wrow_10_loc_load"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:125 %wrow_9_loc_load = load i32 %wrow_9_loc

]]></Node>
<StgValue><ssdm name="wrow_9_loc_load"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:126 %wrow_8_loc_load = load i32 %wrow_8_loc

]]></Node>
<StgValue><ssdm name="wrow_8_loc_load"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:127 %wrow_7_loc_load = load i32 %wrow_7_loc

]]></Node>
<StgValue><ssdm name="wrow_7_loc_load"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:128 %wrow_6_loc_load = load i32 %wrow_6_loc

]]></Node>
<StgValue><ssdm name="wrow_6_loc_load"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:129 %wrow_5_loc_load = load i32 %wrow_5_loc

]]></Node>
<StgValue><ssdm name="wrow_5_loc_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:130 %wrow_4_loc_load = load i32 %wrow_4_loc

]]></Node>
<StgValue><ssdm name="wrow_4_loc_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:131 %wrow_3_loc_load = load i32 %wrow_3_loc

]]></Node>
<StgValue><ssdm name="wrow_3_loc_load"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:132 %wrow_2_loc_load = load i32 %wrow_2_loc

]]></Node>
<StgValue><ssdm name="wrow_2_loc_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:133 %wrow_1_loc_load = load i32 %wrow_1_loc

]]></Node>
<StgValue><ssdm name="wrow_1_loc_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:134 %wrow_loc_load = load i32 %wrow_loc

]]></Node>
<StgValue><ssdm name="wrow_loc_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="5">
<![CDATA[
entry:136 %conv2_biases_load = load i5 %conv2_biases_addr

]]></Node>
<StgValue><ssdm name="conv2_biases_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
entry:137 %acc = bitcast i32 %conv2_biases_load

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32">
<![CDATA[
entry:138 %call_ln107 = call void @conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2, i32 %acc, i32 %wrow_loc_load, i32 %wrow_1_loc_load, i32 %wrow_2_loc_load, i32 %wrow_3_loc_load, i32 %wrow_4_loc_load, i32 %wrow_5_loc_load, i32 %wrow_6_loc_load, i32 %wrow_7_loc_load, i32 %wrow_8_loc_load, i32 %wrow_9_loc_load, i32 %wrow_10_loc_load, i32 %wrow_11_loc_load, i32 %wrow_12_loc_load, i32 %wrow_13_loc_load, i32 %wrow_14_loc_load, i32 %wrow_15_loc_load, i32 %wrow_16_loc_load, i32 %wrow_17_loc_load, i32 %wrow_18_loc_load, i32 %wrow_19_loc_load, i32 %wrow_20_loc_load, i32 %wrow_21_loc_load, i32 %wrow_22_loc_load, i32 %wrow_23_loc_load, i32 %wrow_24_loc_load, i32 %wrow_25_loc_load, i32 %wrow_26_loc_load, i32 %wrow_27_loc_load, i32 %wrow_28_loc_load, i32 %wrow_29_loc_load, i32 %wrow_30_loc_load, i32 %wrow_31_loc_load, i32 %wrow_32_loc_load, i32 %wrow_33_loc_load, i32 %wrow_34_loc_load, i32 %wrow_35_loc_load, i32 %wrow_36_loc_load, i32 %wrow_37_loc_load, i32 %wrow_38_loc_load, i32 %wrow_39_loc_load, i32 %wrow_40_loc_load, i32 %wrow_41_loc_load, i32 %wrow_42_loc_load, i32 %wrow_43_loc_load, i32 %wrow_44_loc_load, i32 %wrow_45_loc_load, i32 %wrow_46_loc_load, i32 %wrow_47_loc_load, i32 %wrow_48_loc_load, i32 %wrow_49_loc_load, i32 %wrow_50_loc_load, i32 %wrow_51_loc_load, i32 %wrow_52_loc_load, i32 %wrow_53_loc_load, i32 %wrow_54_loc_load, i32 %wrow_55_loc_load, i32 %wrow_56_loc_load, i32 %wrow_57_loc_load, i32 %wrow_58_loc_load, i32 %wrow_59_loc_load, i32 %wrow_60_loc_load, i32 %wrow_61_loc_load, i32 %wrow_62_loc_load, i32 %wrow_63_loc_load, i32 %c1_vec, i32 %acc_1_loc

]]></Node>
<StgValue><ssdm name="call_ln107"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="145" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32">
<![CDATA[
entry:138 %call_ln107 = call void @conv2_single_from_c1_Pipeline_VITIS_LOOP_108_2, i32 %acc, i32 %wrow_loc_load, i32 %wrow_1_loc_load, i32 %wrow_2_loc_load, i32 %wrow_3_loc_load, i32 %wrow_4_loc_load, i32 %wrow_5_loc_load, i32 %wrow_6_loc_load, i32 %wrow_7_loc_load, i32 %wrow_8_loc_load, i32 %wrow_9_loc_load, i32 %wrow_10_loc_load, i32 %wrow_11_loc_load, i32 %wrow_12_loc_load, i32 %wrow_13_loc_load, i32 %wrow_14_loc_load, i32 %wrow_15_loc_load, i32 %wrow_16_loc_load, i32 %wrow_17_loc_load, i32 %wrow_18_loc_load, i32 %wrow_19_loc_load, i32 %wrow_20_loc_load, i32 %wrow_21_loc_load, i32 %wrow_22_loc_load, i32 %wrow_23_loc_load, i32 %wrow_24_loc_load, i32 %wrow_25_loc_load, i32 %wrow_26_loc_load, i32 %wrow_27_loc_load, i32 %wrow_28_loc_load, i32 %wrow_29_loc_load, i32 %wrow_30_loc_load, i32 %wrow_31_loc_load, i32 %wrow_32_loc_load, i32 %wrow_33_loc_load, i32 %wrow_34_loc_load, i32 %wrow_35_loc_load, i32 %wrow_36_loc_load, i32 %wrow_37_loc_load, i32 %wrow_38_loc_load, i32 %wrow_39_loc_load, i32 %wrow_40_loc_load, i32 %wrow_41_loc_load, i32 %wrow_42_loc_load, i32 %wrow_43_loc_load, i32 %wrow_44_loc_load, i32 %wrow_45_loc_load, i32 %wrow_46_loc_load, i32 %wrow_47_loc_load, i32 %wrow_48_loc_load, i32 %wrow_49_loc_load, i32 %wrow_50_loc_load, i32 %wrow_51_loc_load, i32 %wrow_52_loc_load, i32 %wrow_53_loc_load, i32 %wrow_54_loc_load, i32 %wrow_55_loc_load, i32 %wrow_56_loc_load, i32 %wrow_57_loc_load, i32 %wrow_58_loc_load, i32 %wrow_59_loc_load, i32 %wrow_60_loc_load, i32 %wrow_61_loc_load, i32 %wrow_62_loc_load, i32 %wrow_63_loc_load, i32 %c1_vec, i32 %acc_1_loc

]]></Node>
<StgValue><ssdm name="call_ln107"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:139 %acc_1_loc_load = load i32 %acc_1_loc

]]></Node>
<StgValue><ssdm name="acc_1_loc_load"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
entry:140 %data = bitcast i32 %acc_1_loc_load

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:141 %y_fp_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="y_fp_exp"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="23" op_0_bw="32">
<![CDATA[
entry:142 %y_fp_sig = trunc i32 %data

]]></Node>
<StgValue><ssdm name="y_fp_sig"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:143 %icmp_ln25 = icmp_eq  i8 %y_fp_exp, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:144 %icmp_ln25_2 = icmp_eq  i23 %y_fp_sig, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln25_2"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:145 %and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_2

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:146 %icmp_ln18 = icmp_eq  i8 %y_fp_exp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:147 %xor_ln18 = xor i1 %icmp_ln25_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:148 %ymaggreater = icmp_sgt  i32 %data, i32 0

]]></Node>
<StgValue><ssdm name="ymaggreater"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:149 %res = select i1 %ymaggreater, i32 %acc_1_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:150 %select_ln25 = select i1 %and_ln25, i32 %acc_1_loc_load, i32 %res

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:151 %and_ln18 = and i1 %icmp_ln18, i1 %xor_ln18

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:152 %res_2 = select i1 %and_ln18, i32 0, i32 %select_ln25

]]></Node>
<StgValue><ssdm name="res_2"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32">
<![CDATA[
entry:153 %ret_ln112 = ret i32 %res_2

]]></Node>
<StgValue><ssdm name="ret_ln112"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
