
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -22.40

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -0.15

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -0.15

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.33 source latency fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_/CK ^
  -0.25 target latency fdct_zigzag.dct_mod.dct_block_5.dct_unit_6.macu.mult_res[6]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.08 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: rle.rz3.den$_DFFE_PN0P_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.24    0.24 ^ input external delay
     1    1.11    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.24 ^ hold143/A (CLKBUF_X1)
     1    0.94    0.01    0.02    0.26 ^ hold143/Z (CLKBUF_X1)
                                         net208 (net)
                  0.01    0.00    0.26 ^ hold139/A (CLKBUF_X1)
     1    1.34    0.01    0.03    0.29 ^ hold139/Z (CLKBUF_X1)
                                         net204 (net)
                  0.01    0.00    0.29 ^ hold144/A (CLKBUF_X1)
     1    1.14    0.01    0.03    0.32 ^ hold144/Z (CLKBUF_X1)
                                         net209 (net)
                  0.01    0.00    0.32 ^ hold137/A (CLKBUF_X1)
     1    1.37    0.01    0.03    0.34 ^ hold137/Z (CLKBUF_X1)
                                         net202 (net)
                  0.01    0.00    0.34 ^ hold145/A (CLKBUF_X1)
     1    1.41    0.01    0.03    0.37 ^ hold145/Z (CLKBUF_X1)
                                         net210 (net)
                  0.01    0.00    0.37 ^ hold140/A (CLKBUF_X1)
     1    1.14    0.01    0.03    0.40 ^ hold140/Z (CLKBUF_X1)
                                         net205 (net)
                  0.01    0.00    0.40 ^ hold146/A (CLKBUF_X1)
     1    3.83    0.01    0.03    0.43 ^ hold146/Z (CLKBUF_X1)
                                         net211 (net)
                  0.01    0.00    0.43 ^ input18/A (BUF_X4)
     1    1.59    0.00    0.02    0.45 ^ input18/Z (BUF_X4)
                                         net32 (net)
                  0.00    0.00    0.45 ^ hold147/A (CLKBUF_X1)
     1    1.79    0.01    0.03    0.48 ^ hold147/Z (CLKBUF_X1)
                                         net212 (net)
                  0.01    0.00    0.48 ^ hold141/A (CLKBUF_X1)
     1    3.70    0.01    0.03    0.51 ^ hold141/Z (CLKBUF_X1)
                                         net206 (net)
                  0.01    0.00    0.51 ^ hold138/A (CLKBUF_X3)
     1    3.43    0.01    0.03    0.54 ^ hold138/Z (CLKBUF_X3)
                                         net203 (net)
                  0.01    0.00    0.54 ^ hold142/A (CLKBUF_X3)
    30   74.93    0.06    0.08    0.62 ^ hold142/Z (CLKBUF_X3)
                                         net207 (net)
                  0.06    0.01    0.63 ^ rle.rz3.den$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.63   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   46.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   53.55    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    0.09 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   85.07    0.06    0.11    0.19 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.06    0.01    0.20 ^ clkbuf_6_46_0_clk/A (CLKBUF_X3)
    18   41.13    0.03    0.08    0.27 ^ clkbuf_6_46_0_clk/Z (CLKBUF_X3)
                                         clknet_6_46_0_clk (net)
                  0.03    0.00    0.28 ^ clkbuf_leaf_182_clk/A (CLKBUF_X3)
    11   19.03    0.02    0.05    0.33 ^ clkbuf_leaf_182_clk/Z (CLKBUF_X3)
                                         clknet_leaf_182_clk (net)
                  0.02    0.00    0.33 ^ rle.rz3.den$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.33   clock reconvergence pessimism
                          0.26    0.58   library removal time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: din[7] (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.24    0.24 ^ input external delay
     1    1.30    0.00    0.00    0.24 ^ din[7] (in)
                                         din[7] (net)
                  0.00    0.00    0.24 ^ hold168/A (CLKBUF_X1)
     1    2.02    0.01    0.03    0.27 ^ hold168/Z (CLKBUF_X1)
                                         net233 (net)
                  0.01    0.00    0.27 ^ input8/A (CLKBUF_X2)
     1   10.35    0.01    0.03    0.30 ^ input8/Z (CLKBUF_X2)
                                         net22 (net)
                  0.01    0.00    0.30 ^ _111215_/A2 (NAND2_X1)
     1    2.26    0.01    0.02    0.32 v _111215_/ZN (NAND2_X1)
                                         _035488_ (net)
                  0.01    0.00    0.32 v _111216_/A (OAI21_X1)
     1    1.47    0.01    0.02    0.34 ^ _111216_/ZN (OAI21_X1)
                                         _003058_ (net)
                  0.01    0.00    0.34 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/D (DFFR_X2)
                                  0.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   46.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   53.55    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    0.09 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   85.07    0.06    0.11    0.19 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.06    0.01    0.20 ^ clkbuf_6_35_0_clk/A (CLKBUF_X3)
    15   39.36    0.03    0.08    0.27 ^ clkbuf_6_35_0_clk/Z (CLKBUF_X3)
                                         clknet_6_35_0_clk (net)
                  0.03    0.00    0.28 ^ clkbuf_leaf_127_clk/A (CLKBUF_X3)
     8   10.50    0.01    0.04    0.32 ^ clkbuf_leaf_127_clk/Z (CLKBUF_X3)
                                         clknet_leaf_127_clk (net)
                  0.01    0.00    0.32 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
                          0.00    0.32   clock reconvergence pessimism
                          0.01    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[4]$_DFFE_PN0P_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.24    0.24 ^ input external delay
     1    1.11    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.24 ^ hold143/A (CLKBUF_X1)
     1    0.94    0.01    0.02    0.26 ^ hold143/Z (CLKBUF_X1)
                                         net208 (net)
                  0.01    0.00    0.26 ^ hold139/A (CLKBUF_X1)
     1    1.34    0.01    0.03    0.29 ^ hold139/Z (CLKBUF_X1)
                                         net204 (net)
                  0.01    0.00    0.29 ^ hold144/A (CLKBUF_X1)
     1    1.14    0.01    0.03    0.32 ^ hold144/Z (CLKBUF_X1)
                                         net209 (net)
                  0.01    0.00    0.32 ^ hold137/A (CLKBUF_X1)
     1    1.37    0.01    0.03    0.34 ^ hold137/Z (CLKBUF_X1)
                                         net202 (net)
                  0.01    0.00    0.34 ^ hold145/A (CLKBUF_X1)
     1    1.41    0.01    0.03    0.37 ^ hold145/Z (CLKBUF_X1)
                                         net210 (net)
                  0.01    0.00    0.37 ^ hold140/A (CLKBUF_X1)
     1    1.14    0.01    0.03    0.40 ^ hold140/Z (CLKBUF_X1)
                                         net205 (net)
                  0.01    0.00    0.40 ^ hold146/A (CLKBUF_X1)
     1    3.83    0.01    0.03    0.43 ^ hold146/Z (CLKBUF_X1)
                                         net211 (net)
                  0.01    0.00    0.43 ^ input18/A (BUF_X4)
     1    1.59    0.00    0.02    0.45 ^ input18/Z (BUF_X4)
                                         net32 (net)
                  0.00    0.00    0.45 ^ hold147/A (CLKBUF_X1)
     1    1.79    0.01    0.03    0.48 ^ hold147/Z (CLKBUF_X1)
                                         net212 (net)
                  0.01    0.00    0.48 ^ hold141/A (CLKBUF_X1)
     1    3.70    0.01    0.03    0.51 ^ hold141/Z (CLKBUF_X1)
                                         net206 (net)
                  0.01    0.00    0.51 ^ hold138/A (CLKBUF_X3)
     1    3.43    0.01    0.03    0.54 ^ hold138/Z (CLKBUF_X3)
                                         net203 (net)
                  0.01    0.00    0.54 ^ hold142/A (CLKBUF_X3)
    30   74.93    0.06    0.08    0.62 ^ hold142/Z (CLKBUF_X3)
                                         net207 (net)
                  0.06    0.00    0.63 ^ max_length50/A (BUF_X4)
    36  117.67    0.05    0.06    0.69 ^ max_length50/Z (BUF_X4)
                                         net64 (net)
                  0.09    0.06    0.74 ^ qnr.dep[4]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.74   data arrival time

                          1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock source latency
     1   46.25    0.00    0.00    1.20 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.21 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   53.55    0.04    0.07    1.28 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    1.29 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   85.07    0.06    0.11    1.39 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.06    0.01    1.40 ^ clkbuf_6_32_0_clk/A (CLKBUF_X3)
    14   38.98    0.03    0.08    1.48 ^ clkbuf_6_32_0_clk/Z (CLKBUF_X3)
                                         clknet_6_32_0_clk (net)
                  0.03    0.00    1.48 ^ clkbuf_leaf_101_clk/A (CLKBUF_X3)
     9   11.81    0.01    0.05    1.52 ^ clkbuf_leaf_101_clk/Z (CLKBUF_X3)
                                         clknet_leaf_101_clk (net)
                  0.01    0.00    1.52 ^ qnr.dep[4]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    1.52   clock reconvergence pessimism
                          0.04    1.57   library recovery time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[16]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   46.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   53.55    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    0.09 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   85.07    0.06    0.11    0.19 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.06    0.01    0.20 ^ clkbuf_6_35_0_clk/A (CLKBUF_X3)
    15   39.36    0.03    0.08    0.27 ^ clkbuf_6_35_0_clk/Z (CLKBUF_X3)
                                         clknet_6_35_0_clk (net)
                  0.03    0.00    0.28 ^ clkbuf_leaf_127_clk/A (CLKBUF_X3)
     8   10.50    0.01    0.04    0.32 ^ clkbuf_leaf_127_clk/Z (CLKBUF_X3)
                                         clknet_leaf_127_clk (net)
                  0.01    0.00    0.32 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     1   12.62    0.02    0.14    0.46 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.02    0.00    0.46 ^ rebuffer6/A (BUF_X16)
     6   64.95    0.01    0.02    0.49 ^ rebuffer6/Z (BUF_X16)
                                         net71 (net)
                  0.03    0.03    0.51 ^ _068764_/A (BUF_X32)
     5   92.23    0.01    0.03    0.54 ^ _068764_/Z (BUF_X32)
                                         _004529_ (net)
                  0.02    0.01    0.55 ^ _068765_/A (INV_X32)
     3   58.87    0.01    0.01    0.56 v _068765_/ZN (INV_X32)
                                         _004530_ (net)
                  0.01    0.00    0.56 v _068766_/A (BUF_X32)
     8  169.25    0.01    0.02    0.59 v _068766_/Z (BUF_X32)
                                         _004531_ (net)
                  0.02    0.01    0.60 v _068767_/A (BUF_X32)
     6  118.46    0.01    0.03    0.63 v _068767_/Z (BUF_X32)
                                         _004532_ (net)
                  0.02    0.02    0.64 v _069152_/A (BUF_X32)
     9  197.67    0.01    0.03    0.67 v _069152_/Z (BUF_X32)
                                         _004684_ (net)
                  0.08    0.06    0.74 v _072355_/A1 (OR2_X1)
     2    6.00    0.01    0.09    0.82 v _072355_/ZN (OR2_X1)
                                         _053938_ (net)
                  0.01    0.00    0.82 v _119813_/B (FA_X1)
     1    3.33    0.01    0.12    0.95 ^ _119813_/S (FA_X1)
                                         _053941_ (net)
                  0.01    0.00    0.95 ^ _119815_/CI (FA_X1)
     1    3.21    0.02    0.09    1.04 v _119815_/S (FA_X1)
                                         _053946_ (net)
                  0.02    0.00    1.04 v _119817_/CI (FA_X1)
     1    3.30    0.01    0.12    1.16 ^ _119817_/S (FA_X1)
                                         _053953_ (net)
                  0.01    0.00    1.16 ^ _119818_/CI (FA_X1)
     1    1.94    0.02    0.09    1.25 v _119818_/S (FA_X1)
                                         _053955_ (net)
                  0.02    0.00    1.25 v _078384_/A (INV_X1)
     1    3.76    0.01    0.02    1.27 ^ _078384_/ZN (INV_X1)
                                         _066415_ (net)
                  0.01    0.00    1.27 ^ _124238_/B (HA_X1)
     3    6.06    0.04    0.07    1.34 ^ _124238_/S (HA_X1)
                                         _066417_ (net)
                  0.04    0.00    1.34 ^ _098175_/A (INV_X1)
     3   10.11    0.02    0.03    1.37 v _098175_/ZN (INV_X1)
                                         _023680_ (net)
                  0.02    0.00    1.37 v _098203_/A3 (NOR3_X2)
     2    3.81    0.03    0.06    1.42 ^ _098203_/ZN (NOR3_X2)
                                         _023705_ (net)
                  0.03    0.00    1.42 ^ _098205_/A1 (NAND3_X1)
     1    1.97    0.01    0.02    1.45 v _098205_/ZN (NAND3_X1)
                                         _023707_ (net)
                  0.01    0.00    1.45 v _098206_/A3 (NAND3_X1)
     3    6.28    0.02    0.03    1.48 ^ _098206_/ZN (NAND3_X1)
                                         _023708_ (net)
                  0.02    0.00    1.48 ^ _098207_/A (INV_X1)
     2    3.60    0.01    0.01    1.50 v _098207_/ZN (INV_X1)
                                         _023709_ (net)
                  0.01    0.00    1.50 v _098228_/B1 (OAI21_X1)
     2    3.07    0.02    0.03    1.53 ^ _098228_/ZN (OAI21_X1)
                                         _023728_ (net)
                  0.02    0.00    1.53 ^ _098229_/A1 (OR2_X1)
     1    3.12    0.01    0.03    1.56 ^ _098229_/ZN (OR2_X1)
                                         _023729_ (net)
                  0.01    0.00    1.56 ^ _098231_/A1 (NAND3_X2)
     1   14.97    0.02    0.04    1.60 v _098231_/ZN (NAND3_X2)
                                         _023731_ (net)
                  0.02    0.00    1.60 v _098233_/A (OAI21_X1)
     1    1.47    0.02    0.03    1.63 ^ _098233_/ZN (OAI21_X1)
                                         _001831_ (net)
                  0.02    0.00    1.63 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[16]$_DFFE_PP_/D (DFF_X1)
                                  1.63   data arrival time

                          1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock source latency
     1   46.25    0.00    0.00    1.20 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.21 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   53.55    0.04    0.07    1.28 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.29 ^ clkbuf_2_0_0_clk/A (CLKBUF_X3)
    16   78.07    0.06    0.10    1.38 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk (net)
                  0.06    0.01    1.39 ^ clkbuf_6_0_0_clk/A (CLKBUF_X3)
    10   28.11    0.02    0.07    1.46 ^ clkbuf_6_0_0_clk/Z (CLKBUF_X3)
                                         clknet_6_0_0_clk (net)
                  0.02    0.00    1.46 ^ clkbuf_leaf_666_clk/A (CLKBUF_X3)
    13   16.12    0.02    0.05    1.51 ^ clkbuf_leaf_666_clk/Z (CLKBUF_X3)
                                         clknet_leaf_666_clk (net)
                  0.02    0.00    1.51 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[16]$_DFFE_PP_/CK (DFF_X1)
                          0.00    1.51   clock reconvergence pessimism
                         -0.03    1.48   library setup time
                                  1.48   data required time
-----------------------------------------------------------------------------
                                  1.48   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[4]$_DFFE_PN0P_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.24    0.24 ^ input external delay
     1    1.11    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.24 ^ hold143/A (CLKBUF_X1)
     1    0.94    0.01    0.02    0.26 ^ hold143/Z (CLKBUF_X1)
                                         net208 (net)
                  0.01    0.00    0.26 ^ hold139/A (CLKBUF_X1)
     1    1.34    0.01    0.03    0.29 ^ hold139/Z (CLKBUF_X1)
                                         net204 (net)
                  0.01    0.00    0.29 ^ hold144/A (CLKBUF_X1)
     1    1.14    0.01    0.03    0.32 ^ hold144/Z (CLKBUF_X1)
                                         net209 (net)
                  0.01    0.00    0.32 ^ hold137/A (CLKBUF_X1)
     1    1.37    0.01    0.03    0.34 ^ hold137/Z (CLKBUF_X1)
                                         net202 (net)
                  0.01    0.00    0.34 ^ hold145/A (CLKBUF_X1)
     1    1.41    0.01    0.03    0.37 ^ hold145/Z (CLKBUF_X1)
                                         net210 (net)
                  0.01    0.00    0.37 ^ hold140/A (CLKBUF_X1)
     1    1.14    0.01    0.03    0.40 ^ hold140/Z (CLKBUF_X1)
                                         net205 (net)
                  0.01    0.00    0.40 ^ hold146/A (CLKBUF_X1)
     1    3.83    0.01    0.03    0.43 ^ hold146/Z (CLKBUF_X1)
                                         net211 (net)
                  0.01    0.00    0.43 ^ input18/A (BUF_X4)
     1    1.59    0.00    0.02    0.45 ^ input18/Z (BUF_X4)
                                         net32 (net)
                  0.00    0.00    0.45 ^ hold147/A (CLKBUF_X1)
     1    1.79    0.01    0.03    0.48 ^ hold147/Z (CLKBUF_X1)
                                         net212 (net)
                  0.01    0.00    0.48 ^ hold141/A (CLKBUF_X1)
     1    3.70    0.01    0.03    0.51 ^ hold141/Z (CLKBUF_X1)
                                         net206 (net)
                  0.01    0.00    0.51 ^ hold138/A (CLKBUF_X3)
     1    3.43    0.01    0.03    0.54 ^ hold138/Z (CLKBUF_X3)
                                         net203 (net)
                  0.01    0.00    0.54 ^ hold142/A (CLKBUF_X3)
    30   74.93    0.06    0.08    0.62 ^ hold142/Z (CLKBUF_X3)
                                         net207 (net)
                  0.06    0.00    0.63 ^ max_length50/A (BUF_X4)
    36  117.67    0.05    0.06    0.69 ^ max_length50/Z (BUF_X4)
                                         net64 (net)
                  0.09    0.06    0.74 ^ qnr.dep[4]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.74   data arrival time

                          1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock source latency
     1   46.25    0.00    0.00    1.20 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.21 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   53.55    0.04    0.07    1.28 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    1.29 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   85.07    0.06    0.11    1.39 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.06    0.01    1.40 ^ clkbuf_6_32_0_clk/A (CLKBUF_X3)
    14   38.98    0.03    0.08    1.48 ^ clkbuf_6_32_0_clk/Z (CLKBUF_X3)
                                         clknet_6_32_0_clk (net)
                  0.03    0.00    1.48 ^ clkbuf_leaf_101_clk/A (CLKBUF_X3)
     9   11.81    0.01    0.05    1.52 ^ clkbuf_leaf_101_clk/Z (CLKBUF_X3)
                                         clknet_leaf_101_clk (net)
                  0.01    0.00    1.52 ^ qnr.dep[4]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    1.52   clock reconvergence pessimism
                          0.04    1.57   library recovery time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.82   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[16]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   46.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   53.55    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    0.09 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   85.07    0.06    0.11    0.19 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.06    0.01    0.20 ^ clkbuf_6_35_0_clk/A (CLKBUF_X3)
    15   39.36    0.03    0.08    0.27 ^ clkbuf_6_35_0_clk/Z (CLKBUF_X3)
                                         clknet_6_35_0_clk (net)
                  0.03    0.00    0.28 ^ clkbuf_leaf_127_clk/A (CLKBUF_X3)
     8   10.50    0.01    0.04    0.32 ^ clkbuf_leaf_127_clk/Z (CLKBUF_X3)
                                         clknet_leaf_127_clk (net)
                  0.01    0.00    0.32 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     1   12.62    0.02    0.14    0.46 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.02    0.00    0.46 ^ rebuffer6/A (BUF_X16)
     6   64.95    0.01    0.02    0.49 ^ rebuffer6/Z (BUF_X16)
                                         net71 (net)
                  0.03    0.03    0.51 ^ _068764_/A (BUF_X32)
     5   92.23    0.01    0.03    0.54 ^ _068764_/Z (BUF_X32)
                                         _004529_ (net)
                  0.02    0.01    0.55 ^ _068765_/A (INV_X32)
     3   58.87    0.01    0.01    0.56 v _068765_/ZN (INV_X32)
                                         _004530_ (net)
                  0.01    0.00    0.56 v _068766_/A (BUF_X32)
     8  169.25    0.01    0.02    0.59 v _068766_/Z (BUF_X32)
                                         _004531_ (net)
                  0.02    0.01    0.60 v _068767_/A (BUF_X32)
     6  118.46    0.01    0.03    0.63 v _068767_/Z (BUF_X32)
                                         _004532_ (net)
                  0.02    0.02    0.64 v _069152_/A (BUF_X32)
     9  197.67    0.01    0.03    0.67 v _069152_/Z (BUF_X32)
                                         _004684_ (net)
                  0.08    0.06    0.74 v _072355_/A1 (OR2_X1)
     2    6.00    0.01    0.09    0.82 v _072355_/ZN (OR2_X1)
                                         _053938_ (net)
                  0.01    0.00    0.82 v _119813_/B (FA_X1)
     1    3.33    0.01    0.12    0.95 ^ _119813_/S (FA_X1)
                                         _053941_ (net)
                  0.01    0.00    0.95 ^ _119815_/CI (FA_X1)
     1    3.21    0.02    0.09    1.04 v _119815_/S (FA_X1)
                                         _053946_ (net)
                  0.02    0.00    1.04 v _119817_/CI (FA_X1)
     1    3.30    0.01    0.12    1.16 ^ _119817_/S (FA_X1)
                                         _053953_ (net)
                  0.01    0.00    1.16 ^ _119818_/CI (FA_X1)
     1    1.94    0.02    0.09    1.25 v _119818_/S (FA_X1)
                                         _053955_ (net)
                  0.02    0.00    1.25 v _078384_/A (INV_X1)
     1    3.76    0.01    0.02    1.27 ^ _078384_/ZN (INV_X1)
                                         _066415_ (net)
                  0.01    0.00    1.27 ^ _124238_/B (HA_X1)
     3    6.06    0.04    0.07    1.34 ^ _124238_/S (HA_X1)
                                         _066417_ (net)
                  0.04    0.00    1.34 ^ _098175_/A (INV_X1)
     3   10.11    0.02    0.03    1.37 v _098175_/ZN (INV_X1)
                                         _023680_ (net)
                  0.02    0.00    1.37 v _098203_/A3 (NOR3_X2)
     2    3.81    0.03    0.06    1.42 ^ _098203_/ZN (NOR3_X2)
                                         _023705_ (net)
                  0.03    0.00    1.42 ^ _098205_/A1 (NAND3_X1)
     1    1.97    0.01    0.02    1.45 v _098205_/ZN (NAND3_X1)
                                         _023707_ (net)
                  0.01    0.00    1.45 v _098206_/A3 (NAND3_X1)
     3    6.28    0.02    0.03    1.48 ^ _098206_/ZN (NAND3_X1)
                                         _023708_ (net)
                  0.02    0.00    1.48 ^ _098207_/A (INV_X1)
     2    3.60    0.01    0.01    1.50 v _098207_/ZN (INV_X1)
                                         _023709_ (net)
                  0.01    0.00    1.50 v _098228_/B1 (OAI21_X1)
     2    3.07    0.02    0.03    1.53 ^ _098228_/ZN (OAI21_X1)
                                         _023728_ (net)
                  0.02    0.00    1.53 ^ _098229_/A1 (OR2_X1)
     1    3.12    0.01    0.03    1.56 ^ _098229_/ZN (OR2_X1)
                                         _023729_ (net)
                  0.01    0.00    1.56 ^ _098231_/A1 (NAND3_X2)
     1   14.97    0.02    0.04    1.60 v _098231_/ZN (NAND3_X2)
                                         _023731_ (net)
                  0.02    0.00    1.60 v _098233_/A (OAI21_X1)
     1    1.47    0.02    0.03    1.63 ^ _098233_/ZN (OAI21_X1)
                                         _001831_ (net)
                  0.02    0.00    1.63 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[16]$_DFFE_PP_/D (DFF_X1)
                                  1.63   data arrival time

                          1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock source latency
     1   46.25    0.00    0.00    1.20 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.21 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   53.55    0.04    0.07    1.28 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.29 ^ clkbuf_2_0_0_clk/A (CLKBUF_X3)
    16   78.07    0.06    0.10    1.38 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk (net)
                  0.06    0.01    1.39 ^ clkbuf_6_0_0_clk/A (CLKBUF_X3)
    10   28.11    0.02    0.07    1.46 ^ clkbuf_6_0_0_clk/Z (CLKBUF_X3)
                                         clknet_6_0_0_clk (net)
                  0.02    0.00    1.46 ^ clkbuf_leaf_666_clk/A (CLKBUF_X3)
    13   16.12    0.02    0.05    1.51 ^ clkbuf_leaf_666_clk/Z (CLKBUF_X3)
                                         clknet_leaf_666_clk (net)
                  0.02    0.00    1.51 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[16]$_DFFE_PP_/CK (DFF_X1)
                          0.00    1.51   clock reconvergence pessimism
                         -0.03    1.48   library setup time
                                  1.48   data required time
-----------------------------------------------------------------------------
                                  1.48   data required time
                                 -1.63   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_124795_/S                             25.25   26.81   -1.55 (VIOLATED)
_123626_/S                             25.25   26.48   -1.23 (VIOLATED)
_124798_/S                             25.25   26.13   -0.87 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.06528910994529724

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3289

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-1.5532855987548828

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0615

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 423

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[16]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.11    0.19 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
   0.08    0.27 ^ clkbuf_6_35_0_clk/Z (CLKBUF_X3)
   0.05    0.32 ^ clkbuf_leaf_127_clk/Z (CLKBUF_X3)
   0.00    0.32 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
   0.14    0.46 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
   0.02    0.49 ^ rebuffer6/Z (BUF_X16)
   0.05    0.54 ^ _068764_/Z (BUF_X32)
   0.02    0.56 v _068765_/ZN (INV_X32)
   0.02    0.59 v _068766_/Z (BUF_X32)
   0.04    0.63 v _068767_/Z (BUF_X32)
   0.05    0.67 v _069152_/Z (BUF_X32)
   0.15    0.82 v _072355_/ZN (OR2_X1)
   0.13    0.95 ^ _119813_/S (FA_X1)
   0.09    1.04 v _119815_/S (FA_X1)
   0.12    1.16 ^ _119817_/S (FA_X1)
   0.09    1.25 v _119818_/S (FA_X1)
   0.02    1.27 ^ _078384_/ZN (INV_X1)
   0.07    1.34 ^ _124238_/S (HA_X1)
   0.03    1.37 v _098175_/ZN (INV_X1)
   0.06    1.42 ^ _098203_/ZN (NOR3_X2)
   0.02    1.45 v _098205_/ZN (NAND3_X1)
   0.03    1.48 ^ _098206_/ZN (NAND3_X1)
   0.01    1.50 v _098207_/ZN (INV_X1)
   0.03    1.53 ^ _098228_/ZN (OAI21_X1)
   0.03    1.56 ^ _098229_/ZN (OR2_X1)
   0.04    1.60 v _098231_/ZN (NAND3_X2)
   0.03    1.63 ^ _098233_/ZN (OAI21_X1)
   0.00    1.63 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[16]$_DFFE_PP_/D (DFF_X1)
           1.63   data arrival time

   1.20    1.20   clock clk (rise edge)
   0.00    1.20   clock source latency
   0.00    1.20 ^ clk (in)
   0.08    1.28 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.10    1.38 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
   0.08    1.46 ^ clkbuf_6_0_0_clk/Z (CLKBUF_X3)
   0.05    1.51 ^ clkbuf_leaf_666_clk/Z (CLKBUF_X3)
   0.00    1.51 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_5.macu.mult_res[16]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.51   clock reconvergence pessimism
  -0.03    1.48   library setup time
           1.48   data required time
---------------------------------------------------------
           1.48   data required time
          -1.63   data arrival time
---------------------------------------------------------
          -0.15   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.11    0.19 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
   0.08    0.28 ^ clkbuf_6_41_0_clk/Z (CLKBUF_X3)
   0.05    0.32 ^ clkbuf_leaf_128_clk/Z (CLKBUF_X3)
   0.00    0.32 ^ dqnr_doe$_DFFE_PP_/CK (DFF_X1)
   0.09    0.41 v dqnr_doe$_DFFE_PP_/Q (DFF_X1)
   0.00    0.41 v rle.ddstrb$_DFF_P_/D (DFF_X2)
           0.41   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.11    0.19 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
   0.08    0.28 ^ clkbuf_6_41_0_clk/Z (CLKBUF_X3)
   0.05    0.32 ^ clkbuf_leaf_128_clk/Z (CLKBUF_X3)
   0.00    0.32 ^ rle.ddstrb$_DFF_P_/CK (DFF_X2)
   0.00    0.32   clock reconvergence pessimism
   0.00    0.33   library hold time
           0.33   data required time
---------------------------------------------------------
           0.33   data required time
          -0.41   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.3225

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.3287

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1.6252

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.1479

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-9.100418

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.94e-02   1.43e-02   3.92e-04   6.41e-02  13.8%
Combinational          1.84e-01   1.94e-01   1.90e-03   3.79e-01  81.7%
Clock                  9.50e-03   1.11e-02   5.12e-05   2.06e-02   4.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.43e-01   2.19e-01   2.34e-03   4.64e-01 100.0%
                          52.3%      47.2%       0.5%
