17:48:04 INFO  : Launching XSDB server: xsdb.bat -interactive C:\Users\Tirthak\OneDrive\ECE532\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
17:48:07 INFO  : XSDB server has started successfully.
17:48:07 INFO  : Processing command line option -hwspec C:/Users/Tirthak/OneDrive/ECE532/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
17:50:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:50:29 INFO  : FPGA configured successfully with bitstream "C:/Users/Tirthak/OneDrive/ECE532/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_0/download.bit"
17:58:29 ERROR : Unable to establish socket connection to port 2350
17:58:29 ERROR : Unable to establish communication with XMD at port 2350
18:00:09 ERROR : Unable to establish socket connection to port 2350
18:00:09 ERROR : Unable to establish communication with XMD at port 2350
18:01:50 ERROR : Unable to establish socket connection to port 2350
18:01:50 ERROR : Unable to establish communication with XMD at port 2350
18:03:30 ERROR : Unable to establish socket connection to port 2350
18:03:30 ERROR : Unable to establish communication with XMD at port 2350
18:04:38 INFO  : Inferring section assignments and sizes from elf file: C:\Users\Tirthak\OneDrive\ECE532\project_1_1\project_1\vivado\vivado.sdk\graphics\Debug\graphics.elf
18:07:39 INFO  : Successfully generated C:\Users\Tirthak\OneDrive\ECE532\project_1_1\project_1\vivado\vivado.sdk\graphics\src\lscript.ld.
18:07:39 INFO  : Applying linker script to all configurations of project graphics.
18:07:39 INFO  : Setting rebuild state to true for all configurations of project graphics.
18:16:27 ERROR : Unable to establish socket connection to port 2350
18:16:27 ERROR : Unable to establish communication with XMD at port 2350
18:21:14 ERROR : Unable to establish socket connection to port 2350
18:21:14 ERROR : Unable to establish communication with XMD at port 2350
18:33:52 ERROR : Unable to establish socket connection to port 2350
18:33:52 ERROR : Unable to establish communication with XMD at port 2350
18:40:48 INFO  : Launching XSDB server: xsdb.bat -interactive C:\Users\Tirthak\Desktop\ECE532\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
18:40:51 INFO  : XSDB server has started successfully.
18:40:51 INFO  : Processing command line option -hwspec C:/Users/Tirthak/Desktop/ECE532/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
18:42:53 ERROR : Unable to establish socket connection to port 2350
18:42:53 ERROR : Unable to establish communication with XMD at port 2350
18:45:51 ERROR : Unable to establish socket connection to port 2350
18:45:51 ERROR : Unable to establish communication with XMD at port 2350
18:46:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
18:46:44 INFO  : 'fpga -state' command is executed.
18:46:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:44 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
18:46:44 INFO  : 'jtag frequency' command is executed.
18:46:44 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"". available targets:
  1* xc7a100t
18:46:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
----------------End of Script----------------

18:56:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
18:56:54 INFO  : 'fpga -state' command is executed.
18:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:54 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
18:56:54 INFO  : 'jtag frequency' command is executed.
18:56:54 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"". available targets:
  1* xc7a100t
18:56:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
----------------End of Script----------------

18:56:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
18:56:59 INFO  : 'fpga -state' command is executed.
18:56:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:59 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
18:56:59 INFO  : 'jtag frequency' command is executed.
18:57:00 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"". available targets:
  1* xc7a100t
18:57:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
----------------End of Script----------------

13:46:03 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
13:46:06 INFO  : XSDB server has started successfully.
13:46:11 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
13:48:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:48:37 INFO  : 'fpga -state' command is executed.
13:48:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:38 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
13:48:38 INFO  : 'jtag frequency' command is executed.
13:48:38 ERROR : no targets found with "name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"". available targets:
  1* xc7a100t
13:48:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
----------------End of Script----------------

13:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:49:11 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_0/download.bit"
13:49:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:49:20 INFO  : 'fpga -state' command is executed.
13:49:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:20 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
13:49:20 INFO  : 'jtag frequency' command is executed.
13:49:20 INFO  : Context for processor 'microblaze_0' is selected.
13:49:20 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:49:20 INFO  : Context for processor 'microblaze_0' is selected.
13:49:20 INFO  : Processor reset is completed for 'microblaze_0'.
13:49:20 INFO  : Context for processor 'microblaze_0' is selected.
13:49:21 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics/Debug/graphics.elf' is downloaded to processor 'microblaze_0'.
13:49:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics/Debug/graphics.elf
----------------End of Script----------------

13:49:21 INFO  : Memory regions updated for context MicroBlaze #0
13:49:21 INFO  : Context for processor 'microblaze_0' is selected.
13:49:21 INFO  : 'con' command is executed.
13:49:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

13:49:21 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics.elf.tcl'
13:49:40 INFO  : Disconnected from the channel tcfchan#1.
13:49:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:49:40 INFO  : 'fpga -state' command is executed.
13:49:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
13:49:40 INFO  : 'jtag frequency' command is executed.
13:49:40 INFO  : Context for processor 'microblaze_0' is selected.
13:49:40 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:49:40 INFO  : Context for processor 'microblaze_0' is selected.
13:49:41 INFO  : Processor reset is completed for 'microblaze_0'.
13:49:41 INFO  : Context for processor 'microblaze_0' is selected.
13:49:41 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics/Debug/graphics.elf' is downloaded to processor 'microblaze_0'.
13:49:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics/Debug/graphics.elf
----------------End of Script----------------

13:49:41 INFO  : Memory regions updated for context MicroBlaze #0
13:49:41 INFO  : Context for processor 'microblaze_0' is selected.
13:49:41 INFO  : 'con' command is executed.
13:49:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

13:49:41 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics.elf.tcl'
13:51:38 INFO  : Disconnected from the channel tcfchan#2.
13:51:39 INFO  : Processor reset is completed for microblaze_0
14:33:34 INFO  : Processor reset is completed for microblaze_0
14:36:59 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:37:01 INFO  : Processor reset is completed for microblaze_0
14:37:30 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:37:32 INFO  : Processor reset is completed for microblaze_0
14:37:58 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:37:59 INFO  : Processor reset is completed for microblaze_0
14:39:22 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:42:09 INFO  : Processor reset is completed for microblaze_0
14:42:55 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:42:57 INFO  : Processor reset is completed for microblaze_0
14:47:33 INFO  : Processor reset is completed for microblaze_0
14:49:02 INFO  : Processor reset is completed for microblaze_0
14:49:40 INFO  : Processor reset is completed for microblaze_0
14:50:26 INFO  : Processor reset is completed for microblaze_0
14:54:41 INFO  : Processor reset is completed for microblaze_0
15:29:04 INFO  : Processor reset is completed for microblaze_0
15:29:50 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:29:52 INFO  : Processor reset is completed for microblaze_0
15:30:19 INFO  : Processor reset is completed for microblaze_0
15:32:50 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:32:52 INFO  : Processor reset is completed for microblaze_0
15:33:02 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:33:03 INFO  : Processor reset is completed for microblaze_0
15:33:58 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:33:59 INFO  : Processor reset is completed for microblaze_0
15:45:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
15:45:11 INFO  : 'fpga -state' command is executed.
15:45:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:11 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
15:45:11 INFO  : 'jtag frequency' command is executed.
15:45:11 INFO  : Context for processor 'microblaze_0' is selected.
15:45:11 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
15:45:12 INFO  : Context for processor 'microblaze_0' is selected.
15:45:12 INFO  : Processor reset is completed for 'microblaze_0'.
15:45:12 INFO  : Context for processor 'microblaze_0' is selected.
15:45:12 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
15:45:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

15:45:12 INFO  : Memory regions updated for context MicroBlaze #0
15:45:12 INFO  : Context for processor 'microblaze_0' is selected.
15:45:12 INFO  : 'con' command is executed.
15:45:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

15:45:12 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
15:51:21 INFO  : Disconnected from the channel tcfchan#3.
15:51:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
15:51:21 INFO  : 'fpga -state' command is executed.
15:51:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:21 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
15:51:21 INFO  : 'jtag frequency' command is executed.
15:51:22 INFO  : Context for processor 'microblaze_0' is selected.
15:51:22 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
15:51:22 INFO  : Context for processor 'microblaze_0' is selected.
15:51:22 INFO  : Processor reset is completed for 'microblaze_0'.
15:51:22 INFO  : Context for processor 'microblaze_0' is selected.
15:51:22 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
15:51:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

15:51:22 INFO  : Memory regions updated for context MicroBlaze #0
15:51:22 INFO  : Context for processor 'microblaze_0' is selected.
15:51:22 INFO  : 'con' command is executed.
15:51:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

15:51:22 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
15:56:32 INFO  : Disconnected from the channel tcfchan#4.
15:56:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
15:56:33 INFO  : 'fpga -state' command is executed.
15:56:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:33 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
15:56:33 INFO  : 'jtag frequency' command is executed.
15:56:33 INFO  : Context for processor 'microblaze_0' is selected.
15:56:33 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
15:56:33 INFO  : Context for processor 'microblaze_0' is selected.
15:56:33 INFO  : Processor reset is completed for 'microblaze_0'.
15:56:33 INFO  : Context for processor 'microblaze_0' is selected.
15:56:33 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
15:56:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

15:56:33 INFO  : Memory regions updated for context MicroBlaze #0
15:56:33 INFO  : Context for processor 'microblaze_0' is selected.
15:56:33 INFO  : 'con' command is executed.
15:56:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

15:56:33 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
15:57:01 INFO  : Disconnected from the channel tcfchan#5.
15:57:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
15:57:01 INFO  : 'fpga -state' command is executed.
15:57:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:01 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
15:57:01 INFO  : 'jtag frequency' command is executed.
15:57:01 INFO  : Context for processor 'microblaze_0' is selected.
15:57:01 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
15:57:01 INFO  : Context for processor 'microblaze_0' is selected.
15:57:01 INFO  : Processor reset is completed for 'microblaze_0'.
15:57:01 INFO  : Context for processor 'microblaze_0' is selected.
15:57:02 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
15:57:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

15:57:02 INFO  : Memory regions updated for context MicroBlaze #0
15:57:02 INFO  : Context for processor 'microblaze_0' is selected.
15:57:02 INFO  : 'con' command is executed.
15:57:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

15:57:02 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
15:57:35 INFO  : Disconnected from the channel tcfchan#6.
15:57:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
15:57:35 INFO  : 'fpga -state' command is executed.
15:57:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:35 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
15:57:35 INFO  : 'jtag frequency' command is executed.
15:57:35 INFO  : Context for processor 'microblaze_0' is selected.
15:57:35 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
15:57:35 INFO  : Context for processor 'microblaze_0' is selected.
15:57:35 INFO  : Processor reset is completed for 'microblaze_0'.
15:57:35 INFO  : Context for processor 'microblaze_0' is selected.
15:57:35 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
15:57:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

15:57:35 INFO  : Memory regions updated for context MicroBlaze #0
15:57:35 INFO  : Context for processor 'microblaze_0' is selected.
15:57:35 INFO  : 'con' command is executed.
15:57:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

15:57:35 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
15:58:25 INFO  : Disconnected from the channel tcfchan#7.
15:58:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
15:58:26 INFO  : 'fpga -state' command is executed.
15:58:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:26 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
15:58:26 INFO  : 'jtag frequency' command is executed.
15:58:26 INFO  : Context for processor 'microblaze_0' is selected.
15:58:26 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
15:58:26 INFO  : Context for processor 'microblaze_0' is selected.
15:58:26 INFO  : Processor reset is completed for 'microblaze_0'.
15:58:26 INFO  : Context for processor 'microblaze_0' is selected.
15:58:26 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
15:58:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

15:58:26 INFO  : Memory regions updated for context MicroBlaze #0
15:58:26 INFO  : Context for processor 'microblaze_0' is selected.
15:58:26 INFO  : 'con' command is executed.
15:58:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

15:58:26 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
16:00:10 INFO  : Disconnected from the channel tcfchan#8.
16:00:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
16:00:10 INFO  : 'fpga -state' command is executed.
16:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:10 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
16:00:10 INFO  : 'jtag frequency' command is executed.
16:00:10 INFO  : Context for processor 'microblaze_0' is selected.
16:00:10 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
16:00:11 INFO  : Context for processor 'microblaze_0' is selected.
16:00:11 INFO  : Processor reset is completed for 'microblaze_0'.
16:00:11 INFO  : Context for processor 'microblaze_0' is selected.
16:00:11 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
16:00:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

16:00:11 INFO  : Memory regions updated for context MicroBlaze #0
16:00:11 INFO  : Context for processor 'microblaze_0' is selected.
16:00:11 INFO  : 'con' command is executed.
16:00:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

16:00:11 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
16:01:08 INFO  : Disconnected from the channel tcfchan#9.
16:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
16:01:08 INFO  : 'fpga -state' command is executed.
16:01:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:08 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
16:01:08 INFO  : 'jtag frequency' command is executed.
16:01:08 INFO  : Context for processor 'microblaze_0' is selected.
16:01:08 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
16:01:08 INFO  : Context for processor 'microblaze_0' is selected.
16:01:08 INFO  : Processor reset is completed for 'microblaze_0'.
16:01:08 INFO  : Context for processor 'microblaze_0' is selected.
16:01:09 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
16:01:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

16:01:09 INFO  : Memory regions updated for context MicroBlaze #0
16:01:09 INFO  : Context for processor 'microblaze_0' is selected.
16:01:09 INFO  : 'con' command is executed.
16:01:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

16:01:09 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
16:01:29 INFO  : Disconnected from the channel tcfchan#10.
16:01:29 INFO  : Processor reset is completed for microblaze_0
16:01:55 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:01:56 INFO  : Processor reset is completed for microblaze_0
16:02:32 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:02:34 INFO  : Processor reset is completed for microblaze_0
16:02:52 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:02:54 INFO  : Processor reset is completed for microblaze_0
16:03:06 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:51:47 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
16:51:48 INFO  : XSDB server has started successfully.
16:51:49 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
16:51:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
16:52:19 INFO  : Processor reset is completed for microblaze_0
16:52:47 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:52:49 INFO  : Processor reset is completed for microblaze_0
16:55:25 INFO  : Processor reset is completed for microblaze_0
16:58:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
16:58:49 INFO  : 'fpga -state' command is executed.
16:58:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:49 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
16:58:49 INFO  : 'jtag frequency' command is executed.
16:58:49 INFO  : Context for processor 'microblaze_0' is selected.
16:58:49 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
16:58:49 INFO  : Context for processor 'microblaze_0' is selected.
16:58:50 INFO  : Processor reset is completed for 'microblaze_0'.
16:58:50 INFO  : Context for processor 'microblaze_0' is selected.
16:58:50 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
16:58:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

16:58:50 INFO  : Memory regions updated for context MicroBlaze #0
16:58:50 INFO  : Context for processor 'microblaze_0' is selected.
16:58:50 INFO  : 'con' command is executed.
16:58:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

16:58:50 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
16:59:48 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
16:59:48 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 0"
16:59:48 ERROR : Disconnect target failed.
16:59:58 INFO  : Disconnected from the channel tcfchan#1.
16:59:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
16:59:58 INFO  : 'fpga -state' command is executed.
16:59:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:58 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
16:59:58 INFO  : 'jtag frequency' command is executed.
16:59:58 INFO  : Context for processor 'microblaze_0' is selected.
16:59:58 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
16:59:59 INFO  : Context for processor 'microblaze_0' is selected.
16:59:59 INFO  : Processor reset is completed for 'microblaze_0'.
16:59:59 INFO  : Context for processor 'microblaze_0' is selected.
16:59:59 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
16:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

16:59:59 INFO  : Memory regions updated for context MicroBlaze #0
16:59:59 INFO  : Context for processor 'microblaze_0' is selected.
16:59:59 INFO  : 'con' command is executed.
16:59:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

16:59:59 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:00:28 INFO  : Disconnected from the channel tcfchan#2.
17:00:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:00:28 INFO  : 'fpga -state' command is executed.
17:00:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:28 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
17:00:28 INFO  : 'jtag frequency' command is executed.
17:00:28 INFO  : Context for processor 'microblaze_0' is selected.
17:00:28 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:00:28 INFO  : Context for processor 'microblaze_0' is selected.
17:00:28 INFO  : Processor reset is completed for 'microblaze_0'.
17:00:28 INFO  : Context for processor 'microblaze_0' is selected.
17:00:28 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
17:00:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

17:00:28 INFO  : Memory regions updated for context MicroBlaze #0
17:00:28 INFO  : Context for processor 'microblaze_0' is selected.
17:00:28 INFO  : 'con' command is executed.
17:00:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

17:00:28 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:00:52 INFO  : Disconnected from the channel tcfchan#3.
17:00:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:00:53 INFO  : 'fpga -state' command is executed.
17:00:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:53 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
17:00:53 INFO  : 'jtag frequency' command is executed.
17:00:53 INFO  : Context for processor 'microblaze_0' is selected.
17:00:53 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:00:53 INFO  : Context for processor 'microblaze_0' is selected.
17:00:53 INFO  : Processor reset is completed for 'microblaze_0'.
17:00:53 INFO  : Context for processor 'microblaze_0' is selected.
17:00:53 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
17:00:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

17:00:53 INFO  : Memory regions updated for context MicroBlaze #0
17:00:53 INFO  : Context for processor 'microblaze_0' is selected.
17:00:53 INFO  : 'con' command is executed.
17:00:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

17:00:53 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:08:00 INFO  : Disconnected from the channel tcfchan#4.
17:08:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:08:00 INFO  : 'fpga -state' command is executed.
17:08:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:01 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
17:08:01 INFO  : 'jtag frequency' command is executed.
17:08:01 INFO  : Context for processor 'microblaze_0' is selected.
17:08:01 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:08:01 INFO  : Context for processor 'microblaze_0' is selected.
17:08:01 INFO  : Processor reset is completed for 'microblaze_0'.
17:08:01 INFO  : Context for processor 'microblaze_0' is selected.
17:08:01 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
17:08:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

17:08:01 INFO  : Memory regions updated for context MicroBlaze #0
17:08:01 INFO  : Context for processor 'microblaze_0' is selected.
17:08:01 INFO  : 'con' command is executed.
17:08:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

17:08:01 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:08:14 INFO  : Disconnected from the channel tcfchan#5.
17:08:14 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:455)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
17:08:14 ERROR : Disconnect target failed.No active Target 0

17:08:39 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:455)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
17:08:39 ERROR : Disconnect target failed.No active Target 0

17:09:18 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:455)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
17:09:18 ERROR : Disconnect target failed.No active Target 0

17:09:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:09:46 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
17:10:01 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:455)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
17:10:01 ERROR : Disconnect target failed.No active Target 0

17:10:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:10:39 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
17:10:47 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: No Active System

	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:1011)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:455)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
17:10:47 ERROR : Disconnect target failed.No active Target 0

17:10:55 ERROR : Disconnect target failed.No active Target 0

17:10:55 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No active Target 0

	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:329)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:308)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:212)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:58)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$4.run(BundleContextImpl.java:827)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$4.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.stop(BundleContextImpl.java:820)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.stopWorker0(EquinoxBundle.java:955)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.stopWorker(EquinoxBundle.java:323)
	at org.eclipse.osgi.container.Module.doStop(Module.java:626)
	at org.eclipse.osgi.container.Module.stop(Module.java:488)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.decStartLevel(ModuleContainer.java:1623)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.doContainerStartLevel(ModuleContainer.java:1542)
	at org.eclipse.osgi.container.SystemModule.stopWorker(SystemModule.java:248)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$SystemBundle$EquinoxSystemModule.stopWorker(EquinoxBundle.java:144)
	at org.eclipse.osgi.container.Module.doStop(Module.java:626)
	at org.eclipse.osgi.container.Module.stop(Module.java:488)
	at org.eclipse.osgi.container.SystemModule.stop(SystemModule.java:186)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$SystemBundle$EquinoxSystemModule$1.run(EquinoxBundle.java:159)
	at java.lang.Thread.run(Thread.java:745)
17:10:55 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:11:23 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
17:11:24 INFO  : XSDB server has started successfully.
17:11:24 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
17:11:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
17:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:12:01 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
17:12:12 INFO  : Processor reset is completed for microblaze_0
17:13:13 INFO  : Processor reset is completed for microblaze_0
17:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:13:37 INFO  : 'fpga -state' command is executed.
17:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:37 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
17:13:37 INFO  : 'jtag frequency' command is executed.
17:13:37 INFO  : Context for processor 'microblaze_0' is selected.
17:13:37 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:13:37 INFO  : Context for processor 'microblaze_0' is selected.
17:13:38 INFO  : Processor reset is completed for 'microblaze_0'.
17:13:38 INFO  : Context for processor 'microblaze_0' is selected.
17:13:38 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
17:13:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

17:13:38 INFO  : Memory regions updated for context MicroBlaze #0
17:13:38 INFO  : Context for processor 'microblaze_0' is selected.
17:13:38 INFO  : 'con' command is executed.
17:13:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

17:13:38 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:14:08 INFO  : Disconnected from the channel tcfchan#1.
17:14:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:14:08 INFO  : 'fpga -state' command is executed.
17:14:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:08 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
17:14:08 INFO  : 'jtag frequency' command is executed.
17:14:08 INFO  : Context for processor 'microblaze_0' is selected.
17:14:08 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:14:08 INFO  : Context for processor 'microblaze_0' is selected.
17:14:08 INFO  : Processor reset is completed for 'microblaze_0'.
17:14:08 INFO  : Context for processor 'microblaze_0' is selected.
17:14:09 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
17:14:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

17:14:09 INFO  : Memory regions updated for context MicroBlaze #0
17:14:09 INFO  : Context for processor 'microblaze_0' is selected.
17:14:09 INFO  : 'con' command is executed.
17:14:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

17:14:09 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:14:42 INFO  : Disconnected from the channel tcfchan#2.
17:14:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:14:43 INFO  : 'fpga -state' command is executed.
17:14:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:43 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
17:14:43 INFO  : 'jtag frequency' command is executed.
17:14:43 INFO  : Context for processor 'microblaze_0' is selected.
17:14:43 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:14:43 INFO  : Context for processor 'microblaze_0' is selected.
17:14:43 INFO  : Processor reset is completed for 'microblaze_0'.
17:14:43 INFO  : Context for processor 'microblaze_0' is selected.
17:14:43 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
17:14:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

17:14:43 INFO  : Memory regions updated for context MicroBlaze #0
17:14:43 INFO  : Context for processor 'microblaze_0' is selected.
17:14:43 INFO  : 'con' command is executed.
17:14:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

17:14:43 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:15:59 INFO  : Disconnected from the channel tcfchan#3.
17:15:59 INFO  : Processor reset is completed for microblaze_0
17:17:19 INFO  : Processor reset is completed for microblaze_0
17:22:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:22:02 INFO  : 'fpga -state' command is executed.
17:22:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:02 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
17:22:02 INFO  : 'jtag frequency' command is executed.
17:22:03 INFO  : Context for processor 'microblaze_0' is selected.
17:22:03 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:22:03 INFO  : Context for processor 'microblaze_0' is selected.
17:22:03 INFO  : Processor reset is completed for 'microblaze_0'.
17:22:03 INFO  : Context for processor 'microblaze_0' is selected.
17:22:03 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
17:22:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

17:22:03 INFO  : Memory regions updated for context MicroBlaze #0
17:22:03 INFO  : Context for processor 'microblaze_0' is selected.
17:22:03 INFO  : 'con' command is executed.
17:22:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

17:22:03 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:22:17 INFO  : Disconnected from the channel tcfchan#4.
17:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:22:17 INFO  : 'fpga -state' command is executed.
17:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:17 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
17:22:17 INFO  : 'jtag frequency' command is executed.
17:22:17 INFO  : Context for processor 'microblaze_0' is selected.
17:22:17 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:22:17 INFO  : Context for processor 'microblaze_0' is selected.
17:22:17 INFO  : Processor reset is completed for 'microblaze_0'.
17:22:17 INFO  : Context for processor 'microblaze_0' is selected.
17:22:17 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
17:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

17:22:17 INFO  : Memory regions updated for context MicroBlaze #0
17:22:17 INFO  : Context for processor 'microblaze_0' is selected.
17:22:17 INFO  : 'con' command is executed.
17:22:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

17:22:17 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:22:48 INFO  : Disconnected from the channel tcfchan#5.
17:22:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:22:48 INFO  : 'fpga -state' command is executed.
17:22:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:48 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
17:22:48 INFO  : 'jtag frequency' command is executed.
17:22:48 INFO  : Context for processor 'microblaze_0' is selected.
17:22:48 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:22:48 INFO  : Context for processor 'microblaze_0' is selected.
17:22:48 INFO  : Processor reset is completed for 'microblaze_0'.
17:22:48 INFO  : Context for processor 'microblaze_0' is selected.
17:22:49 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
17:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

17:22:49 INFO  : Memory regions updated for context MicroBlaze #0
17:22:49 INFO  : Context for processor 'microblaze_0' is selected.
17:22:49 INFO  : 'con' command is executed.
17:22:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

17:22:49 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:23:27 INFO  : Disconnected from the channel tcfchan#6.
17:23:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:23:28 INFO  : 'fpga -state' command is executed.
17:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:28 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
17:23:28 INFO  : 'jtag frequency' command is executed.
17:23:28 INFO  : Context for processor 'microblaze_0' is selected.
17:23:28 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:23:28 INFO  : Context for processor 'microblaze_0' is selected.
17:23:28 INFO  : Processor reset is completed for 'microblaze_0'.
17:23:28 INFO  : Context for processor 'microblaze_0' is selected.
17:23:28 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
17:23:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

17:23:28 INFO  : Memory regions updated for context MicroBlaze #0
17:23:28 INFO  : Context for processor 'microblaze_0' is selected.
17:23:28 INFO  : 'con' command is executed.
17:23:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

17:23:28 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:23:45 INFO  : Disconnected from the channel tcfchan#7.
17:23:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:23:45 INFO  : 'fpga -state' command is executed.
17:23:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:45 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
17:23:45 INFO  : 'jtag frequency' command is executed.
17:23:45 INFO  : Context for processor 'microblaze_0' is selected.
17:23:45 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:23:45 INFO  : Context for processor 'microblaze_0' is selected.
17:23:45 INFO  : Processor reset is completed for 'microblaze_0'.
17:23:45 INFO  : Context for processor 'microblaze_0' is selected.
17:23:45 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
17:23:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

17:23:45 INFO  : Memory regions updated for context MicroBlaze #0
17:23:45 INFO  : Context for processor 'microblaze_0' is selected.
17:23:45 INFO  : 'con' command is executed.
17:23:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

17:23:45 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:24:01 INFO  : Disconnected from the channel tcfchan#8.
17:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:24:01 INFO  : 'fpga -state' command is executed.
17:24:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:02 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
17:24:02 INFO  : 'jtag frequency' command is executed.
17:24:02 INFO  : Context for processor 'microblaze_0' is selected.
17:24:02 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:24:02 INFO  : Context for processor 'microblaze_0' is selected.
17:24:02 INFO  : Processor reset is completed for 'microblaze_0'.
17:24:02 INFO  : Context for processor 'microblaze_0' is selected.
17:24:02 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
17:24:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

17:24:02 INFO  : Memory regions updated for context MicroBlaze #0
17:24:02 INFO  : Context for processor 'microblaze_0' is selected.
17:24:02 INFO  : 'con' command is executed.
17:24:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

17:24:02 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:24:40 INFO  : Disconnected from the channel tcfchan#9.
17:24:41 INFO  : Processor reset is completed for microblaze_0
17:25:21 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:25:23 INFO  : Processor reset is completed for microblaze_0
17:27:15 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:27:17 INFO  : Processor reset is completed for microblaze_0
17:27:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:27:40 INFO  : 'fpga -state' command is executed.
17:27:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:40 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
17:27:40 INFO  : 'jtag frequency' command is executed.
17:27:40 INFO  : Context for processor 'microblaze_0' is selected.
17:27:40 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:27:40 INFO  : Context for processor 'microblaze_0' is selected.
17:27:40 INFO  : Processor reset is completed for 'microblaze_0'.
17:27:40 INFO  : Context for processor 'microblaze_0' is selected.
17:27:40 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
17:27:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

17:27:40 INFO  : Memory regions updated for context MicroBlaze #0
17:27:40 INFO  : Context for processor 'microblaze_0' is selected.
17:27:40 INFO  : 'con' command is executed.
17:27:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

17:27:40 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:27:59 INFO  : Disconnected from the channel tcfchan#10.
17:27:59 INFO  : Processor reset is completed for microblaze_0
17:28:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:28:43 INFO  : 'fpga -state' command is executed.
17:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:44 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
17:28:44 INFO  : 'jtag frequency' command is executed.
17:28:44 INFO  : Context for processor 'microblaze_0' is selected.
17:28:44 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:28:44 INFO  : Context for processor 'microblaze_0' is selected.
17:28:44 INFO  : Processor reset is completed for 'microblaze_0'.
17:28:44 INFO  : Context for processor 'microblaze_0' is selected.
17:28:44 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
17:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

17:28:44 INFO  : Memory regions updated for context MicroBlaze #0
17:28:44 INFO  : Context for processor 'microblaze_0' is selected.
17:28:44 INFO  : 'con' command is executed.
17:28:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

17:28:44 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:29:09 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
17:29:09 ERROR : Timeout occured while waiting to get reply for command "xstop 0"
17:29:22 INFO  : Disconnected from the channel tcfchan#11.
17:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:29:22 INFO  : 'fpga -state' command is executed.
17:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:23 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
17:29:23 INFO  : 'jtag frequency' command is executed.
17:29:23 INFO  : Context for processor 'microblaze_0' is selected.
17:29:23 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
17:29:23 INFO  : Context for processor 'microblaze_0' is selected.
17:29:23 INFO  : Processor reset is completed for 'microblaze_0'.
17:29:23 INFO  : Context for processor 'microblaze_0' is selected.
17:29:23 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
17:29:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

17:29:23 INFO  : Memory regions updated for context MicroBlaze #0
17:29:23 INFO  : Context for processor 'microblaze_0' is selected.
17:29:23 INFO  : 'con' command is executed.
17:29:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

17:29:23 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
17:29:46 INFO  : Disconnected from the channel tcfchan#12.
17:29:47 INFO  : Processor reset is completed for microblaze_0
17:30:51 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
17:30:51 ERROR : Timeout occured while waiting to get reply for command "xstop 0"
17:31:19 INFO  : Processor reset is completed for microblaze_0
17:33:33 INFO  : Processor reset is completed for microblaze_0
17:38:22 INFO  : Processor reset is completed for microblaze_0
17:39:23 INFO  : Processor reset is completed for microblaze_0
17:41:50 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:42:18 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
17:42:19 INFO  : XSDB server has started successfully.
17:42:19 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
17:42:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
17:42:36 INFO  : Processor reset is completed for microblaze_0
17:43:04 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:43:05 INFO  : Processor reset is completed for microblaze_0
17:46:05 INFO  : Processor reset is completed for microblaze_0
17:46:48 INFO  : Processor reset is completed for microblaze_0
17:47:33 INFO  : Processor reset is completed for microblaze_0
17:48:54 INFO  : Processor reset is completed for microblaze_0
17:49:56 INFO  : Processor reset is completed for microblaze_0
17:55:49 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:55:51 INFO  : Processor reset is completed for microblaze_0
18:09:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
18:09:10 INFO  : 'fpga -state' command is executed.
18:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:10 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
18:09:10 INFO  : 'jtag frequency' command is executed.
18:09:10 INFO  : Context for processor 'microblaze_0' is selected.
18:09:10 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
18:09:10 INFO  : Context for processor 'microblaze_0' is selected.
18:09:10 INFO  : Processor reset is completed for 'microblaze_0'.
18:09:10 INFO  : Context for processor 'microblaze_0' is selected.
18:09:10 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
18:09:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

18:09:10 INFO  : Memory regions updated for context MicroBlaze #0
18:09:10 INFO  : Context for processor 'microblaze_0' is selected.
18:09:10 INFO  : 'con' command is executed.
18:09:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

18:09:10 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
18:13:50 INFO  : Disconnected from the channel tcfchan#1.
18:13:50 INFO  : Processor reset is completed for microblaze_0
18:45:42 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:52:23 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
18:52:24 INFO  : XSDB server has started successfully.
18:52:24 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
18:52:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
18:55:44 INFO  : Processor reset is completed for microblaze_0
18:56:13 INFO  : Processor reset is completed for microblaze_0
19:02:30 INFO  : Processor reset is completed for microblaze_0
19:06:57 INFO  : Processor reset is completed for microblaze_0
19:08:03 INFO  : Processor reset is completed for microblaze_0
19:08:35 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:08:38 INFO  : Processor reset is completed for microblaze_0
19:09:16 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:09:18 INFO  : Processor reset is completed for microblaze_0
19:09:54 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:09:55 INFO  : Processor reset is completed for microblaze_0
19:12:59 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:13:15 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
19:13:16 INFO  : XSDB server has started successfully.
19:13:17 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
19:13:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
19:13:38 INFO  : Processor reset is completed for microblaze_0
19:14:57 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:14:59 INFO  : Processor reset is completed for microblaze_0
19:15:24 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:15:26 INFO  : Processor reset is completed for microblaze_0
19:16:26 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:16:28 INFO  : Processor reset is completed for microblaze_0
19:17:05 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:17:07 INFO  : Processor reset is completed for microblaze_0
19:20:35 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:20:36 INFO  : Processor reset is completed for microblaze_0
19:21:06 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:21:08 INFO  : Processor reset is completed for microblaze_0
19:23:14 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:23:16 INFO  : Processor reset is completed for microblaze_0
19:25:19 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:25:21 INFO  : Processor reset is completed for microblaze_0
19:31:40 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:32:08 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
09:32:10 INFO  : XSDB server has started successfully.
09:32:12 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
09:32:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
09:34:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
09:34:55 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
09:35:05 INFO  : Processor reset is completed for microblaze_0
09:37:01 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:37:02 INFO  : Processor reset is completed for microblaze_0
09:38:28 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:38:29 INFO  : Processor reset is completed for microblaze_0
09:38:56 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:38:57 INFO  : Processor reset is completed for microblaze_0
09:39:36 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:39:37 INFO  : Processor reset is completed for microblaze_0
09:40:27 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:40:28 INFO  : Processor reset is completed for microblaze_0
09:41:39 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:41:40 INFO  : Processor reset is completed for microblaze_0
09:41:59 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:42:00 INFO  : Processor reset is completed for microblaze_0
09:42:47 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:42:49 INFO  : Processor reset is completed for microblaze_0
09:47:18 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:47:20 INFO  : Processor reset is completed for microblaze_0
10:07:04 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:35:47 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
10:35:48 INFO  : XSDB server has started successfully.
10:35:48 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
10:35:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
10:35:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1489761288431,  Project:1489686042662
10:35:49 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
10:35:49 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
10:35:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:36:05 INFO  : 
10:36:05 INFO  : Updating hardware inferred compiler options for graphics_2.
10:36:05 INFO  : Clearing existing target manager status.
10:36:36 INFO  : Processor reset is completed for microblaze_0
10:37:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
10:37:05 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
10:37:13 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:39:27 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:39:28 INFO  : Processor reset is completed for microblaze_0
10:40:46 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:40:47 INFO  : Processor reset is completed for microblaze_0
10:41:50 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:41:51 INFO  : Processor reset is completed for microblaze_0
10:45:36 INFO  : Processor reset is completed for microblaze_0
10:55:54 INFO  : Processor reset is completed for microblaze_0
10:56:09 INFO  : Processor reset is completed for microblaze_0
10:56:40 INFO  : Processor reset is completed for microblaze_0
10:57:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
10:57:29 INFO  : 'fpga -state' command is executed.
10:57:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:29 INFO  : Jtag cable 'Digilent Nexys4DDR 210292646183A' is selected.
10:57:29 INFO  : 'jtag frequency' command is executed.
10:57:30 INFO  : Context for processor 'microblaze_0' is selected.
10:57:30 INFO  : Hardware design information is loaded from 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf'.
10:57:30 INFO  : Context for processor 'microblaze_0' is selected.
10:57:30 INFO  : Processor reset is completed for 'microblaze_0'.
10:57:30 INFO  : Context for processor 'microblaze_0' is selected.
10:57:30 INFO  : The application 'W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf' is downloaded to processor 'microblaze_0'.
10:57:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
loadhw W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/system.hdf
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
dow W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/graphics_2/Debug/graphics_2.elf
----------------End of Script----------------

10:57:30 INFO  : Memory regions updated for context MicroBlaze #0
10:57:30 INFO  : Context for processor 'microblaze_0' is selected.
10:57:30 INFO  : 'con' command is executed.
10:57:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A"} -index 0
con
----------------End of Script----------------

10:57:30 INFO  : Launch script is exported to file 'W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local_graphics_2.elf.tcl'
10:57:49 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
10:57:49 ERROR : Timeout occured while waiting to get reply for command "xstop 0"
11:00:53 INFO  : Disconnected from the channel tcfchan#1.
11:00:53 INFO  : Processor reset is completed for microblaze_0
11:02:04 INFO  : Processor reset is completed for microblaze_0
11:02:35 INFO  : Processor reset is completed for microblaze_0
11:03:10 INFO  : Processor reset is completed for microblaze_0
11:04:22 INFO  : Processor reset is completed for microblaze_0
11:06:04 INFO  : Processor reset is completed for microblaze_0
11:07:10 INFO  : Processor reset is completed for microblaze_0
11:08:03 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:08:22 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
11:08:23 INFO  : XSDB server has started successfully.
11:08:23 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
11:08:23 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
11:08:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1489763215092,  Project:1489761288431
11:08:23 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
11:08:23 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
11:08:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:08:35 INFO  : 
11:08:36 INFO  : Updating hardware inferred compiler options for graphics_2.
11:08:36 INFO  : Clearing existing target manager status.
11:09:03 INFO  : Processor reset is completed for microblaze_0
11:09:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
11:09:54 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
11:09:59 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:10:01 INFO  : Processor reset is completed for microblaze_0
11:11:32 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:11:33 INFO  : Processor reset is completed for microblaze_0
11:14:53 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:14:54 INFO  : Processor reset is completed for microblaze_0
11:35:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1489764912378,  Project:1489763215092
11:35:25 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:35:51 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
11:35:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:36:02 INFO  : 
11:36:03 INFO  : Updating hardware inferred compiler options for graphics_2.
11:36:03 INFO  : Clearing existing target manager status.
11:36:08 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:36:18 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
11:36:19 INFO  : XSDB server has started successfully.
11:36:19 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
11:36:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
11:36:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
11:37:06 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
11:37:12 INFO  : Processor reset is completed for microblaze_0
11:38:38 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:38:39 INFO  : Processor reset is completed for microblaze_0
11:41:13 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:41:15 INFO  : Processor reset is completed for microblaze_0
11:41:53 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:41:54 INFO  : Processor reset is completed for microblaze_0
11:42:05 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:42:07 INFO  : Processor reset is completed for microblaze_0
11:42:22 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:42:23 INFO  : Processor reset is completed for microblaze_0
11:42:38 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:42:39 INFO  : Processor reset is completed for microblaze_0
11:42:52 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:42:53 INFO  : Processor reset is completed for microblaze_0
11:43:05 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:43:06 INFO  : Processor reset is completed for microblaze_0
11:43:18 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:43:19 INFO  : Processor reset is completed for microblaze_0
11:43:32 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:43:34 INFO  : Processor reset is completed for microblaze_0
11:43:50 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:43:52 INFO  : Processor reset is completed for microblaze_0
11:58:21 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:03:43 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
12:03:44 INFO  : XSDB server has started successfully.
12:03:45 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
12:03:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
12:03:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1489766591633,  Project:1489764912378
12:03:45 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
12:03:45 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
12:03:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:03:57 INFO  : 
12:03:58 INFO  : Updating hardware inferred compiler options for graphics_2.
12:03:58 INFO  : Clearing existing target manager status.
12:04:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:04:29 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:04:36 INFO  : Processor reset is completed for microblaze_0
12:04:57 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:04:58 INFO  : Processor reset is completed for microblaze_0
12:05:32 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:05:33 INFO  : Processor reset is completed for microblaze_0
12:08:10 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:08:11 INFO  : Processor reset is completed for microblaze_0
12:27:30 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:27:49 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
12:27:50 INFO  : XSDB server has started successfully.
12:27:50 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
12:27:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
12:27:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1489768009387,  Project:1489766591633
12:27:51 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
12:27:51 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
12:27:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:28:03 INFO  : 
12:28:04 INFO  : Updating hardware inferred compiler options for graphics_2.
12:28:04 INFO  : Clearing existing target manager status.
12:28:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:28:41 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:29:08 INFO  : Processor reset is completed for microblaze_0
12:29:32 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:29:33 INFO  : Processor reset is completed for microblaze_0
12:34:33 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:34:34 INFO  : Processor reset is completed for microblaze_0
12:36:08 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:36:09 INFO  : Processor reset is completed for microblaze_0
12:36:53 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:36:55 INFO  : Processor reset is completed for microblaze_0
12:37:22 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:37:24 INFO  : Processor reset is completed for microblaze_0
12:37:46 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:37:47 INFO  : Processor reset is completed for microblaze_0
12:39:17 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:47:06 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
12:47:07 INFO  : XSDB server has started successfully.
12:47:07 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
12:47:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
12:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:47:54 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:48:09 INFO  : Processor reset is completed for microblaze_0
13:50:36 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:25:25 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
14:25:27 INFO  : XSDB server has started successfully.
14:25:29 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
14:25:29 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
14:25:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
14:25:54 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:26:02 INFO  : Processor reset is completed for microblaze_0
14:26:03 ERROR : No such port: COM5
14:26:33 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:26:36 INFO  : Processor reset is completed for microblaze_0
15:18:04 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at sun.nio.cs.StreamDecoder.readBytes(StreamDecoder.java:284)
	at sun.nio.cs.StreamDecoder.implRead(StreamDecoder.java:326)
	at sun.nio.cs.StreamDecoder.read(StreamDecoder.java:178)
	at java.io.InputStreamReader.read(InputStreamReader.java:184)
	at java.io.BufferedReader.fill(BufferedReader.java:161)
	at java.io.BufferedReader.read(BufferedReader.java:182)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Thread.java:745)
15:18:04 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
10:55:27 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
10:55:29 INFO  : XSDB server has started successfully.
10:55:32 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
10:55:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
10:55:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
10:55:58 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
10:56:05 INFO  : Processor reset is completed for microblaze_0
10:56:06 ERROR : No such port: COM6
10:57:45 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:57:49 INFO  : Processor reset is completed for microblaze_0
12:43:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490028204882,  Project:1489768009387
12:43:59 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:44:03 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
12:44:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:44:19 INFO  : 
12:44:20 INFO  : Updating hardware inferred compiler options for graphics_2.
12:44:20 INFO  : Clearing existing target manager status.
12:44:46 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:45:01 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
12:45:02 INFO  : XSDB server has started successfully.
12:45:02 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
12:45:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
12:46:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:47:05 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:47:21 INFO  : Processor reset is completed for microblaze_0
12:50:56 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:50:58 INFO  : Processor reset is completed for microblaze_0
14:25:38 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:25:58 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
14:25:59 INFO  : XSDB server has started successfully.
14:26:00 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
14:26:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
14:26:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490034093219,  Project:1490028204882
14:26:00 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
14:26:00 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
14:26:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:26:12 INFO  : 
14:26:13 INFO  : Updating hardware inferred compiler options for graphics_2.
14:26:13 INFO  : Clearing existing target manager status.
14:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
14:28:46 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:28:53 INFO  : Processor reset is completed for microblaze_0
14:45:57 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:21:33 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
10:21:36 INFO  : XSDB server has started successfully.
10:21:40 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
10:21:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
10:21:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490105989058,  Project:1490034093219
10:21:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
10:21:40 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
10:21:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:21:55 INFO  : 
10:21:56 INFO  : Updating hardware inferred compiler options for graphics_2.
10:21:56 INFO  : Clearing existing target manager status.
10:26:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
10:26:54 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
10:27:02 INFO  : Processor reset is completed for microblaze_0
10:27:28 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:27:29 INFO  : Processor reset is completed for microblaze_0
10:28:01 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:28:02 INFO  : Processor reset is completed for microblaze_0
10:54:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
10:54:49 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
11:05:15 INFO  : Processor reset is completed for microblaze_0
11:06:08 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:06:10 INFO  : Processor reset is completed for microblaze_0
11:19:51 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:19:53 INFO  : Processor reset is completed for microblaze_0
11:20:15 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:20:17 INFO  : Processor reset is completed for microblaze_0
11:20:44 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:20:47 INFO  : Processor reset is completed for microblaze_0
11:21:04 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:21:06 INFO  : Processor reset is completed for microblaze_0
11:25:06 INFO  : Processor reset is completed for microblaze_0
11:26:39 INFO  : Processor reset is completed for microblaze_0
11:30:31 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:30:34 INFO  : Processor reset is completed for microblaze_0
11:30:57 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:30:58 INFO  : Processor reset is completed for microblaze_0
11:36:09 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:36:14 INFO  : Processor reset is completed for microblaze_0
11:37:30 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:37:32 INFO  : Processor reset is completed for microblaze_0
11:40:14 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:40:15 INFO  : Processor reset is completed for microblaze_0
11:40:44 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:40:46 INFO  : Processor reset is completed for microblaze_0
11:41:53 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:41:55 INFO  : Processor reset is completed for microblaze_0
11:42:40 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:42:41 INFO  : Processor reset is completed for microblaze_0
11:44:13 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:44:16 INFO  : Processor reset is completed for microblaze_0
11:46:20 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:46:21 INFO  : Processor reset is completed for microblaze_0
11:46:58 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:47:00 INFO  : Processor reset is completed for microblaze_0
11:50:11 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:50:14 INFO  : Processor reset is completed for microblaze_0
11:50:37 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:50:38 INFO  : Processor reset is completed for microblaze_0
11:50:55 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:50:56 INFO  : Processor reset is completed for microblaze_0
11:55:43 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:55:44 INFO  : Processor reset is completed for microblaze_0
11:56:55 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:56:57 INFO  : Processor reset is completed for microblaze_0
11:57:27 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:57:28 INFO  : Processor reset is completed for microblaze_0
11:59:27 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:59:28 INFO  : Processor reset is completed for microblaze_0
12:02:52 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:02:54 INFO  : Processor reset is completed for microblaze_0
12:03:50 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:03:53 INFO  : Processor reset is completed for microblaze_0
12:04:13 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:04:14 INFO  : Processor reset is completed for microblaze_0
12:05:07 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:05:08 INFO  : Processor reset is completed for microblaze_0
12:05:25 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:05:26 INFO  : Processor reset is completed for microblaze_0
12:05:38 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:05:40 INFO  : Processor reset is completed for microblaze_0
12:09:24 INFO  : Processor reset is completed for microblaze_0
12:10:18 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:10:19 INFO  : Processor reset is completed for microblaze_0
12:10:53 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:11:00 INFO  : Processor reset is completed for microblaze_0
12:12:15 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:12:19 INFO  : Processor reset is completed for microblaze_0
12:12:52 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:12:52 INFO  : Processor reset is completed for microblaze_0
12:13:14 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:13:16 INFO  : Processor reset is completed for microblaze_0
12:13:28 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:13:30 INFO  : Processor reset is completed for microblaze_0
12:13:44 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:13:46 INFO  : Processor reset is completed for microblaze_0
12:14:05 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:14:07 INFO  : Processor reset is completed for microblaze_0
12:14:19 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:14:20 INFO  : Processor reset is completed for microblaze_0
12:15:31 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:15:32 INFO  : Processor reset is completed for microblaze_0
16:36:57 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:12:15 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
10:12:17 INFO  : XSDB server has started successfully.
10:12:19 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
10:12:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
10:13:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
10:13:36 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
10:13:44 INFO  : Processor reset is completed for microblaze_0
10:16:02 INFO  : Processor reset is completed for microblaze_0
10:24:44 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:24:46 INFO  : Processor reset is completed for microblaze_0
10:26:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
10:26:57 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
10:27:39 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:580)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
10:30:31 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:31:27 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
10:31:28 INFO  : XSDB server has started successfully.
10:31:29 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
10:31:29 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
10:31:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
10:31:53 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
10:31:59 INFO  : Processor reset is completed for microblaze_0
10:35:33 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:35:34 INFO  : Processor reset is completed for microblaze_0
10:46:27 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:46:28 INFO  : Processor reset is completed for microblaze_0
10:50:12 INFO  : Processor reset is completed for microblaze_0
10:52:38 INFO  : Processor reset is completed for microblaze_0
11:09:11 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:51:44 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
11:51:46 INFO  : XSDB server has started successfully.
11:51:46 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
11:51:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
11:51:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490370675325,  Project:1490105989058
11:51:46 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
11:51:46 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
11:51:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:52:01 INFO  : 
11:52:02 INFO  : Updating hardware inferred compiler options for graphics_2.
11:52:02 INFO  : Clearing existing target manager status.
11:54:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
11:55:00 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
11:55:18 INFO  : Processor reset is completed for microblaze_0
11:55:46 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:55:47 INFO  : Processor reset is completed for microblaze_0
11:58:15 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
11:58:15 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 0"
11:58:15 ERROR : Disconnect target failed.
11:58:15 ERROR : Disconnect target failed.No active Target 0

11:58:15 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No active Target 0

	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:329)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:308)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:212)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:58)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$4.run(BundleContextImpl.java:827)
	at org.eclipse.osgi.internal.framework.BundleContextImpl$4.run(BundleContextImpl.java:1)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.internal.framework.BundleContextImpl.stop(BundleContextImpl.java:820)
	at org.eclipse.osgi.internal.framework.EquinoxBundle.stopWorker0(EquinoxBundle.java:955)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$EquinoxModule.stopWorker(EquinoxBundle.java:323)
	at org.eclipse.osgi.container.Module.doStop(Module.java:626)
	at org.eclipse.osgi.container.Module.stop(Module.java:488)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.decStartLevel(ModuleContainer.java:1623)
	at org.eclipse.osgi.container.ModuleContainer$ContainerStartLevel.doContainerStartLevel(ModuleContainer.java:1542)
	at org.eclipse.osgi.container.SystemModule.stopWorker(SystemModule.java:248)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$SystemBundle$EquinoxSystemModule.stopWorker(EquinoxBundle.java:144)
	at org.eclipse.osgi.container.Module.doStop(Module.java:626)
	at org.eclipse.osgi.container.Module.stop(Module.java:488)
	at org.eclipse.osgi.container.SystemModule.stop(SystemModule.java:186)
	at org.eclipse.osgi.internal.framework.EquinoxBundle$SystemBundle$EquinoxSystemModule$1.run(EquinoxBundle.java:159)
	at java.lang.Thread.run(Thread.java:745)
11:58:15 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:14:38 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
12:14:39 INFO  : XSDB server has started successfully.
12:14:39 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
12:14:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
12:14:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490372050000,  Project:1490370675325
12:14:39 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
12:14:40 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
12:14:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:14:51 INFO  : 
12:14:52 INFO  : Updating hardware inferred compiler options for graphics_2.
12:14:52 INFO  : Clearing existing target manager status.
12:14:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:14:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:15:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:15:44 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:15:49 INFO  : Processor reset is completed for microblaze_0
12:18:12 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:52:46 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
12:52:47 INFO  : XSDB server has started successfully.
12:52:47 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
12:52:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
12:52:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490374334694,  Project:1490372050000
12:52:48 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
12:52:48 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
12:52:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:52:59 INFO  : 
12:53:00 INFO  : Updating hardware inferred compiler options for graphics_2.
12:53:00 INFO  : Clearing existing target manager status.
12:53:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:53:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:53:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:53:46 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:53:51 INFO  : Processor reset is completed for microblaze_0
12:56:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:56:43 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:56:47 INFO  : Processor reset is completed for microblaze_0
13:02:43 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:18:36 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
13:18:38 INFO  : XSDB server has started successfully.
13:18:41 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
13:18:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
13:18:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:19:02 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
13:19:10 INFO  : Processor reset is completed for microblaze_0
13:19:11 ERROR : No such port: COM5
13:19:36 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:19:37 INFO  : Processor reset is completed for microblaze_0
13:28:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:28:51 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
13:28:56 INFO  : Processor reset is completed for microblaze_0
13:49:30 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:37:59 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
14:38:00 INFO  : XSDB server has started successfully.
14:38:00 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
14:38:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
14:38:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490378702940,  Project:1490374334694
14:38:01 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
14:38:01 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
14:38:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:38:16 INFO  : 
14:38:17 INFO  : Updating hardware inferred compiler options for graphics_2.
14:38:17 INFO  : Clearing existing target manager status.
14:38:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:38:18 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:39:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
14:39:08 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:39:23 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: MicroBlaze is under RESET. Check if the Reset input to MicroBlaze and its Bus Interfaces are connected properly
    UNABLE to STOP MicroBlaze

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:484)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:451)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:701)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:311)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
14:39:30 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: MicroBlaze is under RESET. Check if the Reset input to MicroBlaze and its Bus Interfaces are connected properly
    UNABLE to STOP MicroBlaze

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:484)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:451)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
14:39:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
14:40:01 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:40:05 INFO  : Processor reset is completed for microblaze_0
14:40:54 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:58:03 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
14:58:04 INFO  : XSDB server has started successfully.
14:58:04 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
14:58:05 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
14:58:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490381858059,  Project:1490378702940
14:58:05 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
14:58:05 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
14:58:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:58:16 INFO  : 
14:58:17 INFO  : Updating hardware inferred compiler options for graphics_2.
14:58:17 INFO  : Clearing existing target manager status.
14:58:18 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:58:18 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:59:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
14:59:35 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:59:41 INFO  : Processor reset is completed for microblaze_0
15:01:36 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:01:37 INFO  : Processor reset is completed for microblaze_0
15:09:28 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:26:37 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
15:26:38 INFO  : XSDB server has started successfully.
15:26:39 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
15:26:39 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
15:26:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490383568501,  Project:1490381858059
15:26:39 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
15:26:39 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
15:26:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:26:51 INFO  : 
15:26:52 INFO  : Updating hardware inferred compiler options for graphics_2.
15:26:52 INFO  : Clearing existing target manager status.
15:26:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:26:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:27:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
15:27:40 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
15:27:49 INFO  : Processor reset is completed for microblaze_0
16:00:34 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at sun.nio.cs.StreamDecoder.readBytes(StreamDecoder.java:284)
	at sun.nio.cs.StreamDecoder.implRead(StreamDecoder.java:326)
	at sun.nio.cs.StreamDecoder.read(StreamDecoder.java:178)
	at java.io.InputStreamReader.read(InputStreamReader.java:184)
	at java.io.BufferedReader.fill(BufferedReader.java:161)
	at java.io.BufferedReader.read(BufferedReader.java:182)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Thread.java:745)
16:00:34 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
11:15:15 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
11:15:19 INFO  : XSDB server has started successfully.
11:15:26 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
11:15:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
11:15:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490627641924,  Project:1490383568501
11:15:26 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
11:15:26 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
11:15:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:15:41 INFO  : 
11:15:42 INFO  : Updating hardware inferred compiler options for graphics_2.
11:15:42 INFO  : Clearing existing target manager status.
11:15:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:15:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:16:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
11:16:26 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
11:16:32 INFO  : Processor reset is completed for microblaze_0
11:22:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
11:22:41 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
11:22:49 INFO  : Processor reset is completed for microblaze_0
11:59:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
11:59:10 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:01:49 INFO  : Processor reset is completed for microblaze_0
12:14:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490631240809,  Project:1490627641924
12:14:17 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:14:25 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
12:14:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:14:36 INFO  : 
12:14:37 INFO  : Updating hardware inferred compiler options for graphics_2.
12:14:37 INFO  : Clearing existing target manager status.
12:14:37 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
12:14:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:14:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:15:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:15:13 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:15:22 INFO  : Processor reset is completed for microblaze_0
12:33:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:33:32 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_1/download.bit"
12:33:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:34:00 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:45:00 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:45:14 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
12:45:15 INFO  : XSDB server has started successfully.
12:45:17 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
12:45:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
12:45:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490633085970,  Project:1490631240809
12:45:17 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
12:45:17 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
12:45:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:45:29 INFO  : 
12:45:30 INFO  : Updating hardware inferred compiler options for graphics_2.
12:45:30 INFO  : Clearing existing target manager status.
12:45:31 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
12:45:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:45:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:45:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:46:00 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:46:05 INFO  : Processor reset is completed for microblaze_0
12:59:07 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:59:08 INFO  : Processor reset is completed for microblaze_0
13:00:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:00:09 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
13:00:19 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:00:20 INFO  : Processor reset is completed for microblaze_0
13:02:30 INFO  : Processor reset is completed for microblaze_0
13:20:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:20:34 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
13:22:15 INFO  : Processor reset is completed for microblaze_0
13:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:31:18 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:02:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490637694889,  Project:1490633085970
14:02:04 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:02:19 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
14:02:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:02:30 INFO  : 
14:02:31 INFO  : Updating hardware inferred compiler options for graphics_2.
14:02:31 INFO  : Clearing existing target manager status.
14:02:31 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
14:02:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:02:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:02:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
14:03:00 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:03:05 INFO  : Processor reset is completed for microblaze_0
14:13:39 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:25:23 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
10:25:25 INFO  : XSDB server has started successfully.
10:25:32 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
10:25:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
10:25:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490797473308,  Project:1490637694889
10:25:33 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
10:25:34 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
10:25:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:25:49 INFO  : 
10:25:51 INFO  : Updating hardware inferred compiler options for graphics_2.
10:25:51 INFO  : Clearing existing target manager status.
10:25:51 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
10:25:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:25:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
10:26:50 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
10:28:51 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:44:47 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
10:44:48 INFO  : XSDB server has started successfully.
10:44:50 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
10:44:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
10:44:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490798632015,  Project:1490797473308
10:44:50 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
10:44:50 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
10:44:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:45:02 INFO  : 
10:45:03 INFO  : Updating hardware inferred compiler options for graphics_2.
10:45:03 INFO  : Clearing existing target manager status.
10:45:04 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
10:45:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:45:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:46:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
10:46:22 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
10:46:52 INFO  : Processor reset is completed for microblaze_0
11:02:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490799738299,  Project:1490798632015
11:02:38 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:02:40 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
11:02:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:02:52 INFO  : 
11:02:53 INFO  : Updating hardware inferred compiler options for graphics_2.
11:02:53 INFO  : Clearing existing target manager status.
11:02:53 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
11:02:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:02:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:03:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
11:03:26 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
11:21:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
11:21:54 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
11:47:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490802407322,  Project:1490799738299
11:47:04 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:47:09 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
11:47:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:47:21 INFO  : 
11:47:22 INFO  : Updating hardware inferred compiler options for graphics_2.
11:47:22 INFO  : Clearing existing target manager status.
11:47:22 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
11:47:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:47:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
11:48:12 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
11:48:25 INFO  : Processor reset is completed for microblaze_0
12:09:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490803607466,  Project:1490802407322
12:09:40 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:09:44 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
12:09:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:09:55 INFO  : 
12:09:56 INFO  : Updating hardware inferred compiler options for graphics_2.
12:09:56 INFO  : Clearing existing target manager status.
12:09:56 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
12:09:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:09:57 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:10:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:10:41 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:33:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490805161564,  Project:1490803607466
12:33:17 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:33:35 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
12:33:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:33:46 INFO  : 
12:33:47 INFO  : Updating hardware inferred compiler options for graphics_2.
12:33:47 INFO  : Clearing existing target manager status.
12:33:47 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
12:33:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:33:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:34:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:34:36 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:35:46 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:00:15 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
13:00:16 INFO  : XSDB server has started successfully.
13:00:18 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
13:00:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
13:00:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490806610818,  Project:1490805161564
13:00:18 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
13:00:18 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
13:00:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:00:30 INFO  : 
13:00:31 INFO  : Updating hardware inferred compiler options for graphics_2.
13:00:31 INFO  : Clearing existing target manager status.
13:00:32 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
13:00:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:00:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:01:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:01:25 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
13:29:04 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:51:20 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
13:51:21 INFO  : XSDB server has started successfully.
13:51:23 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
13:51:23 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
13:51:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490809747795,  Project:1490806610818
13:51:23 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
13:51:23 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
13:51:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:51:35 INFO  : 
13:51:36 INFO  : Updating hardware inferred compiler options for graphics_2.
13:51:36 INFO  : Clearing existing target manager status.
13:51:37 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
13:51:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:51:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:52:11 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:31:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490812016520,  Project:1490809747795
14:31:40 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:31:56 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
14:31:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:32:08 INFO  : 
14:32:09 INFO  : Updating hardware inferred compiler options for graphics_2.
14:32:09 INFO  : Clearing existing target manager status.
14:32:09 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
14:32:09 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:32:09 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:32:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
14:32:37 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
14:36:20 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
14:41:37 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:48:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
14:48:52 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:48:58 INFO  : Processor reset is completed for microblaze_0
15:01:21 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:01:22 INFO  : Processor reset is completed for microblaze_0
15:02:11 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:02:12 INFO  : Processor reset is completed for microblaze_0
15:02:43 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:02:46 INFO  : Processor reset is completed for microblaze_0
15:04:06 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:04:07 INFO  : Processor reset is completed for microblaze_0
15:05:00 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:05:01 INFO  : Processor reset is completed for microblaze_0
15:05:16 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:05:19 INFO  : Processor reset is completed for microblaze_0
15:05:41 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:05:48 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:05:49 INFO  : Processor reset is completed for microblaze_0
15:06:38 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:06:39 INFO  : Processor reset is completed for microblaze_0
15:06:52 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:06:53 INFO  : Processor reset is completed for microblaze_0
15:07:01 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:07:02 INFO  : Processor reset is completed for microblaze_0
15:07:29 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:07:32 INFO  : Processor reset is completed for microblaze_0
15:11:07 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:11:08 INFO  : Processor reset is completed for microblaze_0
16:05:56 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:05:58 INFO  : Processor reset is completed for microblaze_0
16:06:30 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:06:37 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:06:38 INFO  : Processor reset is completed for microblaze_0
16:06:52 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:06:53 INFO  : Processor reset is completed for microblaze_0
16:07:35 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:07:39 INFO  : Processor reset is completed for microblaze_0
16:07:46 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:07:47 INFO  : Processor reset is completed for microblaze_0
16:08:28 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:08:29 INFO  : Processor reset is completed for microblaze_0
16:10:30 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:10:31 INFO  : Processor reset is completed for microblaze_0
16:10:42 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:10:44 INFO  : Processor reset is completed for microblaze_0
16:15:28 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:15:30 INFO  : Processor reset is completed for microblaze_0
16:18:41 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:18:42 INFO  : Processor reset is completed for microblaze_0
16:19:30 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:19:32 INFO  : Processor reset is completed for microblaze_0
16:20:27 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:20:28 INFO  : Processor reset is completed for microblaze_0
16:20:41 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:20:51 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:20:52 INFO  : Processor reset is completed for microblaze_0
16:21:48 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:21:49 INFO  : Processor reset is completed for microblaze_0
16:22:35 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:22:37 INFO  : Processor reset is completed for microblaze_0
16:25:12 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:25:13 INFO  : Processor reset is completed for microblaze_0
16:25:53 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:25:55 INFO  : Processor reset is completed for microblaze_0
16:27:21 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:27:22 INFO  : Processor reset is completed for microblaze_0
16:27:46 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:27:47 INFO  : Processor reset is completed for microblaze_0
16:28:31 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:28:32 INFO  : Processor reset is completed for microblaze_0
16:30:05 INFO  : Processor reset is completed for microblaze_0
16:31:10 INFO  : Processor reset is completed for microblaze_0
16:31:28 INFO  : Processor reset is completed for microblaze_0
16:32:22 INFO  : Processor reset is completed for microblaze_0
16:33:15 INFO  : Processor reset is completed for microblaze_0
16:33:50 INFO  : Processor reset is completed for microblaze_0
16:35:34 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:35:36 INFO  : Processor reset is completed for microblaze_0
16:35:53 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:35:56 INFO  : Processor reset is completed for microblaze_0
17:02:01 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:02:04 INFO  : Processor reset is completed for microblaze_0
17:19:59 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:20:03 INFO  : Processor reset is completed for microblaze_0
17:20:17 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:20:35 INFO  : Processor reset is completed for microblaze_0
17:20:52 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:20:53 INFO  : Processor reset is completed for microblaze_0
17:21:32 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:21:33 INFO  : Processor reset is completed for microblaze_0
17:41:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490822396753,  Project:1490812016520
17:41:08 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:41:11 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
17:41:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:41:24 INFO  : 
17:41:25 INFO  : Updating hardware inferred compiler options for graphics_2.
17:41:25 INFO  : Clearing existing target manager status.
17:41:25 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
17:41:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:41:26 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:42:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:42:06 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
18:15:59 INFO  : Processor reset is completed for microblaze_0
18:16:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
18:16:20 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
18:16:23 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:16:25 INFO  : Processor reset is completed for microblaze_0
18:16:54 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:16:55 INFO  : Processor reset is completed for microblaze_0
18:18:13 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:18:15 INFO  : Processor reset is completed for microblaze_0
18:21:55 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:21:57 INFO  : Processor reset is completed for microblaze_0
18:22:14 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:22:15 INFO  : Processor reset is completed for microblaze_0
18:23:15 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:23:16 INFO  : Processor reset is completed for microblaze_0
18:24:44 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:24:45 INFO  : Processor reset is completed for microblaze_0
18:25:17 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:25:18 INFO  : Processor reset is completed for microblaze_0
18:25:32 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:25:33 INFO  : Processor reset is completed for microblaze_0
18:26:32 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:26:33 INFO  : Processor reset is completed for microblaze_0
18:26:49 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:26:51 INFO  : Processor reset is completed for microblaze_0
18:40:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490825831575,  Project:1490822396753
18:40:52 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:40:57 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
18:40:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:41:09 INFO  : 
18:41:10 INFO  : Updating hardware inferred compiler options for graphics_2.
18:41:10 INFO  : Clearing existing target manager status.
18:41:10 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
18:41:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:41:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:41:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
18:41:35 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
19:14:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490829255069,  Project:1490825831575
19:14:30 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:14:33 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
19:14:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:14:45 INFO  : 
19:14:45 INFO  : Updating hardware inferred compiler options for graphics_2.
19:14:45 INFO  : Clearing existing target manager status.
19:14:46 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
19:14:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:14:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
19:15:10 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
19:20:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
19:20:33 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
19:50:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490831357434,  Project:1490829255069
19:50:07 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:50:10 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
19:50:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:50:22 INFO  : 
19:50:23 INFO  : Updating hardware inferred compiler options for graphics_2.
19:50:23 INFO  : Clearing existing target manager status.
19:50:23 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
19:50:23 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:50:24 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
19:51:06 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
20:12:14 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:46:15 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
20:46:16 INFO  : XSDB server has started successfully.
20:46:22 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
20:46:22 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
20:46:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490834740615,  Project:1490831357434
20:46:22 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
20:46:23 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
20:46:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:46:34 INFO  : 
20:46:36 INFO  : Updating hardware inferred compiler options for graphics_2.
20:46:36 INFO  : Clearing existing target manager status.
20:46:36 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
20:46:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:46:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:47:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
20:47:17 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
20:47:42 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at sun.nio.cs.StreamDecoder.readBytes(StreamDecoder.java:284)
	at sun.nio.cs.StreamDecoder.implRead(StreamDecoder.java:326)
	at sun.nio.cs.StreamDecoder.read(StreamDecoder.java:178)
	at java.io.InputStreamReader.read(InputStreamReader.java:184)
	at java.io.BufferedReader.fill(BufferedReader.java:161)
	at java.io.BufferedReader.read(BufferedReader.java:182)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Thread.java:745)
20:47:42 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
09:38:17 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
09:38:18 INFO  : XSDB server has started successfully.
09:38:23 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
09:38:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
09:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:47:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
09:47:08 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
10:29:41 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
10:29:42 INFO  : XSDB server has started successfully.
10:29:43 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
10:29:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
10:29:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490884041254,  Project:1490834740615
10:29:44 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
10:29:44 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
10:29:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:30:00 INFO  : 
10:30:01 INFO  : Updating hardware inferred compiler options for graphics_2.
10:30:01 INFO  : Clearing existing target manager status.
10:30:02 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
10:30:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:30:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:30:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
10:31:00 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
10:33:37 INFO  : Processor reset is completed for microblaze_0
10:53:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490885604570,  Project:1490884041254
10:53:42 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:53:47 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
10:53:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:53:58 INFO  : 
10:53:59 INFO  : Updating hardware inferred compiler options for graphics_2.
10:53:59 INFO  : Clearing existing target manager status.
10:53:59 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
10:53:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:54:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
10:54:40 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
10:57:15 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:12:26 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
11:12:28 INFO  : XSDB server has started successfully.
11:12:29 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
11:12:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
11:12:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490886681511,  Project:1490885604570
11:12:30 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
11:12:30 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
11:12:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:12:42 INFO  : 
11:12:43 INFO  : Updating hardware inferred compiler options for graphics_2.
11:12:43 INFO  : Clearing existing target manager status.
11:12:43 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
11:12:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:12:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:13:01 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Could not detect MDM peripheral on hardware. Please check:
    1. If FPGA is configured correctly
    2. MDM Core is instantiated in the design
    3. If the correct FPGA is referred, in case of multiple FPGAs
    4. If the correct MDM is referred, in case of a multiple MDM system
    

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:484)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:451)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
11:13:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
11:13:22 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:20:37 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:21:01 INFO  : Processor reset is completed for microblaze_0
12:26:11 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:30:21 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
13:30:23 INFO  : XSDB server has started successfully.
13:30:24 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
13:30:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
13:30:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490894999487,  Project:1490886681511
13:30:25 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
13:30:25 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
13:30:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:30:37 INFO  : 
13:30:38 INFO  : Updating hardware inferred compiler options for graphics_2.
13:30:38 INFO  : Clearing existing target manager status.
13:30:39 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
13:30:39 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:30:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:31:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:31:23 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
13:31:38 INFO  : Processor reset is completed for microblaze_0
15:28:08 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:10:40 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
19:10:41 INFO  : XSDB server has started successfully.
19:10:44 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
19:10:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
19:10:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490915405074,  Project:1490894999487
19:10:44 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
19:10:44 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
19:10:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:10:57 INFO  : 
19:10:59 INFO  : Updating hardware inferred compiler options for graphics_2.
19:10:59 INFO  : Clearing existing target manager status.
19:10:59 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
19:11:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:11:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:11:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
19:11:47 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
19:11:57 INFO  : Processor reset is completed for microblaze_0
19:14:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
19:14:04 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
19:14:11 INFO  : Processor reset is completed for microblaze_0
20:07:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490918799873,  Project:1490915405074
20:07:36 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:07:36 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
20:07:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:07:48 INFO  : 
20:07:49 INFO  : Updating hardware inferred compiler options for graphics_2.
20:07:49 INFO  : Clearing existing target manager status.
20:07:49 INFO  : Closing and re-opening the MSS file of ther project graphics_2_bsp
20:07:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:07:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:08:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
20:08:23 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
20:08:41 INFO  : Processor reset is completed for microblaze_0
20:15:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
20:15:54 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
20:15:59 INFO  : Processor reset is completed for microblaze_0
20:25:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
20:25:44 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
20:25:52 INFO  : Processor reset is completed for microblaze_0
20:28:53 INFO  : Processor reset is completed for microblaze_0
20:29:39 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:29:41 INFO  : Processor reset is completed for microblaze_0
20:31:48 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:31:49 INFO  : Processor reset is completed for microblaze_0
20:40:51 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:06:07 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
11:06:11 INFO  : XSDB server has started successfully.
11:06:16 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
11:06:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
11:06:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490972645166,  Project:1490918799873
11:06:16 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_2' is different from W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
11:06:16 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
11:06:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:06:32 INFO  : 
11:06:34 INFO  : Updating hardware inferred compiler options for graphics_2.
11:06:34 INFO  : Clearing existing target manager status.
11:19:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
11:19:59 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
11:20:24 INFO  : Processor reset is completed for microblaze_0
11:21:19 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:21:20 INFO  : Processor reset is completed for microblaze_0
11:21:59 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:22:01 INFO  : Processor reset is completed for microblaze_0
11:55:30 INFO  : Processor reset is completed for microblaze_0
11:56:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490975515315,  Project:1490972645166
11:56:05 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:56:05 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
11:56:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:56:18 INFO  : 
11:56:19 INFO  : Updating hardware inferred compiler options for graphics_2.
11:56:19 INFO  : Clearing existing target manager status.
11:56:44 INFO  : Processor reset is completed for microblaze_0
11:56:46 ERROR : Port COM5 is already in use.
11:56:46 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Debug Operation Not Supported on the Target, Current Processor State is not "Stopped"

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:637)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
11:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:57:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
11:57:06 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:00:03 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:00:23 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
12:00:24 INFO  : XSDB server has started successfully.
12:00:24 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
12:00:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
12:00:40 INFO  : Processor reset is completed for microblaze_0
12:01:11 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:01:12 INFO  : Processor reset is completed for microblaze_0
12:01:34 INFO  : Processor reset is completed for microblaze_0
12:02:27 INFO  : Processor reset is completed for microblaze_0
12:02:44 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:02:45 INFO  : Processor reset is completed for microblaze_0
12:02:56 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:03:00 INFO  : Processor reset is completed for microblaze_0
12:03:30 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:03:33 INFO  : Processor reset is completed for microblaze_0
12:05:01 INFO  : Processor reset is completed for microblaze_0
12:05:13 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:05:15 INFO  : Processor reset is completed for microblaze_0
12:05:28 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:05:31 INFO  : Processor reset is completed for microblaze_0
12:05:59 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:06:01 INFO  : Processor reset is completed for microblaze_0
12:06:15 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:06:16 INFO  : Processor reset is completed for microblaze_0
12:06:29 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:06:30 INFO  : Processor reset is completed for microblaze_0
12:07:10 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:07:11 INFO  : Processor reset is completed for microblaze_0
12:07:27 INFO  : Processor reset is completed for microblaze_0
12:08:07 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:08:08 INFO  : Processor reset is completed for microblaze_0
12:08:49 INFO  : Processor reset is completed for microblaze_0
12:09:52 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:09:53 INFO  : Processor reset is completed for microblaze_0
12:10:00 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:10:01 INFO  : Processor reset is completed for microblaze_0
12:10:57 INFO  : Processor reset is completed for microblaze_0
12:11:47 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:11:48 INFO  : Processor reset is completed for microblaze_0
12:13:16 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:13:17 INFO  : Processor reset is completed for microblaze_0
12:16:41 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:16:42 INFO  : Processor reset is completed for microblaze_0
12:18:44 INFO  : Processor reset is completed for microblaze_0
12:19:17 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:19:18 INFO  : Processor reset is completed for microblaze_0
12:19:26 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:19:27 INFO  : Processor reset is completed for microblaze_0
12:19:39 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:19:41 INFO  : Processor reset is completed for microblaze_0
12:19:50 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:19:51 INFO  : Processor reset is completed for microblaze_0
12:22:45 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:22:47 INFO  : Processor reset is completed for microblaze_0
12:25:35 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:25:36 INFO  : Processor reset is completed for microblaze_0
12:26:06 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:26:07 INFO  : Processor reset is completed for microblaze_0
12:26:43 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:26:44 INFO  : Processor reset is completed for microblaze_0
12:28:25 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:28:26 INFO  : Processor reset is completed for microblaze_0
12:29:41 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:29:43 INFO  : Processor reset is completed for microblaze_0
12:30:25 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:580)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
12:31:05 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:31:15 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
12:31:17 INFO  : XSDB server has started successfully.
12:31:17 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
12:31:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
12:31:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:31:37 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:31:43 INFO  : Processor reset is completed for microblaze_0
12:32:53 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:32:54 INFO  : Processor reset is completed for microblaze_0
12:33:24 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:33:25 INFO  : Processor reset is completed for microblaze_0
12:38:59 INFO  : Processor reset is completed for microblaze_0
12:39:26 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:39:28 INFO  : Processor reset is completed for microblaze_0
12:39:58 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:40:03 INFO  : Processor reset is completed for microblaze_0
12:40:34 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:40:36 INFO  : Processor reset is completed for microblaze_0
12:41:00 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:41:01 INFO  : Processor reset is completed for microblaze_0
12:41:17 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:41:18 INFO  : Processor reset is completed for microblaze_0
12:43:32 INFO  : Processor reset is completed for microblaze_0
12:50:37 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Could not detect MDM peripheral on hardware. Please check:
    1. If FPGA is configured correctly
    2. MDM Core is instantiated in the design
    3. If the correct FPGA is referred, in case of multiple FPGAs
    4. If the correct MDM is referred, in case of a multiple MDM system
    

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:484)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:451)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
12:50:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:51:02 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:51:08 INFO  : Processor reset is completed for microblaze_0
12:51:58 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:52:00 INFO  : Processor reset is completed for microblaze_0
12:54:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
12:54:14 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
12:54:21 INFO  : Processor reset is completed for microblaze_0
12:56:02 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:56:10 INFO  : Processor reset is completed for microblaze_0
12:57:00 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:57:01 INFO  : Processor reset is completed for microblaze_0
12:57:18 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:57:19 INFO  : Processor reset is completed for microblaze_0
13:02:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:02:45 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
13:02:52 INFO  : Processor reset is completed for microblaze_0
13:03:19 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:03:20 INFO  : Processor reset is completed for microblaze_0
13:11:35 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:11:39 INFO  : Processor reset is completed for microblaze_0
13:12:33 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:12:35 INFO  : Processor reset is completed for microblaze_0
13:12:55 INFO  : Processor reset is completed for microblaze_0
13:15:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:15:46 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
13:15:51 INFO  : Processor reset is completed for microblaze_0
13:19:52 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:19:53 INFO  : Processor reset is completed for microblaze_0
13:20:35 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:20:36 INFO  : Processor reset is completed for microblaze_0
13:20:54 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:20:55 INFO  : Processor reset is completed for microblaze_0
13:21:44 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:21:45 INFO  : Processor reset is completed for microblaze_0
13:22:04 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:22:05 INFO  : Processor reset is completed for microblaze_0
13:22:16 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:22:18 INFO  : Processor reset is completed for microblaze_0
13:27:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490980652657,  Project:1490975515315
13:27:09 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:27:09 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
13:27:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:27:21 INFO  : 
13:27:22 INFO  : Updating hardware inferred compiler options for graphics_2.
13:27:22 INFO  : Clearing existing target manager status.
13:30:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:30:06 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
13:30:35 INFO  : Processor reset is completed for microblaze_0
13:30:38 ERROR : Port COM5 is already in use.
13:30:38 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Cannot perform the Debug Command, Current Processor State is "Running"

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:637)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
13:32:05 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:32:23 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
13:32:24 INFO  : XSDB server has started successfully.
13:32:24 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
13:32:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
13:32:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
13:32:51 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
13:33:14 INFO  : Processor reset is completed for microblaze_0
13:39:01 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:39:03 INFO  : Processor reset is completed for microblaze_0
13:42:32 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:42:34 INFO  : Processor reset is completed for microblaze_0
13:42:55 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:42:56 INFO  : Processor reset is completed for microblaze_0
13:45:22 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:45:27 INFO  : Processor reset is completed for microblaze_0
13:45:51 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:45:53 INFO  : Processor reset is completed for microblaze_0
13:46:51 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:46:52 INFO  : Processor reset is completed for microblaze_0
13:47:18 INFO  : Processor reset is completed for microblaze_0
13:47:29 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:47:30 INFO  : Processor reset is completed for microblaze_0
13:47:40 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:47:43 INFO  : Processor reset is completed for microblaze_0
13:55:30 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:55:31 INFO  : Processor reset is completed for microblaze_0
13:59:02 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:59:05 INFO  : Processor reset is completed for microblaze_0
14:00:10 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:00:11 INFO  : Processor reset is completed for microblaze_0
14:00:20 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:00:28 INFO  : Processor reset is completed for microblaze_0
14:00:43 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:00:46 INFO  : Processor reset is completed for microblaze_0
14:01:05 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:01:06 INFO  : Processor reset is completed for microblaze_0
14:01:45 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:01:46 INFO  : Processor reset is completed for microblaze_0
14:01:56 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:02:00 INFO  : Processor reset is completed for microblaze_0
14:02:16 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:02:18 INFO  : Processor reset is completed for microblaze_0
14:06:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1490983275141,  Project:1490980652657
14:06:16 INFO  : Project design_1_wrapper_hw_platform_2's source hardware specification located at W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:06:16 INFO  : Copied contents of W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_2\system.hdf.
14:06:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:06:28 INFO  : 
14:06:29 INFO  : Updating hardware inferred compiler options for graphics_2.
14:06:29 INFO  : Clearing existing target manager status.
14:07:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
14:07:06 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:07:35 INFO  : Processor reset is completed for microblaze_0
14:07:37 ERROR : Port COM5 is already in use.
14:07:37 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Cannot perform the Debug Command, Current Processor State is "Running"

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:637)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
14:08:08 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:08:20 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
14:08:21 INFO  : XSDB server has started successfully.
14:08:21 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
14:08:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
14:08:30 INFO  : Processor reset is completed for microblaze_0
14:10:36 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Could not detect MDM peripheral on hardware. Please check:
    1. If FPGA is configured correctly
    2. MDM Core is instantiated in the design
    3. If the correct FPGA is referred, in case of multiple FPGAs
    4. If the correct MDM is referred, in case of a multiple MDM system
    

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:484)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:451)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
14:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
14:11:07 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:11:13 INFO  : Processor reset is completed for microblaze_0
14:12:13 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:12:15 INFO  : Processor reset is completed for microblaze_0
14:13:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
14:13:50 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:13:52 INFO  : Processor reset is completed for microblaze_0
14:16:06 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:16:16 INFO  : Processor reset is completed for microblaze_0
14:18:59 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:19:01 INFO  : Processor reset is completed for microblaze_0
14:21:50 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Could not detect MDM peripheral on hardware. Please check:
    1. If FPGA is configured correctly
    2. MDM Core is instantiated in the design
    3. If the correct FPGA is referred, in case of multiple FPGAs
    4. If the correct MDM is referred, in case of a multiple MDM system
    

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:484)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:451)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
14:22:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
14:22:10 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:22:18 INFO  : Processor reset is completed for microblaze_0
14:26:01 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:26:04 INFO  : Processor reset is completed for microblaze_0
14:28:16 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:28:17 INFO  : Processor reset is completed for microblaze_0
14:33:04 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:44:40 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
14:44:41 INFO  : XSDB server has started successfully.
14:44:41 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
14:44:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
14:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
14:54:49 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
14:55:00 INFO  : Processor reset is completed for microblaze_0
14:55:01 ERROR : No such port: COM5
14:55:11 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:55:14 INFO  : Processor reset is completed for microblaze_0
14:56:10 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:56:13 INFO  : Processor reset is completed for microblaze_0
15:04:25 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:13:50 INFO  : Launching XSDB server: xsdb.bat -interactive W:\ECE532\New1\project_1_1\project_1\vivado\vivado.sdk\temp_xsdb_launch_script.tcl
15:13:51 INFO  : XSDB server has started successfully.
15:13:51 INFO  : Processing command line option -hwspec W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper.hdf.
15:13:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_2.
15:17:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
15:17:41 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
15:18:03 INFO  : Processor reset is completed for microblaze_0
15:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
15:29:50 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
15:29:54 INFO  : Processor reset is completed for microblaze_0
15:31:17 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:33:06 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:33:07 INFO  : Processor reset is completed for microblaze_0
15:38:54 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:38:55 INFO  : Processor reset is completed for microblaze_0
15:40:47 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:40:48 INFO  : Processor reset is completed for microblaze_0
15:42:04 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:42:05 INFO  : Processor reset is completed for microblaze_0
15:43:34 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:43:36 INFO  : Processor reset is completed for microblaze_0
15:44:26 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:44:27 INFO  : Processor reset is completed for microblaze_0
15:44:48 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:44:49 INFO  : Processor reset is completed for microblaze_0
15:45:04 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:45:15 INFO  : Processor reset is completed for microblaze_0
15:47:42 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:47:43 INFO  : Processor reset is completed for microblaze_0
15:50:15 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:50:17 INFO  : Processor reset is completed for microblaze_0
15:52:22 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:52:23 INFO  : Processor reset is completed for microblaze_0
15:52:50 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:52:56 INFO  : Processor reset is completed for microblaze_0
15:56:59 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:57:06 INFO  : Processor reset is completed for microblaze_0
15:58:37 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:58:40 INFO  : Processor reset is completed for microblaze_0
16:02:27 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:02:29 INFO  : Processor reset is completed for microblaze_0
16:04:28 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:04:30 INFO  : Processor reset is completed for microblaze_0
16:05:25 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:05:26 INFO  : Processor reset is completed for microblaze_0
16:06:28 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:06:29 INFO  : Processor reset is completed for microblaze_0
16:06:44 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:06:45 INFO  : Processor reset is completed for microblaze_0
16:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
16:07:14 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
16:07:19 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:07:20 INFO  : Processor reset is completed for microblaze_0
16:07:41 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:07:43 INFO  : Processor reset is completed for microblaze_0
16:15:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
16:15:26 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
16:15:41 INFO  : Processor reset is completed for microblaze_0
16:17:27 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:17:30 INFO  : Processor reset is completed for microblaze_0
16:48:50 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:48:52 INFO  : Processor reset is completed for microblaze_0
16:49:44 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:49:45 INFO  : Processor reset is completed for microblaze_0
16:50:13 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:50:14 INFO  : Processor reset is completed for microblaze_0
16:50:53 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:50:56 INFO  : Processor reset is completed for microblaze_0
16:58:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
16:58:36 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
16:58:41 INFO  : Processor reset is completed for microblaze_0
17:15:02 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Could not detect MDM peripheral on hardware. Please check:
    1. If FPGA is configured correctly
    2. MDM Core is instantiated in the design
    3. If the correct FPGA is referred, in case of multiple FPGAs
    4. If the correct MDM is referred, in case of a multiple MDM system
    

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:484)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:451)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
17:15:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Nexys4DDR 210292646183A" && level==0} -index 0' command is executed.
17:15:28 INFO  : FPGA configured successfully with bitstream "W:/ECE532/New1/project_1_1/project_1/vivado/vivado.sdk/design_1_wrapper_hw_platform_2/download.bit"
17:15:31 INFO  : Processor reset is completed for microblaze_0
17:17:16 INFO  : microblaze_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:17:23 INFO  : Processor reset is completed for microblaze_0
17:28:51 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
