{
  "module_name": "sama7-ddr.h",
  "hash_id": "100021784f21417e337f135de3c90897a886bfcdd2cd08a3a824d7858d5300b6",
  "original_prompt": "Ingested from linux-6.6.14/include/soc/at91/sama7-ddr.h",
  "human_readable_source": " \n \n\n#ifndef __SAMA7_DDR_H__\n#define __SAMA7_DDR_H__\n\n \n#define DDR3PHY_PIR\t\t\t\t(0x04)\t\t \n#define\tDDR3PHY_PIR_DLLBYP\t\t\t(1 << 17)\t \n#define\t\tDDR3PHY_PIR_ITMSRST\t\t(1 << 4)\t \n#define\tDDR3PHY_PIR_DLLLOCK\t\t\t(1 << 2)\t \n#define\t\tDDR3PHY_PIR_DLLSRST\t\t(1 << 1)\t \n#define\tDDR3PHY_PIR_INIT\t\t\t(1 << 0)\t \n\n#define DDR3PHY_PGCR\t\t\t\t(0x08)\t\t \n#define\t\tDDR3PHY_PGCR_CKDV1\t\t(1 << 13)\t \n#define\t\tDDR3PHY_PGCR_CKDV0\t\t(1 << 12)\t \n\n#define\tDDR3PHY_PGSR\t\t\t\t(0x0C)\t\t \n#define\t\tDDR3PHY_PGSR_IDONE\t\t(1 << 0)\t \n\n#define\tDDR3PHY_ACDLLCR\t\t\t\t(0x14)\t\t \n#define\t\tDDR3PHY_ACDLLCR_DLLSRST\t\t(1 << 30)\t \n\n#define DDR3PHY_ACIOCR\t\t\t\t(0x24)\t\t \n#define\t\tDDR3PHY_ACIOCR_CSPDD_CS0\t(1 << 18)\t \n#define\t\tDDR3PHY_ACIOCR_CKPDD_CK0\t(1 << 8)\t \n#define\t\tDDR3PHY_ACIORC_ACPDD\t\t(1 << 3)\t \n\n#define DDR3PHY_DXCCR\t\t\t\t(0x28)\t\t \n#define\t\tDDR3PHY_DXCCR_DXPDR\t\t(1 << 3)\t \n\n#define DDR3PHY_DSGCR\t\t\t\t(0x2C)\t\t \n#define\t\tDDR3PHY_DSGCR_ODTPDD_ODT0\t(1 << 20)\t \n\n#define DDR3PHY_ZQ0SR0\t\t\t\t(0x188)\t\t \n#define DDR3PHY_ZQ0SR0_PDO_OFF\t\t\t(0)\t\t \n#define DDR3PHY_ZQ0SR0_PUO_OFF\t\t\t(5)\t\t \n#define DDR3PHY_ZQ0SR0_PDODT_OFF\t\t(10)\t\t \n#define DDR3PHY_ZQ0SRO_PUODT_OFF\t\t(15)\t\t \n\n#define\tDDR3PHY_DX0DLLCR\t\t\t(0x1CC)\t\t \n#define\tDDR3PHY_DX1DLLCR\t\t\t(0x20C)\t\t \n#define\t\tDDR3PHY_DXDLLCR_DLLDIS\t\t(1 << 31)\t \n\n \n#define UDDRC_STAT\t\t\t\t(0x04)\t\t \n#define\t\tUDDRC_STAT_SELFREF_TYPE_DIS\t(0x0 << 4)\t \n#define\t\tUDDRC_STAT_SELFREF_TYPE_PHY\t(0x1 << 4)\t \n#define\t\tUDDRC_STAT_SELFREF_TYPE_SW\t(0x2 << 4)\t \n#define\t\tUDDRC_STAT_SELFREF_TYPE_AUTO\t(0x3 << 4)\t \n#define\t\tUDDRC_STAT_SELFREF_TYPE_MSK\t(0x3 << 4)\t \n#define\t\tUDDRC_STAT_OPMODE_INIT\t\t(0x0 << 0)\t \n#define\t\tUDDRC_STAT_OPMODE_NORMAL\t(0x1 << 0)\t \n#define\t\tUDDRC_STAT_OPMODE_PWRDOWN\t(0x2 << 0)\t \n#define\t\tUDDRC_STAT_OPMODE_SELF_REFRESH\t(0x3 << 0)\t \n#define\t\tUDDRC_STAT_OPMODE_MSK\t\t(0x7 << 0)\t \n\n#define UDDRC_PWRCTL\t\t\t\t(0x30)\t\t \n#define\t\tUDDRC_PWRCTL_SELFREF_EN\t\t(1 << 0)\t \n#define\t\tUDDRC_PWRCTL_SELFREF_SW\t\t(1 << 5)\t \n\n#define UDDRC_DFIMISC\t\t\t\t(0x1B0)\t\t \n#define\t\tUDDRC_DFIMISC_DFI_INIT_COMPLETE_EN (1 << 0)\t \n\n#define UDDRC_SWCTRL\t\t\t\t(0x320)\t\t \n#define\t\tUDDRC_SWCTRL_SW_DONE\t\t(1 << 0)\t \n\n#define UDDRC_SWSTAT\t\t\t\t(0x324)\t\t \n#define\t\tUDDRC_SWSTAT_SW_DONE_ACK\t(1 << 0)\t \n\n#define UDDRC_PSTAT\t\t\t\t(0x3FC)\t\t \n#define\tUDDRC_PSTAT_ALL_PORTS\t\t\t(0x1F001F)\t \n\n#define UDDRC_PCTRL_0\t\t\t\t(0x490)\t\t \n#define UDDRC_PCTRL_1\t\t\t\t(0x540)\t\t \n#define UDDRC_PCTRL_2\t\t\t\t(0x5F0)\t\t \n#define UDDRC_PCTRL_3\t\t\t\t(0x6A0)\t\t \n#define UDDRC_PCTRL_4\t\t\t\t(0x750)\t\t \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}