

================================================================
== Vivado HLS Report for 'accumulateHW'
================================================================
* Date:           Thu Aug 23 23:48:16 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        parseEvents
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.49|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   20|   20|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 2, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 

* FSM state operations: 

 <State 1> : 6.38ns
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pol_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %pol) nounwind"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x) nounwind"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %pol_read, label %1, label %._crit_edge" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:8]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i16 %x_read to i15"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_cast = zext i15 %tmp_17 to i32"
ST_1 : Operation 27 [1/1] (6.38ns)   --->   "%mul = mul i32 34953, %zext_cast"   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [19/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 3.74ns
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%y_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %y) nounwind"
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_18 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %mul, i32 19, i32 31)"
ST_2 : Operation 31 [18/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 3.74ns
ST_3 : Operation 32 [17/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 3.74ns
ST_4 : Operation 33 [16/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 3.74ns
ST_5 : Operation 34 [15/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 3.74ns
ST_6 : Operation 35 [14/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 3.74ns
ST_7 : Operation 36 [13/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 3.74ns
ST_8 : Operation 37 [12/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.74ns
ST_9 : Operation 38 [11/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 3.74ns
ST_10 : Operation 39 [10/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 3.74ns
ST_11 : Operation 40 [9/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 3.74ns
ST_12 : Operation 41 [8/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 3.74ns
ST_13 : Operation 42 [7/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 3.74ns
ST_14 : Operation 43 [6/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 3.74ns
ST_15 : Operation 44 [5/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.74ns
ST_16 : Operation 45 [4/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 3.74ns
ST_17 : Operation 46 [3/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 3.74ns
ST_18 : Operation 47 [2/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 3.74ns
ST_19 : Operation 48 [1/19] (3.74ns)   --->   "%newIndex = urem i15 %tmp_17, 15"   --->   Core 23 'DivnS' <Latency = 18> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 7.10ns
ST_20 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i16 %y_read to i14"
ST_20 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i16 %y_read to i10"
ST_20 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_16, i4 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_s = sub i14 %p_shl_cast, %tmp_15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 53 [1/1] (0.00ns)   --->   "%arrayNo = sext i13 %tmp_18 to i15"
ST_20 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i15 %newIndex to i14" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 55 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%tmp_20 = add i14 %tmp_19, %tmp_s" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i14 %tmp_20 to i32" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 57 [1/1] (0.00ns)   --->   "%glPLSlices_0_addr = getelementptr [8100 x i8]* @glPLSlices_0, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 58 [1/1] (0.00ns)   --->   "%glPLSlices_1_addr = getelementptr [8100 x i8]* @glPLSlices_1, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 59 [1/1] (0.00ns)   --->   "%glPLSlices_10_addr = getelementptr [8100 x i8]* @glPLSlices_10, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 60 [1/1] (0.00ns)   --->   "%glPLSlices_11_addr = getelementptr [8100 x i8]* @glPLSlices_11, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 61 [1/1] (0.00ns)   --->   "%glPLSlices_12_addr = getelementptr [8100 x i8]* @glPLSlices_12, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 62 [1/1] (0.00ns)   --->   "%glPLSlices_13_addr = getelementptr [8100 x i8]* @glPLSlices_13, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 63 [1/1] (0.00ns)   --->   "%glPLSlices_14_addr = getelementptr [8100 x i8]* @glPLSlices_14, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 64 [1/1] (0.00ns)   --->   "%glPLSlices_15_addr = getelementptr [8100 x i8]* @glPLSlices_15, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 65 [1/1] (0.00ns)   --->   "%glPLSlices_2_addr = getelementptr [8100 x i8]* @glPLSlices_2, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 66 [1/1] (0.00ns)   --->   "%glPLSlices_3_addr = getelementptr [8100 x i8]* @glPLSlices_3, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 67 [1/1] (0.00ns)   --->   "%glPLSlices_4_addr = getelementptr [8100 x i8]* @glPLSlices_4, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 68 [1/1] (0.00ns)   --->   "%glPLSlices_5_addr = getelementptr [8100 x i8]* @glPLSlices_5, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 69 [1/1] (0.00ns)   --->   "%glPLSlices_6_addr = getelementptr [8100 x i8]* @glPLSlices_6, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 70 [1/1] (0.00ns)   --->   "%glPLSlices_7_addr = getelementptr [8100 x i8]* @glPLSlices_7, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 71 [1/1] (0.00ns)   --->   "%glPLSlices_8_addr = getelementptr [8100 x i8]* @glPLSlices_8, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 72 [1/1] (0.00ns)   --->   "%glPLSlices_9_addr = getelementptr [8100 x i8]* @glPLSlices_9, i32 0, i32 %tmp_24_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 73 [2/2] (3.25ns)   --->   "%glPLSlices_0_load = load i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 74 [2/2] (3.25ns)   --->   "%glPLSlices_1_load = load i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 75 [2/2] (3.25ns)   --->   "%glPLSlices_2_load = load i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 76 [2/2] (3.25ns)   --->   "%glPLSlices_3_load = load i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 77 [2/2] (3.25ns)   --->   "%glPLSlices_4_load = load i8* %glPLSlices_4_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 78 [2/2] (3.25ns)   --->   "%glPLSlices_5_load = load i8* %glPLSlices_5_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 79 [2/2] (3.25ns)   --->   "%glPLSlices_6_load = load i8* %glPLSlices_6_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 80 [2/2] (3.25ns)   --->   "%glPLSlices_7_load = load i8* %glPLSlices_7_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 81 [2/2] (3.25ns)   --->   "%glPLSlices_8_load = load i8* %glPLSlices_8_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 82 [2/2] (3.25ns)   --->   "%glPLSlices_9_load = load i8* %glPLSlices_9_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 83 [2/2] (3.25ns)   --->   "%glPLSlices_10_load = load i8* %glPLSlices_10_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 84 [2/2] (3.25ns)   --->   "%glPLSlices_11_load = load i8* %glPLSlices_11_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 85 [2/2] (3.25ns)   --->   "%glPLSlices_12_load = load i8* %glPLSlices_12_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 86 [2/2] (3.25ns)   --->   "%glPLSlices_13_load = load i8* %glPLSlices_13_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 87 [2/2] (3.25ns)   --->   "%glPLSlices_14_load = load i8* %glPLSlices_14_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 88 [2/2] (3.25ns)   --->   "%glPLSlices_15_load = load i8* %glPLSlices_15_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_20 : Operation 89 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 90 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 91 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 92 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 93 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 94 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 95 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "br label %2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]

 <State 21> : 10.49ns
ST_21 : Operation 105 [1/1] (0.00ns)   --->   "%arrayNo_cast = zext i15 %arrayNo to i16"
ST_21 : Operation 106 [1/2] (3.25ns)   --->   "%glPLSlices_0_load = load i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 107 [1/2] (3.25ns)   --->   "%glPLSlices_1_load = load i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 108 [1/2] (3.25ns)   --->   "%glPLSlices_2_load = load i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 109 [1/2] (3.25ns)   --->   "%glPLSlices_3_load = load i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 110 [1/2] (3.25ns)   --->   "%glPLSlices_4_load = load i8* %glPLSlices_4_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 111 [1/2] (3.25ns)   --->   "%glPLSlices_5_load = load i8* %glPLSlices_5_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 112 [1/2] (3.25ns)   --->   "%glPLSlices_6_load = load i8* %glPLSlices_6_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 113 [1/2] (3.25ns)   --->   "%glPLSlices_7_load = load i8* %glPLSlices_7_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 114 [1/2] (3.25ns)   --->   "%glPLSlices_8_load = load i8* %glPLSlices_8_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 115 [1/2] (3.25ns)   --->   "%glPLSlices_9_load = load i8* %glPLSlices_9_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 116 [1/2] (3.25ns)   --->   "%glPLSlices_10_load = load i8* %glPLSlices_10_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 117 [1/2] (3.25ns)   --->   "%glPLSlices_11_load = load i8* %glPLSlices_11_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 118 [1/2] (3.25ns)   --->   "%glPLSlices_12_load = load i8* %glPLSlices_12_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 119 [1/2] (3.25ns)   --->   "%glPLSlices_13_load = load i8* %glPLSlices_13_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 120 [1/2] (3.25ns)   --->   "%glPLSlices_14_load = load i8* %glPLSlices_14_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 121 [1/2] (3.25ns)   --->   "%glPLSlices_15_load = load i8* %glPLSlices_15_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 122 [1/1] (2.06ns)   --->   "%tmp = call i8 @_ssdm_op_Mux.ap_auto.16i8.i16(i8 %glPLSlices_0_load, i8 %glPLSlices_1_load, i8 %glPLSlices_2_load, i8 %glPLSlices_3_load, i8 %glPLSlices_4_load, i8 %glPLSlices_5_load, i8 %glPLSlices_6_load, i8 %glPLSlices_7_load, i8 %glPLSlices_8_load, i8 %glPLSlices_9_load, i8 %glPLSlices_10_load, i8 %glPLSlices_11_load, i8 %glPLSlices_12_load, i8 %glPLSlices_13_load, i8 %glPLSlices_14_load, i8 %glPLSlices_15_load, i16 %arrayNo_cast) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 123 [1/1] (1.91ns)   --->   "%tmp_3 = add i8 1, %tmp" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 124 [1/1] (1.42ns)   --->   "switch i15 %arrayNo, label %branch15 [
    i15 0, label %branch0
    i15 1, label %branch1
    i15 2, label %branch2
    i15 3, label %branch3
    i15 4, label %branch4
    i15 5, label %branch5
    i15 6, label %branch6
    i15 7, label %branch7
    i15 8, label %branch8
    i15 9, label %branch9
    i15 10, label %branch10
    i15 11, label %branch11
    i15 12, label %branch12
    i15 13, label %branch13
    i15 14, label %branch14
  ]" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]
ST_21 : Operation 125 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_14_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 126 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_13_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 127 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_12_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 128 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_11_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 129 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_10_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 130 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_9_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 131 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_8_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 132 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_7_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 133 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_6_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 134 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_5_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 135 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_4_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 136 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 137 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 138 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 139 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 140 [1/1] (3.25ns)   --->   "store i8 %tmp_3, i8* %glPLSlices_15_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:10]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "br label %._crit_edge" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:11]
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "ret void" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:12]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pol]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ glPLSlices_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ glPLSlices_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ glPLSlices_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ glPLSlices_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ glPLSlices_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ glPLSlices_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ glPLSlices_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ glPLSlices_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ glPLSlices_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ glPLSlices_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ glPLSlices_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ glPLSlices_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ glPLSlices_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ glPLSlices_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ glPLSlices_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ glPLSlices_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pol_read           (read          ) [ 0111111111111111111111]
x_read             (read          ) [ 0000000000000000000000]
StgValue_24        (br            ) [ 0000000000000000000000]
tmp_17             (trunc         ) [ 0111111111111111111100]
zext_cast          (zext          ) [ 0000000000000000000000]
mul                (mul           ) [ 0010000000000000000000]
y_read             (read          ) [ 0111111111111111111110]
tmp_18             (partselect    ) [ 0111111111111111111110]
newIndex           (urem          ) [ 0010000000000000000010]
tmp_15             (trunc         ) [ 0000000000000000000000]
tmp_16             (trunc         ) [ 0000000000000000000000]
p_shl_cast         (bitconcatenate) [ 0000000000000000000000]
tmp_s              (sub           ) [ 0000000000000000000000]
arrayNo            (sext          ) [ 0110000000000000000011]
tmp_19             (trunc         ) [ 0000000000000000000000]
tmp_20             (add           ) [ 0000000000000000000000]
tmp_24_cast        (sext          ) [ 0000000000000000000000]
glPLSlices_0_addr  (getelementptr ) [ 0100000000000000000001]
glPLSlices_1_addr  (getelementptr ) [ 0100000000000000000001]
glPLSlices_10_addr (getelementptr ) [ 0100000000000000000001]
glPLSlices_11_addr (getelementptr ) [ 0100000000000000000001]
glPLSlices_12_addr (getelementptr ) [ 0100000000000000000001]
glPLSlices_13_addr (getelementptr ) [ 0100000000000000000001]
glPLSlices_14_addr (getelementptr ) [ 0100000000000000000001]
glPLSlices_15_addr (getelementptr ) [ 0100000000000000000001]
glPLSlices_2_addr  (getelementptr ) [ 0100000000000000000001]
glPLSlices_3_addr  (getelementptr ) [ 0100000000000000000001]
glPLSlices_4_addr  (getelementptr ) [ 0100000000000000000001]
glPLSlices_5_addr  (getelementptr ) [ 0100000000000000000001]
glPLSlices_6_addr  (getelementptr ) [ 0100000000000000000001]
glPLSlices_7_addr  (getelementptr ) [ 0100000000000000000001]
glPLSlices_8_addr  (getelementptr ) [ 0100000000000000000001]
glPLSlices_9_addr  (getelementptr ) [ 0100000000000000000001]
StgValue_89        (br            ) [ 0000000000000000000000]
StgValue_90        (br            ) [ 0000000000000000000000]
StgValue_91        (br            ) [ 0000000000000000000000]
StgValue_92        (br            ) [ 0000000000000000000000]
StgValue_93        (br            ) [ 0000000000000000000000]
StgValue_94        (br            ) [ 0000000000000000000000]
StgValue_95        (br            ) [ 0000000000000000000000]
StgValue_96        (br            ) [ 0000000000000000000000]
StgValue_97        (br            ) [ 0000000000000000000000]
StgValue_98        (br            ) [ 0000000000000000000000]
StgValue_99        (br            ) [ 0000000000000000000000]
StgValue_100       (br            ) [ 0000000000000000000000]
StgValue_101       (br            ) [ 0000000000000000000000]
StgValue_102       (br            ) [ 0000000000000000000000]
StgValue_103       (br            ) [ 0000000000000000000000]
StgValue_104       (br            ) [ 0000000000000000000000]
arrayNo_cast       (zext          ) [ 0000000000000000000000]
glPLSlices_0_load  (load          ) [ 0000000000000000000000]
glPLSlices_1_load  (load          ) [ 0000000000000000000000]
glPLSlices_2_load  (load          ) [ 0000000000000000000000]
glPLSlices_3_load  (load          ) [ 0000000000000000000000]
glPLSlices_4_load  (load          ) [ 0000000000000000000000]
glPLSlices_5_load  (load          ) [ 0000000000000000000000]
glPLSlices_6_load  (load          ) [ 0000000000000000000000]
glPLSlices_7_load  (load          ) [ 0000000000000000000000]
glPLSlices_8_load  (load          ) [ 0000000000000000000000]
glPLSlices_9_load  (load          ) [ 0000000000000000000000]
glPLSlices_10_load (load          ) [ 0000000000000000000000]
glPLSlices_11_load (load          ) [ 0000000000000000000000]
glPLSlices_12_load (load          ) [ 0000000000000000000000]
glPLSlices_13_load (load          ) [ 0000000000000000000000]
glPLSlices_14_load (load          ) [ 0000000000000000000000]
glPLSlices_15_load (load          ) [ 0000000000000000000000]
tmp                (mux           ) [ 0000000000000000000000]
tmp_3              (add           ) [ 0000000000000000000000]
StgValue_124       (switch        ) [ 0000000000000000000000]
StgValue_125       (store         ) [ 0000000000000000000000]
StgValue_126       (store         ) [ 0000000000000000000000]
StgValue_127       (store         ) [ 0000000000000000000000]
StgValue_128       (store         ) [ 0000000000000000000000]
StgValue_129       (store         ) [ 0000000000000000000000]
StgValue_130       (store         ) [ 0000000000000000000000]
StgValue_131       (store         ) [ 0000000000000000000000]
StgValue_132       (store         ) [ 0000000000000000000000]
StgValue_133       (store         ) [ 0000000000000000000000]
StgValue_134       (store         ) [ 0000000000000000000000]
StgValue_135       (store         ) [ 0000000000000000000000]
StgValue_136       (store         ) [ 0000000000000000000000]
StgValue_137       (store         ) [ 0000000000000000000000]
StgValue_138       (store         ) [ 0000000000000000000000]
StgValue_139       (store         ) [ 0000000000000000000000]
StgValue_140       (store         ) [ 0000000000000000000000]
StgValue_141       (br            ) [ 0000000000000000000000]
StgValue_142       (ret           ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pol">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pol"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="glPLSlices_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="glPLSlices_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="glPLSlices_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="glPLSlices_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="glPLSlices_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="glPLSlices_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="glPLSlices_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="glPLSlices_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="glPLSlices_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="glPLSlices_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="glPLSlices_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="glPLSlices_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="glPLSlices_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="glPLSlices_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="glPLSlices_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="glPLSlices_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="glPLSlices_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i8.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="pol_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pol_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="x_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="y_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="glPLSlices_0_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="14" slack="0"/>
<pin id="114" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_0_addr/20 "/>
</bind>
</comp>

<comp id="117" class="1004" name="glPLSlices_1_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="14" slack="0"/>
<pin id="121" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_1_addr/20 "/>
</bind>
</comp>

<comp id="124" class="1004" name="glPLSlices_10_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="14" slack="0"/>
<pin id="128" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_10_addr/20 "/>
</bind>
</comp>

<comp id="131" class="1004" name="glPLSlices_11_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="14" slack="0"/>
<pin id="135" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_11_addr/20 "/>
</bind>
</comp>

<comp id="138" class="1004" name="glPLSlices_12_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="14" slack="0"/>
<pin id="142" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_12_addr/20 "/>
</bind>
</comp>

<comp id="145" class="1004" name="glPLSlices_13_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="14" slack="0"/>
<pin id="149" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_13_addr/20 "/>
</bind>
</comp>

<comp id="152" class="1004" name="glPLSlices_14_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="14" slack="0"/>
<pin id="156" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_14_addr/20 "/>
</bind>
</comp>

<comp id="159" class="1004" name="glPLSlices_15_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="14" slack="0"/>
<pin id="163" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_15_addr/20 "/>
</bind>
</comp>

<comp id="166" class="1004" name="glPLSlices_2_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="14" slack="0"/>
<pin id="170" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_2_addr/20 "/>
</bind>
</comp>

<comp id="173" class="1004" name="glPLSlices_3_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="14" slack="0"/>
<pin id="177" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_3_addr/20 "/>
</bind>
</comp>

<comp id="180" class="1004" name="glPLSlices_4_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="14" slack="0"/>
<pin id="184" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_4_addr/20 "/>
</bind>
</comp>

<comp id="187" class="1004" name="glPLSlices_5_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="14" slack="0"/>
<pin id="191" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_5_addr/20 "/>
</bind>
</comp>

<comp id="194" class="1004" name="glPLSlices_6_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="14" slack="0"/>
<pin id="198" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_6_addr/20 "/>
</bind>
</comp>

<comp id="201" class="1004" name="glPLSlices_7_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="14" slack="0"/>
<pin id="205" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_7_addr/20 "/>
</bind>
</comp>

<comp id="208" class="1004" name="glPLSlices_8_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="14" slack="0"/>
<pin id="212" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_8_addr/20 "/>
</bind>
</comp>

<comp id="215" class="1004" name="glPLSlices_9_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="14" slack="0"/>
<pin id="219" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="glPLSlices_9_addr/20 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="13" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_0_load/20 StgValue_139/21 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="13" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_1_load/20 StgValue_138/21 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_2_load/20 StgValue_137/21 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="13" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_3_load/20 StgValue_136/21 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_4_load/20 StgValue_135/21 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="13" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_5_load/20 StgValue_134/21 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="13" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_6_load/20 StgValue_133/21 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="13" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_7_load/20 StgValue_132/21 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_8_load/20 StgValue_131/21 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="13" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_9_load/20 StgValue_130/21 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="13" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_10_load/20 StgValue_129/21 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="13" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_11_load/20 StgValue_128/21 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="13" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_12_load/20 StgValue_127/21 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="13" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_13_load/20 StgValue_126/21 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="13" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_14_load/20 StgValue_125/21 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="13" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="glPLSlices_15_load/20 StgValue_140/21 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_17_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="15" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="15" slack="0"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="newIndex/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_18_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="13" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="0" index="3" bw="6" slack="0"/>
<pin id="321" dir="1" index="4" bw="13" slack="18"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_15_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="18"/>
<pin id="327" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/20 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_16_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="18"/>
<pin id="330" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/20 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_shl_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="14" slack="0"/>
<pin id="333" dir="0" index="1" bw="10" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/20 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_s_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="14" slack="0"/>
<pin id="341" dir="0" index="1" bw="14" slack="0"/>
<pin id="342" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/20 "/>
</bind>
</comp>

<comp id="345" class="1004" name="arrayNo_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="13" slack="18"/>
<pin id="347" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="arrayNo/20 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_19_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="1"/>
<pin id="350" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/20 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_20_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="14" slack="0"/>
<pin id="353" dir="0" index="1" bw="14" slack="0"/>
<pin id="354" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/20 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_24_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="14" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_cast/20 "/>
</bind>
</comp>

<comp id="377" class="1004" name="arrayNo_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="13" slack="1"/>
<pin id="379" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/21 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="0" index="2" bw="8" slack="0"/>
<pin id="384" dir="0" index="3" bw="8" slack="0"/>
<pin id="385" dir="0" index="4" bw="8" slack="0"/>
<pin id="386" dir="0" index="5" bw="8" slack="0"/>
<pin id="387" dir="0" index="6" bw="8" slack="0"/>
<pin id="388" dir="0" index="7" bw="8" slack="0"/>
<pin id="389" dir="0" index="8" bw="8" slack="0"/>
<pin id="390" dir="0" index="9" bw="8" slack="0"/>
<pin id="391" dir="0" index="10" bw="8" slack="0"/>
<pin id="392" dir="0" index="11" bw="8" slack="0"/>
<pin id="393" dir="0" index="12" bw="8" slack="0"/>
<pin id="394" dir="0" index="13" bw="8" slack="0"/>
<pin id="395" dir="0" index="14" bw="8" slack="0"/>
<pin id="396" dir="0" index="15" bw="8" slack="0"/>
<pin id="397" dir="0" index="16" bw="8" slack="0"/>
<pin id="398" dir="0" index="17" bw="15" slack="0"/>
<pin id="399" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/21 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/21 "/>
</bind>
</comp>

<comp id="440" class="1007" name="mul_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="15" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="446" class="1005" name="pol_read_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="pol_read "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_17_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="15" slack="1"/>
<pin id="452" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="455" class="1005" name="mul_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="460" class="1005" name="y_read_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="18"/>
<pin id="462" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_18_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="13" slack="18"/>
<pin id="468" dir="1" index="1" bw="13" slack="18"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="471" class="1005" name="newIndex_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="14" slack="1"/>
<pin id="473" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="newIndex "/>
</bind>
</comp>

<comp id="476" class="1005" name="arrayNo_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="15" slack="1"/>
<pin id="478" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="arrayNo "/>
</bind>
</comp>

<comp id="481" class="1005" name="glPLSlices_0_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="13" slack="1"/>
<pin id="483" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_0_addr "/>
</bind>
</comp>

<comp id="486" class="1005" name="glPLSlices_1_addr_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="13" slack="1"/>
<pin id="488" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_1_addr "/>
</bind>
</comp>

<comp id="491" class="1005" name="glPLSlices_10_addr_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="13" slack="1"/>
<pin id="493" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_10_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="glPLSlices_11_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="13" slack="1"/>
<pin id="498" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_11_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="glPLSlices_12_addr_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="13" slack="1"/>
<pin id="503" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_12_addr "/>
</bind>
</comp>

<comp id="506" class="1005" name="glPLSlices_13_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="13" slack="1"/>
<pin id="508" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_13_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="glPLSlices_14_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="13" slack="1"/>
<pin id="513" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_14_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="glPLSlices_15_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="13" slack="1"/>
<pin id="518" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_15_addr "/>
</bind>
</comp>

<comp id="521" class="1005" name="glPLSlices_2_addr_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="13" slack="1"/>
<pin id="523" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_2_addr "/>
</bind>
</comp>

<comp id="526" class="1005" name="glPLSlices_3_addr_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="13" slack="1"/>
<pin id="528" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_3_addr "/>
</bind>
</comp>

<comp id="531" class="1005" name="glPLSlices_4_addr_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="13" slack="1"/>
<pin id="533" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_4_addr "/>
</bind>
</comp>

<comp id="536" class="1005" name="glPLSlices_5_addr_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="13" slack="1"/>
<pin id="538" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_5_addr "/>
</bind>
</comp>

<comp id="541" class="1005" name="glPLSlices_6_addr_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="13" slack="1"/>
<pin id="543" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_6_addr "/>
</bind>
</comp>

<comp id="546" class="1005" name="glPLSlices_7_addr_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="13" slack="1"/>
<pin id="548" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_7_addr "/>
</bind>
</comp>

<comp id="551" class="1005" name="glPLSlices_8_addr_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="13" slack="1"/>
<pin id="553" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_8_addr "/>
</bind>
</comp>

<comp id="556" class="1005" name="glPLSlices_9_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="13" slack="1"/>
<pin id="558" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="glPLSlices_9_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="38" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="56" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="56" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="56" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="56" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="56" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="56" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="56" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="56" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="56" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="56" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="110" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="117" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="166" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="173" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="180" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="187" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="194" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="201" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="208" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="215" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="124" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="131" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="138" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="145" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="152" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="159" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="98" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="302" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="46" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="48" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="328" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="325" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="339" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="366"><net_src comp="357" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="368"><net_src comp="357" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="369"><net_src comp="357" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="370"><net_src comp="357" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="371"><net_src comp="357" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="372"><net_src comp="357" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="373"><net_src comp="357" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="374"><net_src comp="357" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="375"><net_src comp="357" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="376"><net_src comp="357" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="400"><net_src comp="58" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="401"><net_src comp="222" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="402"><net_src comp="227" pin="2"/><net_sink comp="380" pin=2"/></net>

<net id="403"><net_src comp="232" pin="2"/><net_sink comp="380" pin=3"/></net>

<net id="404"><net_src comp="237" pin="2"/><net_sink comp="380" pin=4"/></net>

<net id="405"><net_src comp="242" pin="2"/><net_sink comp="380" pin=5"/></net>

<net id="406"><net_src comp="247" pin="2"/><net_sink comp="380" pin=6"/></net>

<net id="407"><net_src comp="252" pin="2"/><net_sink comp="380" pin=7"/></net>

<net id="408"><net_src comp="257" pin="2"/><net_sink comp="380" pin=8"/></net>

<net id="409"><net_src comp="262" pin="2"/><net_sink comp="380" pin=9"/></net>

<net id="410"><net_src comp="267" pin="2"/><net_sink comp="380" pin=10"/></net>

<net id="411"><net_src comp="272" pin="2"/><net_sink comp="380" pin=11"/></net>

<net id="412"><net_src comp="277" pin="2"/><net_sink comp="380" pin=12"/></net>

<net id="413"><net_src comp="282" pin="2"/><net_sink comp="380" pin=13"/></net>

<net id="414"><net_src comp="287" pin="2"/><net_sink comp="380" pin=14"/></net>

<net id="415"><net_src comp="292" pin="2"/><net_sink comp="380" pin=15"/></net>

<net id="416"><net_src comp="297" pin="2"/><net_sink comp="380" pin=16"/></net>

<net id="417"><net_src comp="377" pin="1"/><net_sink comp="380" pin=17"/></net>

<net id="422"><net_src comp="60" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="380" pin="18"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="418" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="425"><net_src comp="418" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="426"><net_src comp="418" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="430"><net_src comp="418" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="432"><net_src comp="418" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="433"><net_src comp="418" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="434"><net_src comp="418" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="435"><net_src comp="418" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="436"><net_src comp="418" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="437"><net_src comp="418" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="438"><net_src comp="418" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="439"><net_src comp="418" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="444"><net_src comp="42" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="306" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="92" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="302" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="458"><net_src comp="440" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="463"><net_src comp="104" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="469"><net_src comp="316" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="474"><net_src comp="310" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="479"><net_src comp="345" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="484"><net_src comp="110" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="489"><net_src comp="117" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="494"><net_src comp="124" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="499"><net_src comp="131" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="504"><net_src comp="138" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="509"><net_src comp="145" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="514"><net_src comp="152" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="519"><net_src comp="159" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="524"><net_src comp="166" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="529"><net_src comp="173" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="534"><net_src comp="180" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="539"><net_src comp="187" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="544"><net_src comp="194" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="549"><net_src comp="201" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="554"><net_src comp="208" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="559"><net_src comp="215" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="267" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: glPLSlices_0 | {21 }
	Port: glPLSlices_1 | {21 }
	Port: glPLSlices_2 | {21 }
	Port: glPLSlices_3 | {21 }
	Port: glPLSlices_4 | {21 }
	Port: glPLSlices_5 | {21 }
	Port: glPLSlices_6 | {21 }
	Port: glPLSlices_7 | {21 }
	Port: glPLSlices_8 | {21 }
	Port: glPLSlices_9 | {21 }
	Port: glPLSlices_10 | {21 }
	Port: glPLSlices_11 | {21 }
	Port: glPLSlices_12 | {21 }
	Port: glPLSlices_13 | {21 }
	Port: glPLSlices_14 | {21 }
	Port: glPLSlices_15 | {21 }
 - Input state : 
	Port: accumulateHW : x | {1 }
	Port: accumulateHW : y | {2 }
	Port: accumulateHW : pol | {1 }
	Port: accumulateHW : glPLSlices_0 | {20 21 }
	Port: accumulateHW : glPLSlices_1 | {20 21 }
	Port: accumulateHW : glPLSlices_2 | {20 21 }
	Port: accumulateHW : glPLSlices_3 | {20 21 }
	Port: accumulateHW : glPLSlices_4 | {20 21 }
	Port: accumulateHW : glPLSlices_5 | {20 21 }
	Port: accumulateHW : glPLSlices_6 | {20 21 }
	Port: accumulateHW : glPLSlices_7 | {20 21 }
	Port: accumulateHW : glPLSlices_8 | {20 21 }
	Port: accumulateHW : glPLSlices_9 | {20 21 }
	Port: accumulateHW : glPLSlices_10 | {20 21 }
	Port: accumulateHW : glPLSlices_11 | {20 21 }
	Port: accumulateHW : glPLSlices_12 | {20 21 }
	Port: accumulateHW : glPLSlices_13 | {20 21 }
	Port: accumulateHW : glPLSlices_14 | {20 21 }
	Port: accumulateHW : glPLSlices_15 | {20 21 }
  - Chain level:
	State 1
		zext_cast : 1
		mul : 2
		newIndex : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		p_shl_cast : 1
		tmp_s : 2
		tmp_20 : 3
		tmp_24_cast : 4
		glPLSlices_0_addr : 5
		glPLSlices_1_addr : 5
		glPLSlices_10_addr : 5
		glPLSlices_11_addr : 5
		glPLSlices_12_addr : 5
		glPLSlices_13_addr : 5
		glPLSlices_14_addr : 5
		glPLSlices_15_addr : 5
		glPLSlices_2_addr : 5
		glPLSlices_3_addr : 5
		glPLSlices_4_addr : 5
		glPLSlices_5_addr : 5
		glPLSlices_6_addr : 5
		glPLSlices_7_addr : 5
		glPLSlices_8_addr : 5
		glPLSlices_9_addr : 5
		glPLSlices_0_load : 6
		glPLSlices_1_load : 6
		glPLSlices_2_load : 6
		glPLSlices_3_load : 6
		glPLSlices_4_load : 6
		glPLSlices_5_load : 6
		glPLSlices_6_load : 6
		glPLSlices_7_load : 6
		glPLSlices_8_load : 6
		glPLSlices_9_load : 6
		glPLSlices_10_load : 6
		glPLSlices_11_load : 6
		glPLSlices_12_load : 6
		glPLSlices_13_load : 6
		glPLSlices_14_load : 6
		glPLSlices_15_load : 6
	State 21
		tmp : 1
		tmp_3 : 2
		StgValue_125 : 3
		StgValue_126 : 3
		StgValue_127 : 3
		StgValue_128 : 3
		StgValue_129 : 3
		StgValue_130 : 3
		StgValue_131 : 3
		StgValue_132 : 3
		StgValue_133 : 3
		StgValue_134 : 3
		StgValue_135 : 3
		StgValue_136 : 3
		StgValue_137 : 3
		StgValue_138 : 3
		StgValue_139 : 3
		StgValue_140 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   urem   |      grp_fu_310     |    0    |   577   |   439   |
|----------|---------------------|---------|---------|---------|
|    mux   |      tmp_fu_380     |    0    |    0    |    65   |
|----------|---------------------|---------|---------|---------|
|    add   |    tmp_20_fu_351    |    0    |    0    |    14   |
|          |     tmp_3_fu_418    |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|    sub   |     tmp_s_fu_339    |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|    mul   |      mul_fu_440     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          | pol_read_read_fu_92 |    0    |    0    |    0    |
|   read   |  x_read_read_fu_98  |    0    |    0    |    0    |
|          |  y_read_read_fu_104 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_17_fu_302    |    0    |    0    |    0    |
|   trunc  |    tmp_15_fu_325    |    0    |    0    |    0    |
|          |    tmp_16_fu_328    |    0    |    0    |    0    |
|          |    tmp_19_fu_348    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |   zext_cast_fu_306  |    0    |    0    |    0    |
|          | arrayNo_cast_fu_377 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|    tmp_18_fu_316    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|  p_shl_cast_fu_331  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |    arrayNo_fu_345   |    0    |    0    |    0    |
|          |  tmp_24_cast_fu_357 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |   577   |   547   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      arrayNo_reg_476     |   15   |
| glPLSlices_0_addr_reg_481|   13   |
|glPLSlices_10_addr_reg_491|   13   |
|glPLSlices_11_addr_reg_496|   13   |
|glPLSlices_12_addr_reg_501|   13   |
|glPLSlices_13_addr_reg_506|   13   |
|glPLSlices_14_addr_reg_511|   13   |
|glPLSlices_15_addr_reg_516|   13   |
| glPLSlices_1_addr_reg_486|   13   |
| glPLSlices_2_addr_reg_521|   13   |
| glPLSlices_3_addr_reg_526|   13   |
| glPLSlices_4_addr_reg_531|   13   |
| glPLSlices_5_addr_reg_536|   13   |
| glPLSlices_6_addr_reg_541|   13   |
| glPLSlices_7_addr_reg_546|   13   |
| glPLSlices_8_addr_reg_551|   13   |
| glPLSlices_9_addr_reg_556|   13   |
|        mul_reg_455       |   32   |
|     newIndex_reg_471     |   14   |
|     pol_read_reg_446     |    1   |
|      tmp_17_reg_450      |   15   |
|      tmp_18_reg_466      |   13   |
|      y_read_reg_460      |   16   |
+--------------------------+--------+
|           Total          |   314  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_222 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_227 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_232 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_237 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_242 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_247 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_252 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_257 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_262 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_267 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_272 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_277 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_282 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_287 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_292 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_297 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_310    |  p0  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   446  ||  30.073 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   577  |   547  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   30   |    -   |   153  |
|  Register |    -   |    -   |   314  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   30   |   891  |   700  |
+-----------+--------+--------+--------+--------+
