#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr  1 17:50:27 2020
# Process ID: 19336
# Current directory: C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10544 C:\Users\tyler\Documents\GitHub\DL202010_Haygood\Lab09\Lab09_project\Lab09_project.xpr
# Log file: C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/vivado.log
# Journal file: C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/Lab09_project' since last save.
WARNING: [Project 1-312] File not found as 'C:/../Documents/GitHub/DL202010_AVHT/Lab06/switches.xdc'; using path 'C:/Users/tyler/Documents/GitHub/DL202010_AVHT/Lab06/switches.xdc' instead.
WARNING: [Project 1-312] File not found as 'C:/../Documents/GitHub/DL202010_AVHT/Lab06/sseg.xdc'; using path 'C:/Users/tyler/Documents/GitHub/DL202010_AVHT/Lab06/sseg.xdc' instead.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/basys3_lab9.sv', nor could it be found using path 'C:/Users/tyler/Desktop/Baylor/Spring/Spring 2020/Digital Logic/Lab/Lab09/basys3_lab9.sv'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/../Documents/GitHub/DL202010_AVHT/Lab06/switches.xdc'; using path 'C:/Users/tyler/Documents/GitHub/DL202010_AVHT/Lab06/switches.xdc' instead.
WARNING: [Project 1-312] File not found as 'C:/../Documents/GitHub/DL202010_AVHT/Lab06/sseg.xdc'; using path 'C:/Users/tyler/Documents/GitHub/DL202010_AVHT/Lab06/sseg.xdc' instead.
WARNING: [Project 1-312] File not found as 'C:/../Documents/GitHub/DL202010_AVHT/Lab06/switches.xdc'; using path 'C:/Users/tyler/Documents/GitHub/DL202010_AVHT/Lab06/switches.xdc' instead.
WARNING: [Project 1-312] File not found as 'C:/../Documents/GitHub/DL202010_AVHT/Lab06/sseg.xdc'; using path 'C:/Users/tyler/Documents/GitHub/DL202010_AVHT/Lab06/sseg.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 744.871 ; gain = 145.406
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Apr  1 17:54:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.runs/impl_1/runme.log
open_hw
close_hw
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/basys3_lab9.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/basys3_lab9.sv
set_property top register_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj register_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.srcs/sim_1/new/register_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71b82937d9df4d5b851ab5a40ee71e14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_test_behav xil_defaultlib.register_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register(N=4)
Compiling module xil_defaultlib.register_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_test_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.sim/sim_1/behav/xsim/xsim.dir/register_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr  1 19:41:13 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 856.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_test_behav -key {Behavioral:sim_1:Functional:register_test} -tclbatch {register_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source register_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 55 ns : File "C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.srcs/sim_1/new/register_test.sv" Line 27
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 890.195 ; gain = 33.824
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/basys3_lab9 .sv}}
update_compile_order -fileset sim_1
set_property top basys3_lab9 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'basys3_lab9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj basys3_lab9_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.srcs/sources_1/new/top_lab9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_lab9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/basys3_lab9 .sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3_lab9
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71b82937d9df4d5b851ab5a40ee71e14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_lab9_behav xil_defaultlib.basys3_lab9 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'sw' [C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/basys3_lab9 .sv:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register(N=8)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.top_lab9
Compiling module xil_defaultlib.basys3_lab9
Compiling module xil_defaultlib.glbl
Built simulation snapshot basys3_lab9_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "basys3_lab9_behav -key {Behavioral:sim_1:Functional:basys3_lab9} -tclbatch {basys3_lab9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source basys3_lab9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/basys3_lab9 .sv" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'basys3_lab9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 890.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 890.195 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/tyler/Documents/GitHub/DL202010_AVHT/Lab06/sseg.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/tyler/Documents/GitHub/DL202010_AVHT/Lab06/sseg.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr  2 13:23:25 2020] Launched synth_1...
Run output will be captured here: C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.runs/synth_1/runme.log
[Thu Apr  2 13:23:25 2020] Launched impl_1...
Run output will be captured here: C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 890.195 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4DA76A
set_property PROGRAM.FILE {C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.runs/impl_1/top_lab9.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tyler/Documents/GitHub/DL202010_Haygood/Lab09/Lab09_project/Lab09_project.runs/impl_1/top_lab9.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  4 15:16:22 2020...
