Release 14.3 Map P.40xd (lin64)
Xilinx Mapping Report File for Design 'telescope'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx50-ff676-2 -w -logic_opt off -ol high -t 1 -register_duplication off
-global_opt off -mt 2 -cm area -ir off -pr off -lc off -power off -o telescope_map.ncd telescope.ngd telescope.pcf 
Target Device  : xc5vlx50
Target Package : ff676
Target Speed   : -2
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Wed Mar 31 16:20:01 2021

Design Summary
--------------
Number of errors:      0
Number of warnings:  121
Slice Logic Utilization:
  Number of Slice Registers:                 5,504 out of  28,800   19%
    Number used as Flip Flops:               5,458
    Number used as Latches:                     46
  Number of Slice LUTs:                      8,771 out of  28,800   30%
    Number used as logic:                    8,249 out of  28,800   28%
      Number using O6 output only:           7,235
      Number using O5 output only:             388
      Number using O5 and O6:                  626
    Number used as Memory:                     475 out of   7,680    6%
      Number used as Dual Port RAM:            400
        Number using O6 output only:           336
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            8
        Number using O5 and O6:                  8
      Number used as Shift Register:            67
        Number using O6 output only:            65
        Number using O5 output only:             1
        Number using O5 and O6:                  1
    Number used as exclusive route-thru:        47
  Number of route-thrus:                       528
    Number using O6 output only:               433
    Number using O5 output only:                94
    Number using O5 and O6:                      1

Slice Logic Distribution:
  Number of occupied Slices:                 3,261 out of   7,200   45%
  Number of LUT Flip Flop pairs used:        9,963
    Number with an unused Flip Flop:         4,459 out of   9,963   44%
    Number with an unused LUT:               1,192 out of   9,963   11%
    Number of fully used LUT-FF pairs:       4,312 out of   9,963   43%
    Number of unique control sets:             460
    Number of slice register sites lost
      to control set restrictions:             792 out of  28,800    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       244 out of     440   55%
    Number of LOCed IOBs:                      242 out of     244   99%
    IOB Flip Flops:                             42
    IOB Master Pads:                             7
    IOB Slave Pads:                              7

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      40 out of      48   83%
    Number using BlockRAM only:                 40
    Total primitives used:
      Number of 36k BlockRAM used:              27
      Number of 18k BlockRAM used:              22
    Total Memory used (KB):                  1,368 out of   1,728   79%
  Number of BUFG/BUFGCTRLs:                     10 out of      32   31%
    Number used as BUFGs:                       10
  Number of IDELAYCTRLs:                         4 out of      16   25%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFRs:                               6 out of      24   25%
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of ISERDESs:                            6
  Number of OSERDESs:                            6
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of SYSMONs:                             1 out of       1  100%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                4.47

Peak Memory Usage:  1100 MB
Total REAL time to MAP completion:  2 mins 35 secs 
Total CPU time to MAP completion (all processors):   3 mins 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:701 - Signal ioFpga_9 connected to top level port ioFpga_9 has
   been removed.
WARNING:Pack:2874 - Trimming timing constraints from pin
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0]
   .ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0]
   .ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0]
   .ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0]
   .ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0]
   .ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0]
   .ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0]
   .ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   q2/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0]
   .ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   q3/blockHisto1.totHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   q3/blockHisto2.fastHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[
   0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SI
   NGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SI
   NGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SI
   NGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SI
   NGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SI
   NGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SI
   NGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SI
   NGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/U0/xst_blk_mem_generator/g
   nativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SI
   NGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   qh1/blockHisto.monHisto/memoire/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0
   ].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   q2/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].r
   am.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].
   ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/
   gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.W
   IDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/
   gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.W
   IDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/
   gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.W
   IDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/
   gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.W
   IDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/
   gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.W
   IDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/
   gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.W
   IDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/
   gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.W
   IDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator/
   gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.W
   IDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generat
   or/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SD
   P.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator
   /gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.
   WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator
   /gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.
   WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator
   /gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.
   WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/U0/xst_blk_mem_generator
   /gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.
   WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_genera
   tor/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/S
   DP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKU connected to power/ground net
   qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_genera
   tor/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/S
   DP.WIDE_PRIM36.noeccerr.SDP_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_genera
   tor/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/S
   DP.WIDE_PRIM36.noeccerr.SDP
   of frag RDRCLKL connected to power/ground net
   qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_genera
   tor/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/S
   DP.WIDE_PRIM36.noeccerr.SDP_RDRCLKL_tiesig
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: riserv_p<0>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<1>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<2>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<3>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<4>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<5>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<6>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<7>   IOSTANDARD = LVCMOS25


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: riserv_n<0>   IOSTANDARD = LVDS_25
   	 Comp: riserv_n<1>   IOSTANDARD = LVDS_25
   	 Comp: riserv_n<2>   IOSTANDARD = LVDS_25
   	 Comp: riserv_n<3>   IOSTANDARD = LVDS_25
   	 Comp: riserv_n<4>   IOSTANDARD = LVDS_25
   	 Comp: riserv_n<5>   IOSTANDARD = LVDS_25
   	 Comp: riserv_n<6>   IOSTANDARD = LVDS_25
   	 Comp: riserv_n<7>   IOSTANDARD = LVCMOS25


WARNING:Place:644 - A clock IOB clock component is not placed at an optimal clock IOB site. The clock IOB component
   <ucSpiSck> is placed at site <F5>. The clock IO site can use the fast path between the IO and the Clock buffer/GCLK
   if the IOB is placed in the master Clock IOB Site. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint
   was applied on COMP.PIN <ucSpiSck.PAD> allowing your design to continue. This constraint disables all clock placer
   rules related to the specified COMP.PIN. The use of this override is highly discouraged as it may lead to very poor
   timing results. It is recommended that this error condition be corrected in the design.
WARNING:PhysDesignRules:372 - Gated clock. Clock net q3/itemData_11_or0000 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/fifoIn_11_or0000 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/resetTsRequest_or0000 is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/fifoIn_12_or0000 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/fifoIn_15_or0000 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/resetBitmask_or0000 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/fifoItemWr_and0000 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/fifoItemWr_or0000 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/fifoItemRd_or0000 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/resetEvtReceived_or0000 is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp596.PULL is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp596.PULL.1 is set but the tri state
   is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp ProtoComp607.PULL is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp596.PULL.2 is set but the tri state
   is not configured. 
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<ql1/ddr_16_1/bufferR>:<BUFR_BUFR>.  Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE
   BYPASS.
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<i1/ddr_16_1/bufferR>:<BUFR_BUFR>.  Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE
   BYPASS.
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<i2/ddr_16_1/bufferR>:<BUFR_BUFR>.  Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE
   BYPASS.
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<qh1/ddr_16_1/bufferR>:<BUFR_BUFR>.  Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE
   BYPASS.
WARNING:PhysDesignRules:1350 - Issue with pin connections and/or configuration on
   block:<fLink/ser_L/OSER8B_inst/soserdes_inst>:<OSERDES_OSERDES>.  The use of INIT_OQ requires the OQ output pin to be
   connected.
WARNING:PhysDesignRules:1351 - Issue with pin connections and/or configuration on
   block:<fLink/ser_L/OSER8B_inst/soserdes_inst>:<OSERDES_OSERDES>.  The use of SRVAL_OQ requires the OQ output pin to
   be connected.
WARNING:PhysDesignRules:1325 - Issue with pin connections and/or configuration on
   block:<fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_master>:<ISERDES_ISERDES>.  Useless CE2 input pin. With
   NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Issue with pin connections and/or configuration on
   block:<fLink/DESER_GEN.deser_L/deser_inst/AISER8b/ISERDES_NODELAY_master>:<ISERDES_ISERDES>.  Useless CE2 input pin.
   With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Issue with pin connections and/or configuration on
   block:<fLink/DESER_GEN.deser_H/deser_inst/AISER8b/ISERDES_NODELAY_master>:<ISERDES_ISERDES>.  Useless CE2 input pin.
   With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1350 - Issue with pin connections and/or configuration on
   block:<fLink/ser_H/OSER8B_inst/soserdes_inst>:<OSERDES_OSERDES>.  The use of INIT_OQ requires the OQ output pin to be
   connected.
WARNING:PhysDesignRules:1351 - Issue with pin connections and/or configuration on
   block:<fLink/ser_H/OSER8B_inst/soserdes_inst>:<OSERDES_OSERDES>.  The use of SRVAL_OQ requires the OQ output pin to
   be connected.
WARNING:PhysDesignRules:1325 - Issue with pin connections and/or configuration on
   block:<fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_slave>:<ISERDES_ISERDES>.  Useless CE2 input pin. With
   NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Issue with pin connections and/or configuration on
   block:<fLink/DESER_GEN.deser_H/deser_inst/AISER8b/ISERDES_NODELAY_slave>:<ISERDES_ISERDES>.  Useless CE2 input pin.
   With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Issue with pin connections and/or configuration on
   block:<fLink/DESER_GEN.deser_L/deser_inst/AISER8b/ISERDES_NODELAY_slave>:<ISERDES_ISERDES>.  Useless CE2 input pin.
   With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1350 - Issue with pin connections and/or configuration on
   block:<fLink/DESER_GEN.ser_VM/OSER8B_inst/soserdes_inst>:<OSERDES_OSERDES>.  The use of INIT_OQ requires the OQ
   output pin to be connected.
WARNING:PhysDesignRules:1351 - Issue with pin connections and/or configuration on
   block:<fLink/DESER_GEN.ser_VM/OSER8B_inst/soserdes_inst>:<OSERDES_OSERDES>.  The use of SRVAL_OQ requires the OQ
   output pin to be connected.
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<q2/ddr_16_1/bufferR>:<BUFR_BUFR>.  Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE
   BYPASS.
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<q3/ddr_16_1/bufferR>:<BUFR_BUFR>.  Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE
   BYPASS.

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:LIT:243 - Logical network adc_monitor/Mtrien_rstPort_n<0> has no load.
INFO:LIT:395 - The above info message is repeated 230 more times for the
   following (max. 5 shown):
   adc_monitor/Mtrien_rstPort_n<3>,
   adc_monitor/Mtrien_rstPort_n<5>,
   icon_control0<10>,
   icon_control0<11>,
   icon_control0<15>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:1078 - IDELAYCTRL symbol "fLink/idel_ctrl" (output
   signal=fLink/idlayctrl_rdy) does not have assigned IODELAY_GROUP. A default
   GROUP "MapGeneratedIodelayGroup" will be assigned.
   The following IODELAY Components are assigned to the same GROUP:
   IODELAY symbol "i1/ddr_16_1/make_path[0].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<0>)
   IODELAY symbol "i1/ddr_16_1/make_path[1].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<1>)
   IODELAY symbol "i1/ddr_16_1/make_path[2].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<2>)
   IODELAY symbol "i1/ddr_16_1/make_path[3].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<3>)
   IODELAY symbol "i1/ddr_16_1/make_path[4].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<4>)
   IODELAY symbol "i1/ddr_16_1/make_path[5].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<5>)
   IODELAY symbol "i1/ddr_16_1/make_path[6].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<6>)
   IODELAY symbol "i1/ddr_16_1/make_path[7].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<7>)
   IODELAY symbol "i1/ddr_16_1/adc_clk_del" (output
   signal=i1/ddr_16_1/clkDelayedRaw)
   IODELAY symbol "ql1/ddr_16_1/make_path[0].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<0>)
   IODELAY symbol "ql1/ddr_16_1/make_path[1].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<1>)
   IODELAY symbol "ql1/ddr_16_1/make_path[2].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<2>)
   IODELAY symbol "ql1/ddr_16_1/make_path[3].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<3>)
   IODELAY symbol "ql1/ddr_16_1/make_path[4].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<4>)
   IODELAY symbol "ql1/ddr_16_1/make_path[5].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<5>)
   IODELAY symbol "ql1/ddr_16_1/make_path[6].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<6>)
   IODELAY symbol "ql1/ddr_16_1/make_path[7].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<7>)
   IODELAY symbol "ql1/ddr_16_1/adc_clk_del" (output
   signal=ql1/ddr_16_1/clkDelayedRaw)
   IODELAY symbol "i2/ddr_16_1/make_path[0].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<0>)
   IODELAY symbol "i2/ddr_16_1/make_path[1].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<1>)
   IODELAY symbol "i2/ddr_16_1/make_path[2].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<2>)
   IODELAY symbol "i2/ddr_16_1/make_path[3].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<3>)
   IODELAY symbol "i2/ddr_16_1/make_path[4].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<4>)
   IODELAY symbol "i2/ddr_16_1/make_path[5].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<5>)
   IODELAY symbol "i2/ddr_16_1/make_path[6].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<6>)
   IODELAY symbol "i2/ddr_16_1/make_path[7].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<7>)
   IODELAY symbol "i2/ddr_16_1/adc_clk_del" (output
   signal=i2/ddr_16_1/clkDelayedRaw)
   IODELAY symbol "qh1/ddr_16_1/make_path[0].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<0>)
   IODELAY symbol "qh1/ddr_16_1/make_path[1].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<1>)
   IODELAY symbol "qh1/ddr_16_1/make_path[2].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<2>)
   IODELAY symbol "qh1/ddr_16_1/make_path[3].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<3>)
   IODELAY symbol "qh1/ddr_16_1/make_path[4].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<4>)
   IODELAY symbol "qh1/ddr_16_1/make_path[5].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<5>)
   IODELAY symbol "qh1/ddr_16_1/make_path[6].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<6>)
   IODELAY symbol "qh1/ddr_16_1/make_path[7].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<7>)
   IODELAY symbol "qh1/ddr_16_1/adc_clk_del" (output
   signal=qh1/ddr_16_1/clkDelayedRaw)
   IODELAY symbol "q2/ddr_16_1/make_path[0].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<0>)
   IODELAY symbol "q2/ddr_16_1/make_path[1].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<1>)
   IODELAY symbol "q2/ddr_16_1/make_path[2].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<2>)
   IODELAY symbol "q2/ddr_16_1/make_path[3].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<3>)
   IODELAY symbol "q2/ddr_16_1/make_path[4].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<4>)
   IODELAY symbol "q2/ddr_16_1/make_path[5].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<5>)
   IODELAY symbol "q2/ddr_16_1/make_path[6].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<6>)
   IODELAY symbol "q2/ddr_16_1/make_path[7].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<7>)
   IODELAY symbol "q2/ddr_16_1/adc_clk_del" (output
   signal=q2/ddr_16_1/clkDelayedRaw)
   IODELAY symbol "q3/ddr_16_1/make_path[0].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<0>)
   IODELAY symbol "q3/ddr_16_1/make_path[1].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<1>)
   IODELAY symbol "q3/ddr_16_1/make_path[2].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<2>)
   IODELAY symbol "q3/ddr_16_1/make_path[3].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<3>)
   IODELAY symbol "q3/ddr_16_1/make_path[4].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<4>)
   IODELAY symbol "q3/ddr_16_1/make_path[5].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<5>)
   IODELAY symbol "q3/ddr_16_1/make_path[6].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<6>)
   IODELAY symbol "q3/ddr_16_1/make_path[7].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<7>)
   IODELAY symbol "q3/ddr_16_1/adc_clk_del" (output
   signal=q3/ddr_16_1/clkDelayedRaw)
   IODELAY symbol "fLink/DESER_GEN.deser_L/deser_inst/AISER8b/SIN_delay" (output
   signal=fLink/DESER_GEN.deser_L/deser_inst/AISER8b/SDIN_DEL)
   IODELAY symbol "fLink/DESER_GEN.deser_H/deser_inst/AISER8b/SIN_delay" (output
   signal=fLink/DESER_GEN.deser_H/deser_inst/AISER8b/SDIN_DEL)
   IODELAY symbol "fLink/deser_VM/deser_inst/AISER8b/SIN_delay" (output
   signal=fLink/deser_VM/deser_inst/AISER8b/SDIN_DEL)
INFO:MapLib:159 - Net Timing constraints on signal sysClk_n are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal clk25MHz_n are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal ckAdcQH1_n are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal ckAdcQ2_n are pushed forward
   through input buffer.
INFO:MapLib:159 - Net Timing constraints on signal ckAdcQ3_n are pushed forward
   through input buffer.
INFO:MapLib:856 - PLL_ADV fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST CLKIN2 pin
   was disconnected because a constant 1 is driving the CLKINSEL pin.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 244 IOs, 242 are locked
   and 2 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 300 block(s) removed
 120 block(s) optimized away
 222 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "adc_monitor/Mtrien_rstPort_n<0>" is loadless and has been removed.
 Loadless block "adc_monitor/Mtrien_rstPort_n<0>" (FF) removed.
  The signal "adc_monitor/Mtrien_rstPort_n<0>_and0000_inv" is loadless and has
been removed.
   Loadless block "adc_monitor/Mtrien_rstPort_n<0>_and0000_inv1" (ROM) removed.
The signal "adc_monitor/Mtrien_rstPort_n<3>" is loadless and has been removed.
 Loadless block "adc_monitor/Mtrien_rstPort_n<3>" (FF) removed.
  The signal "adc_monitor/Mtrien_rstPort_n<3>_not0001" is loadless and has been
removed.
   Loadless block "adc_monitor/Mtrien_rstPort_n<3>_not00011" (ROM) removed.
The signal "adc_monitor/Mtrien_rstPort_n<5>" is loadless and has been removed.
 Loadless block "adc_monitor/Mtrien_rstPort_n<5>" (FF) removed.
  The signal "adc_monitor/Mtrien_rstPort_n<5>_not0001" is loadless and has been
removed.
   Loadless block "adc_monitor/Mtrien_rstPort_n<5>_not00011" (ROM) removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
Loadless block "delDcm/CLK2X_BUFG_INST" (CKBUF) removed.
 The signal "delDcm/CLK2X_BUF" is loadless and has been removed.
Loadless block "i1/ddr_16_1/make_path[7].fastInstance.iddr_x" (IDDR_2CLK)
removed.
Loadless block "i2/ddr_16_1/make_path[7].fastInstance.iddr_x" (IDDR_2CLK)
removed.
Loadless block "q2/ddr_16_1/make_path[7].slowInstance.iddr_x" (IDDR_2CLK)
removed.
Loadless block "q3/ddr_16_1/make_path[7].slowInstance.iddr_x" (IDDR_2CLK)
removed.
Loadless block "qh1/ddr_16_1/make_path[7].slowInstance.iddr_x" (IDDR_2CLK)
removed.
Loadless block "ql1/ddr_16_1/make_path[7].fastInstance.iddr_x" (IDDR_2CLK)
removed.
The signal "icon_control0<10>" is sourceless and has been removed.
The signal "icon_control0<11>" is sourceless and has been removed.
The signal "icon_control0<15>" is sourceless and has been removed.
The signal "icon_control0<21>" is sourceless and has been removed.
The signal "icon_control0<16>" is sourceless and has been removed.
The signal "icon_control0<22>" is sourceless and has been removed.
The signal "icon_control0<17>" is sourceless and has been removed.
The signal "icon_control0<23>" is sourceless and has been removed.
The signal "icon_control0<18>" is sourceless and has been removed.
The signal "icon_control0<24>" is sourceless and has been removed.
The signal "icon_control0<30>" is sourceless and has been removed.
The signal "icon_control0<25>" is sourceless and has been removed.
The signal "icon_control0<31>" is sourceless and has been removed.
The signal "icon_control0<26>" is sourceless and has been removed.
The signal "icon_control0<32>" is sourceless and has been removed.
The signal "icon_control0<7>" is sourceless and has been removed.
The signal "icon_control0<27>" is sourceless and has been removed.
The signal "icon_control0<33>" is sourceless and has been removed.
The signal "icon_control0<28>" is sourceless and has been removed.
The signal "icon_control0<34>" is sourceless and has been removed.
The signal "icon_control0<29>" is sourceless and has been removed.
The signal "icon_control0<35>" is sourceless and has been removed.
The signal "picoBlock/maZone/N1" is sourceless and has been removed.
The signal "picoBlock/maZone/N0" is sourceless and has been removed.
The signal "picoBlock/maZone/BU2/qdpo<0>" is sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<15>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<14>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<13>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<12>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<11>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<10>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<9>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<8>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<7>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<6>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<5>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<4>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<3>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<2>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<1>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<0>" is
sourceless and has been removed.
The signal "adc_monitor/spi_inst/memoireRom/spo<27>" is sourceless and has been
removed.
The signal "adc_monitor/spi_inst/memoireRom/N1" is sourceless and has been
removed.
The signal "adc_monitor/spi_inst/memoireRom/N0" is sourceless and has been
removed.
The signal "adc_monitor/aligneur/memoireRam/N1" is sourceless and has been
removed.
The signal "adc_monitor/aligneur/memoireRam/N0" is sourceless and has been
removed.
The signal "adc_monitor/aligneur/memoireRam/BU2/qdpo<0>" is sourceless and has
been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<7>" is
sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<6>" is
sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<5>" is
sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<4>" is
sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<3>" is
sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<2>" is
sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<1>" is
sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<0>" is
sourceless and has been removed.
The signal "adc_monitor/aligneur/memoireRom/N1" is sourceless and has been
removed.
The signal "adc_monitor/aligneur/memoireRom/N0" is sourceless and has been
removed.
The signal "rEngine/make_128_fifo.seg/N1" is sourceless and has been removed.
The signal "rEngine/make_128_fifo.seg/N0" is sourceless and has been removed.
The signal "rEngine/make_128_fifo.seg/BU2/qdpo<0>" is sourceless and has been
removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<15>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<14>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<13>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<12>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<11>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<10>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<9>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<8>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<7>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<6>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<5>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<4>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<3>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<2>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<1>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<0>" is
sourceless and has been removed.
The signal "make_tel_a.r_lmk/rom/N1" is sourceless and has been removed.
The signal "make_tel_a.r_lmk/rom/N0" is sourceless and has been removed.
The signal "i1/waverFast/make_32_seg.seg/N1" is sourceless and has been removed.
The signal "i1/waverFast/make_32_seg.seg/N0" is sourceless and has been removed.
The signal "i1/waverFast/make_32_seg.seg/BU2/qdpo<0>" is sourceless and has been
removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<15>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<14>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<13>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<12>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<11>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<10>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<9>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<8>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<7>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<6>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<5>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<4>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<3>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<2>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<1>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<0>" is
sourceless and has been removed.
The signal "ql1/waverFast/make_32_seg.seg/N1" is sourceless and has been
removed.
The signal "ql1/waverFast/make_32_seg.seg/N0" is sourceless and has been
removed.
The signal "ql1/waverFast/make_32_seg.seg/BU2/qdpo<0>" is sourceless and has
been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<15>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<14>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<13>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<12>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<11>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<10>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<9>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<8>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<7>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<6>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<5>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<4>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<3>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<2>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<1>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<0>" is
sourceless and has been removed.
The signal "i2/waverFast/make_32_seg.seg/N1" is sourceless and has been removed.
The signal "i2/waverFast/make_32_seg.seg/N0" is sourceless and has been removed.
The signal "i2/waverFast/make_32_seg.seg/BU2/qdpo<0>" is sourceless and has been
removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<15>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<14>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<13>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<12>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<11>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<10>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<9>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<8>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<7>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<6>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<5>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<4>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<3>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<2>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<1>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<0>" is
sourceless and has been removed.
The signal "qh1/waverSlow/make_256_seg.seg/N0" is sourceless and has been
removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<15>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<14>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<13>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<12>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<11>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<10>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<9>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<8>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<7>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<6>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<5>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<4>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<3>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<2>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<1>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<0>" is sourceless and has been removed.
The signal "q2/waverSlow/make_256_seg.seg/N0" is sourceless and has been
removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<15>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<14>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<13>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<12>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<11>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<10>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<9>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<8>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<7>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<6>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<5>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<4>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<3>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<2>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<1>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<0>" is sourceless and has been removed.
The signal "q3/waverSlow/make_256_seg.seg/N0" is sourceless and has been
removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<15>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<14>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<13>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<12>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<11>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<10>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<9>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<8>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<7>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<6>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<5>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<4>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<3>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<2>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<1>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<0>" is sourceless and has been removed.
The signal "fLink/fifo3/full" is sourceless and has been removed.
The signal "fLink/fifo3/empty" is sourceless and has been removed.
The signal "fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i_mux0000" is
sourceless and has been removed.
 Sourceless block "fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb" (FF)
removed.
  The signal "fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb" is
sourceless and has been removed.
   Sourceless block
"fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i_mux00001" (ROM)
removed.
 Sourceless block "fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i" (FF)
removed.
The signal
"fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_mux0001<1>" is
sourceless and has been removed.
 Sourceless block "fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0"
(FF) removed.
  The signal "fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state<0>" is
sourceless and has been removed.
   Sourceless block
"fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_mux0001<1>1" (ROM)
removed.
The signal "fLink/fifo2/full" is sourceless and has been removed.
The signal "fLink/fifo2/empty" is sourceless and has been removed.
The signal "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i_mux0000" is
sourceless and has been removed.
 Sourceless block "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb" (FF)
removed.
  The signal "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb" is
sourceless and has been removed.
   Sourceless block
"fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i_mux00001" (ROM)
removed.
 Sourceless block "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i" (FF)
removed.
The signal
"fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_mux0001<1>" is
sourceless and has been removed.
 Sourceless block "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0"
(FF) removed.
  The signal "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state<0>" is
sourceless and has been removed.
   Sourceless block
"fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_mux0001<1>1" (ROM)
removed.
The signal "fLink/fifo1/full" is sourceless and has been removed.
The signal "fLink/fifo1/empty" is sourceless and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i_mux0000" is
sourceless and has been removed.
 Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb" (FF)
removed.
  The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb" is
sourceless and has been removed.
   Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i_mux00001" (ROM)
removed.
 Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i" (FF)
removed.
The signal
"fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_mux0001<1>" is
sourceless and has been removed.
 Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0"
(FF) removed.
  The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state<0>" is
sourceless and has been removed.
   Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_mux0001<1>1" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE"
(ROM) removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "adc_monitor/aligneur/ramDataIn_6_mux0001" is unused and has been
removed.
The signal "adc_monitor/aligneur/ramDataIn_7_mux0001" is unused and has been
removed.
The signal "ioFpga_9" is unused and has been removed.
 Unused block "ioFpga_9_OBUFT" (TRI) removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_0"
(FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_1"
(FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_2"
(FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_3"
(FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_4"
(FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_5"
(FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_6"
(FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_7"
(FF) removed.
Unused block "adc_monitor/aligneur/memoireRam/GND" (ZERO) removed.
Unused block "adc_monitor/aligneur/memoireRam/VCC" (ONE) removed.
Unused block "adc_monitor/aligneur/memoireRom/GND" (ZERO) removed.
Unused block "adc_monitor/aligneur/memoireRom/VCC" (ONE) removed.
Unused block
"adc_monitor/spi_inst/memoireRom/BU2/U0/gen_rom.rom_inst/Mrom_spo_int_rom0000271
" (ROM) removed.
Unused block "adc_monitor/spi_inst/memoireRom/GND" (ZERO) removed.
Unused block "adc_monitor/spi_inst/memoireRom/VCC" (ONE) removed.
Unused block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block "fLink/fifo1/GND" (ZERO) removed.
Unused block "fLink/fifo1/VCC" (ONE) removed.
Unused block "fLink/fifo2/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block "fLink/fifo2/GND" (ZERO) removed.
Unused block "fLink/fifo2/VCC" (ONE) removed.
Unused block "fLink/fifo3/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block "fLink/fifo3/GND" (ZERO) removed.
Unused block "fLink/fifo3/VCC" (ONE) removed.
Unused block "i1/waverFast/bufCirc/GND" (ZERO) removed.
Unused block "i1/waverFast/bufCirc/VCC" (ONE) removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_0" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_1" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_10" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_11" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_12" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_13" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_14" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_15" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_2" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_3" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_4" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_5" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_6" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_7" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_8" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_9" (FF)
removed.
Unused block "i1/waverFast/make_32_seg.seg/GND" (ZERO) removed.
Unused block "i1/waverFast/make_32_seg.seg/VCC" (ONE) removed.
Unused block "i1/waverFast/make_8k_Meb.meb/GND" (ZERO) removed.
Unused block "i1/waverFast/make_8k_Meb.meb/VCC" (ONE) removed.
Unused block "i2/waverFast/bufCirc/GND" (ZERO) removed.
Unused block "i2/waverFast/bufCirc/VCC" (ONE) removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_0" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_1" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_10" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_11" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_12" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_13" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_14" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_15" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_2" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_3" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_4" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_5" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_6" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_7" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_8" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_9" (FF)
removed.
Unused block "i2/waverFast/make_32_seg.seg/GND" (ZERO) removed.
Unused block "i2/waverFast/make_32_seg.seg/VCC" (ONE) removed.
Unused block "i2/waverFast/make_8k_Meb.meb/GND" (ZERO) removed.
Unused block "i2/waverFast/make_8k_Meb.meb/VCC" (ONE) removed.
Unused block "ioFpga_11_PULLDOWN" (PULLDOWN) removed.
Unused block "ioFpga_12_PULLDOWN" (PULLDOWN) removed.
Unused block "ioFpga_13_PULLDOWN" (PULLDOWN) removed.
Unused block "ioFpga_9" (PAD) removed.
Unused block "make_tel_a.pulserOn_buf/OBUFT" (TRI) removed.
Unused block "make_tel_a.r_lmk/rom/GND" (ZERO) removed.
Unused block "make_tel_a.r_lmk/rom/VCC" (ONE) removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_0" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_1" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_10" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_11" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_12" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_13" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_14" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_15" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_2" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_3" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_4" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_5" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_6" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_7" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_8" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_9" (FF)
removed.
Unused block "picoBlock/maZone/BU2/XST_GND" (ZERO) removed.
Unused block "picoBlock/maZone/GND" (ZERO) removed.
Unused block "picoBlock/maZone/VCC" (ONE) removed.
Unused block "q2/blockHisto.monHisto/memoire/GND" (ZERO) removed.
Unused block "q2/blockHisto.monHisto/memoire/VCC" (ONE) removed.
Unused block "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/GND" (ZERO)
removed.
Unused block "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/VCC" (ONE)
removed.
Unused block "q2/blockNrj/formeur/rising/make_mem.my_delay/GND" (ZERO) removed.
Unused block "q2/blockNrj/formeur/rising/make_mem.my_delay/VCC" (ONE) removed.
Unused block "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/GND" (ZERO)
removed.
Unused block "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/VCC" (ONE)
removed.
Unused block "q2/blockTrig/formeur/rising/make_mem.my_delay/GND" (ZERO) removed.
Unused block "q2/blockTrig/formeur/rising/make_mem.my_delay/VCC" (ONE) removed.
Unused block "q2/waverSlow/bufCirc/GND" (ZERO) removed.
Unused block "q2/waverSlow/bufCirc/VCC" (ONE) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_0" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_1" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_10" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_11" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_12" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_13" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_14" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_15" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_2" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_3" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_4" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_5" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_6" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_7" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_8" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_9" (FF) removed.
Unused block "q2/waverSlow/make_4k_Meb.meb/GND" (ZERO) removed.
Unused block "q2/waverSlow/make_4k_Meb.meb/VCC" (ONE) removed.
Unused block "q3/blockFastNrj/formeur/rising/make_mem.my_delay/GND" (ZERO)
removed.
Unused block "q3/blockFastNrj/formeur/rising/make_mem.my_delay/VCC" (ONE)
removed.
Unused block "q3/blockHisto1.totHisto/memoire/GND" (ZERO) removed.
Unused block "q3/blockHisto1.totHisto/memoire/VCC" (ONE) removed.
Unused block "q3/blockHisto2.fastHisto/memoire/GND" (ZERO) removed.
Unused block "q3/blockHisto2.fastHisto/memoire/VCC" (ONE) removed.
Unused block "q3/blockNrj/formeur/rising/make_mem.my_delay/GND" (ZERO) removed.
Unused block "q3/blockNrj/formeur/rising/make_mem.my_delay/VCC" (ONE) removed.
Unused block "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/GND" (ZERO)
removed.
Unused block "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/VCC" (ONE)
removed.
Unused block "q3/blockTrig/formeur/rising/make_mem.my_delay/GND" (ZERO) removed.
Unused block "q3/blockTrig/formeur/rising/make_mem.my_delay/VCC" (ONE) removed.
Unused block "q3/waverSlow/bufCirc/GND" (ZERO) removed.
Unused block "q3/waverSlow/bufCirc/VCC" (ONE) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_0" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_1" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_10" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_11" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_12" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_13" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_14" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_15" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_2" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_3" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_4" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_5" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_6" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_7" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_8" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_9" (FF) removed.
Unused block "q3/waverSlow/make_4k_Meb.meb/GND" (ZERO) removed.
Unused block "q3/waverSlow/make_4k_Meb.meb/VCC" (ONE) removed.
Unused block "qh1/blockHisto.monHisto/memoire/GND" (ZERO) removed.
Unused block "qh1/blockHisto.monHisto/memoire/VCC" (ONE) removed.
Unused block "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/GND" (ZERO)
removed.
Unused block "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/VCC" (ONE)
removed.
Unused block "qh1/blockNrj/formeur/rising/make_mem.my_delay/GND" (ZERO) removed.
Unused block "qh1/blockNrj/formeur/rising/make_mem.my_delay/VCC" (ONE) removed.
Unused block "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/GND" (ZERO)
removed.
Unused block "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/VCC" (ONE)
removed.
Unused block "qh1/blockTrig/formeur/rising/make_mem.my_delay/GND" (ZERO)
removed.
Unused block "qh1/blockTrig/formeur/rising/make_mem.my_delay/VCC" (ONE) removed.
Unused block "qh1/waverSlow/bufCirc/GND" (ZERO) removed.
Unused block "qh1/waverSlow/bufCirc/VCC" (ONE) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_0" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_1" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_10" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_11" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_12" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_13" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_14" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_15" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_2" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_3" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_4" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_5" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_6" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_7" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_8" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_9" (FF) removed.
Unused block "qh1/waverSlow/make_4k_Meb.meb/GND" (ZERO) removed.
Unused block "qh1/waverSlow/make_4k_Meb.meb/VCC" (ONE) removed.
Unused block "ql1/waverFast/bufCirc/GND" (ZERO) removed.
Unused block "ql1/waverFast/bufCirc/VCC" (ONE) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_0" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_1" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_10" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_11" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_12" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_13" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_14" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_15" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_2" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_3" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_4" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_5" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_6" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_7" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_8" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_9" (FF)
removed.
Unused block "ql1/waverFast/make_32_seg.seg/GND" (ZERO) removed.
Unused block "ql1/waverFast/make_32_seg.seg/VCC" (ONE) removed.
Unused block "ql1/waverFast/make_8k_Meb.meb/GND" (ZERO) removed.
Unused block "ql1/waverFast/make_8k_Meb.meb/VCC" (ONE) removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_0" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_1" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_10" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_11" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_12" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_13" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_14" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_15" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_2" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_3" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_4" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_5" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_6" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_7" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_8" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_9" (FF)
removed.
Unused block "rEngine/make_128_fifo.seg/GND" (ZERO) removed.
Unused block "rEngine/make_128_fifo.seg/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		U_icon_pro/XST_GND
VCC 		U_icon_pro/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/XST_VCC
GND 		U_ila_pro_0/XST_GND
VCC 		U_ila_pro_0/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
GND 		adc_monitor/aligneur/memoireRam/BU2/XST_GND
GND 		adc_monitor/aligneur/memoireRom/BU2/XST_GND
FDC 		adc_monitor/aligneur/ramDataIn_6
   optimized to 0
LUT5 		adc_monitor/aligneur/ramDataIn_6_mux00011
   optimized to 0
FDC 		adc_monitor/aligneur/ramDataIn_7
   optimized to 0
LUT5 		adc_monitor/aligneur/ramDataIn_7_mux00011
   optimized to 0
GND 		adc_monitor/spi_inst/memoireRom/BU2/XST_GND
GND 		fLink/fifo1/BU2/XST_GND
GND 		fLink/fifo2/BU2/XST_GND
GND 		fLink/fifo3/BU2/XST_GND
GND 		i1/waverFast/bufCirc/BU2/XST_GND
VCC 		i1/waverFast/bufCirc/BU2/XST_VCC
GND 		i1/waverFast/make_32_seg.seg/BU2/XST_GND
GND 		i1/waverFast/make_8k_Meb.meb/BU2/XST_GND
VCC 		i1/waverFast/make_8k_Meb.meb/BU2/XST_VCC
GND 		i2/waverFast/bufCirc/BU2/XST_GND
VCC 		i2/waverFast/bufCirc/BU2/XST_VCC
GND 		i2/waverFast/make_32_seg.seg/BU2/XST_GND
GND 		i2/waverFast/make_8k_Meb.meb/BU2/XST_GND
VCC 		i2/waverFast/make_8k_Meb.meb/BU2/XST_VCC
GND 		make_tel_a.r_lmk/rom/BU2/XST_GND
GND 		q2/blockHisto.monHisto/memoire/BU2/XST_GND
VCC 		q2/blockHisto.monHisto/memoire/BU2/XST_VCC
GND 		q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_GND
VCC 		q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_VCC
GND 		q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/XST_GND
VCC 		q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/XST_VCC
GND 		q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_GND
VCC 		q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_VCC
GND 		q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_GND
VCC 		q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_VCC
GND 		q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_GND
VCC 		q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_VCC
GND 		q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/XST_GND
VCC 		q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/XST_VCC
GND 		q2/waverSlow/bufCirc/BU2/XST_GND
VCC 		q2/waverSlow/bufCirc/BU2/XST_VCC
GND 		q2/waverSlow/make_256_seg.seg/XST_GND
GND 		q2/waverSlow/make_4k_Meb.meb/BU2/XST_GND
VCC 		q2/waverSlow/make_4k_Meb.meb/BU2/XST_VCC
GND 		q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/XST_GND
VCC 		q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/XST_VCC
GND 		q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/XST_GND
VCC 		q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/XST_VCC
GND 		q3/blockHisto1.totHisto/memoire/BU2/XST_GND
VCC 		q3/blockHisto1.totHisto/memoire/BU2/XST_VCC
GND 		q3/blockHisto2.fastHisto/memoire/BU2/XST_GND
VCC 		q3/blockHisto2.fastHisto/memoire/BU2/XST_VCC
GND 		q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/XST_GND
VCC 		q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/XST_VCC
GND 		q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/XST_GND
VCC 		q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/XST_VCC
GND 		q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_GND
VCC 		q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_VCC
GND 		q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_GND
VCC 		q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_VCC
GND 		q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_GND
VCC 		q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_VCC
GND 		q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/XST_GND
VCC 		q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/XST_VCC
GND 		q3/waverSlow/bufCirc/BU2/XST_GND
VCC 		q3/waverSlow/bufCirc/BU2/XST_VCC
GND 		q3/waverSlow/make_256_seg.seg/XST_GND
GND 		q3/waverSlow/make_4k_Meb.meb/BU2/XST_GND
VCC 		q3/waverSlow/make_4k_Meb.meb/BU2/XST_VCC
GND 		qh1/blockHisto.monHisto/memoire/BU2/XST_GND
VCC 		qh1/blockHisto.monHisto/memoire/BU2/XST_VCC
GND 		qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_GND
VCC 		qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_VCC
GND 		qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/XST_GND
VCC 		qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/XST_VCC
GND 		qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_GND
VCC 		qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_VCC
GND 		qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_GND
VCC 		qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_VCC
GND 		qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_GND
VCC 		qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_VCC
GND 		qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/XST_GND
VCC 		qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/XST_VCC
GND 		qh1/waverSlow/bufCirc/BU2/XST_GND
VCC 		qh1/waverSlow/bufCirc/BU2/XST_VCC
GND 		qh1/waverSlow/make_256_seg.seg/XST_GND
GND 		qh1/waverSlow/make_4k_Meb.meb/BU2/XST_GND
VCC 		qh1/waverSlow/make_4k_Meb.meb/BU2/XST_VCC
GND 		ql1/waverFast/bufCirc/BU2/XST_GND
VCC 		ql1/waverFast/bufCirc/BU2/XST_VCC
GND 		ql1/waverFast/make_32_seg.seg/BU2/XST_GND
GND 		ql1/waverFast/make_8k_Meb.meb/BU2/XST_GND
VCC 		ql1/waverFast/make_8k_Meb.meb/BU2/XST_VCC
GND 		rEngine/make_128_fifo.seg/BU2/XST_GND

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| aVersB_0                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| aVersB_1                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| aVersB_2                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| aVersB_3                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcI1Cs_n                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcI1Rst_n                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              | PULLUP   |          |
| adcI1Sclk                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcI1Sdio                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcI1Sdo                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| adcI1_n<0>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI1_n<1>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI1_n<2>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI1_n<3>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI1_n<4>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI1_n<5>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI1_n<6>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI1_n<7>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI1_p<0>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcI1_p<1>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcI1_p<2>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcI1_p<3>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcI1_p<4>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcI1_p<5>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcI1_p<6>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcI1_p<7>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | VARIABLE |
| adcI2Cs_n                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcI2Rst_n                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              | PULLUP   |          |
| adcI2Sclk                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcI2Sdio                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcI2Sdo                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| adcI2_n<0>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI2_n<1>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI2_n<2>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI2_n<3>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI2_n<4>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI2_n<5>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI2_n<6>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI2_n<7>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcI2_p<0>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcI2_p<1>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcI2_p<2>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcI2_p<3>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcI2_p<4>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcI2_p<5>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcI2_p<6>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcI2_p<7>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | VARIABLE |
| adcQ2Cs_n                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQ2Sclk                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQ2Sdio                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQ2Sdo                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| adcQ2_n<0>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ2_n<1>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ2_n<2>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ2_n<3>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ2_n<4>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ2_n<5>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ2_n<6>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ2_n<7>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ2_p<0>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQ2_p<1>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQ2_p<2>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQ2_p<3>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQ2_p<4>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQ2_p<5>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQ2_p<6>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQ2_p<7>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | VARIABLE |
| adcQ3Cs_n                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQ3Sclk                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQ3Sdio                          | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQ3Sdo                           | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| adcQ3_n<0>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ3_n<1>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ3_n<2>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ3_n<3>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ3_n<4>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ3_n<5>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ3_n<6>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ3_n<7>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQ3_p<0>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQ3_p<1>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQ3_p<2>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQ3_p<3>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQ3_p<4>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQ3_p<5>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQ3_p<6>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQ3_p<7>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | VARIABLE |
| adcQH1Cs_n                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQH1Sclk                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQH1Sdio                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQH1Sdo                          | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| adcQH1_n<0>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQH1_n<1>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQH1_n<2>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQH1_n<3>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQH1_n<4>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQH1_n<5>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQH1_n<6>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQH1_n<7>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQH1_p<0>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQH1_p<1>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQH1_p<2>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQH1_p<3>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQH1_p<4>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQH1_p<5>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQH1_p<6>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQH1_p<7>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | VARIABLE |
| adcQL1Cs_n                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQL1Rst_n                        | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              | PULLUP   |          |
| adcQL1Sclk                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQL1Sdio                         | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| adcQL1Sdo                          | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| adcQL1_n<0>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQL1_n<1>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQL1_n<2>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQL1_n<3>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQL1_n<4>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQL1_n<5>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQL1_n<6>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQL1_n<7>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| adcQL1_p<0>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQL1_p<1>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQL1_p<2>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQL1_p<3>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQL1_p<4>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQL1_p<5>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQL1_p<6>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | IDDR         |          | VARIABLE |
| adcQL1_p<7>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | VARIABLE |
| adjust1                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| adjust2                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| adjust3                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| alignIn                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN |          |
| alignOut                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| aux_0                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| aux_1                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| aux_2                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| blkBusyIn                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN |          |
| blkBusyOut                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ckAdcI1_n                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ckAdcI1_p                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | VARIABLE |
| ckAdcI2_n                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ckAdcI2_p                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | VARIABLE |
| ckAdcQ2_n                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ckAdcQ2_p                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | VARIABLE |
| ckAdcQ3_n                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ckAdcQ3_p                          | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | VARIABLE |
| ckAdcQH1_n                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ckAdcQH1_p                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | VARIABLE |
| ckAdcQL1_n                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| ckAdcQL1_p                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | VARIABLE |
| clk25MHz_n                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| clk25MHz_p                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| dacScl                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dacSda                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLUP   |          |
| dataUsb<0>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dataUsb<1>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dataUsb<2>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dataUsb<3>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dataUsb<4>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dataUsb<5>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dataUsb<6>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| dataUsb<7>                         | IOB              | BIDIR     | LVCMOS33             |       | 12       | SLOW |              |          |          |
| free_n                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| free_p                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galClk                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<0>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<1>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<2>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<3>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<4>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<5>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<6>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<7>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<8>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<9>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<10>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<11>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<12>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| galIO<13>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| glt                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN |          |
| idFpga                             | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ioFpga_4                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              | PULLDOWN |          |
| ioFpga_5                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_6                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_7                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_8                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_10                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN |          |
| ioFpga_11                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ioFpga_12                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ioFpga_13                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ioFpga_14                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLDOWN |          |
| ioFpga_15                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLDOWN |          |
| ioFpga_17                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ioFpga_18                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ioFpga_19                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ioFpga_20                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ioFpga_21                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ioFpga_22                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| lWaitIn                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              | PULLDOWN |          |
| lWaitOut                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ledBleue                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ledJaune                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ledRouge                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ledVerte                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| lt                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| rdUsb_n                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLUP   |          |
| resetIn                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| riserv_n<0>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| riserv_n<1>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_n<2>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_n<3>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_n<4>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| riserv_n<5>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_n<6>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| riserv_n<7>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| riserv_p<0>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| riserv_p<1>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_p<2>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_p<3>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_p<4>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| riserv_p<5>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_p<6>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| riserv_p<7>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| rxf_n                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| sdi_H_n                            | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| sdi_H_p                            | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| sdi_L_n                            | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| sdi_L_p                            | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| sdi_n                              | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| sdi_p                              | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| sdo_H_n                            | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sdo_H_p                            | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OSERDES      |          |          |
| sdo_L_n                            | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sdo_L_p                            | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OSERDES      |          |          |
| sdo_n                              | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sdo_p                              | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OSERDES      |          |          |
| syncZer                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sysClk_n                           | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| sysClk_p                           | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| txe_n                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| ucSpiSck                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ucSpiSdi                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ucSpiSdo                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| ucSpiSs_n                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| wrUsb                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              | PULLUP   |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND
.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/U_SCNT_CMP/I_C
S_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/U_WCNT_HCMP/I
_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/U_WCNT_LCMP/I
_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_
GAND_SRL_SET/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
