Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Dec  8 07:44:05 2024
| Host         : DESKTOP-RDVATL1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file security_clock_system_timing_summary_routed.rpt -pb security_clock_system_timing_summary_routed.pb -rpx security_clock_system_timing_summary_routed.rpx -warn_on_violation
| Design       : security_clock_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    30          
TIMING-18  Warning           Missing input or output delay  41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (71)
5. checking no_input_delay (11)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk_div/clock_out_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mux_clk/clock_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (71)
-------------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.238        0.000                      0                  131        0.214        0.000                      0                  131        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.238        0.000                      0                  131        0.214        0.000                      0                  131        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 2.288ns (61.405%)  route 1.438ns (38.595%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.618     5.139    clk_div/clock_out_reg_0
    SLICE_X65Y24         FDCE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  clk_div/counter_reg[0]/Q
                         net (fo=29, routed)          0.572     6.130    clk_div/counter[0]
    SLICE_X64Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770     6.900 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.009     6.909    clk_div/counter0_carry_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.026    clk_div/counter0_carry__0_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.143    clk_div/counter0_carry__1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  clk_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.260    clk_div/counter0_carry__2_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  clk_div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk_div/counter0_carry__3_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  clk_div/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.494    clk_div/counter0_carry__4_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.713 r  clk_div/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.857     8.570    clk_div/data0[25]
    SLICE_X65Y30         LUT3 (Prop_lut3_I2_O)        0.295     8.865 r  clk_div/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.865    clk_div/counter_0[25]
    SLICE_X65Y30         FDCE                                         r  clk_div/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.508    14.849    clk_div/clock_out_reg_0
    SLICE_X65Y30         FDCE                                         r  clk_div/counter_reg[25]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y30         FDCE (Setup_fdce_C_D)        0.029    15.103    clk_div/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  6.238    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 2.095ns (57.053%)  route 1.577ns (42.947%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.571     5.092    clock_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.718     6.328    counter_reg_n_0_[0]
    SLICE_X52Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.923 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.923    counter_reg[4]_i_2_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.040    counter_reg[8]_i_2_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.157    counter_reg[12]_i_2_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.274 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.274    counter_reg[16]_i_2_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.391 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.391    counter_reg[20]_i_2_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.610 r  counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.859     8.469    counter0[21]
    SLICE_X53Y48         LUT4 (Prop_lut4_I1_O)        0.295     8.764 r  counter[21]_i_1/O
                         net (fo=1, routed)           0.000     8.764    counter[21]_i_1_n_0
    SLICE_X53Y48         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.453    14.794    clock_IBUF_BUFG
    SLICE_X53Y48         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X53Y48         FDCE (Setup_fdce_C_D)        0.031    15.064    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.966ns (26.318%)  route 2.705ns (73.682%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.618     5.139    clk_div/clock_out_reg_0
    SLICE_X65Y25         FDCE                                         r  clk_div/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  clk_div/counter_reg[7]/Q
                         net (fo=2, routed)           0.824     6.382    clk_div/counter[7]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299     6.681 r  clk_div/counter[26]_i_5/O
                         net (fo=1, routed)           0.806     7.488    clk_div/counter[26]_i_5_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.612 r  clk_div/counter[26]_i_2/O
                         net (fo=28, routed)          1.074     8.686    clk_div/counter[26]_i_2_n_0
    SLICE_X65Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.810 r  clk_div/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     8.810    clk_div/counter_0[11]
    SLICE_X65Y26         FDCE                                         r  clk_div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.504    14.845    clk_div/clock_out_reg_0
    SLICE_X65Y26         FDCE                                         r  clk_div/counter_reg[11]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.031    15.115    clk_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.963ns (26.353%)  route 2.691ns (73.647%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.621     5.142    clk_div/clock_out_reg_0
    SLICE_X65Y27         FDCE                                         r  clk_div/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  clk_div/counter_reg[16]/Q
                         net (fo=2, routed)           0.819     6.380    clk_div/counter[16]
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.296     6.676 r  clk_div/counter[26]_i_3/O
                         net (fo=1, routed)           0.797     7.473    clk_div/counter[26]_i_3_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  clk_div/counter[26]_i_2/O
                         net (fo=28, routed)          1.075     8.672    clk_div/counter[26]_i_2_n_0
    SLICE_X65Y25         LUT3 (Prop_lut3_I1_O)        0.124     8.796 r  clk_div/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.796    clk_div/counter_0[6]
    SLICE_X65Y25         FDCE                                         r  clk_div/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502    14.843    clk_div/clock_out_reg_0
    SLICE_X65Y25         FDCE                                         r  clk_div/counter_reg[6]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.031    15.113    clk_div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.994ns (26.876%)  route 2.705ns (73.124%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.618     5.139    clk_div/clock_out_reg_0
    SLICE_X65Y25         FDCE                                         r  clk_div/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  clk_div/counter_reg[7]/Q
                         net (fo=2, routed)           0.824     6.382    clk_div/counter[7]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.299     6.681 r  clk_div/counter[26]_i_5/O
                         net (fo=1, routed)           0.806     7.488    clk_div/counter[26]_i_5_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.612 r  clk_div/counter[26]_i_2/O
                         net (fo=28, routed)          1.074     8.686    clk_div/counter[26]_i_2_n_0
    SLICE_X65Y26         LUT3 (Prop_lut3_I1_O)        0.152     8.838 r  clk_div/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     8.838    clk_div/counter_0[9]
    SLICE_X65Y26         FDCE                                         r  clk_div/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.504    14.845    clk_div/clock_out_reg_0
    SLICE_X65Y26         FDCE                                         r  clk_div/counter_reg[9]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)        0.075    15.159    clk_div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 mux_clk/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_clk/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.828ns (22.425%)  route 2.864ns (77.575%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.620     5.141    mux_clk/clock_out_reg_0
    SLICE_X58Y27         FDCE                                         r  mux_clk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  mux_clk/counter_reg[4]/Q
                         net (fo=2, routed)           1.064     6.661    mux_clk/counter_reg_n_0_[4]
    SLICE_X58Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.785 r  mux_clk/counter[15]_i_4/O
                         net (fo=17, routed)          1.348     8.134    mux_clk/counter[15]_i_4_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I1_O)        0.124     8.258 r  mux_clk/counter[0]_i_2/O
                         net (fo=1, routed)           0.452     8.710    mux_clk/counter[0]_i_2_n_0
    SLICE_X60Y30         LUT2 (Prop_lut2_I0_O)        0.124     8.834 r  mux_clk/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.834    mux_clk/counter[0]
    SLICE_X60Y30         FDCE                                         r  mux_clk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.507    14.848    mux_clk/clock_out_reg_0
    SLICE_X60Y30         FDCE                                         r  mux_clk/counter_reg[0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y30         FDCE (Setup_fdce_C_D)        0.077    15.164    mux_clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.682ns  (logic 0.991ns (26.913%)  route 2.691ns (73.087%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.621     5.142    clk_div/clock_out_reg_0
    SLICE_X65Y27         FDCE                                         r  clk_div/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.419     5.561 r  clk_div/counter_reg[16]/Q
                         net (fo=2, routed)           0.819     6.380    clk_div/counter[16]
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.296     6.676 r  clk_div/counter[26]_i_3/O
                         net (fo=1, routed)           0.797     7.473    clk_div/counter[26]_i_3_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  clk_div/counter[26]_i_2/O
                         net (fo=28, routed)          1.075     8.672    clk_div/counter[26]_i_2_n_0
    SLICE_X65Y25         LUT3 (Prop_lut3_I1_O)        0.152     8.824 r  clk_div/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.824    clk_div/counter_0[8]
    SLICE_X65Y25         FDCE                                         r  clk_div/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502    14.843    clk_div/clock_out_reg_0
    SLICE_X65Y25         FDCE                                         r  clk_div/counter_reg[8]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.075    15.157    clk_div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 2.171ns (60.154%)  route 1.438ns (39.846%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.618     5.139    clk_div/clock_out_reg_0
    SLICE_X65Y24         FDCE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  clk_div/counter_reg[0]/Q
                         net (fo=29, routed)          0.572     6.130    clk_div/counter[0]
    SLICE_X64Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770     6.900 r  clk_div/counter0_carry/CO[3]
                         net (fo=1, routed)           0.009     6.909    clk_div/counter0_carry_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.026 r  clk_div/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.026    clk_div/counter0_carry__0_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  clk_div/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.143    clk_div/counter0_carry__1_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  clk_div/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.260    clk_div/counter0_carry__2_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  clk_div/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk_div/counter0_carry__3_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.596 r  clk_div/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.857     8.453    clk_div/data0[21]
    SLICE_X65Y29         LUT3 (Prop_lut3_I2_O)        0.295     8.748 r  clk_div/counter[21]_i_1__0/O
                         net (fo=1, routed)           0.000     8.748    clk_div/counter_0[21]
    SLICE_X65Y29         FDCE                                         r  clk_div/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.508    14.849    clk_div/clock_out_reg_0
    SLICE_X65Y29         FDCE                                         r  clk_div/counter_reg[21]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y29         FDCE (Setup_fdce_C_D)        0.029    15.103    clk_div/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.748    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.406ns  (required time - arrival time)
  Source:                 mux_clk/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_clk/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 2.039ns (57.098%)  route 1.532ns (42.902%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.620     5.141    mux_clk/clock_out_reg_0
    SLICE_X60Y27         FDCE                                         r  mux_clk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  mux_clk/counter_reg[1]/Q
                         net (fo=3, routed)           0.727     6.387    mux_clk/counter_reg_n_0_[1]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.043 r  mux_clk/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.043    mux_clk/counter0_carry_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  mux_clk/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.157    mux_clk/counter0_carry__0_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  mux_clk/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.271    mux_clk/counter0_carry__1_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.605 r  mux_clk/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.805     8.409    mux_clk/counter0_carry__2_n_6
    SLICE_X58Y30         LUT6 (Prop_lut6_I5_O)        0.303     8.712 r  mux_clk/counter[14]_i_1__1/O
                         net (fo=1, routed)           0.000     8.712    mux_clk/counter[14]
    SLICE_X58Y30         FDCE                                         r  mux_clk/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.507    14.848    mux_clk/clock_out_reg_0
    SLICE_X58Y30         FDCE                                         r  mux_clk/counter_reg[14]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X58Y30         FDCE (Setup_fdce_C_D)        0.031    15.118    mux_clk/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  6.406    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 2.232ns (62.482%)  route 1.340ns (37.518%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.571     5.092    clock_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.718     6.328    counter_reg_n_0_[0]
    SLICE_X52Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.923 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.923    counter_reg[4]_i_2_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.040 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.040    counter_reg[8]_i_2_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.157 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.157    counter_reg[12]_i_2_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.274 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.274    counter_reg[16]_i_2_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.391 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.391    counter_reg[20]_i_2_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.706 r  counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.623     8.329    counter0[24]
    SLICE_X53Y48         LUT4 (Prop_lut4_I1_O)        0.336     8.665 r  counter[24]_i_1/O
                         net (fo=1, routed)           0.000     8.665    counter[24]_i_1_n_0
    SLICE_X53Y48         FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.453    14.794    clock_IBUF_BUFG
    SLICE_X53Y48         FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X53Y48         FDCE (Setup_fdce_C_D)        0.075    15.108    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ir_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            security_triggered_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.688%)  route 0.120ns (39.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.450    clock_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  ir_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  ir_detected_reg/Q
                         net (fo=2, routed)           0.120     1.712    ir_detected_reg_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.757 r  security_triggered_i_1/O
                         net (fo=1, routed)           0.000     1.757    security_triggered_i_1_n_0
    SLICE_X51Y47         FDCE                                         r  security_triggered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  security_triggered_reg/C
                         clock pessimism             -0.515     1.450    
    SLICE_X51Y47         FDCE (Hold_fdce_C_D)         0.092     1.542    security_triggered_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 lockdown_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lockdown_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.180%)  route 0.157ns (45.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.450    clock_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  lockdown_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  lockdown_mode_reg/Q
                         net (fo=42, routed)          0.157     1.748    lockdown_mode_reg_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.793 r  lockdown_mode_i_1/O
                         net (fo=1, routed)           0.000     1.793    lockdown_mode_i_1_n_0
    SLICE_X51Y47         FDCE                                         r  lockdown_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  lockdown_mode_reg/C
                         clock pessimism             -0.515     1.450    
    SLICE_X51Y47         FDCE (Hold_fdce_C_D)         0.092     1.542    lockdown_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ir_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ir_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.450    clock_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  ir_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  ir_detected_reg/Q
                         net (fo=2, routed)           0.167     1.758    ir_detected_reg_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  ir_detected_i_1/O
                         net (fo=1, routed)           0.000     1.803    ir_detected_i_1_n_0
    SLICE_X51Y47         FDCE                                         r  ir_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  ir_detected_reg/C
                         clock pessimism             -0.515     1.450    
    SLICE_X51Y47         FDCE (Hold_fdce_C_D)         0.091     1.541    ir_detected_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clk_div/clock_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clock_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.582     1.465    clk_div/clock_out_reg_0
    SLICE_X65Y24         FDCE                                         r  clk_div/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  clk_div/clock_out_reg/Q
                         net (fo=18, routed)          0.193     1.799    clk_div/CLK
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.045     1.844 r  clk_div/clock_out_i_1/O
                         net (fo=1, routed)           0.000     1.844    clk_div/clock_out_i_1_n_0
    SLICE_X65Y24         FDCE                                         r  clk_div/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.850     1.977    clk_div/clock_out_reg_0
    SLICE_X65Y24         FDCE                                         r  clk_div/clock_out_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDCE (Hold_fdce_C_D)         0.091     1.556    clk_div/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 mux_clk/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_clk/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.586     1.469    mux_clk/clock_out_reg_0
    SLICE_X60Y30         FDCE                                         r  mux_clk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDCE (Prop_fdce_C_Q)         0.164     1.633 f  mux_clk/counter_reg[0]/Q
                         net (fo=18, routed)          0.200     1.833    mux_clk/counter_reg_n_0_[0]
    SLICE_X60Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.878 r  mux_clk/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.878    mux_clk/counter[0]
    SLICE_X60Y30         FDCE                                         r  mux_clk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.854     1.981    mux_clk/clock_out_reg_0
    SLICE_X60Y30         FDCE                                         r  mux_clk/counter_reg[0]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y30         FDCE (Hold_fdce_C_D)         0.120     1.589    mux_clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 mux_clk/clock_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_clk/clock_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.663%)  route 0.212ns (50.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.584     1.467    mux_clk/clock_out_reg_0
    SLICE_X60Y27         FDCE                                         r  mux_clk/clock_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  mux_clk/clock_out_reg/Q
                         net (fo=14, routed)          0.212     1.843    mux_clk/CLK
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  mux_clk/clock_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.888    mux_clk/clock_out_i_1__0_n_0
    SLICE_X60Y27         FDCE                                         r  mux_clk/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.851     1.978    mux_clk/clock_out_reg_0
    SLICE_X60Y27         FDCE                                         r  mux_clk/clock_out_reg/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.120     1.587    mux_clk/clock_out_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 lockdown_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.184ns (42.667%)  route 0.247ns (57.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.450    clock_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  lockdown_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  lockdown_mode_reg/Q
                         net (fo=42, routed)          0.247     1.838    lockdown_mode_reg_n_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I3_O)        0.043     1.881 r  counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.881    counter[20]_i_1_n_0
    SLICE_X53Y47         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X53Y47         FDCE                                         r  counter_reg[20]/C
                         clock pessimism             -0.499     1.466    
    SLICE_X53Y47         FDCE (Hold_fdce_C_D)         0.107     1.573    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 lockdown_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.634%)  route 0.250ns (57.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.450    clock_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  lockdown_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  lockdown_mode_reg/Q
                         net (fo=42, routed)          0.250     1.841    lockdown_mode_reg_n_0
    SLICE_X53Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.886 r  counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.886    counter[23]_i_1_n_0
    SLICE_X53Y48         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X53Y48         FDCE                                         r  counter_reg[23]/C
                         clock pessimism             -0.499     1.466    
    SLICE_X53Y48         FDCE (Hold_fdce_C_D)         0.107     1.573    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 lockdown_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.189ns (42.753%)  route 0.253ns (57.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.450    clock_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  lockdown_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  lockdown_mode_reg/Q
                         net (fo=42, routed)          0.253     1.844    lockdown_mode_reg_n_0
    SLICE_X53Y46         LUT4 (Prop_lut4_I3_O)        0.048     1.892 r  counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.892    counter[15]_i_1_n_0
    SLICE_X53Y46         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.837     1.964    clock_IBUF_BUFG
    SLICE_X53Y46         FDCE                                         r  counter_reg[15]/C
                         clock pessimism             -0.499     1.465    
    SLICE_X53Y46         FDCE (Hold_fdce_C_D)         0.107     1.572    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 lockdown_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.931%)  route 0.247ns (57.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.450    clock_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  lockdown_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  lockdown_mode_reg/Q
                         net (fo=42, routed)          0.247     1.838    lockdown_mode_reg_n_0
    SLICE_X53Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.883 r  counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.883    counter[18]_i_1_n_0
    SLICE_X53Y47         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X53Y47         FDCE                                         r  counter_reg[18]/C
                         clock pessimism             -0.499     1.466    
    SLICE_X53Y47         FDCE (Hold_fdce_C_D)         0.092     1.558    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X53Y48   buzzer_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y43   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y45   counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y45   counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y45   counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y46   counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y46   counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y46   counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y46   counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y48   buzzer_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y48   buzzer_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y45   counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y45   counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y45   counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y45   counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y45   counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y45   counter_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y48   buzzer_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y48   buzzer_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y43   counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y45   counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y45   counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y45   counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y45   counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y45   counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y45   counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/seg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.996ns  (logic 1.575ns (19.694%)  route 6.422ns (80.306%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         5.835     7.285    display/AR[0]
    SLICE_X60Y26         LUT1 (Prop_lut1_I0_O)        0.124     7.409 r  display/seg[6]_i_1/O
                         net (fo=7, routed)           0.587     7.996    display/seg[6]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  display/seg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/seg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 1.575ns (19.725%)  route 6.409ns (80.275%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         5.835     7.285    display/AR[0]
    SLICE_X60Y26         LUT1 (Prop_lut1_I0_O)        0.124     7.409 r  display/seg[6]_i_1/O
                         net (fo=7, routed)           0.574     7.984    display/seg[6]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  display/seg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/seg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.974ns  (logic 1.575ns (19.748%)  route 6.400ns (80.252%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         5.835     7.285    display/AR[0]
    SLICE_X60Y26         LUT1 (Prop_lut1_I0_O)        0.124     7.409 r  display/seg[6]_i_1/O
                         net (fo=7, routed)           0.565     7.974    display/seg[6]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  display/seg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/seg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.917ns  (logic 1.575ns (19.890%)  route 6.342ns (80.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         5.835     7.285    display/AR[0]
    SLICE_X60Y26         LUT1 (Prop_lut1_I0_O)        0.124     7.409 r  display/seg[6]_i_1/O
                         net (fo=7, routed)           0.508     7.917    display/seg[6]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  display/seg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_keeper/seconds_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.902ns  (logic 1.451ns (18.359%)  route 6.451ns (81.641%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.451     7.902    time_keeper/AR[0]
    SLICE_X65Y23         FDCE                                         f  time_keeper/seconds_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_keeper/seconds_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.902ns  (logic 1.451ns (18.359%)  route 6.451ns (81.641%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.451     7.902    time_keeper/AR[0]
    SLICE_X65Y23         FDCE                                         f  time_keeper/seconds_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_keeper/seconds_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.902ns  (logic 1.451ns (18.359%)  route 6.451ns (81.641%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.451     7.902    time_keeper/AR[0]
    SLICE_X65Y23         FDCE                                         f  time_keeper/seconds_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_keeper/seconds_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.902ns  (logic 1.451ns (18.359%)  route 6.451ns (81.641%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.451     7.902    time_keeper/AR[0]
    SLICE_X65Y23         FDCE                                         f  time_keeper/seconds_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_keeper/seconds_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.902ns  (logic 1.451ns (18.359%)  route 6.451ns (81.641%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.451     7.902    time_keeper/AR[0]
    SLICE_X65Y23         FDCE                                         f  time_keeper/seconds_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            time_keeper/seconds_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.902ns  (logic 1.451ns (18.359%)  route 6.451ns (81.641%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.451     7.902    time_keeper/AR[0]
    SLICE_X64Y23         FDCE                                         f  time_keeper/seconds_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 time_keeper/seconds_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/seconds_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE                         0.000     0.000 r  time_keeper/seconds_reg[4]/C
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_keeper/seconds_reg[4]/Q
                         net (fo=5, routed)           0.100     0.241    time_keeper/seconds[4]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.286 r  time_keeper/seconds[5]_i_1/O
                         net (fo=1, routed)           0.000     0.286    time_keeper/seconds_0[5]
    SLICE_X64Y23         FDCE                                         r  time_keeper/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_keeper/seconds_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/seconds_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE                         0.000     0.000 r  time_keeper/seconds_reg[1]/C
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  time_keeper/seconds_reg[1]/Q
                         net (fo=6, routed)           0.082     0.210    time_keeper/seconds[1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I4_O)        0.099     0.309 r  time_keeper/seconds[3]_i_1/O
                         net (fo=1, routed)           0.000     0.309    time_keeper/seconds_0[3]
    SLICE_X65Y23         FDCE                                         r  time_keeper/seconds_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_keeper/minutes_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/minutes_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE                         0.000     0.000 r  time_keeper/minutes_reg[1]/C
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  time_keeper/minutes_reg[1]/Q
                         net (fo=18, routed)          0.091     0.219    time_keeper/minutes[1]
    SLICE_X62Y28         LUT6 (Prop_lut6_I2_O)        0.099     0.318 r  time_keeper/minutes[3]_i_1/O
                         net (fo=1, routed)           0.000     0.318    time_keeper/minutes_2[3]
    SLICE_X62Y28         FDCE                                         r  time_keeper/minutes_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_keeper/seconds_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/seconds_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.825%)  route 0.141ns (43.175%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE                         0.000     0.000 r  time_keeper/seconds_reg[2]/C
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_keeper/seconds_reg[2]/Q
                         net (fo=5, routed)           0.141     0.282    time_keeper/seconds[2]
    SLICE_X65Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.327 r  time_keeper/seconds[4]_i_1/O
                         net (fo=1, routed)           0.000     0.327    time_keeper/seconds_0[4]
    SLICE_X65Y23         FDCE                                         r  time_keeper/seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_keeper/seconds_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/seconds_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.309%)  route 0.144ns (43.691%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE                         0.000     0.000 r  time_keeper/seconds_reg[2]/C
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_keeper/seconds_reg[2]/Q
                         net (fo=5, routed)           0.144     0.285    time_keeper/seconds[2]
    SLICE_X65Y23         LUT6 (Prop_lut6_I3_O)        0.045     0.330 r  time_keeper/seconds[2]_i_1/O
                         net (fo=1, routed)           0.000     0.330    time_keeper/seconds_0[2]
    SLICE_X65Y23         FDCE                                         r  time_keeper/seconds_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_keeper/minutes_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/minutes_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.284%)  route 0.170ns (47.716%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  time_keeper/minutes_reg[5]/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  time_keeper/minutes_reg[5]/Q
                         net (fo=18, routed)          0.170     0.311    time_keeper/minutes[5]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.356 r  time_keeper/minutes[5]_i_2/O
                         net (fo=1, routed)           0.000     0.356    time_keeper/minutes_2[5]
    SLICE_X61Y26         FDCE                                         r  time_keeper/minutes_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 time_keeper/minutes_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            time_keeper/minutes_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.138%)  route 0.171ns (47.862%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  time_keeper/minutes_reg[5]/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  time_keeper/minutes_reg[5]/Q
                         net (fo=18, routed)          0.171     0.312    time_keeper/minutes[5]
    SLICE_X61Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.357 r  time_keeper/minutes[4]_i_1/O
                         net (fo=1, routed)           0.000     0.357    time_keeper/minutes_2[4]
    SLICE_X61Y26         FDCE                                         r  time_keeper/minutes_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/mux_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/mux_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE                         0.000     0.000 r  display/mux_state_reg[0]/C
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/mux_state_reg[0]/Q
                         net (fo=13, routed)          0.180     0.321    display/Q[0]
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.042     0.363 r  display/mux_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    display/mux_state[1]_i_1_n_0
    SLICE_X59Y25         FDCE                                         r  display/mux_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/mux_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/mux_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE                         0.000     0.000 r  display/mux_state_reg[0]/C
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  display/mux_state_reg[0]/Q
                         net (fo=13, routed)          0.180     0.321    display/Q[0]
    SLICE_X59Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  display/mux_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    display/mux_state[0]_i_1_n_0
    SLICE_X59Y25         FDCE                                         r  display/mux_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/mux_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.259%)  route 0.184ns (49.741%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE                         0.000     0.000 r  display/mux_state_reg[0]/C
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/mux_state_reg[0]/Q
                         net (fo=13, routed)          0.184     0.325    time_keeper/Q[0]
    SLICE_X63Y25         LUT5 (Prop_lut5_I1_O)        0.045     0.370 r  time_keeper/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    display/D[1]
    SLICE_X63Y25         FDRE                                         r  display/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 status_led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.478ns  (logic 4.043ns (42.653%)  route 5.435ns (57.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.571     5.092    clock_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  status_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  status_led_reg[2]/Q
                         net (fo=1, routed)           5.435    11.046    status_led_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    14.570 r  status_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.570    status_led[2]
    B15                                                               r  status_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.254ns  (logic 4.030ns (43.546%)  route 5.224ns (56.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.571     5.092    clock_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  status_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_fdce_C_Q)         0.518     5.610 r  status_led_reg[1]/Q
                         net (fo=1, routed)           5.224    10.835    status_led_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.512    14.346 r  status_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.346    status_led[1]
    A16                                                               r  status_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.305ns  (logic 4.153ns (50.006%)  route 4.152ns (49.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.569     5.090    clock_IBUF_BUFG
    SLICE_X50Y40         FDCE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.478     5.568 r  led_reg[8]/Q
                         net (fo=1, routed)           4.152     9.720    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.675    13.395 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.395    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.172ns  (logic 4.019ns (49.175%)  route 4.154ns (50.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.569     5.090    clock_IBUF_BUFG
    SLICE_X50Y40         FDCE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  led_reg[7]/Q
                         net (fo=1, routed)           4.154     9.762    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.263 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.263    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.146ns  (logic 4.032ns (49.501%)  route 4.114ns (50.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.570     5.091    clock_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.518     5.609 r  led_reg[5]/Q
                         net (fo=1, routed)           4.114     9.723    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.238 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.238    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ext_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.015ns  (logic 4.081ns (50.917%)  route 3.934ns (49.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.571     5.092    clock_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  led_ext_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDCE (Prop_fdce_C_Q)         0.419     5.511 r  led_ext_reg[3]/Q
                         net (fo=1, routed)           3.934     9.445    led_ext_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         3.662    13.107 r  led_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.107    led_ext[3]
    G2                                                                r  led_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.931ns  (logic 4.024ns (50.742%)  route 3.907ns (49.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.569     5.090    clock_IBUF_BUFG
    SLICE_X50Y40         FDCE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  led_reg[6]/Q
                         net (fo=1, routed)           3.907     9.515    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.021 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.021    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.694ns  (logic 3.976ns (51.678%)  route 3.718ns (48.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.639     5.160    clock_IBUF_BUFG
    SLICE_X0Y48          FDPE                                         r  status_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDPE (Prop_fdpe_C_Q)         0.456     5.616 r  status_led_reg[0]/Q
                         net (fo=1, routed)           3.718     9.334    status_led_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    12.854 r  status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.854    status_led[0]
    A14                                                               r  status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ext_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.581ns  (logic 3.964ns (52.290%)  route 3.617ns (47.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.571     5.092    clock_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  led_ext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDCE (Prop_fdce_C_Q)         0.456     5.548 r  led_ext_reg[2]/Q
                         net (fo=1, routed)           3.617     9.165    led_ext_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.508    12.673 r  led_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.673    led_ext[2]
    J2                                                                r  led_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ext_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.549ns  (logic 4.110ns (54.447%)  route 3.439ns (45.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.571     5.092    clock_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  led_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDCE (Prop_fdce_C_Q)         0.419     5.511 r  led_ext_reg[1]/Q
                         net (fo=1, routed)           3.439     8.950    led_ext_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.691    12.641 r  led_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    led_ext[1]
    L2                                                                r  led_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.350ns (68.543%)  route 0.620ns (31.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.565     1.448    clock_IBUF_BUFG
    SLICE_X53Y40         FDCE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  led_reg[9]/Q
                         net (fo=1, routed)           0.620     2.209    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.418 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.418    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.390ns (67.946%)  route 0.656ns (32.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.566     1.449    clock_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  led_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  led_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.656     2.269    led_reg[15]_lopt_replica_1
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.495 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.495    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.369ns (64.940%)  route 0.739ns (35.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.566     1.449    clock_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  led_reg[15]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  led_reg[15]_lopt_replica_2/Q
                         net (fo=1, routed)           0.739     2.352    led_reg[15]_lopt_replica_2_1
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.557 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.557    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.380ns (64.583%)  route 0.757ns (35.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.450    clock_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  led_reg[15]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  led_reg[15]_lopt_replica_5/Q
                         net (fo=1, routed)           0.757     2.371    led_reg[15]_lopt_replica_5_1
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.588 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.588    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.383ns (60.497%)  route 0.903ns (39.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.450    clock_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  led_reg[15]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  led_reg[15]_lopt_replica_3/Q
                         net (fo=1, routed)           0.903     2.517    led_reg[15]_lopt_replica_3_1
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.736 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.736    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.372ns (58.540%)  route 0.972ns (41.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.450    clock_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  led_reg[15]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  led_reg[15]_lopt_replica_4/Q
                         net (fo=1, routed)           0.972     2.586    led_reg[15]_lopt_replica_4_1
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.795 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.795    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzer_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.351ns (54.465%)  route 1.129ns (45.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.450    clock_IBUF_BUFG
    SLICE_X53Y48         FDPE                                         r  buzzer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.591 r  buzzer_reg/Q
                         net (fo=1, routed)           1.129     2.721    buzzer_OBUF
    H2                   OBUF (Prop_obuf_I_O)         1.210     3.930 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     3.930    buzzer
    H2                                                                r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ext_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.347ns (54.011%)  route 1.147ns (45.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.566     1.449    clock_IBUF_BUFG
    SLICE_X51Y45         FDCE                                         r  led_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  led_ext_reg[0]/Q
                         net (fo=1, routed)           1.147     2.737    led_ext_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.943 r  led_ext_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.943    led_ext[0]
    J1                                                                r  led_ext[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.386ns (55.084%)  route 1.130ns (44.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.567     1.450    clock_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  led_reg[15]/Q
                         net (fo=1, routed)           1.130     2.745    led_OBUF[10]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.967 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.967    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.362ns (54.485%)  route 1.138ns (45.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.479    clock_IBUF_BUFG
    SLICE_X0Y48          FDPE                                         r  status_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDPE (Prop_fdpe_C_Q)         0.141     1.620 r  status_led_reg[0]/Q
                         net (fo=1, routed)           1.138     2.758    status_led_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.979 r  status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.979    status_led[0]
    A14                                                               r  status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           181 Endpoints
Min Delay           181 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/clock_out_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.803ns  (logic 1.451ns (18.593%)  route 6.352ns (81.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.352     7.803    clk_div/AR[0]
    SLICE_X65Y24         FDCE                                         f  clk_div/clock_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    clk_div/clock_out_reg_0
    SLICE_X65Y24         FDCE                                         r  clk_div/clock_out_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.803ns  (logic 1.451ns (18.593%)  route 6.352ns (81.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.352     7.803    clk_div/AR[0]
    SLICE_X65Y24         FDCE                                         f  clk_div/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    clk_div/clock_out_reg_0
    SLICE_X65Y24         FDCE                                         r  clk_div/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.803ns  (logic 1.451ns (18.593%)  route 6.352ns (81.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.352     7.803    clk_div/AR[0]
    SLICE_X65Y24         FDCE                                         f  clk_div/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    clk_div/clock_out_reg_0
    SLICE_X65Y24         FDCE                                         r  clk_div/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.803ns  (logic 1.451ns (18.593%)  route 6.352ns (81.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.352     7.803    clk_div/AR[0]
    SLICE_X65Y24         FDCE                                         f  clk_div/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    clk_div/clock_out_reg_0
    SLICE_X65Y24         FDCE                                         r  clk_div/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.803ns  (logic 1.451ns (18.593%)  route 6.352ns (81.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.352     7.803    clk_div/AR[0]
    SLICE_X65Y24         FDCE                                         f  clk_div/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    clk_div/clock_out_reg_0
    SLICE_X65Y24         FDCE                                         r  clk_div/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.803ns  (logic 1.451ns (18.593%)  route 6.352ns (81.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.352     7.803    clk_div/AR[0]
    SLICE_X65Y24         FDCE                                         f  clk_div/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    clk_div/clock_out_reg_0
    SLICE_X65Y24         FDCE                                         r  clk_div/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 1.451ns (18.645%)  route 6.330ns (81.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.330     7.781    clk_div/AR[0]
    SLICE_X65Y25         FDCE                                         f  clk_div/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    clk_div/clock_out_reg_0
    SLICE_X65Y25         FDCE                                         r  clk_div/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 1.451ns (18.645%)  route 6.330ns (81.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.330     7.781    clk_div/AR[0]
    SLICE_X65Y25         FDCE                                         f  clk_div/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    clk_div/clock_out_reg_0
    SLICE_X65Y25         FDCE                                         r  clk_div/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 1.451ns (18.645%)  route 6.330ns (81.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.330     7.781    clk_div/AR[0]
    SLICE_X65Y25         FDCE                                         f  clk_div/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    clk_div/clock_out_reg_0
    SLICE_X65Y25         FDCE                                         r  clk_div/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 1.451ns (18.645%)  route 6.330ns (81.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=117, routed)         6.330     7.781    clk_div/AR[0]
    SLICE_X65Y25         FDCE                                         f  clk_div/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.502     4.843    clk_div/clock_out_reg_0
    SLICE_X65Y25         FDCE                                         r  clk_div/counter_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 code_sw[2]
                            (input port)
  Destination:            led_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.268ns (28.535%)  route 0.670ns (71.465%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  code_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[2]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  code_sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.670     0.893    code_sw_IBUF[2]
    SLICE_X53Y40         LUT6 (Prop_lut6_I1_O)        0.045     0.938 r  led[9]_i_1/O
                         net (fo=1, routed)           0.000     0.938    p_1_in[9]
    SLICE_X53Y40         FDCE                                         r  led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.836     1.963    clock_IBUF_BUFG
    SLICE_X53Y40         FDCE                                         r  led_reg[9]/C

Slack:                    inf
  Source:                 code_sw[3]
                            (input port)
  Destination:            status_led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.265ns (27.602%)  route 0.696ns (72.398%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  code_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[3]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  code_sw_IBUF[3]_inst/O
                         net (fo=6, routed)           0.696     0.916    code_sw_IBUF[3]
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.961 r  status_led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.961    status_led[2]_i_1_n_0
    SLICE_X50Y45         FDCE                                         r  status_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.837     1.964    clock_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  status_led_reg[2]/C

Slack:                    inf
  Source:                 code_sw[3]
                            (input port)
  Destination:            status_led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.265ns (25.980%)  route 0.756ns (74.020%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  code_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[3]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  code_sw_IBUF[3]_inst/O
                         net (fo=6, routed)           0.756     0.976    code_sw_IBUF[3]
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.021 r  status_led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.021    status_led[1]_i_1_n_0
    SLICE_X50Y45         FDCE                                         r  status_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.837     1.964    clock_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  status_led_reg[1]/C

Slack:                    inf
  Source:                 code_sw[2]
                            (input port)
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.268ns (26.081%)  route 0.758ns (73.919%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  code_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[2]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  code_sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.758     0.981    code_sw_IBUF[2]
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.026 r  led[5]_i_1/O
                         net (fo=1, routed)           0.000     1.026    p_1_in[5]
    SLICE_X50Y41         FDCE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.836     1.963    clock_IBUF_BUFG
    SLICE_X50Y41         FDCE                                         r  led_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            status_led_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.219ns (20.561%)  route 0.846ns (79.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  reset_IBUF_inst/O
                         net (fo=117, routed)         0.846     1.065    reset_IBUF
    SLICE_X0Y48          FDPE                                         f  status_led_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     1.994    clock_IBUF_BUFG
    SLICE_X0Y48          FDPE                                         r  status_led_reg[0]/C

Slack:                    inf
  Source:                 code_sw[2]
                            (input port)
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.268ns (25.108%)  route 0.798ns (74.892%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  code_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[2]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  code_sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.798     1.021    code_sw_IBUF[2]
    SLICE_X50Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.066 r  led[7]_i_1/O
                         net (fo=1, routed)           0.000     1.066    p_1_in[7]
    SLICE_X50Y40         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.836     1.963    clock_IBUF_BUFG
    SLICE_X50Y40         FDCE                                         r  led_reg[7]/C

Slack:                    inf
  Source:                 code_sw[2]
                            (input port)
  Destination:            led_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.267ns (24.991%)  route 0.800ns (75.009%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  code_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[2]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  code_sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.800     1.023    code_sw_IBUF[2]
    SLICE_X50Y40         LUT3 (Prop_lut3_I1_O)        0.044     1.067 r  led[8]_i_1/O
                         net (fo=1, routed)           0.000     1.067    p_1_in[8]
    SLICE_X50Y40         FDCE                                         r  led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.836     1.963    clock_IBUF_BUFG
    SLICE_X50Y40         FDCE                                         r  led_reg[8]/C

Slack:                    inf
  Source:                 mode_switch
                            (input port)
  Destination:            status_led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.279ns (25.375%)  route 0.821ns (74.625%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  mode_switch (IN)
                         net (fo=0)                   0.000     0.000    mode_switch
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  mode_switch_IBUF_inst/O
                         net (fo=44, routed)          0.821     1.055    mode_switch_IBUF
    SLICE_X0Y48          LUT1 (Prop_lut1_I0_O)        0.045     1.100 r  status_led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.100    status_led[0]_i_1_n_0
    SLICE_X0Y48          FDPE                                         r  status_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     1.994    clock_IBUF_BUFG
    SLICE_X0Y48          FDPE                                         r  status_led_reg[0]/C

Slack:                    inf
  Source:                 code_sw[3]
                            (input port)
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.310ns (24.545%)  route 0.954ns (75.455%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  code_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[3]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  code_sw_IBUF[3]_inst/O
                         net (fo=6, routed)           0.700     0.920    code_sw_IBUF[3]
    SLICE_X53Y43         LUT4 (Prop_lut4_I0_O)        0.045     0.965 f  buzzer_i_3/O
                         net (fo=34, routed)          0.254     1.219    buzzer_i_3_n_0
    SLICE_X53Y43         LUT4 (Prop_lut4_I2_O)        0.045     1.264 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.264    counter[2]_i_1_n_0
    SLICE_X53Y43         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.837     1.964    clock_IBUF_BUFG
    SLICE_X53Y43         FDCE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 code_sw[3]
                            (input port)
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.309ns (24.466%)  route 0.955ns (75.534%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  code_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[3]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  code_sw_IBUF[3]_inst/O
                         net (fo=6, routed)           0.700     0.920    code_sw_IBUF[3]
    SLICE_X53Y43         LUT4 (Prop_lut4_I0_O)        0.045     0.965 f  buzzer_i_3/O
                         net (fo=34, routed)          0.255     1.220    buzzer_i_3_n_0
    SLICE_X53Y43         LUT4 (Prop_lut4_I2_O)        0.044     1.264 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.264    counter[3]_i_1_n_0
    SLICE_X53Y43         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.837     1.964    clock_IBUF_BUFG
    SLICE_X53Y43         FDCE                                         r  counter_reg[3]/C





