#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x127e0b4d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x127e10f00 .scope module, "loopback_tb" "loopback_tb" 3 1;
 .timescale 0 0;
v0x127e3afb0_0 .net "baud_tick1", 0 0, v0x127e0b640_0;  1 drivers
v0x127e3b050_0 .net "baud_tick2", 0 0, v0x127e392a0_0;  1 drivers
v0x127e3b130_0 .var "clk", 0 0;
v0x127e3b1c0_0 .net "rdy", 0 0, v0x127e39d80_0;  1 drivers
v0x127e3b250_0 .var "rdy_clr", 0 0;
v0x127e3b320_0 .var "rst", 0 0;
v0x127e3b3b0_0 .net "rx_data", 7 0, v0x127e39cf0_0;  1 drivers
v0x127e3b460_0 .net "tx_busy", 0 0, v0x127e3a940_0;  1 drivers
v0x127e3b510_0 .var "tx_data", 7 0;
v0x127e3b640_0 .net "tx_line", 0 0, v0x127e3ada0_0;  1 drivers
v0x127e3b6d0_0 .var "wr_en", 0 0;
E_0x127e1a730 .event anyedge, v0x127e39d80_0;
S_0x127e11070 .scope module, "baud_inst" "baud_gen" 3 28, 4 1 0, S_0x127e10f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "baud_tick1";
    .port_info 3 /OUTPUT 1 "baud_tick2";
P_0x127e18240 .param/l "baud" 0 4 3, +C4<00000000000000000010010110000000>;
P_0x127e18280 .param/l "baud_div1" 1 4 4, +C4<00000000000000000000000001101000>;
P_0x127e182c0 .param/l "baud_div2" 1 4 5, +C4<00000000000000000000000000000110>;
P_0x127e18300 .param/l "clk_freq" 0 4 2, +C4<00000000000011110100001001000000>;
v0x127e0b640_0 .var "baud_tick1", 0 0;
v0x127e392a0_0 .var "baud_tick2", 0 0;
v0x127e39340_0 .net "clk", 0 0, v0x127e3b130_0;  1 drivers
v0x127e393d0_0 .var "counter1", 6 0;
v0x127e39460_0 .var "counter2", 2 0;
v0x127e39510_0 .net "rst", 0 0, v0x127e3b320_0;  1 drivers
E_0x127e0ca10 .event posedge, v0x127e39340_0;
S_0x127e395f0 .scope module, "rx_inst" "receiver" 3 47, 5 1 0, S_0x127e10f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "baud_tick2";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /INPUT 1 "rdy_clr";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "rdy";
P_0x127e397c0 .param/l "DATA" 1 5 13, C4<10>;
P_0x127e39800 .param/l "IDLE" 1 5 11, C4<00>;
P_0x127e39840 .param/l "START" 1 5 12, C4<01>;
P_0x127e39880 .param/l "STOP" 1 5 14, C4<11>;
v0x127e39ad0_0 .net "baud_tick2", 0 0, v0x127e392a0_0;  alias, 1 drivers
v0x127e39b80_0 .var "bit_idx", 2 0;
v0x127e39c20_0 .net "clk", 0 0, v0x127e3b130_0;  alias, 1 drivers
v0x127e39cf0_0 .var "data_out", 7 0;
v0x127e39d80_0 .var "rdy", 0 0;
v0x127e39e60_0 .net "rdy_clr", 0 0, v0x127e3b250_0;  1 drivers
v0x127e39f00_0 .net "rst", 0 0, v0x127e3b320_0;  alias, 1 drivers
v0x127e39f90_0 .net "rx", 0 0, v0x127e3ada0_0;  alias, 1 drivers
v0x127e3a020_0 .var "sample_cnt", 3 0;
v0x127e3a150_0 .var "shift_reg", 7 0;
v0x127e3a200_0 .var "state", 1 0;
S_0x127e3a320 .scope module, "tx_inst" "transmitter" 3 36, 6 1 0, S_0x127e10f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_en";
    .port_info 2 /INPUT 1 "baud_tick1";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 1 "busy";
P_0x127e3a500 .param/l "data" 1 6 2, C4<10>;
P_0x127e3a540 .param/l "idle" 1 6 2, C4<00>;
P_0x127e3a580 .param/l "start" 1 6 2, C4<01>;
P_0x127e3a5c0 .param/l "stop" 1 6 2, C4<11>;
v0x127e3a7f0_0 .net "baud_tick1", 0 0, v0x127e0b640_0;  alias, 1 drivers
v0x127e3a8a0_0 .var "bit_inx", 2 0;
v0x127e3a940_0 .var "busy", 0 0;
v0x127e3a9f0_0 .net "clk", 0 0, v0x127e3b130_0;  alias, 1 drivers
v0x127e3aac0_0 .net "data_in", 7 0, v0x127e3b510_0;  1 drivers
v0x127e3ab90_0 .net "rst", 0 0, v0x127e3b320_0;  alias, 1 drivers
v0x127e3ac60_0 .var "shift_reg", 7 0;
v0x127e3acf0_0 .var "state", 1 0;
v0x127e3ada0_0 .var "tx", 0 0;
v0x127e3aeb0_0 .net "wr_en", 0 0, v0x127e3b6d0_0;  1 drivers
    .scope S_0x127e11070;
T_0 ;
    %wait E_0x127e0ca10;
    %load/vec4 v0x127e39510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x127e393d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x127e39460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e0b640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e392a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e0b640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e392a0_0, 0;
    %load/vec4 v0x127e393d0_0;
    %pad/u 32;
    %cmpi/e 103, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x127e393d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e0b640_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x127e393d0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x127e393d0_0, 0;
T_0.3 ;
    %load/vec4 v0x127e39460_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x127e39460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e392a0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x127e39460_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x127e39460_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x127e3a320;
T_1 ;
    %wait E_0x127e0ca10;
    %load/vec4 v0x127e3ab90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e3acf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e3a940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e3ada0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x127e3a8a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127e3ac60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x127e3acf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e3ada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e3a940_0, 0;
    %load/vec4 v0x127e3aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0x127e3aac0_0;
    %assign/vec4 v0x127e3ac60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e3a940_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x127e3a8a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x127e3acf0_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x127e3a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e3ada0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x127e3acf0_0, 0;
T_1.9 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x127e3a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %load/vec4 v0x127e3ac60_0;
    %load/vec4 v0x127e3a8a0_0;
    %part/u 1;
    %assign/vec4 v0x127e3ada0_0, 0;
    %load/vec4 v0x127e3a8a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x127e3a8a0_0, 0;
    %load/vec4 v0x127e3a8a0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x127e3acf0_0, 0;
T_1.13 ;
T_1.11 ;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x127e3a7f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e3ada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e3a940_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e3acf0_0, 0;
T_1.15 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x127e395f0;
T_2 ;
    %wait E_0x127e0ca10;
    %load/vec4 v0x127e39f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e3a200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127e3a020_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x127e39b80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127e3a150_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x127e39cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e39d80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x127e39e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x127e39d80_0, 0;
T_2.2 ;
    %load/vec4 v0x127e39ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x127e3a200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v0x127e39f90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x127e3a200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127e3a020_0, 0;
T_2.11 ;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v0x127e3a020_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x127e3a020_0, 0;
    %load/vec4 v0x127e3a020_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.13, 4;
    %load/vec4 v0x127e39f90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127e3a020_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x127e39b80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x127e3a200_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e3a200_0, 0;
T_2.16 ;
T_2.13 ;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0x127e3a020_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x127e3a020_0, 0;
    %load/vec4 v0x127e3a020_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.17, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127e3a020_0, 0;
    %load/vec4 v0x127e39f90_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x127e39b80_0;
    %assign/vec4/off/d v0x127e3a150_0, 4, 5;
    %load/vec4 v0x127e39b80_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x127e39b80_0, 0;
    %load/vec4 v0x127e39b80_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.19, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x127e3a200_0, 0;
T_2.19 ;
T_2.17 ;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x127e3a020_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x127e3a020_0, 0;
    %load/vec4 v0x127e3a020_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0x127e3a150_0;
    %assign/vec4 v0x127e39cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x127e39d80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x127e3a200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x127e3a020_0, 0;
    %vpi_call/w 5 85 "$display", "RX DONE @ %t, data = %h", $time, v0x127e3a150_0 {0 0 0};
T_2.21 ;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x127e10f00;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x127e3b130_0;
    %inv;
    %store/vec4 v0x127e3b130_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x127e10f00;
T_4 ;
    %vpi_call/w 3 58 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x127e10f00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e3b130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e3b320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e3b6d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x127e3b510_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e3b250_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e3b320_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x127e3b510_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e3b6d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e3b6d0_0, 0, 1;
T_4.0 ;
    %load/vec4 v0x127e3b1c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.1, 6;
    %wait E_0x127e1a730;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call/w 3 82 "$display", "TX sent     : %h", v0x127e3b510_0 {0 0 0};
    %vpi_call/w 3 83 "$display", "RX received : %h", v0x127e3b3b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127e3b250_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127e3b250_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call/w 3 91 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "tb/loopback_tb.v";
    "rtl/baud_gen.v";
    "rtl/receiver.v";
    "rtl/transmitter.v";
