# hdl-lab-exercises

#### Unit 1
- Basics
- Design Flow of Digital Systems

#### Unit 2
- Testbenches
- Basic Constructs in Verilog HDL

#### Unit 3
- Structural Modeling of Combinational Circuits

#### Unit 4
- Dataflow Modeling of Combinational Circuits

#### Unit 5
- Behavioral Modeling of Combinational Circuits
- FPGA Implementation

#### Unit 6
- Behavioral Modeling of Sequential Circuits: An Introduction
- Behavioral Modeling of Sequential Circuits: Clock Dividers and Digital Systems

#### Unit 7
- Finite State Machines

