head	1.25;
access;
symbols;
locks
	nakashim:1.25; strict;
comment	@ * @;


1.25
date	2017.04.21.03.28.45;	author nakashim;	state Exp;
branches;
next	1.24;

1.24
date	2016.05.26.23.47.09;	author nakashim;	state Exp;
branches;
next	1.23;

1.23
date	2016.05.11.14.37.57;	author nakashim;	state Exp;
branches;
next	1.22;

1.22
date	2015.09.12.13.54.53;	author nakashim;	state Exp;
branches;
next	1.21;

1.21
date	2015.09.12.07.48.34;	author nakashim;	state Exp;
branches;
next	1.20;

1.20
date	2015.09.06.07.45.55;	author nakashim;	state Exp;
branches;
next	1.19;

1.19
date	2015.09.01.12.44.20;	author nakashim;	state Exp;
branches;
next	1.18;

1.18
date	2015.09.01.09.42.25;	author nakashim;	state Exp;
branches;
next	1.17;

1.17
date	2015.09.01.09.32.08;	author nakashim;	state Exp;
branches;
next	1.16;

1.16
date	2015.09.01.08.04.13;	author nakashim;	state Exp;
branches;
next	1.15;

1.15
date	2015.09.01.05.35.03;	author nakashim;	state Exp;
branches;
next	1.14;

1.14
date	2015.08.31.03.30.25;	author nakashim;	state Exp;
branches;
next	1.13;

1.13
date	2015.08.29.14.21.22;	author nakashim;	state Exp;
branches;
next	1.12;

1.12
date	2015.08.25.06.50.05;	author nakashim;	state Exp;
branches;
next	1.11;

1.11
date	2015.08.25.04.23.36;	author nakashim;	state Exp;
branches;
next	1.10;

1.10
date	2015.08.24.05.01.08;	author nakashim;	state Exp;
branches;
next	1.9;

1.9
date	2015.08.23.14.16.57;	author nakashim;	state Exp;
branches;
next	1.8;

1.8
date	2015.08.23.05.57.37;	author nakashim;	state Exp;
branches;
next	1.7;

1.7
date	2015.08.23.04.11.43;	author nakashim;	state Exp;
branches;
next	1.6;

1.6
date	2015.08.22.11.47.20;	author nakashim;	state Exp;
branches;
next	1.5;

1.5
date	2015.08.22.04.49.03;	author nakashim;	state Exp;
branches;
next	1.4;

1.4
date	2015.08.16.12.49.59;	author nakashim;	state Exp;
branches;
next	1.3;

1.3
date	2015.08.16.03.35.11;	author nakashim;	state Exp;
branches;
next	1.2;

1.2
date	2015.08.15.15.03.22;	author nakashim;	state Exp;
branches;
next	1.1;

1.1
date	2015.07.21.05.44.37;	author nakashim;	state Exp;
branches;
next	;


desc
@@


1.25
log
@*** empty log message ***
@
text
@
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/csim/RCS/alu.c,v 1.24 2016/05/26 23:47:09 nakashim Exp nakashim $";

/* ARM Instruction Simulator           */
/*        Copyright (C) 2007 by NAIST. */
/*         Primary writer: Y.Nakashima */
/*                nakashim@@is.naist.jp */

/* alu.c 2005/3/22 */ 

#include "csim.h"

insn_exec_alu(tid, rob) Uint tid; struct rob *rob;
{
  Ull  s1, s2, s3, S, sc, t0, m0; /* source, through, middle(sft,shifter-carry), destination(alu) */
  Ull  wmask, tmask, top, bot;
  Ull  D0;
  Uint i, exec;
  Uchar ccn=0, ccz=0, ccc=0, ccv=0;

  if (rob->sr[0].t) ex_srr(tid, NULL, &s1, rob, 0);
  if (rob->sr[1].t) ex_srr(tid, NULL, &s2, rob, 1);
  if (rob->sr[2].t) ex_srr(tid, NULL, &s3, rob, 2);
  if (rob->sr[3].t) ex_srr(tid, NULL, &wmask, rob, 3); /* BFM/SBFM/UBFM/MOV/CSINV/ROR */
  if (rob->sr[4].t) ex_srr(tid, NULL, &tmask, rob, 4); /* BFM/SBFM/UBFM/   /CSINV     */
  if (rob->sr[5].t) ex_srr(tid, NULL, &sc, rob, 5);

  switch (rob->opcd) {
  case 8: /* SBFM extend=1 */
  case 9: /* BFM/UBFM extend=0 */
    S  = s3 >> 8;   /* S */
    s3 = s3 & 0xff; /* R */
    break;
  }

  switch (rob->opcd) {
  case 10: /* CSINV */
  case 11: /* CCMN/CCMP */
    switch (wmask) {
    case 0: /* EQ (Z set) */
      if (sc & CC_Z) exec = 1;
      else           exec = 0;
      break;
    case 1:  /* NE (Z clear) */
      if (sc & CC_Z) exec = 0;
      else           exec = 1;
      break;
    case 2:  /* CS (C set) */
      if (sc & CC_C) exec = 1;
      else           exec = 0;
      break;
    case 3:  /* CC (C clear) */
      if (sc & CC_C) exec = 0;
      else           exec = 1;
      break;
    case 4:  /* MI (N set) */
      if (sc & CC_N) exec = 1;
      else           exec = 0;
      break;
    case 5:  /* PL (N clear) */
      if (sc & CC_N) exec = 0;
      else           exec = 1;
      break;
    case 6:  /* VS (V set) */
      if (sc & CC_V) exec = 1;
      else           exec = 0;
      break;
    case 7:  /* VC (V clear) */
      if (sc & CC_V) exec = 0;
      else           exec = 1;
      break;
    case 8:  /* HI (C=1&Z=0) */
      if ((sc & CC_C) && !(sc & CC_Z)) exec = 1;
      else                             exec = 0;
      break;
    case 9:  /* LS (C=0|Z=1) */
      if ((sc & CC_C) && !(sc & CC_Z)) exec = 0;
      else                             exec = 1;
      break;
    case 10: /* GE (N==V) */
      if (((sc & CC_N) && (sc & CC_V)) || (!(sc & CC_N) && !(sc & CC_V))) exec = 1;
      else                                                                exec = 0;
      break;
    case 11: /* LT (N!=V) */
      if (((sc & CC_N) && (sc & CC_V)) || (!(sc & CC_N) && !(sc & CC_V))) exec = 0;
      else                                                                exec = 1;
      break;
    case 12: /* GT (Z=0&N==V */
      if (!(sc & CC_Z) && (((sc & CC_N) && (sc & CC_V)) || (!(sc & CC_N) && !(sc & CC_V)))) exec = 1;
      else                                                                                  exec = 0;
      break;
    case 13: /* LE (Z=1|N!=V */
      if (!(sc & CC_Z) && (((sc & CC_N) && (sc & CC_V)) || (!(sc & CC_N) && !(sc & CC_V)))) exec = 0;
      else                                                                                  exec = 1;
      break;
    case 14: /* AL (Always) */
      exec = 1;
      break;
    case 15: /* AL (Always) */
      exec = 1;
      break;
    }
  }

  /* Shifter */
  switch (rob->sop) {
  case 0: /* LSL */
    if (rob->dbl) {
      s3 &= 63;
      if      (!s3)    { m0 = s2;    }
      else if (s3<64)  { m0 = s2<<s3;}
      else if (s3==64) { m0 = 0LL;   }
      else             { m0 = 0LL;   }
    }
    else {
      s3 &= 31;
      if      (!s3)    { m0 = (Ull)((Uint)s2);}
      else if (s3<32)  { m0 = (Ull)((Uint)s2<<s3);}
      else if (s3==32) { m0 = 0LL;   }
      else             { m0 = 0LL;   }
    }
    break;
  case 1: /* LSR */
    if (rob->dbl) {
      s3 &= 63;
      if      (!s3)    { m0 = s2;    }
      else if (s3<64)  { m0 = s2>>s3;}
      else if (s3==64) { m0 = 0LL;   }
      else             { m0 = 0LL;   }
    }
    else {
      s3 &= 31;
      if      (!s3)    { m0 = (Ull)((Uint)s2);}
      else if (s3<32)  { m0 = (Ull)((Uint)s2>>s3);}
      else if (s3==32) { m0 = 0LL;   }
      else             { m0 = 0LL;   }
    }
    break;
  case 2: /* ASR */
    if (rob->dbl) {
      s3 &= 63;
      if      (!s3)   { m0 = s2;}
      else if (s3<64) { m0 = (Sll)s2>>s3;}
      else            { m0 = !((Sll)s2>>63)?0:0xffffffffffffffffLL;}
    }
    else {
      s3 &= 31;
      if      (!s3)   { m0 = (Sll)((int)s2);}
      else if (s3<32) { m0 = (Sll)((int)s2>>s3);}
      else            { m0 = !((int)s2>>31)?0:0x00000000ffffffffLL;}
    }
    break;
  case 3: /* ROR */
    if (rob->dbl) {
      s3 &= 63;
      if      (!s3)   { m0 = s2;                    }
      else            { m0 = (s2<<(64-s3))|(s2>>s3);}
    }
    else {
      s3 &= 31;
      if      (!s3)   { m0 = (Ull)((Uint)s2);       }
      else            { m0 = (Ull)((Uint)s2<<(32-s3))|(Ull)((Uint)s2>>s3);}
    }
    break;
  case 8: /* 0:uxtb */
    m0 = (Ull)(s2<<56)>>(56-s3);
    break;
  case 9: /* 1:uxth */
    m0 = (Ull)(s2<<48)>>(48-s3);
    break;
  case 10: /* 2:uxtw */
    m0 = (Ull)(s2<<32)>>(32-s3);
    break;
  case 11: /* 3:uxtx */
    m0 = (Ull)(s2<<s3);
    break;
  case 12: /* 4:sxtb */
    m0 = (Sll)(s2<<56)>>(56-s3);
    break;
  case 13: /* 5:sxth */
    m0 = (Sll)(s2<<48)>>(48-s3);
    break;
  case 14: /* 6:sxtw */
    m0 = (Sll)(s2<<32)>>(32-s3);
    break;
  case 15: /* 7:sxtx */
    m0 = (Sll)(s2<<s3);
    break;
  }

  if (rob->iinv) m0 = ~m0;

  /* ALU */
  switch (rob->opcd) {
  case 0: /* AND */
    D0 = s1 & m0;
    if (rob->dbl) {
      ccn  = D0>>63;
      ccz  = D0==0LL;
      ccc  = 0;
      ccv  = 0;
    }
    else {
      D0 &= 0x00000000ffffffffLL;
      ccn  = D0>>31;
      ccz  = D0==0LL;
      ccc  = 0;
      ccv  = 0;
    }
    break;
  case 1: /* EOR */
    D0 = s1 ^ m0;
    if (rob->dbl) {
      ccn  = D0>>63;
      ccz  = D0==0LL;
      ccc  = 0;
      ccv  = 0;
    }
    else {
      D0 &= 0x00000000ffffffffLL;
      ccn  = D0>>31;
      ccz  = D0==0LL;
      ccc  = 0;
      ccv  = 0;
    }
    break;
  case 3: /* ORR */
    D0 = s1 | m0;
    if (rob->dbl) {
      ccn  = D0>>63;
      ccz  = D0==0LL;
      ccc  = 0;
      ccv  = 0;
    }
    else {
      D0 &= 0x00000000ffffffffLL;
      ccn  = D0>>31;
      ccz  = D0==0LL;
      ccc  = 0;
      ccv  = 0;
    }
    break;
  case 4: /* ADD */
  case 5: /* ADC */
    if (rob->opcd == 4)
      D0 = s1 + m0;
    else
      D0 = s1 + m0 + ((sc&CC_C)!=0LL);
    if (rob->dbl) {
      ccn  = D0>>63;
      ccz  = D0==0LL;
      ccc  = (s1>>63&&m0>>63) || (!(D0>>63)&&(s1>>63||m0>>63));
      ccv  = (s1>>63&&m0>>63&&!(D0>>63)) || (!(s1>>63)&&!(m0>>63)&&D0>>63);
    }
    else {
      s1 &= 0x00000000ffffffffLL;
      m0 &= 0x00000000ffffffffLL;
      D0 &= 0x00000000ffffffffLL;
      ccn  = D0>>31;
      ccz  = D0==0LL;
      ccc  = (s1>>31&&m0>>31) || (!(D0>>31)&&(s1>>31||m0>>31));
      ccv  = (s1>>31&&m0>>31&&!(D0>>31)) || (!(s1>>31)&&!(m0>>31)&&D0>>31);
    }
    break;
  case 2: /* SUB */
  case 6: /* SBC */
    if (rob->opcd == 2)
      D0 = s1 - m0;
    else
      D0 = s1 - m0 - ((sc&CC_C)==0LL);
    if (rob->dbl) {
      ccn  = D0>>63;
      ccz  = D0==0LL;
      ccc  = !((!(s1>>63)&&m0>>63) || (D0>>63&&(!(s1>>63)||m0>>63)));
      ccv  = (s1>>63&&!(m0>>63)&&!(D0>>63)) || (!(s1>>63)&&m0>>63&&D0>>63);
    }
    else {
      s1 &= 0x00000000ffffffffLL;
      m0 &= 0x00000000ffffffffLL;
      D0 &= 0x00000000ffffffffLL;
      ccn  = D0>>31;
      ccz  = D0==0LL;
      ccc  = !((!(s1>>31)&&m0>>31) || (D0>>31&&(!(s1>>31)||m0>>31)));
      ccv  = (s1>>31&&!(m0>>31)&&!(D0>>31)) || (!(s1>>31)&&m0>>31&&D0>>31);
    }
    break;
  case 7: /* MOVN MOVZ MOVK */
    D0 = (s1 & ~wmask)|(m0 & wmask);
    if (rob->oinv)
      D0 = ~D0;
    if (!rob->dbl)
      D0 &= 0x00000000ffffffffLL;
    break;
  case 8: /* SBFM extend=1 */
    bot = (s1 & ~wmask)|(m0 & wmask);
    top = (Sll)(s2<<(63-S))>>63;
    D0 = (top & ~tmask)|(bot & tmask);
    if (!rob->dbl)
      D0 &= 0x00000000ffffffffLL;
    break;
  case 9:  /* BFM/UBFM extend=0 */
    bot = (s1 & ~wmask)|(m0 & wmask);
    top = s1;
    D0 = (top & ~tmask)|(bot & tmask);
    if (!rob->dbl)
      D0 &= 0x00000000ffffffffLL;
    break;
  case 10: /* CSINV */
    /* wmask:cond, tmask<0>:inc */
    if (exec)
      D0 = s1;
    else {
      D0 = s2;
      if (rob->oinv) /* inv */
	D0 = ~D0;
      if (tmask) /* inc */
	D0++;
    }
    if (!rob->dbl)
      D0 &= 0x00000000ffffffffLL;
    break;
  case 11: /* CCMN, CCMP */
    /* wmask:cond, tmask:nzcv */
    if (exec) {
      D0 = s1 + m0 + (rob->iinv); /* carry_in */
      if (rob->dbl) {
	ccn  = D0>>63;
	ccz  = D0==0LL;
	ccc  = (s1>>63&&m0>>63) || (!(D0>>63)&&(s1>>63||m0>>63));
	ccv  = (s1>>63&&m0>>63&&!(D0>>63)) || (!(s1>>63)&&!(m0>>63)&&D0>>63);
      }
      else {
	s1 &= 0x00000000ffffffffLL;
	m0 &= 0x00000000ffffffffLL;
	D0 &= 0x00000000ffffffffLL;
	ccn  = D0>>31;
	ccz  = D0==0LL;
	ccc  = (s1>>31&&m0>>31) || (!(D0>>31)&&(s1>>31||m0>>31));
	ccv  = (s1>>31&&m0>>31&&!(D0>>31)) || (!(s1>>31)&&!(m0>>31)&&D0>>31);
      }
    }
    else {
      ccn = (tmask & CC_N)!=0;
      ccz = (tmask & CC_Z)!=0;
      ccc = (tmask & CC_C)!=0;
      ccv = (tmask & CC_V)!=0;
    }
    break;
  case 12: /* REV */
    /* s2:revmode 0:8bit, 1:16bit, 2:32bit, 3:64bit */
    D0 = 0LL;
    switch (s2) {
    case 0: /* RBIT */
      if (rob->dbl) { /* b0 b1 .... b63 */
	for (i=0; i<64; i++) { bot = 0x0000000000000001LL&(s1>>i); D0 |= bot<<(63-i); }
      }
      else { /* 0 0 ... 0 b0 b1 .... b31 */
	for (i=0; i<32; i++) { bot = 0x0000000000000001LL&(s1>>i); D0 |= bot<<(31-i); }
      }
      break;
    case 1: /* REV16 */
      if (rob->dbl) { /* B6 B7 | B4 B5 | B2 B3 | B0 B1 */
	for (i=0; i<64; i+=16) { bot = 0x00000000000000ffLL&(s1>>i); D0 |= bot<<(i+8); }
	for (i=8; i<64; i+=16) { bot = 0x00000000000000ffLL&(s1>>i); D0 |= bot<<(i-8); }
      }
      else { /* 0 0 | 0 0 | B2 B3 | B0 B1 */
	for (i=0; i<32; i+=16) { bot = 0x00000000000000ffLL&(s1>>i); D0 |= bot<<(i+8); }
	for (i=8; i<32; i+=16) { bot = 0x00000000000000ffLL&(s1>>i); D0 |= bot<<(i-8); }
      }
      break;
    case 2: /* REV32 */
      if (rob->dbl) { /* B4 B5 | B6 B7 | B0 B1 | B2 B3 */
	for (i= 0; i<64; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); D0 |= bot<<(i+24); }
	for (i= 8; i<64; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); D0 |= bot<<(i+ 8); }
	for (i=16; i<64; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); D0 |= bot<<(i- 8); }
	for (i=24; i<64; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); D0 |= bot<<(i-24); }
      }
      else { /* 0 0 | 0 0 | B0 B1 | B2 B3 */
	for (i= 0; i<32; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); D0 |= bot<<(i+24); }
	for (i= 8; i<32; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); D0 |= bot<<(i+ 8); }
	for (i=16; i<32; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); D0 |= bot<<(i- 8); }
	for (i=24; i<32; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); D0 |= bot<<(i-24); }
      }
      break;
    default: /* REV64 B0 B1 | B2 B3 | B4 B5 | B6 B7 */
      {
	bot = 0x00000000000000ffLL&(s1>> 0); D0 |= bot<<(56);
	bot = 0x00000000000000ffLL&(s1>> 8); D0 |= bot<<(48);
	bot = 0x00000000000000ffLL&(s1>>16); D0 |= bot<<(40);
	bot = 0x00000000000000ffLL&(s1>>24); D0 |= bot<<(32);
	bot = 0x00000000000000ffLL&(s1>>32); D0 |= bot<<(24);
	bot = 0x00000000000000ffLL&(s1>>40); D0 |= bot<<(16);
	bot = 0x00000000000000ffLL&(s1>>48); D0 |= bot<<( 8);
	bot = 0x00000000000000ffLL&(s1>>56); D0 |= bot<<( 0);
      }
    }
    if (!rob->dbl)
      D0 &= 0x00000000ffffffffLL;
    break;
  case 13: /* CLZ/CLS */
    /* s2:mode 0:clz, 1:cls */
    D0 = 0LL;
    switch (s2) {
    case 1: /* CLS */
      s1 = (s1 ^ (s1<<1))|1LL;
    default: /* CLZ */
      if (rob->dbl) {
	for (i=0; i<64; i++) {
	  if ((0x8000000000000000LL&(s1<<i))==0LL)
	    D0++;
	  else
	    break;
	}
      }
      else {
	for (i=0; i<32; i++) {
	  if ((0x0000000080000000LL&(s1<<i))==0LL)
	    D0++;
	  else
	    break;
	}
      }
      break;
    }
    break;
  case 14: /* EXT */
    if (rob->dbl) {
      wmask &= 63;
      if (!wmask) { D0 = m0;                          }
      else        { D0 = (s1<<(64-wmask))|(m0>>wmask);}
    }
    else {
      wmask &= 31;
      if (!wmask) { D0 = (Ull)((Uint)m0);       }
      else        { D0 = (Ull)((Uint)s1<<(32-wmask))|(Ull)((Uint)m0>>wmask);}
    }
    break;
  }

  if (rob->dr[1].t) ex_drw(tid, 0LL, D0, rob, 1);
  if (rob->dr[3].t) ex_drw(tid, 0LL, (Ull)((ccn<<3)|(ccz<<2)|(ccc<<1)|ccv), rob, 3);

  return (ROB_COMPLETE); /* complete */
}
@


1.24
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.23 2016/05/11 14:37:57 nakashim Exp nakashim $";
d11 1
a11 1
#include "bsim.h"
@


1.23
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.22 2015/09/12 13:54:53 nakashim Exp nakashim $";
d15 1
a15 1
  Ull  s1, s2, s3, sc, t0, m0; /* source, through, middle(sft,shifter-carry), destination(alu) */
d29 8
d296 4
a299 8
    if (rob->dbl) {
      top = (Sll)s2>>63;
      D0 = (top & ~tmask)|(bot & tmask);
    }
    else {
      top = (Sll)((Ull)s2<<32)>>63;
      D0 = ((top & ~tmask)|(bot & tmask)) & 0x00000000ffffffffLL;
    }
@


1.22
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.21 2015/09/12 07:48:34 nakashim Exp nakashim $";
d319 1
a319 1
    /* wmask:cond, tmask:nzvc */
@


1.21
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.20 2015/09/06 07:45:55 nakashim Exp nakashim $";
a99 1
    s3 &= 255;
d101 1
d108 1
a115 1
    s3 &= 255;
d117 1
d124 1
a131 1
    s3 &= 255;
d133 1
d139 1
a145 1
    s3 &= 255;
@


1.20
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.19 2015/09/01 12:44:20 nakashim Exp nakashim $";
d391 1
a391 1
    if (rob->dbl)
@


1.19
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.18 2015/09/01 09:42:25 nakashim Exp nakashim $";
d155 23
a177 2
  case 4: /* RRX ignore s3 */
    m0 = ((Ull)((sc&CC_C)!=0LL)<<63)|(s2>>1);
@


1.18
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.17 2015/09/01 09:32:08 nakashim Exp nakashim $";
d15 1
a15 1
  Ull  s1, s2, s3, sc, t0, m0, d0; /* source, through, middle(sft,shifter-carry), destination(alu) */
d17 1
d165 1
a165 1
    d0 = s1 & m0;
d167 2
a168 2
      ccn  = d0>>63;
      ccz  = d0==0LL;
d173 3
a175 3
      d0 &= 0x00000000ffffffffLL;
      ccn  = d0>>31;
      ccz  = d0==0LL;
d181 1
a181 1
    d0 = s1 ^ m0;
d183 2
a184 2
      ccn  = d0>>63;
      ccz  = d0==0LL;
d189 3
a191 3
      d0 &= 0x00000000ffffffffLL;
      ccn  = d0>>31;
      ccz  = d0==0LL;
d197 1
a197 1
    d0 = s1 | m0;
d199 2
a200 2
      ccn  = d0>>63;
      ccz  = d0==0LL;
d205 3
a207 3
      d0 &= 0x00000000ffffffffLL;
      ccn  = d0>>31;
      ccz  = d0==0LL;
d215 1
a215 1
      d0 = s1 + m0;
d217 1
a217 1
      d0 = s1 + m0 + ((sc&CC_C)!=0LL);
d219 4
a222 4
      ccn  = d0>>63;
      ccz  = d0==0LL;
      ccc  = (s1>>63&&m0>>63) || (!(d0>>63)&&(s1>>63||m0>>63));
      ccv  = (s1>>63&&m0>>63&&!(d0>>63)) || (!(s1>>63)&&!(m0>>63)&&d0>>63);
d227 5
a231 5
      d0 &= 0x00000000ffffffffLL;
      ccn  = d0>>31;
      ccz  = d0==0LL;
      ccc  = (s1>>31&&m0>>31) || (!(d0>>31)&&(s1>>31||m0>>31));
      ccv  = (s1>>31&&m0>>31&&!(d0>>31)) || (!(s1>>31)&&!(m0>>31)&&d0>>31);
d237 1
a237 1
      d0 = s1 - m0;
d239 1
a239 1
      d0 = s1 - m0 - ((sc&CC_C)==0LL);
d241 4
a244 4
      ccn  = d0>>63;
      ccz  = d0==0LL;
      ccc  = !((!(s1>>63)&&m0>>63) || (d0>>63&&(!(s1>>63)||m0>>63)));
      ccv  = (s1>>63&&!(m0>>63)&&!(d0>>63)) || (!(s1>>63)&&m0>>63&&d0>>63);
d249 5
a253 5
      d0 &= 0x00000000ffffffffLL;
      ccn  = d0>>31;
      ccz  = d0==0LL;
      ccc  = !((!(s1>>31)&&m0>>31) || (d0>>31&&(!(s1>>31)||m0>>31)));
      ccv  = (s1>>31&&!(m0>>31)&&!(d0>>31)) || (!(s1>>31)&&m0>>31&&d0>>31);
d257 1
a257 1
    d0 = (s1 & ~wmask)|(m0 & wmask);
d259 1
a259 1
      d0 = ~d0;
d261 1
a261 1
      d0 &= 0x00000000ffffffffLL;
d267 1
a267 1
      d0 = (top & ~tmask)|(bot & tmask);
d271 1
a271 1
      d0 = ((top & ~tmask)|(bot & tmask)) & 0x00000000ffffffffLL;
d277 1
a277 1
    d0 = (top & ~tmask)|(bot & tmask);
d279 1
a279 1
      d0 &= 0x00000000ffffffffLL;
d284 1
a284 1
      d0 = s1;
d286 1
a286 1
      d0 = s2;
d288 1
a288 1
	d0 = ~d0;
d290 1
a290 1
	d0++;
d293 1
a293 1
      d0 &= 0x00000000ffffffffLL;
d298 1
a298 1
      d0 = s1 + m0 + (rob->iinv); /* carry_in */
d300 4
a303 4
	ccn  = d0>>63;
	ccz  = d0==0LL;
	ccc  = (s1>>63&&m0>>63) || (!(d0>>63)&&(s1>>63||m0>>63));
	ccv  = (s1>>63&&m0>>63&&!(d0>>63)) || (!(s1>>63)&&!(m0>>63)&&d0>>63);
d308 5
a312 5
	d0 &= 0x00000000ffffffffLL;
	ccn  = d0>>31;
	ccz  = d0==0LL;
	ccc  = (s1>>31&&m0>>31) || (!(d0>>31)&&(s1>>31||m0>>31));
	ccv  = (s1>>31&&m0>>31&&!(d0>>31)) || (!(s1>>31)&&!(m0>>31)&&d0>>31);
d324 1
a324 1
    d0 = 0LL;
d328 1
a328 1
	for (i=0; i<64; i++) { bot = 0x0000000000000001LL&(s1>>i); d0 |= bot<<(63-i); }
d331 1
a331 1
	for (i=0; i<32; i++) { bot = 0x0000000000000001LL&(s1>>i); d0 |= bot<<(31-i); }
d336 2
a337 2
	for (i=0; i<64; i+=16) { bot = 0x00000000000000ffLL&(s1>>i); d0 |= bot<<(i+8); }
	for (i=8; i<64; i+=16) { bot = 0x00000000000000ffLL&(s1>>i); d0 |= bot<<(i-8); }
d340 2
a341 2
	for (i=0; i<32; i+=16) { bot = 0x00000000000000ffLL&(s1>>i); d0 |= bot<<(i+8); }
	for (i=8; i<32; i+=16) { bot = 0x00000000000000ffLL&(s1>>i); d0 |= bot<<(i-8); }
d346 4
a349 4
	for (i= 0; i<64; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); d0 |= bot<<(i+24); }
	for (i= 8; i<64; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); d0 |= bot<<(i+ 8); }
	for (i=16; i<64; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); d0 |= bot<<(i- 8); }
	for (i=24; i<64; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); d0 |= bot<<(i-24); }
d352 4
a355 4
	for (i= 0; i<32; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); d0 |= bot<<(i+24); }
	for (i= 8; i<32; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); d0 |= bot<<(i+ 8); }
	for (i=16; i<32; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); d0 |= bot<<(i- 8); }
	for (i=24; i<32; i+=32) { bot = 0x00000000000000ffLL&(s1>>i); d0 |= bot<<(i-24); }
d360 8
a367 8
	bot = 0x00000000000000ffLL&(s1>> 0); d0 |= bot<<(56);
	bot = 0x00000000000000ffLL&(s1>> 8); d0 |= bot<<(48);
	bot = 0x00000000000000ffLL&(s1>>16); d0 |= bot<<(40);
	bot = 0x00000000000000ffLL&(s1>>24); d0 |= bot<<(32);
	bot = 0x00000000000000ffLL&(s1>>32); d0 |= bot<<(24);
	bot = 0x00000000000000ffLL&(s1>>40); d0 |= bot<<(16);
	bot = 0x00000000000000ffLL&(s1>>48); d0 |= bot<<( 8);
	bot = 0x00000000000000ffLL&(s1>>56); d0 |= bot<<( 0);
d371 1
a371 1
      d0 &= 0x00000000ffffffffLL;
d375 1
a375 1
    d0 = 0LL;
d383 1
a383 1
	    d0++;
d391 1
a391 1
	    d0++;
d402 2
a403 2
      if (!wmask) { d0 = m0;                          }
      else        { d0 = (s1<<(64-wmask))|(m0>>wmask);}
d407 2
a408 2
      if (!wmask) { d0 = (Ull)((Uint)m0);       }
      else        { d0 = (Ull)((Uint)s1<<(32-wmask))|(Ull)((Uint)m0>>wmask);}
d413 1
a413 1
  if (rob->dr[1].t) ex_drw(tid, 0LL, d0, rob, 1);
@


1.17
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.16 2015/09/01 08:04:13 nakashim Exp nakashim $";
d13 1
a13 1
insn_exec_alu(tid, exec, rob) Uint tid; int exec; struct rob *rob;
d17 1
a17 1
  Uint i;
a19 8
  if (!exec) {
    if (rob->sr[3].t) ex_srr(tid, NULL, &t0, rob, 3);
    if (rob->sr[5].t) ex_srr(tid, NULL, &sc, rob, 5);
    if (rob->dr[1].t) ex_drw(tid, 0LL, t0, rob, 1);
    if (rob->dr[3].t) ex_drw(tid, 0LL, sc, rob, 3);
    return (ROB_COMPLETE); /* complete */
  }

@


1.16
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.15 2015/09/01 05:35:03 nakashim Exp nakashim $";
d21 2
a22 2
    if (rob->sr[3].t) t0 = ex_srr(tid, rob, 3);
    if (rob->sr[5].t) sc = ex_srr(tid, rob, 5)>>60;
d24 1
a24 1
    if (rob->dr[3].t) ex_drw(tid, 0LL, sc<<60, rob, 3);
d28 6
a33 6
  if (rob->sr[0].t) s1 = ex_srr(tid, rob, 0);
  if (rob->sr[1].t) s2 = ex_srr(tid, rob, 1);
  if (rob->sr[2].t) s3 = ex_srr(tid, rob, 2);
  if (rob->sr[3].t) wmask = ex_srr(tid, rob, 3); /* BFM/SBFM/UBFM/MOV/CSINV/ROR */
  if (rob->sr[4].t) tmask = ex_srr(tid, rob, 4); /* BFM/SBFM/UBFM/   /CSINV     */
  if (rob->sr[5].t) sc = ex_srr(tid, rob, 5)>>60;
d421 1
a421 1
  if (rob->dr[3].t) ex_drw(tid, 0LL, (Ull)((ccn<<3)|(ccz<<2)|(ccc<<1)|ccv)<<60, rob, 3);
@


1.15
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.14 2015/08/31 03:30:25 nakashim Exp nakashim $";
d23 2
a24 2
    if (rob->dr[1].t) ex_drw(tid, t0, rob, 1);
    if (rob->dr[3].t) ex_drw(tid, sc<<60, rob, 3);
d420 2
a421 2
  if (rob->dr[1].t) ex_drw(tid, d0, rob, 1);
  if (rob->dr[3].t) ex_drw(tid, (Ull)((ccn<<3)|(ccz<<2)|(ccc<<1)|ccv)<<60, rob, 3);
@


1.14
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.13 2015/08/29 14:21:22 nakashim Exp nakashim $";
d21 2
a22 2
    if (rob->sr[6].t) t0 = ex_srr(tid, rob, 6);
    if (rob->sr[8].t) sc = ex_srr(tid, rob, 8)>>60;
d29 5
a33 5
  if (rob->sr[2].t) s2 = ex_srr(tid, rob, 2);
  if (rob->sr[4].t) s3 = ex_srr(tid, rob, 4);
  if (rob->sr[6].t) wmask = ex_srr(tid, rob, 6); /* BFM/SBFM/UBFM/MOV/CSINV/ROR */
  if (rob->sr[7].t) tmask = ex_srr(tid, rob, 7); /* BFM/SBFM/UBFM/   /CSINV     */
  if (rob->sr[8].t) sc = ex_srr(tid, rob, 8)>>60;
@


1.13
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.12 2015/08/25 06:50:05 nakashim Exp nakashim $";
d18 1
a18 1
  Uchar ccn, ccz, ccc, ccv;
d31 2
a32 2
  if (rob->sr[6].t) wmask = ex_srr(tid, rob, 6); /* BFM/SBFM/UBFM/MOV/CSINV */
  if (rob->sr[7].t) tmask = ex_srr(tid, rob, 7); /* BFM/SBFM/UBFM/   /CSINV */
d406 12
@


1.12
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.11 2015/08/25 04:23:36 nakashim Exp nakashim $";
d71 1
a71 1
    case 8:  /* HI (C=0&Z=0) */
d75 1
a75 1
    case 9:  /* LS (C=1|Z=1) */
@


1.11
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.10 2015/08/24 05:01:08 nakashim Exp nakashim $";
d36 2
a37 3
  case 7: /* CSINV */
  case 12: /* CCMN */
  case 13: /* CCMP */
d263 4
a266 11
  case 7: /* CSINV */
    /* wmask:cond, tmask<0>:inc */
    if (exec)
      d0 = s1;
    else {
      d0 = s2;
      if (rob->oinv) /* inv */
	d0 = ~d0;
      if (tmask) /* inc */
	d0++;
    }
d288 42
a329 1
  case 10: /* REV */
d380 7
a386 11
  case 11: /* MOVN MOVZ MOVK */
    d0 = (s1 & ~wmask)|(m0 & wmask);
    if (rob->oinv)
      d0 = ~d0;
    if (!rob->dbl)
      d0 &= 0x00000000ffffffffLL;
    break;
  case 12: /* CCMN, CCMP */
    /* wmask:cond, tmask:nzvc */
    if (exec) {
      d0 = s1 + m0 + (rob->iinv); /* carry_in */
d388 6
a393 4
	ccn  = d0>>63;
	ccz  = d0==0LL;
	ccc  = (s1>>63&&m0>>63) || (!(d0>>63)&&(s1>>63||m0>>63));
	ccv  = (s1>>63&&m0>>63&&!(d0>>63)) || (!(s1>>63)&&!(m0>>63)&&d0>>63);
d396 6
a401 7
	s1 &= 0x00000000ffffffffLL;
	m0 &= 0x00000000ffffffffLL;
	d0 &= 0x00000000ffffffffLL;
	ccn  = d0>>31;
	ccz  = d0==0LL;
	ccc  = (s1>>31&&m0>>31) || (!(d0>>31)&&(s1>>31||m0>>31));
	ccv  = (s1>>31&&m0>>31&&!(d0>>31)) || (!(s1>>31)&&!(m0>>31)&&d0>>31);
d403 1
a403 6
    }
    else {
      ccn = (tmask & CC_N)!=0;
      ccz = (tmask & CC_Z)!=0;
      ccc = (tmask & CC_C)!=0;
      ccv = (tmask & CC_V)!=0;
@


1.10
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.9 2015/08/23 14:16:57 nakashim Exp nakashim $";
d17 1
d264 14
d289 2
a290 3
  case 9:  /* BFM extend=0 */
  case 10: /* UBFM extend=0 */
     bot = (s1 & ~wmask)|(m0 & wmask);
d296 51
d354 1
a354 16
  case 7: /* CSINV */
    /* wmask:cond, tmask<0>:inc */
    if (exec)
      d0 = s1;
    else {
      d0 = s2;
      if (rob->oinv) /* inv */
	d0 = ~d0;
      if (tmask) /* inc */
	d0++;
    }
    if (!rob->dbl)
      d0 &= 0x00000000ffffffffLL;
    break;
  case 12: /* CCMN */
  case 13: /* CCMP */
d357 1
a357 1
      d0 = s1 + m0 + (rob->opcd == 13); /* carry_in */
@


1.9
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.8 2015/08/23 05:57:37 nakashim Exp nakashim $";
d17 1
a17 1
  Uchar ccn, ccz, ccv, ccc;
d34 70
d163 1
a163 1
    m0 = ((sc&1)<<63)|(s2>>1);
d167 1
a167 1
  if (rob->inv) m0 = ~m0;
d176 1
a177 1
      ccc  = 0;
d183 1
a184 1
      ccc  = 0;
d192 1
a193 1
      ccc  = 0;
d199 1
a200 1
      ccc  = 0;
d208 1
a209 1
      ccc  = 0;
d215 1
a216 1
      ccc  = 0;
d224 1
a224 1
      d0 = s1 + m0 + (sc&1);
d228 1
a229 1
      ccc  = (s1>>63&&m0>>63) || (!(d0>>63)&&(s1>>63||m0>>63));
d237 1
a238 1
      ccc  = (s1>>31&&m0>>31) || (!(d0>>31)&&(s1>>31||m0>>31));
a240 1
    break;
d246 1
a246 1
      d0 = s1 - m0 - !(sc&1);
d250 1
a251 1
      ccc  = !((!(s1>>63)&&m0>>63) || (d0>>63&&(!(s1>>63)||m0>>63)));
d259 1
a260 77
      ccc  = !((!(s1>>31)&&m0>>31) || (d0>>31&&(!(s1>>31)||m0>>31)));
    }
    break;
  case 7: /* CSINV */
    /* wmask:cond, tmask<1>:inv, tmask<0>:inc */
    switch (wmask) {
    case 0: /* EQ (Z set) */
      if (sc & CC_Z) exec = 1;
      else           exec = 0;
      break;
    case 1:  /* NE (Z clear) */
      if (sc & CC_Z) exec = 0;
      else           exec = 1;
      break;
    case 2:  /* CS (C set) */
      if (sc & CC_C) exec = 1;
      else           exec = 0;
      break;
    case 3:  /* CC (C clear) */
      if (sc & CC_C) exec = 0;
      else           exec = 1;
      break;
    case 4:  /* MI (N set) */
      if (sc & CC_N) exec = 1;
      else           exec = 0;
      break;
    case 5:  /* PL (N clear) */
      if (sc & CC_N) exec = 0;
      else           exec = 1;
      break;
    case 6:  /* VS (V set) */
      if (sc & CC_V) exec = 1;
      else           exec = 0;
      break;
    case 7:  /* VC (V clear) */
      if (sc & CC_V) exec = 0;
      else           exec = 1;
      break;
    case 8:  /* HI (C=0&Z=0) */
      if ((sc & CC_C) && !(sc & CC_Z)) exec = 1;
      else                             exec = 0;
      break;
    case 9:  /* LS (C=1|Z=1) */
      if ((sc & CC_C) && !(sc & CC_Z)) exec = 0;
      else                             exec = 1;
      break;
    case 10: /* GE (N==V) */
      if (((sc & CC_N) && (sc & CC_V)) || (!(sc & CC_N) && !(sc & CC_V))) exec = 1;
      else                                                                exec = 0;
      break;
    case 11: /* LT (N!=V) */
      if (((sc & CC_N) && (sc & CC_V)) || (!(sc & CC_N) && !(sc & CC_V))) exec = 0;
      else                                                                exec = 1;
      break;
    case 12: /* GT (Z=0&N==V */
      if (!(sc & CC_Z) && (((sc & CC_N) && (sc & CC_V)) || (!(sc & CC_N) && !(sc & CC_V)))) exec = 1;
      else                                                                                  exec = 0;
      break;
    case 13: /* LE (Z=1|N!=V */
      if (!(sc & CC_Z) && (((sc & CC_N) && (sc & CC_V)) || (!(sc & CC_N) && !(sc & CC_V)))) exec = 0;
      else                                                                                  exec = 1;
      break;
    case 14: /* AL (Always) */
      exec = 1;
      break;
    case 15: /* AL (Always) */
      exec = 1;
      break;
    }
    if (exec)
      d0 = s1;
    else {
      d0 = s2;
      if (tmask&2) /* inv */
	d0 = ~d0;
      if (tmask&1) /* inc */
	d0++;
d276 1
a276 2
  case 11: /* reserved */
    bot = (s1 & ~wmask)|(m0 & wmask);
d282 1
a282 4
  case 12: /* MOVN */
  case 13: /* reserved */
  case 14: /* MOVZ */
  case 15: /* MOVK */
d284 1
a284 1
    if (rob->opcd == 12)
d289 42
d334 1
a334 1
  if (rob->dr[3].t) ex_drw(tid, (Ull)((ccn<<3)|(ccz<<2)|(ccv<<1)|ccc)<<60, rob, 3);
@


1.8
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.7 2015/08/23 04:11:43 nakashim Exp nakashim $";
d30 2
a31 2
  if (rob->sr[6].t) wmask = ex_srr(tid, rob, 6); /* BFM/SBFM/UBFM/MOV */
  if (rob->sr[7].t) tmask = ex_srr(tid, rob, 7); /* BFM/SBFM/UBFM */
d194 76
@


1.7
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.6 2015/08/22 11:47:20 nakashim Exp nakashim $";
d30 1
a30 1
  if (rob->sr[6].t) wmask = ex_srr(tid, rob, 6); /* BFM/SBFM/UBFM */
d205 1
a205 1
  case 9: /* BFM extend=0 */
d207 1
d214 10
@


1.6
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.5 2015/08/22 04:49:03 nakashim Exp nakashim $";
d16 1
d30 2
d133 16
d194 2
a195 2
  case 12: /* ORR */
    d0 = s1 | m0;
d197 2
a198 4
      ccn  = d0>>63;
      ccz  = d0==0LL;
      ccv  = 0;
      ccc  = 0;
d201 10
a211 5
      ccn  = d0>>31;
      ccz  = d0==0LL;
      ccv  = 0;
      ccc  = 0;
    }
@


1.5
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.4 2015/08/16 12:49:59 nakashim Exp nakashim $";
d131 5
a135 1
    d0 = s1 + m0;
d152 7
a158 2
  case 5: /* ADC */
    d0 = s1 + m0 + (sc&1);
d162 2
a163 2
      ccv  = (s1>>63&&m0>>63&&!(d0>>63)) || (!(s1>>63)&&!(m0>>63)&&d0>>63);
      ccc  = (s1>>63&&m0>>63) || (!(d0>>63)&&(s1>>63||m0>>63));
d171 2
a172 2
      ccv  = (s1>>31&&m0>>31&&!(d0>>31)) || (!(s1>>31)&&!(m0>>31)&&d0>>31);
      ccc  = (s1>>31&&m0>>31) || (!(d0>>31)&&(s1>>31||m0>>31));
@


1.4
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.3 2015/08/16 03:35:11 nakashim Exp nakashim $";
d20 1
a20 1
    if (rob->sr[8].t) sc = ex_srr(tid, rob, 8)>>28;
d22 1
a22 1
    if (rob->dr[3].t) ex_drw(tid, sc<<28, rob, 3);
d29 1
a29 1
  if (rob->sr[8].t) sc = ex_srr(tid, rob, 8)>>28;
d185 1
a185 1
  if (rob->dr[3].t) ex_drw(tid, ((ccn<<3)|(ccz<<2)|(ccv<<1)|ccc)<<28, rob, 3);
@


1.3
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.2 2015/08/15 15:03:22 nakashim Exp nakashim $";
d15 1
a15 1
  Ull  s1, s2, s3, sc, t0, m0, mc, d0; /* source, through, middle(sft,shifter-carry), destination(alu) */
d31 65
d98 2
a99 2
  case 0: /* ADD */
    d0 = s1 + s2 + (rob->sop?(sc&1):0);
d103 52
a154 2
      ccv  = (s1>>63&&s2>>63&&!(d0>>63)) || (!(s1>>63)&&!(s2>>63)&&d0>>63);
      ccc  = (s1>>63&&s2>>63) || (!(d0>>63)&&(s1>>63||s2>>63));
d158 17
a174 1
      s2 &= 0x00000000ffffffffLL;
d178 2
a179 2
      ccv  = (s1>>31&&s2>>31&&!(d0>>31)) || (!(s1>>31)&&!(s2>>31)&&d0>>31);
      ccc  = (s1>>31&&s2>>31) || (!(d0>>31)&&(s1>>31||s2>>31));
@


1.2
log
@*** empty log message ***
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm64/src/bsim/RCS/alu.c,v 1.1 2015/07/21 05:44:37 nakashim Exp nakashim $";
a22 1

d34 16
a49 5
    d0 = s1 + s2;
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = (s1>>31&&s2>>31&&!(d0>>31)) || (!(s1>>31)&&!(s2>>31)&&d0>>31);
    ccc  = (s1>>31&&s2>>31) || (!(d0>>31)&&(s1>>31||s2>>31));
@


1.1
log
@Initial revision
@
text
@d2 1
a2 1
static char RcsHeader[] = "$Header: /usr/home/nakashim/proj-arm32/src/bsim/RCS/alu.c,v 1.4 2014/09/20 15:13:39 nakashim Exp nakashim $";
a31 35
  /* Shifter */
  /* ¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú */
  switch (rob->sop) {
  case 0: /* LSL */
    s3 &= 255;
    if      (!s3)     { m0 = s2;     mc = (sc&1);          }
    else if (s3 < 32) { m0 = s2<<s3; mc = (s2>>(32-s3)&1); }
    else if (s3==32)  { m0 = 0;      mc = (s2&1);          }
    else              { m0 = 0;      mc = 0;	           }
    break;
  case 1: /* LSR */
    s3 &= 255;
    if      (!s3)     { m0 = s2;     mc = (sc&1);	   }
    else if (s3 < 32) { m0 = s2>>s3; mc = (s2>>(s3-1)&1);  }
    else if (s3==32)  { m0 = 0;      mc = (s2>>31);        }
    else              { m0 = 0;      mc = 0;   	           }
    break;
  case 2: /* ASR */
    s3 &= 255;
    if      (!s3)     { m0 = s2;	             mc = (sc&1);	  }
    else if (s3 < 32) { m0 = (int)s2>>s3;	     mc = (s2>>(s3-1)&1); }
    else              { m0 = !(s2>>31)?0:0xffffffff; mc = (s2>>31);       }
    break;
  case 3: /* ROR */
    s3 &= 255;
    if      (!s3)      { m0 = s2;                               mc = (sc&1);              }
    else if (!(s3&31)) { m0 = s2;                               mc = (s2>>31);            }
    else               { m0 = (s2<<(32-(s3&31)))|(s2>>(s3&31)); mc = (s2>>((s3&31)-1)&1); }
    break;
  case 4: /* RRX ignore s3 */
    m0 = ((sc&1)<<31)|(s2>>1);
    mc = s2&1;
    break;
  }

a32 1
  /* ¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú¡ú */
d34 2
a35 107
  case 0: /* AND */
    d0 = s1 & m0;
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = 0;
    ccc  = mc;
    break;
  case 1: /* EOR */
    d0 = s1 ^ m0;
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = 0;
    ccc  = mc;
    break;
  case 2: /* SUB */
    d0 = s1 - m0;
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = (s1>>31&&!(m0>>31)&&!(d0>>31)) || (!(s1>>31)&&m0>>31&&d0>>31);
    ccc  = !((!(s1>>31)&&m0>>31) || (d0>>31&&(!(s1>>31)||m0>>31)));
    break;
  case 3: /* RSB */
    d0 = m0 - s1;
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = (m0>>31&&!(s1>>31)&&!(d0>>31)) || (!(m0>>31)&&s1>>31&&d0>>31);
    ccc  = !((!(m0>>31)&&s1>>31) || (d0>>31&&(!(m0>>31)||s1>>31)));
    break;
  case 4: /* ADD */
    d0 = s1 + m0;
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = (s1>>31&&m0>>31&&!(d0>>31)) || (!(s1>>31)&&!(m0>>31)&&d0>>31);
    ccc  = (s1>>31&&m0>>31) || (!(d0>>31)&&(s1>>31||m0>>31));
    break;
  case 5: /* ADC */
    d0 = s1 + m0 + (sc&1);
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = (s1>>31&&m0>>31&&!(d0>>31)) || (!(s1>>31)&&!(m0>>31)&&d0>>31);
    ccc  = (s1>>31&&m0>>31) || (!(d0>>31)&&(s1>>31||m0>>31));
    break;
  case 6: /* SBC */
    d0 = s1 - m0 - !(sc&1);
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = (s1>>31&&!(m0>>31)&&!(d0>>31)) || (!(s1>>31)&&m0>>31&&d0>>31);
    ccc  = !((!(s1>>31)&&m0>>31) || (d0>>31&&(!(s1>>31)||m0>>31)));
    break;
  case 7: /* RSC */
    d0 = m0 - s1 - !(sc&1);
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = (m0>>31&&!(s1>>31)&&!(d0>>31)) || (!(m0>>31)&&s1>>31&&d0>>31);
    ccc  = !((!(m0>>31)&&s1>>31) || (d0>>31&&(!(m0>>31)||s1>>31)));
    break;
  case 8: /* TST */
    d0 = s1 & m0;
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = 0;
    ccc  = mc;
    break;
  case 9: /* TEQ */
    d0 = s1 ^ m0;
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = 0;
    ccc  = mc;
    break;
  case 10: /* CMP */
    d0 = s1 - m0;
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = (s1>>31&&!(m0>>31)&&!(d0>>31)) || (!(s1>>31)&&m0>>31&&d0>>31);
    ccc  = !((!(s1>>31)&&m0>>31) || (d0>>31&&(!(s1>>31)||m0>>31)));
    break;
  case 11: /* CMN */
    d0 = s1 + m0;
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = (s1>>31&&m0>>31&&!(d0>>31)) || (!(s1>>31)&&!(m0>>31)&&d0>>31);
    ccc  = (s1>>31&&m0>>31) || (!(d0>>31)&&(s1>>31||m0>>31));
    break;
  case 12: /* ORR */
    d0 = s1 | m0;
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = 0;
    ccc  = mc;
    break;
  case 13: /* MOV */
    d0 = m0;
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = 0;
    ccc  = mc;
    break;
  case 14: /* BIC */
    d0 = s1 & ~m0;
    ccn  = d0>>31;
    ccz  = d0==0;
    ccv  = 0;
    ccc  = mc;
    break;
  case 15: /* MVN */
    d0 = ~m0;
d38 2
a39 2
    ccv  = 0;
    ccc  = mc;
@
