Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Sat Jan 18 01:37:56 2025
| Host             : r7515ed520 running 64-bit CentOS Linux release 8.5.2111
| Command          : report_power -verbose -file ex1_post-opt_design.pwr
| Design           : myproject
| Device           : xcu55c-fsvh2892-2L-e
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy
3.2 By Clock Domain
3.3 By Resource Type
3.3.1 I/O
3.3.2 Signals
3.3.3 CLB Logic
3.3.4 Block RAM
3.3.5 URAM
3.3.6 DSPs

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 19.076       |
|   FPGA Power (W)         | 18.661       |
|   HBM Power (W)          | 0.415        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 15.408       |
| Device Static (W)        | 3.668        |
| Effective TJA (C/W)      | 0.4          |
| Max Ambient (C)          | 91.8         |
| Junction Temperature (C) | 33.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     1.361 |        3 |       --- |             --- |
| CLB Logic                |     5.495 |   863841 |       --- |             --- |
|   LUT as Logic           |     4.022 |   432502 |   1303680 |           33.18 |
|   LUT as Distributed RAM |     1.167 |   126678 |    600960 |           21.08 |
|   Register               |     0.156 |   135902 |   2607360 |            5.21 |
|   CARRY8                 |     0.120 |    12767 |    162960 |            7.83 |
|   LUT as Shift Register  |     0.030 |     1621 |    600960 |            0.27 |
|   Others                 |     0.000 |     4432 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |   100743 |   1303680 |            7.73 |
| Signals                  |     4.270 |   513368 |       --- |             --- |
| Block RAM                |     2.361 |   2059.5 |      2016 |          102.16 |
| URAM                     |     0.306 |      144 |       960 |           15.00 |
| DSPs                     |     1.584 |     1378 |      9024 |           15.27 |
| I/O                      |     0.031 |       60 |       624 |            9.62 |
| Static Power             |     3.668 |          |           |                 |
| Total                    |    19.076 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |    19.611 |      17.934 |      1.677 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.271 |       0.001 |      0.270 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.200 |       0.156 |      0.044 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.807 |       0.000 |      0.807 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.043 |       0.008 |      0.035 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.008 |       0.008 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Unspecified | NA         |
| VCC_IO_HBM |       1.200 |     0.085 |       0.000 |      0.085 |       NA    | Unspecified | NA         |
| VCC_HBM    |       1.200 |     0.172 |       0.000 |      0.172 |       NA    | Unspecified | NA         |
| VCCAUX_HBM |       2.500 |     0.044 |       0.000 |      0.044 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------+--------+-----------------+
| Clock   | Domain | Constraint (ns) |
+---------+--------+-----------------+
| sys_clk | ap_clk |             5.0 |
+---------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                     | Power (W) |
+--------------------------------------------------------------------------------------------------------------------------+-----------+
| myproject                                                                                                                |    15.408 |
|   FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config33_U0                                                      |     0.463 |
|     FeedForwardNetwork_Loop_fifo_stream_of_block_convert_proc17_U0                                                       |     0.002 |
|     FeedForwardNetwork_Loop_stream_of_block_fifo_convert_proc18_U0                                                       |     0.002 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config33_Loop_linear_sb_in_proc_U0                                        |     0.354 |
|       in_proj_bias33_U                                                                                                   |     0.005 |
|       in_proj_weight33_U                                                                                                 |     0.052 |
|       mul_18s_7s_25_1_1_U485                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U486                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U487                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U488                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U489                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U490                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U491                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U492                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U493                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U494                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U495                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U496                                                                                             |     0.001 |
|       mul_69s_18ns_69_2_1_U473                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U474                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U475                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U476                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U477                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U478                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U479                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U480                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U481                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U482                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U483                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U484                                                                                           |     0.017 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config33_Loop_linear_sb_out_proc_U0                                       |     0.075 |
|       mac_muladd_24s_7s_32s_33_1_1_U512                                                                                  |     0.002 |
|       out_proj_weight33_U                                                                                                |     0.039 |
|     linear_hidden4_U                                                                                                     |     0.021 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config33_s_linear_hiddebtn_memcore_U               |     0.021 |
|     linear_in_U                                                                                                          |     0.004 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config33_s_linear_in_RAbsm_memcore_U               |     0.004 |
|     linear_out_U                                                                                                         |     0.005 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config33_s_linear_in_RAbsm_memcore_U               |     0.005 |
|   FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config39_U0                                                      |     0.462 |
|     FeedForwardNetwork_Loop_fifo_stream_of_block_convert_proc23_U0                                                       |     0.003 |
|     FeedForwardNetwork_Loop_stream_of_block_fifo_convert_proc24_U0                                                       |     0.002 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config39_Loop_linear_sb_in_proc_U0                                        |     0.353 |
|       in_proj_bias39_U                                                                                                   |     0.007 |
|       in_proj_weight39_U                                                                                                 |     0.049 |
|       mul_18s_7s_25_1_1_U649                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U650                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U651                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U652                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U653                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U654                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U655                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U656                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U657                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U658                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U659                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U660                                                                                             |     0.001 |
|       mul_69s_18ns_69_2_1_U637                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U638                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U639                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U640                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U641                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U642                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U643                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U644                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U645                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U646                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U647                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U648                                                                                           |     0.017 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config39_Loop_linear_sb_out_proc_U0                                       |     0.075 |
|       mac_muladd_24s_7s_32s_33_1_1_U676                                                                                  |     0.002 |
|       out_proj_weight39_U                                                                                                |     0.038 |
|     linear_hidden4_U                                                                                                     |     0.021 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config39_s_linear_hiddebVr_memcore_U               |     0.021 |
|     linear_in_U                                                                                                          |     0.004 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config39_s_linear_in_RAbUr_memcore_U               |     0.004 |
|     linear_out_U                                                                                                         |     0.004 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config39_s_linear_in_RAbUr_memcore_U               |     0.004 |
|   FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config45_U0                                                      |     0.469 |
|     FeedForwardNetwork_Loop_fifo_stream_of_block_convert_proc29_U0                                                       |     0.002 |
|     FeedForwardNetwork_Loop_stream_of_block_fifo_convert_proc30_U0                                                       |     0.003 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config45_Loop_linear_sb_in_proc_U0                                        |     0.348 |
|       in_proj_bias45_U                                                                                                   |     0.007 |
|       in_proj_weight45_U                                                                                                 |     0.046 |
|       mul_69s_18ns_69_2_1_U800                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U801                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U802                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U803                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U804                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U805                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U806                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U807                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U808                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U809                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U810                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U811                                                                                           |     0.017 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config45_Loop_linear_sb_out_proc_U0                                       |     0.081 |
|       mac_muladd_24s_7s_32s_33_1_1_U839                                                                                  |     0.003 |
|       out_proj_bias45_U                                                                                                  |     0.001 |
|       out_proj_weight45_U                                                                                                |     0.044 |
|     linear_hidden4_U                                                                                                     |     0.020 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config45_s_linear_hiddecnw_memcore_U               |     0.020 |
|     linear_in_U                                                                                                          |     0.003 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config45_s_linear_in_RAcmv_memcore_U               |     0.003 |
|     linear_out_U                                                                                                         |     0.011 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config45_s_linear_in_RAcmv_memcore_U               |     0.011 |
|   FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config51_U0                                                      |     0.456 |
|     FeedForwardNetwork_Loop_fifo_stream_of_block_convert_proc35_U0                                                       |     0.002 |
|     FeedForwardNetwork_Loop_stream_of_block_fifo_convert_proc36_U0                                                       |     0.002 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config51_Loop_linear_sb_in_proc_U0                                        |     0.348 |
|       in_proj_bias51_U                                                                                                   |     0.007 |
|       in_proj_weight51_U                                                                                                 |     0.048 |
|       mul_69s_18ns_69_2_1_U964                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U965                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U966                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U967                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U968                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U969                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U970                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U971                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U972                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U973                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U974                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U975                                                                                           |     0.017 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config51_Loop_linear_sb_out_proc_U0                                       |     0.074 |
|       mac_muladd_24s_7s_32s_33_1_1_U1003                                                                                 |     0.002 |
|       out_proj_weight51_U                                                                                                |     0.039 |
|     linear_hidden4_U                                                                                                     |     0.020 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config51_s_linear_hiddecPA_memcore_U               |     0.020 |
|     linear_in_U                                                                                                          |     0.003 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config51_s_linear_in_RAcOA_memcore_U               |     0.003 |
|     linear_out_U                                                                                                         |     0.005 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_2_4_3_0_1u_config51_s_linear_in_RAcOA_memcore_U               |     0.005 |
|   FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config21_U0                                                      |     0.467 |
|     FeedForwardNetwork_Loop_fifo_stream_of_block_convert_proc5_U0                                                        |     0.002 |
|     FeedForwardNetwork_Loop_stream_of_block_fifo_convert_proc6_U0                                                        |     0.002 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config21_Loop_linear_sb_in_proc_U0                                        |     0.351 |
|       in_proj_bias21_U                                                                                                   |     0.005 |
|       in_proj_weight21_U                                                                                                 |     0.047 |
|       mul_18s_6s_24_1_1_U157                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U146                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U147                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U148                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U149                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U150                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U151                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U152                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U153                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U154                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U155                                                                                             |     0.001 |
|       mul_18s_7s_25_1_1_U156                                                                                             |     0.001 |
|       mul_71s_18ns_71_2_1_U134                                                                                           |     0.017 |
|       mul_71s_18ns_71_2_1_U135                                                                                           |     0.017 |
|       mul_71s_18ns_71_2_1_U136                                                                                           |     0.017 |
|       mul_71s_18ns_71_2_1_U137                                                                                           |     0.017 |
|       mul_71s_18ns_71_2_1_U138                                                                                           |     0.017 |
|       mul_71s_18ns_71_2_1_U139                                                                                           |     0.017 |
|       mul_71s_18ns_71_2_1_U140                                                                                           |     0.017 |
|       mul_71s_18ns_71_2_1_U141                                                                                           |     0.017 |
|       mul_71s_18ns_71_2_1_U142                                                                                           |     0.017 |
|       mul_71s_18ns_71_2_1_U143                                                                                           |     0.017 |
|       mul_71s_18ns_71_2_1_U144                                                                                           |     0.017 |
|       mul_71s_18ns_71_2_1_U145                                                                                           |     0.017 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config21_Loop_linear_sb_out_proc_U0                                       |     0.083 |
|       mac_muladd_24s_7s_32s_33_1_1_U175                                                                                  |     0.002 |
|       out_proj_bias21_U                                                                                                  |     0.001 |
|       out_proj_weight21_U                                                                                                |     0.046 |
|     linear_hidden4_U                                                                                                     |     0.020 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config21_s_linear_hiddezec_memcore_U               |     0.020 |
|     linear_in_U                                                                                                          |     0.004 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config21_s_linear_in_RAyd2_memcore_U               |     0.004 |
|     linear_out_U                                                                                                         |     0.004 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config21_s_linear_in_RAyd2_memcore_U               |     0.004 |
|   FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config27_U0                                                      |     0.467 |
|     FeedForwardNetwork_Loop_fifo_stream_of_block_convert_proc11_U0                                                       |     0.002 |
|     FeedForwardNetwork_Loop_stream_of_block_fifo_convert_proc12_U0                                                       |     0.002 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config27_Loop_linear_sb_in_proc_U0                                        |     0.352 |
|       in_proj_bias27_U                                                                                                   |     0.006 |
|       in_proj_weight27_U                                                                                                 |     0.052 |
|       mul_69s_18ns_69_2_1_U306                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U307                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U308                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U309                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U310                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U311                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U312                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U313                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U314                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U315                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U316                                                                                           |     0.017 |
|       mul_69s_18ns_69_2_1_U317                                                                                           |     0.017 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config27_Loop_linear_sb_out_proc_U0                                       |     0.083 |
|       mac_muladd_24s_7s_32s_33_1_1_U346                                                                                  |     0.002 |
|       out_proj_bias27_U                                                                                                  |     0.002 |
|       out_proj_weight27_U                                                                                                |     0.046 |
|     linear_hidden4_U                                                                                                     |     0.020 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config27_s_linear_hidde1iI_memcore_U               |     0.020 |
|     linear_in_U                                                                                                          |     0.003 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config27_s_linear_in_RA0iy_memcore_U               |     0.003 |
|     linear_out_U                                                                                                         |     0.005 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config27_s_linear_in_RA0iy_memcore_U               |     0.005 |
|   FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config57_U0                                                      |     0.456 |
|     FeedForwardNetwork_Loop_fifo_stream_of_block_convert_proc41_U0                                                       |     0.002 |
|     FeedForwardNetwork_Loop_stream_of_block_fifo_convert_proc42_U0                                                       |     0.002 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config57_Loop_linear_sb_in_proc_U0                                        |     0.347 |
|       in_proj_bias57_U                                                                                                   |     0.005 |
|       in_proj_weight57_U                                                                                                 |     0.045 |
|       mul_70s_18ns_70_2_1_U1127                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1128                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1129                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1130                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1131                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1132                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1133                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1134                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1135                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1136                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1137                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1138                                                                                          |     0.017 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config57_Loop_linear_sb_out_proc_U0                                       |     0.076 |
|       mac_muladd_24s_7s_32s_33_1_1_U1167                                                                                 |     0.002 |
|       out_proj_weight57_U                                                                                                |     0.040 |
|     linear_hidden4_U                                                                                                     |     0.020 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config57_s_linear_hiddedhF_memcore_U               |     0.020 |
|     linear_in_U                                                                                                          |     0.003 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config57_s_linear_in_RAdgE_memcore_U               |     0.003 |
|     linear_out_U                                                                                                         |     0.005 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config57_s_linear_in_RAdgE_memcore_U               |     0.005 |
|   FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config63_U0                                                      |     0.474 |
|     FeedForwardNetwork_Loop_fifo_stream_of_block_convert_proc47_U0                                                       |     0.002 |
|     FeedForwardNetwork_Loop_stream_of_block_fifo_convert_proc48_U0                                                       |     0.002 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config63_Loop_linear_sb_in_proc_U0                                        |     0.364 |
|       in_proj_bias63_U                                                                                                   |     0.007 |
|       in_proj_weight63_U                                                                                                 |     0.054 |
|       mul_18s_7s_25_1_1_U1303                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1304                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1305                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1306                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1307                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1308                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1309                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1310                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1311                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1312                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1313                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1314                                                                                            |     0.001 |
|       mul_70s_18ns_70_2_1_U1291                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1292                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1293                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1294                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1295                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1296                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1297                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1298                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1299                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1300                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1301                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1302                                                                                          |     0.017 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config63_Loop_linear_sb_out_proc_U0                                       |     0.076 |
|       mac_muladd_24s_7s_32s_33_1_1_U1330                                                                                 |     0.002 |
|       out_proj_bias63_U                                                                                                  |     0.001 |
|       out_proj_weight63_U                                                                                                |     0.040 |
|     linear_hidden4_U                                                                                                     |     0.021 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config63_s_linear_hiddedJJ_memcore_U               |     0.021 |
|     linear_in_U                                                                                                          |     0.004 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config63_s_linear_in_RAdIJ_memcore_U               |     0.004 |
|     linear_out_U                                                                                                         |     0.005 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config63_s_linear_in_RAdIJ_memcore_U               |     0.005 |
|   FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config69_U0                                                      |     0.460 |
|     FeedForwardNetwork_Loop_fifo_stream_of_block_convert_proc53_U0                                                       |     0.003 |
|     FeedForwardNetwork_Loop_stream_of_block_fifo_convert_proc54_U0                                                       |     0.002 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config69_Loop_linear_sb_in_proc_U0                                        |     0.352 |
|       in_proj_bias69_U                                                                                                   |     0.006 |
|       in_proj_weight69_U                                                                                                 |     0.045 |
|       mul_18s_6s_24_1_1_U1478                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1467                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1468                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1469                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1470                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1471                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1472                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1473                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1474                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1475                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1476                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1477                                                                                            |     0.001 |
|       mul_70s_18ns_70_2_1_U1455                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1456                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1457                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1458                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1459                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1460                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1461                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1462                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1463                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1464                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1465                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1466                                                                                          |     0.017 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config69_Loop_linear_sb_out_proc_U0                                       |     0.075 |
|       mac_muladd_24s_7s_32s_33_1_1_U1494                                                                                 |     0.002 |
|       out_proj_weight69_U                                                                                                |     0.040 |
|     linear_hidden4_U                                                                                                     |     0.021 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config69_s_linear_hiddeebO_memcore_U               |     0.021 |
|     linear_in_U                                                                                                          |     0.004 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config69_s_linear_in_RAeaO_memcore_U               |     0.004 |
|     linear_out_U                                                                                                         |     0.004 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config69_s_linear_in_RAeaO_memcore_U               |     0.004 |
|   FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config75_U0                                                      |     0.476 |
|     FeedForwardNetwork_Loop_fifo_stream_of_block_convert_proc59_U0                                                       |     0.003 |
|     FeedForwardNetwork_Loop_stream_of_block_fifo_convert_proc60_U0                                                       |     0.002 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config75_Loop_linear_sb_in_proc_U0                                        |     0.357 |
|       in_proj_bias75_U                                                                                                   |     0.006 |
|       in_proj_weight75_U                                                                                                 |     0.043 |
|       mul_18s_6s_24_1_1_U1642                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1631                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1632                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1633                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1634                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1635                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1636                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1637                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1638                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1639                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1640                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1641                                                                                            |     0.002 |
|       mul_70s_18ns_70_2_1_U1619                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1620                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1621                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1622                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1623                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1624                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1625                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1626                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1627                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1628                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1629                                                                                          |     0.017 |
|       mul_70s_18ns_70_2_1_U1630                                                                                          |     0.017 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config75_Loop_linear_sb_out_proc_U0                                       |     0.078 |
|       mac_muladd_24s_7s_32s_33_1_1_U1658                                                                                 |     0.002 |
|       out_proj_weight75_U                                                                                                |     0.041 |
|     linear_hidden4_U                                                                                                     |     0.021 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config75_s_linear_hiddeeDS_memcore_U               |     0.021 |
|     linear_in_U                                                                                                          |     0.005 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config75_s_linear_in_RAeCS_memcore_U               |     0.005 |
|     linear_out_U                                                                                                         |     0.010 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config75_s_linear_in_RAeCS_memcore_U               |     0.010 |
|   FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config87_U0                                                      |     0.462 |
|     FeedForwardNetwork_Loop_fifo_stream_of_block_convert_proc71_U0                                                       |     0.003 |
|     FeedForwardNetwork_Loop_stream_of_block_fifo_convert_proc72_U0                                                       |     0.002 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config87_Loop_linear_sb_in_proc_U0                                        |     0.346 |
|       in_proj_bias87_U                                                                                                   |     0.006 |
|       in_proj_weight87_U                                                                                                 |     0.045 |
|       mul_18s_6s_24_1_1_U1972                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1961                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1962                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1963                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1964                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1965                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1966                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1967                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1968                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1969                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1970                                                                                            |     0.001 |
|       mul_18s_7s_25_1_1_U1971                                                                                            |     0.001 |
|       mul_69s_18ns_69_2_1_U1949                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1950                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1951                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1952                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1953                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1954                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1955                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1956                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1957                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1958                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1959                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1960                                                                                          |     0.017 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config87_Loop_linear_sb_out_proc_U0                                       |     0.082 |
|       mac_muladd_24s_7s_32s_33_1_1_U1988                                                                                 |     0.003 |
|       out_proj_weight87_U                                                                                                |     0.046 |
|     linear_hidden4_U                                                                                                     |     0.021 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config87_s_linear_hiddefx1_memcore_U               |     0.021 |
|     linear_in_U                                                                                                          |     0.004 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config87_s_linear_in_RAfw1_memcore_U               |     0.004 |
|     linear_out_U                                                                                                         |     0.004 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_3_4_3_0_1u_config87_s_linear_in_RAfw1_memcore_U               |     0.004 |
|   FeedForwardNetwork_array_array_ap_fixed_18_4_4_3_0_1u_config81_U0                                                      |     0.465 |
|     FeedForwardNetwork_Loop_fifo_stream_of_block_convert_proc65_U0                                                       |     0.003 |
|     FeedForwardNetwork_Loop_stream_of_block_fifo_convert_proc66_U0                                                       |     0.002 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config81_Loop_linear_sb_in_proc_U0                                        |     0.354 |
|       in_proj_bias81_U                                                                                                   |     0.005 |
|       in_proj_weight81_U                                                                                                 |     0.044 |
|       mul_18s_6s_24_1_1_U1809                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1798                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1799                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1800                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1801                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1802                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1803                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1804                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1805                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1806                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1807                                                                                            |     0.002 |
|       mul_18s_7s_25_1_1_U1808                                                                                            |     0.002 |
|       mul_69s_18ns_69_2_1_U1786                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1787                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1788                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1789                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1790                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1791                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1792                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1793                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1794                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1795                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1796                                                                                          |     0.017 |
|       mul_69s_18ns_69_2_1_U1797                                                                                          |     0.017 |
|     FeedForwardNetwork_array_array_ap_fixed_1u_config81_Loop_linear_sb_out_proc_U0                                       |     0.075 |
|       mac_muladd_24s_7s_32s_33_1_1_U1825                                                                                 |     0.002 |
|       out_proj_weight81_U                                                                                                |     0.040 |
|     linear_hidden4_U                                                                                                     |     0.021 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_4_4_3_0_1u_config81_s_linear_hiddee5X_memcore_U               |     0.021 |
|     linear_in_U                                                                                                          |     0.005 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_4_4_3_0_1u_config81_s_linear_in_RAe4X_memcore_U               |     0.005 |
|     linear_out_U                                                                                                         |     0.005 |
|       myproject_FeedForwardNetwork_array_array_ap_fixed_18_4_4_3_0_1u_config81_s_linear_in_RAe4X_memcore_U               |     0.005 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config23_U0                                                          |     0.100 |
|     mul_18s_18s_36_1_1_U197                                                                                              |     0.003 |
|     mul_55s_18s_68_1_1_U196                                                                                              |     0.005 |
|     row_buffer_U                                                                                                         |     0.001 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config26_U0                                                          |     0.120 |
|     mul_18s_18s_36_1_1_U296                                                                                              |     0.003 |
|     mul_56s_17ns_68_1_1_U295                                                                                             |     0.004 |
|     row_buffer_U                                                                                                         |     0.002 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config29_U0                                                          |     0.098 |
|     mul_18s_18s_36_1_1_U367                                                                                              |     0.003 |
|     mul_55s_17ns_68_1_1_U366                                                                                             |     0.005 |
|     row_buffer_U                                                                                                         |     0.001 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config32_U0                                                          |     0.122 |
|     mul_18s_18s_36_1_1_U464                                                                                              |     0.003 |
|     mul_56s_17ns_68_1_1_U463                                                                                             |     0.004 |
|     row_buffer_U                                                                                                         |     0.002 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config35_U0                                                          |     0.104 |
|     mul_18s_18s_36_1_1_U533                                                                                              |     0.003 |
|     mul_56s_17ns_68_1_1_U532                                                                                             |     0.005 |
|     row_buffer_U                                                                                                         |     0.001 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config38_U0                                                          |     0.122 |
|     mul_18s_18s_36_1_1_U628                                                                                              |     0.003 |
|     mul_56s_17ns_68_1_1_U627                                                                                             |     0.004 |
|     row_buffer_U                                                                                                         |     0.002 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config41_U0                                                          |     0.122 |
|     mul_18s_18s_36_1_1_U697                                                                                              |     0.003 |
|     mul_56s_17ns_68_1_1_U696                                                                                             |     0.005 |
|     row_buffer_U                                                                                                         |     0.002 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config44_U0                                                          |     0.121 |
|     mul_18s_18s_36_1_1_U791                                                                                              |     0.003 |
|     mul_56s_17ns_68_1_1_U790                                                                                             |     0.004 |
|     row_buffer_U                                                                                                         |     0.002 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config47_U0                                                          |     0.113 |
|     bias47_U                                                                                                             |     0.001 |
|     invert_sqr_table_8_U                                                                                                 |     0.014 |
|     mul_18s_18s_36_1_1_U860                                                                                              |     0.004 |
|     mul_56s_17ns_68_1_1_U859                                                                                             |     0.005 |
|     row_buffer_U                                                                                                         |     0.001 |
|     scale47_U                                                                                                            |     0.001 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config4_U0                                                           |     0.095 |
|     mul_18s_18s_36_1_1_U2006                                                                                             |     0.003 |
|     mul_57s_17ns_67_1_1_U2005                                                                                            |     0.003 |
|     regslice_both_layer4_out_U                                                                                           |     0.002 |
|     row_buffer_U                                                                                                         |     0.001 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config53_U0                                                          |     0.102 |
|     mul_18s_18s_36_1_1_U1024                                                                                             |     0.003 |
|     mul_56s_17ns_68_1_1_U1023                                                                                            |     0.005 |
|     row_buffer_U                                                                                                         |     0.001 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config59_U0                                                          |     0.109 |
|     bias59_U                                                                                                             |     0.001 |
|     mul_18s_18s_36_1_1_U1188                                                                                             |     0.003 |
|     mul_56s_17ns_68_1_1_U1187                                                                                            |     0.005 |
|     row_buffer_U                                                                                                         |     0.001 |
|     scale59_U                                                                                                            |     0.001 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config65_U0                                                          |     0.104 |
|     mul_18s_18s_36_1_1_U1351                                                                                             |     0.003 |
|     mul_56s_17ns_68_1_1_U1350                                                                                            |     0.005 |
|     row_buffer_U                                                                                                         |     0.001 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config71_U0                                                          |     0.097 |
|     mul_18s_18s_36_1_1_U1515                                                                                             |     0.003 |
|     mul_55s_17ns_68_1_1_U1514                                                                                            |     0.004 |
|     row_buffer_U                                                                                                         |     0.002 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config77_U0                                                          |     0.102 |
|     mul_18s_18s_36_1_1_U1679                                                                                             |     0.003 |
|     mul_57s_17ns_68_1_1_U1678                                                                                            |     0.004 |
|     row_buffer_U                                                                                                         |     0.001 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config80_U0                                                          |     0.128 |
|     mul_18s_18s_36_1_1_U1776                                                                                             |     0.004 |
|     mul_56s_17ns_67_1_1_U1775                                                                                            |     0.004 |
|     row_buffer_U                                                                                                         |     0.002 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config83_U0                                                          |     0.100 |
|     mul_18s_18s_36_1_1_U1846                                                                                             |     0.003 |
|     mul_57s_17ns_68_1_1_U1845                                                                                            |     0.004 |
|     row_buffer_U                                                                                                         |     0.001 |
|   LayerNormalize_array_array_ap_fixed_18_4_4_3_0_1u_config86_U0                                                          |     0.120 |
|     mul_18s_18s_36_1_1_U1940                                                                                             |     0.003 |
|     mul_57s_17ns_68_1_1_U1939                                                                                            |     0.004 |
|     row_buffer_U                                                                                                         |     0.002 |
|   LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config17_U0                                                          |     0.102 |
|     mul_18s_18s_36_1_1_U6                                                                                                |     0.003 |
|     mul_55s_17ns_69_1_1_U5                                                                                               |     0.004 |
|     row_buffer_U                                                                                                         |     0.002 |
|   LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config20_U0                                                          |     0.122 |
|     mul_18s_18s_36_1_1_U123                                                                                              |     0.003 |
|     mul_56s_18s_68_1_1_U122                                                                                              |     0.004 |
|     row_buffer_U                                                                                                         |     0.002 |
|   LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config50_U0                                                          |     0.121 |
|     mul_18s_18s_36_1_1_U954                                                                                              |     0.003 |
|     mul_56s_17ns_69_1_1_U953                                                                                             |     0.004 |
|     row_buffer_U                                                                                                         |     0.002 |
|   LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config56_U0                                                          |     0.121 |
|     mul_18s_18s_36_1_1_U1118                                                                                             |     0.003 |
|     mul_56s_17ns_69_1_1_U1117                                                                                            |     0.004 |
|     row_buffer_U                                                                                                         |     0.002 |
|   LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config62_U0                                                          |     0.121 |
|     mul_18s_18s_36_1_1_U1282                                                                                             |     0.003 |
|     mul_56s_17ns_68_1_1_U1281                                                                                            |     0.004 |
|     row_buffer_U                                                                                                         |     0.002 |
|   LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config68_U0                                                          |     0.109 |
|     mul_18s_18s_36_1_1_U1445                                                                                             |     0.003 |
|     mul_56s_17ns_68_1_1_U1444                                                                                            |     0.004 |
|     row_buffer_U                                                                                                         |     0.001 |
|   LayerNormalize_array_array_ap_fixed_18_5_4_3_0_1u_config74_U0                                                          |     0.127 |
|     mul_18s_18s_36_1_1_U1610                                                                                             |     0.004 |
|     mul_55s_17ns_68_1_1_U1609                                                                                            |     0.004 |
|     row_buffer_U                                                                                                         |     0.002 |
|   MultiHeadAttention_array_array_ap_fixed_18_1_4_3_0_1u_config72_U0                                                      |     0.242 |
|     K_U                                                                                                                  |     0.013 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config72_Loop_PVO_PRODUCT_proc57_U0                                       |     0.029 |
|       O_ram_U                                                                                                            |     0.005 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config72_Loop_compute_KVQ_proc55_U0                                       |     0.045 |
|       grp_MultiHeadAttention_Loop_compute_KVQ_proc55_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_s_fu_94                        |     0.044 |
|     MultiHeadAttention_array_array_config72_Loop_QK_SCALE_DOT_PRODUCT_proc56_U0                                          |     0.080 |
|       grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc56_Pipeline_VITIS_LOOP_267_10_V_fu_78                         |     0.075 |
|     MultiHeadAttention_array_array_config72_Loop_compute_output_proc58_U0                                                |     0.030 |
|       mac_muladd_24s_7s_32s_32_1_1_U1593                                                                                 |     0.001 |
|       out_proj_bias72_U                                                                                                  |     0.003 |
|       out_proj_weight72_U                                                                                                |     0.012 |
|       urem_8ns_3ns_5_12_1_U1589                                                                                          |     0.002 |
|     O_sob9_U                                                                                                             |     0.008 |
|       myproject_MultiHeadAttention_array_array_ap_fixed_18_1_4_3_0_1u_config72_s_O_sob9_RAM_AetR_memcore_U               |     0.008 |
|     P_exp_aggr_strm_U                                                                                                    |     0.012 |
|       U_myproject_fifo_w108_d1024_A_x7_ram                                                                               |     0.011 |
|     Q_U                                                                                                                  |     0.012 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     V_U                                                                                                                  |     0.011 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.005 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|   MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config36_U0                                                      |     0.241 |
|     K_U                                                                                                                  |     0.013 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config36_Loop_PVO_PRODUCT_proc21_U0                                       |     0.029 |
|       O_ram_U                                                                                                            |     0.005 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config36_Loop_compute_KVQ_proc19_U0                                       |     0.046 |
|       grp_MultiHeadAttention_Loop_compute_KVQ_proc19_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_s_fu_94                        |     0.045 |
|     MultiHeadAttention_array_array_config36_Loop_QK_SCALE_DOT_PRODUCT_proc20_U0                                          |     0.079 |
|       grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc20_Pipeline_VITIS_LOOP_267_10_V_fu_78                         |     0.074 |
|     MultiHeadAttention_array_array_config36_Loop_compute_output_proc22_U0                                                |     0.029 |
|       mac_muladd_24s_7s_31s_32_1_1_U611                                                                                  |     0.002 |
|       out_proj_bias36_U                                                                                                  |     0.003 |
|       out_proj_weight36_U                                                                                                |     0.011 |
|       urem_8ns_3ns_5_12_1_U607                                                                                           |     0.001 |
|     O_sob9_U                                                                                                             |     0.008 |
|       myproject_MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config36_s_O_sob9_RAM_AbLp_memcore_U               |     0.008 |
|     P_exp_aggr_strm_U                                                                                                    |     0.012 |
|       U_myproject_fifo_w108_d1024_A_x1_ram                                                                               |     0.011 |
|     Q_U                                                                                                                  |     0.012 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     V_U                                                                                                                  |     0.011 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.005 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|   MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config42_U0                                                      |     0.370 |
|     K_U                                                                                                                  |     0.015 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.007 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.007 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config42_Loop_PVO_PRODUCT_proc27_U0                                       |     0.029 |
|       O_ram_U                                                                                                            |     0.005 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config42_Loop_compute_KVQ_proc25_U0                                       |     0.056 |
|       grp_MultiHeadAttention_Loop_compute_KVQ_proc25_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_s_fu_94                        |     0.053 |
|     MultiHeadAttention_array_array_config42_Loop_QK_SCALE_DOT_PRODUCT_proc26_U0                                          |     0.078 |
|       grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc26_Pipeline_VITIS_LOOP_267_10_V_fu_78                         |     0.074 |
|     MultiHeadAttention_array_array_config42_Loop_compute_output_proc28_U0                                                |     0.069 |
|       mac_muladd_24s_7s_32s_32_1_1_U774                                                                                  |     0.002 |
|       out_proj_bias42_U                                                                                                  |     0.003 |
|       out_proj_weight42_U                                                                                                |     0.012 |
|       urem_8ns_3ns_5_12_1_U770                                                                                           |     0.002 |
|     O_sob9_U                                                                                                             |     0.008 |
|       myproject_MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config42_s_O_sob9_RAM_Acdu_memcore_U               |     0.007 |
|     P_exp_aggr_strm_U                                                                                                    |     0.012 |
|       U_myproject_fifo_w108_d1024_A_x2_ram                                                                               |     0.011 |
|     Q_U                                                                                                                  |     0.014 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.007 |
|     V_U                                                                                                                  |     0.010 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.004 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.005 |
|   MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config48_U0                                                      |     0.382 |
|     K_U                                                                                                                  |     0.015 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.007 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.008 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config48_Loop_PVO_PRODUCT_proc33_U0                                       |     0.028 |
|       O_ram_U                                                                                                            |     0.005 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config48_Loop_compute_KVQ_proc31_U0                                       |     0.057 |
|       grp_MultiHeadAttention_Loop_compute_KVQ_proc31_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_s_fu_94                        |     0.055 |
|     MultiHeadAttention_array_array_config48_Loop_QK_SCALE_DOT_PRODUCT_proc32_U0                                          |     0.079 |
|       grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc32_Pipeline_VITIS_LOOP_267_10_V_fu_78                         |     0.074 |
|     MultiHeadAttention_array_array_config48_Loop_compute_output_proc34_U0                                                |     0.074 |
|       mac_muladd_24s_7s_32s_32_1_1_U937                                                                                  |     0.002 |
|       out_proj_bias48_U                                                                                                  |     0.003 |
|       out_proj_weight48_U                                                                                                |     0.013 |
|       urem_8ns_3ns_5_12_1_U933                                                                                           |     0.002 |
|     O_sob9_U                                                                                                             |     0.008 |
|       myproject_MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config48_s_O_sob9_RAM_AcFz_memcore_U               |     0.008 |
|     P_exp_aggr_strm_U                                                                                                    |     0.012 |
|       U_myproject_fifo_w108_d1024_A_x3_ram                                                                               |     0.011 |
|     Q_U                                                                                                                  |     0.015 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.007 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.007 |
|     V_U                                                                                                                  |     0.013 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.005 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.007 |
|   MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config54_U0                                                      |     0.289 |
|     K_U                                                                                                                  |     0.013 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config54_Loop_PVO_PRODUCT_proc39_U0                                       |     0.028 |
|       O_ram_U                                                                                                            |     0.005 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config54_Loop_compute_KVQ_proc37_U0                                       |     0.045 |
|       grp_MultiHeadAttention_Loop_compute_KVQ_proc37_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_s_fu_94                        |     0.044 |
|     MultiHeadAttention_array_array_config54_Loop_QK_SCALE_DOT_PRODUCT_proc38_U0                                          |     0.079 |
|       grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc38_Pipeline_VITIS_LOOP_267_10_V_fu_78                         |     0.074 |
|     MultiHeadAttention_array_array_config54_Loop_compute_output_proc40_U0                                                |     0.053 |
|       mac_muladd_24s_7s_31s_32_1_1_U1101                                                                                 |     0.002 |
|       out_proj_bias54_U                                                                                                  |     0.002 |
|       out_proj_weight54_U                                                                                                |     0.012 |
|       urem_8ns_3ns_5_12_1_U1097                                                                                          |     0.002 |
|     O_sob9_U                                                                                                             |     0.008 |
|       myproject_MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config54_s_O_sob9_RAM_Ac7D_memcore_U               |     0.007 |
|     P_exp_aggr_strm_U                                                                                                    |     0.012 |
|       U_myproject_fifo_w108_d1024_A_x4_ram                                                                               |     0.011 |
|     Q_U                                                                                                                  |     0.013 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     V_U                                                                                                                  |     0.011 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.005 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|   MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config60_U0                                                      |     0.346 |
|     K_U                                                                                                                  |     0.015 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.007 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.008 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config60_Loop_PVO_PRODUCT_proc45_U0                                       |     0.027 |
|       O_ram_U                                                                                                            |     0.005 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config60_Loop_compute_KVQ_proc43_U0                                       |     0.060 |
|       grp_MultiHeadAttention_Loop_compute_KVQ_proc43_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_s_fu_94                        |     0.058 |
|     MultiHeadAttention_array_array_config60_Loop_QK_SCALE_DOT_PRODUCT_proc44_U0                                          |     0.079 |
|       grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc44_Pipeline_VITIS_LOOP_267_10_V_fu_78                         |     0.074 |
|     MultiHeadAttention_array_array_config60_Loop_compute_output_proc46_U0                                                |     0.068 |
|       mac_muladd_24s_7s_32s_32_1_1_U1265                                                                                 |     0.002 |
|       out_proj_bias60_U                                                                                                  |     0.003 |
|       out_proj_weight60_U                                                                                                |     0.013 |
|       urem_8ns_3ns_5_12_1_U1261                                                                                          |     0.002 |
|     O_sob9_U                                                                                                             |     0.008 |
|       myproject_MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config60_s_O_sob9_RAM_AdzI_memcore_U               |     0.008 |
|     P_exp_aggr_strm_U                                                                                                    |     0.012 |
|       U_myproject_fifo_w108_d1024_A_x5_ram                                                                               |     0.011 |
|     Q_U                                                                                                                  |     0.015 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.007 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.007 |
|     V_U                                                                                                                  |     0.009 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.004 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.005 |
|   MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config66_U0                                                      |     0.292 |
|     K_U                                                                                                                  |     0.013 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config66_Loop_PVO_PRODUCT_proc51_U0                                       |     0.028 |
|       O_ram_U                                                                                                            |     0.005 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config66_Loop_compute_KVQ_proc49_U0                                       |     0.045 |
|       grp_MultiHeadAttention_Loop_compute_KVQ_proc49_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_s_fu_94                        |     0.044 |
|     MultiHeadAttention_array_array_config66_Loop_QK_SCALE_DOT_PRODUCT_proc50_U0                                          |     0.079 |
|       grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc50_Pipeline_VITIS_LOOP_267_10_V_fu_78                         |     0.074 |
|     MultiHeadAttention_array_array_config66_Loop_compute_output_proc52_U0                                                |     0.046 |
|       mac_muladd_24s_7s_32s_32_1_1_U1428                                                                                 |     0.002 |
|       out_proj_bias66_U                                                                                                  |     0.002 |
|       out_proj_weight66_U                                                                                                |     0.009 |
|       urem_8ns_3ns_5_12_1_U1424                                                                                          |     0.001 |
|     O_sob9_U                                                                                                             |     0.007 |
|       myproject_MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config66_s_O_sob9_RAM_Ad1M_memcore_U               |     0.007 |
|     P_exp_aggr_strm_U                                                                                                    |     0.012 |
|       U_myproject_fifo_w108_d1024_A_x6_ram                                                                               |     0.011 |
|     Q_U                                                                                                                  |     0.013 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     V_U                                                                                                                  |     0.011 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.005 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|   MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config78_U0                                                      |     0.291 |
|     K_U                                                                                                                  |     0.013 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config78_Loop_PVO_PRODUCT_proc63_U0                                       |     0.029 |
|       O_ram_U                                                                                                            |     0.005 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config78_Loop_compute_KVQ_proc61_U0                                       |     0.044 |
|       grp_MultiHeadAttention_Loop_compute_KVQ_proc61_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_s_fu_94                        |     0.042 |
|     MultiHeadAttention_array_array_config78_Loop_QK_SCALE_DOT_PRODUCT_proc62_U0                                          |     0.080 |
|       grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc62_Pipeline_VITIS_LOOP_267_10_V_fu_78                         |     0.076 |
|     MultiHeadAttention_array_array_config78_Loop_compute_output_proc64_U0                                                |     0.046 |
|       mac_muladd_24s_7s_32s_32_1_1_U1759                                                                                 |     0.002 |
|       out_proj_bias78_U                                                                                                  |     0.002 |
|       out_proj_weight78_U                                                                                                |     0.009 |
|       urem_8ns_3ns_5_12_1_U1755                                                                                          |     0.001 |
|     O_sob9_U                                                                                                             |     0.007 |
|       myproject_MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config78_s_O_sob9_RAM_AeVV_memcore_U               |     0.007 |
|     P_exp_aggr_strm_U                                                                                                    |     0.012 |
|       U_myproject_fifo_w108_d1024_A_x8_ram                                                                               |     0.011 |
|     Q_U                                                                                                                  |     0.013 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     V_U                                                                                                                  |     0.011 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.005 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|   MultiHeadAttention_array_array_ap_fixed_18_3_4_3_0_1u_config24_U0                                                      |     0.238 |
|     K_U                                                                                                                  |     0.013 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config24_Loop_PVO_PRODUCT_proc9_U0                                        |     0.029 |
|       O_ram_U                                                                                                            |     0.005 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config24_Loop_compute_KVQ_proc7_U0                                        |     0.044 |
|       grp_MultiHeadAttention_Loop_compute_KVQ_proc7_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_1_fu_94                         |     0.042 |
|     MultiHeadAttention_array_array_config24_Loop_QK_SCALE_DOT_PRODUCT_proc8_U0                                           |     0.079 |
|       grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc8_Pipeline_VITIS_LOOP_267_10_VI_fu_78                         |     0.074 |
|     MultiHeadAttention_array_array_config24_Loop_compute_output_proc10_U0                                                |     0.029 |
|       mac_muladd_24s_7s_31s_32_1_1_U278                                                                                  |     0.002 |
|       out_proj_bias24_U                                                                                                  |     0.003 |
|       out_proj_weight24_U                                                                                                |     0.011 |
|       urem_8ns_3ns_5_12_1_U274                                                                                           |     0.002 |
|     O_sob9_U                                                                                                             |     0.008 |
|       myproject_MultiHeadAttention_array_array_ap_fixed_18_3_4_3_0_1u_config24_s_O_sob9_RAM_ARg6_memcore_U               |     0.008 |
|     P_exp_aggr_strm_U                                                                                                    |     0.012 |
|       U_myproject_fifo_w108_d1024_A_x_ram                                                                                |     0.011 |
|     Q_U                                                                                                                  |     0.012 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     V_U                                                                                                                  |     0.011 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.005 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|   MultiHeadAttention_array_array_ap_fixed_18_3_4_3_0_1u_config30_U0                                                      |     0.327 |
|     K_U                                                                                                                  |     0.021 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.009 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.011 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config30_Loop_PVO_PRODUCT_proc15_U0                                       |     0.029 |
|       O_ram_U                                                                                                            |     0.005 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config30_Loop_compute_KVQ_proc13_U0                                       |     0.056 |
|       grp_MultiHeadAttention_Loop_compute_KVQ_proc13_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_s_fu_94                        |     0.053 |
|     MultiHeadAttention_array_array_config30_Loop_QK_SCALE_DOT_PRODUCT_proc14_U0                                          |     0.081 |
|       grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc14_Pipeline_VITIS_LOOP_267_10_V_fu_78                         |     0.076 |
|     MultiHeadAttention_array_array_config30_Loop_compute_output_proc16_U0                                                |     0.046 |
|       mac_muladd_24s_7s_32s_32_1_1_U447                                                                                  |     0.002 |
|       out_proj_bias30_U                                                                                                  |     0.002 |
|       out_proj_weight30_U                                                                                                |     0.009 |
|       urem_8ns_3ns_5_12_1_U443                                                                                           |     0.001 |
|     O_sob9_U                                                                                                             |     0.007 |
|       myproject_MultiHeadAttention_array_array_ap_fixed_18_3_4_3_0_1u_config30_s_O_sob9_RAM_Abjl_memcore_U               |     0.007 |
|     P_exp_aggr_strm_U                                                                                                    |     0.012 |
|       U_myproject_fifo_w108_d1024_A_x0_ram                                                                               |     0.011 |
|     Q_U                                                                                                                  |     0.021 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.010 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.011 |
|     V_U                                                                                                                  |     0.018 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.008 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.010 |
|   MultiHeadAttention_array_array_ap_fixed_18_3_4_3_0_1u_config84_U0                                                      |     0.242 |
|     K_U                                                                                                                  |     0.013 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config84_Loop_PVO_PRODUCT_proc69_U0                                       |     0.029 |
|       O_ram_U                                                                                                            |     0.005 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config84_Loop_compute_KVQ_proc67_U0                                       |     0.046 |
|       grp_MultiHeadAttention_Loop_compute_KVQ_proc67_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_s_fu_94                        |     0.044 |
|     MultiHeadAttention_array_array_config84_Loop_QK_SCALE_DOT_PRODUCT_proc68_U0                                          |     0.080 |
|       grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc68_Pipeline_VITIS_LOOP_267_10_V_fu_78                         |     0.075 |
|     MultiHeadAttention_array_array_config84_Loop_compute_output_proc70_U0                                                |     0.029 |
|       mac_muladd_24s_7s_32s_32_1_1_U1923                                                                                 |     0.002 |
|       out_proj_bias84_U                                                                                                  |     0.003 |
|       out_proj_weight84_U                                                                                                |     0.011 |
|       urem_8ns_3ns_5_12_1_U1919                                                                                          |     0.002 |
|     O_sob9_U                                                                                                             |     0.008 |
|       myproject_MultiHeadAttention_array_array_ap_fixed_18_3_4_3_0_1u_config84_s_O_sob9_RAM_Afn0_memcore_U               |     0.008 |
|     P_exp_aggr_strm_U                                                                                                    |     0.012 |
|       U_myproject_fifo_w108_d1024_A_x9_ram                                                                               |     0.011 |
|     Q_U                                                                                                                  |     0.012 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     V_U                                                                                                                  |     0.011 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.005 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|   MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_U0                                                      |     0.341 |
|     K_U                                                                                                                  |     0.013 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config18_Loop_PVO_PRODUCT_proc3_U0                                        |     0.029 |
|       O_ram_U                                                                                                            |     0.005 |
|     MultiHeadAttention_array_array_ap_fixed_1u_config18_Loop_compute_KVQ_proc1_U0                                        |     0.044 |
|       grp_MultiHeadAttention_Loop_compute_KVQ_proc1_Pipeline_VITIS_LOOP_162_1_VITIS_LOOP_1_fu_94                         |     0.042 |
|     MultiHeadAttention_array_array_config18_Loop_QK_SCALE_DOT_PRODUCT_proc2_U0                                           |     0.079 |
|       grp_MultiHeadAttention_Loop_QK_SCALE_DOT_PRODUCT_proc2_Pipeline_VITIS_LOOP_267_10_VI_fu_78                         |     0.075 |
|     MultiHeadAttention_array_array_config18_Loop_compute_output_proc4_U0                                                 |     0.067 |
|       mac_muladd_24s_7s_32s_32_1_1_U100                                                                                  |     0.002 |
|       out_proj_bias18_U                                                                                                  |     0.002 |
|       out_proj_weight18_U                                                                                                |     0.012 |
|       urem_8ns_3ns_5_12_1_U96                                                                                            |     0.002 |
|     O_sob9_U                                                                                                             |     0.008 |
|       myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_O_sob9_RAM_ApcA_memcore_U               |     0.007 |
|     P_exp_aggr_strm_U                                                                                                    |     0.012 |
|       U_myproject_fifo_w108_d1024_A_ram                                                                                  |     0.011 |
|     Q_U                                                                                                                  |     0.013 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|     V_U                                                                                                                  |     0.011 |
|       gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.005 |
|       gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U |     0.006 |
|   layer100_cpy1_U                                                                                                        |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer100_cpy2_U                                                                                                        |     0.023 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.022 |
|   layer101_cpy1_U                                                                                                        |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer101_cpy2_U                                                                                                        |     0.023 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.022 |
|   layer102_cpy1_U                                                                                                        |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer102_cpy2_U                                                                                                        |     0.026 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.024 |
|   layer103_cpy1_U                                                                                                        |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer103_cpy2_U                                                                                                        |     0.024 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.022 |
|   layer104_cpy1_U                                                                                                        |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer104_cpy2_U                                                                                                        |     0.025 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.023 |
|   layer105_cpy1_U                                                                                                        |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer105_cpy2_U                                                                                                        |     0.022 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.021 |
|   layer106_cpy1_U                                                                                                        |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer106_cpy2_U                                                                                                        |     0.024 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.023 |
|   layer107_cpy1_U                                                                                                        |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer107_cpy2_U                                                                                                        |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer108_cpy1_U                                                                                                        |     0.100 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.066 |
|   layer108_cpy2_U                                                                                                        |     0.135 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.090 |
|   layer109_cpy1_U                                                                                                        |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer109_cpy2_U                                                                                                        |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer110_cpy1_U                                                                                                        |     0.117 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.070 |
|   layer110_cpy2_U                                                                                                        |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer111_cpy1_U                                                                                                        |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer111_cpy2_U                                                                                                        |     0.023 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.022 |
|   layer112_cpy1_U                                                                                                        |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer112_cpy2_U                                                                                                        |     0.024 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.022 |
|   layer17_out_U                                                                                                          |     0.006 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer18_out_U                                                                                                          |     0.006 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer19_out_U                                                                                                          |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer20_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer21_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.007 |
|   layer22_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer23_out_U                                                                                                          |     0.006 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer24_out_U                                                                                                          |     0.011 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.010 |
|   layer25_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer26_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer27_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer28_out_U                                                                                                          |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer29_out_U                                                                                                          |     0.005 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer30_out_U                                                                                                          |     0.006 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer31_out_U                                                                                                          |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer32_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer33_out_U                                                                                                          |     0.009 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.007 |
|   layer34_out_U                                                                                                          |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer35_out_U                                                                                                          |     0.006 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer36_out_U                                                                                                          |     0.006 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer37_out_U                                                                                                          |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer38_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer39_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.007 |
|   layer40_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer41_out_U                                                                                                          |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer42_out_U                                                                                                          |     0.006 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer43_out_U                                                                                                          |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer44_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer45_out_U                                                                                                          |     0.164 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.094 |
|   layer46_out_U                                                                                                          |     0.143 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.095 |
|   layer47_out_U                                                                                                          |     0.075 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.062 |
|   layer48_out_U                                                                                                          |     0.106 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.083 |
|   layer49_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer50_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer51_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.007 |
|   layer52_out_U                                                                                                          |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer53_out_U                                                                                                          |     0.006 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer54_out_U                                                                                                          |     0.011 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.010 |
|   layer55_out_U                                                                                                          |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer56_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer57_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.007 |
|   layer58_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer59_out_U                                                                                                          |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer60_out_U                                                                                                          |     0.006 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer61_out_U                                                                                                          |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer62_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer63_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer64_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer65_out_U                                                                                                          |     0.006 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer66_out_U                                                                                                          |     0.012 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.011 |
|   layer67_out_U                                                                                                          |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer68_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.007 |
|   layer69_out_U                                                                                                          |     0.028 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.027 |
|   layer70_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer71_out_U                                                                                                          |     0.006 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer72_out_U                                                                                                          |     0.114 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.089 |
|   layer73_out_U                                                                                                          |     0.160 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.100 |
|   layer74_out_U                                                                                                          |     0.157 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.112 |
|   layer75_out_U                                                                                                          |     0.152 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.099 |
|   layer76_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer77_out_U                                                                                                          |     0.006 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer78_out_U                                                                                                          |     0.103 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.081 |
|   layer79_out_U                                                                                                          |     0.141 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.091 |
|   layer80_out_U                                                                                                          |     0.164 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.115 |
|   layer81_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.007 |
|   layer82_out_U                                                                                                          |     0.123 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.074 |
|   layer83_out_U                                                                                                          |     0.006 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer84_out_U                                                                                                          |     0.106 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.083 |
|   layer85_out_U                                                                                                          |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer86_out_U                                                                                                          |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.007 |
|   layer87_out_U                                                                                                          |     0.028 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.027 |
|   layer88_out_U                                                                                                          |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer89_cpy1_U                                                                                                         |     0.006 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer89_cpy2_U                                                                                                         |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer90_cpy1_U                                                                                                         |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer90_cpy2_U                                                                                                         |     0.027 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.025 |
|   layer91_cpy1_U                                                                                                         |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer91_cpy2_U                                                                                                         |     0.022 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.021 |
|   layer92_cpy1_U                                                                                                         |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer92_cpy2_U                                                                                                         |     0.024 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.022 |
|   layer93_cpy1_U                                                                                                         |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer93_cpy2_U                                                                                                         |     0.022 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.020 |
|   layer94_cpy1_U                                                                                                         |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer94_cpy2_U                                                                                                         |     0.024 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.023 |
|   layer95_cpy1_U                                                                                                         |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.005 |
|   layer95_cpy2_U                                                                                                         |     0.021 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.020 |
|   layer96_cpy1_U                                                                                                         |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer96_cpy2_U                                                                                                         |     0.025 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.024 |
|   layer97_cpy1_U                                                                                                         |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer97_cpy2_U                                                                                                         |     0.022 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.021 |
|   layer98_cpy1_U                                                                                                         |     0.007 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer98_cpy2_U                                                                                                         |     0.008 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.006 |
|   layer99_cpy1_U                                                                                                         |     0.090 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.058 |
|   layer99_cpy2_U                                                                                                         |     0.127 |
|     U_myproject_fifo_w18_d12480_A_ram                                                                                    |     0.074 |
+--------------------------------------------------------------------------------------------------------------------------+-----------+


3.2 By Clock Domain
-------------------

+-------------------------+-----------+-----------------+--------+-------------------------+---------------+------------+----------+-------------+--------+
| Name                    | Power (W) | Frequency (MHz) | Buffer | Clock Buffer Enable (%) | Enable Signal | Bel Fanout | Sites    | Fanout/Site | Type   |
+-------------------------+-----------+-----------------+--------+-------------------------+---------------+------------+----------+-------------+--------+
| ap_clk                  |     1.361 |          200.00 | N/A    |                     N/A | N/A           |     267799 |   100252 |        2.67 | N/A    |
|   ap_clk                |    <0.001 |          200.00 | N/A    |                     N/A | N/A           |          1 |        1 |        1.00 | N/A    |
|   ap_clk_IBUF_BUFG      |     1.361 |          200.00 | BUFG   |                  100.00 | VCC_1         |     267796 |   100249 |        2.67 | N/A    |
|   ap_clk_IBUF_BUFG_inst |    <0.001 |          200.00 | BUFG   |                  100.00 | VCC_1         |     267796 |   100249 |        2.67 | Global |
|   ap_clk_IBUF_inst/O    |     0.000 |          200.00 | N/A    |                     N/A | N/A           |          1 |        1 |        1.00 | N/A    |
|   ap_clk_IBUF_inst/OUT  |     0.000 |          200.00 | N/A    |                     N/A | N/A           |          1 |        1 |        1.00 | N/A    |
+-------------------------+-----------+-----------------+--------+-------------------------+---------------+------------+----------+-------------+--------+


3.3 By Resource Type
--------------------

3.3.1 I/O
---------

+------------------------+-----------+----------+--------------+----------------+------------+-------------+------------+-----------------+----------+--------------+------------+------------------+------------+-------------+---------------------+-----------+-------------------+------------------+------------------+------------------+---------------+---------------+------------+-------------------+----------------------+-----------------------+
| Name                   | Power (W) | I/O Type | I/O Standard | Drive Strength | Input Pins | Output Pins | Bidir Pins | IO LOGIC SERDES | IO DELAY | IBUF LOW PWR | Input Term | Output Impedance | Clock Name | Clock (MHz) | Signal Rate (Mtr/s) | Data Rate | Output Enable (%) | Term Disable (%) | IBUF Disable (%) | Output Load (pF) | Vccint_io (W) | Vccaux_io (W) | Vccint (W) | Vcco On-chip  (W) | External Termination | Vcco   Off-chip   (W) |
+------------------------+-----------+----------+--------------+----------------+------------+-------------+------------+-----------------+----------+--------------+------------+------------------+------------+-------------+---------------------+-----------+-------------------+------------------+------------------+------------------+---------------+---------------+------------+-------------------+----------------------+-----------------------+
| layer4_out_TDATA       |     0.028 | HP       | LVCMOS18     |          12.00 |          0 |          32 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               18.40 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.013 |      0.000 |             0.014 | NONE                 |                 0.000 |
|   layer4_out_TDATA[15] |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[0]  |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[1]  |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[2]  |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[3]  |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[4]  |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[5]  |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[6]  |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[7]  |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[8]  |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[9]  |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[10] |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[11] |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[12] |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[13] |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[14] |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[16] |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[17] |     0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               32.71 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   layer4_out_TDATA[31] |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | N/A        |        0.00 |                0.00 | Async     |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
|   layer4_out_TDATA[18] |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | N/A        |        0.00 |                0.00 | Async     |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
|   layer4_out_TDATA[19] |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | N/A        |        0.00 |                0.00 | Async     |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
|   layer4_out_TDATA[20] |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | N/A        |        0.00 |                0.00 | Async     |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
|   layer4_out_TDATA[21] |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | N/A        |        0.00 |                0.00 | Async     |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
|   layer4_out_TDATA[22] |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | N/A        |        0.00 |                0.00 | Async     |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
|   layer4_out_TDATA[23] |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | N/A        |        0.00 |                0.00 | Async     |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
|   layer4_out_TDATA[24] |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | N/A        |        0.00 |                0.00 | Async     |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
|   layer4_out_TDATA[25] |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | N/A        |        0.00 |                0.00 | Async     |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
|   layer4_out_TDATA[26] |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | N/A        |        0.00 |                0.00 | Async     |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
|   layer4_out_TDATA[27] |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | N/A        |        0.00 |                0.00 | Async     |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
|   layer4_out_TDATA[28] |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | N/A        |        0.00 |                0.00 | Async     |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
|   layer4_out_TDATA[29] |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | N/A        |        0.00 |                0.00 | Async     |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
|   layer4_out_TDATA[30] |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | N/A        |        0.00 |                0.00 | Async     |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
| layer4_out_TVALID      |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |               10.28 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
| src_TREADY             |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |                9.72 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |        <0.001 |        <0.001 |      0.000 |            <0.001 | NONE                 |                 0.000 |
| ap_ready               |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |                0.00 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
| ap_done                |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |                0.00 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
| ap_idle                |    <0.001 | HP       | LVCMOS18     |          12.00 |          0 |           1 |          0 | No              | Off      | No           | NONE       | RDRV_NONE_NONE   | sys_clk    |      200.00 |                0.00 | SDR       |            100.00 |             0.00 |             0.00 |             0.00 |         0.000 |        <0.001 |      0.000 |             0.000 | NONE                 |                 0.000 |
| src_TDATA              |    <0.001 | HP       | LVCMOS18     |            N/A |         18 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[8]         |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[0]         |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[1]         |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[2]         |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[3]         |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[4]         |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[5]         |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[6]         |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[7]         |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[17]        |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[9]         |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[10]        |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[11]        |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[12]        |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[13]        |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[14]        |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[15]        |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
|   src_TDATA[16]        |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
| ap_clk                 |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |              400.00 | Clock     |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
| ap_start               |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
| layer4_out_TREADY      |    <0.001 | HP       | LVCMOS18     |            N/A |          1 |           0 |          0 | No              | Off      | No           | RTT_NONE   | NONE             | sys_clk    |      200.00 |               25.00 | SDR       |              0.00 |             0.00 |             0.00 |             0.00 |        <0.001 |         0.000 |      0.000 |            <0.001 | NONE                 |                 0.000 |
+------------------------+-----------+----------+--------------+----------------+------------+-------------+------------+-----------------+----------+--------------+------------+------------------+------------+-------------+---------------------+-----------+-------------------+------------------+------------------+------------------+---------------+---------------+------------+-------------------+----------------------+-----------------------+


3.3.2 Signals
-------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------------+----------+----------+--------------+---------+------------+
| Name                                                                                                                                                             | Power (W) | Signal Rate (Mtr/s) | % High   | Fanout   | Slice Fanout | Clock   | Logic Type |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------------+----------+----------+--------------+---------+------------+
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config54_U0/MultiHeadAttention_array_array_config54_Loop_compute_output_proc40_U0/out_proj_weight54_U/O[1] |     0.004 |              103.35 |    50.00 |      912 |            0 | sys_clk | N/A        |
| layer82_out_U/raddr[1]                                                                                                                                           |     0.003 |               43.18 |    50.00 |     4102 |            0 | sys_clk | N/A        |
| layer46_out_U/raddr[1]                                                                                                                                           |     0.003 |               42.75 |    50.00 |     4102 |            0 | sys_clk | N/A        |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config60_U0/MultiHeadAttention_array_array_config60_Loop_compute_output_proc46_U0/out_proj_weight60_U/O[0] |     0.003 |              172.94 |    49.64 |     2016 |            0 | sys_clk | N/A        |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config48_U0/MultiHeadAttention_array_array_config48_Loop_compute_output_proc34_U0/out_proj_weight48_U/O[0] |     0.003 |              172.92 |    49.64 |     2016 |            0 | sys_clk | N/A        |
| layer45_out_U/waddr_reg[0]_rep__0_n_62                                                                                                                           |     0.002 |               88.24 |    49.99 |     1000 |            0 | sys_clk | N/A        |
| layer45_out_U/waddr_reg[0]_rep__1_n_62                                                                                                                           |     0.002 |               88.24 |    49.99 |     1000 |            0 | sys_clk | N/A        |
| layer75_out_U/waddr_reg[1]_rep__1_n_62                                                                                                                           |     0.002 |               82.24 |    50.00 |     1009 |            0 | sys_clk | N/A        |
| layer75_out_U/waddr_reg[1]_rep__3_n_62                                                                                                                           |     0.002 |               82.24 |    50.00 |     1009 |            0 | sys_clk | N/A        |
| MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_U0/MultiHeadAttention_array_array_config18_Loop_compute_output_proc4_U0/out_proj_weight18_U/O[0]  |     0.002 |              138.52 |    50.00 |     2016 |            0 | sys_clk | N/A        |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------------+----------+----------+--------------+---------+------------+


3.3.3 CLB Logic
---------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------+-------------+------------------+---------------------+----------+
| Name                                                                                                                                                                                            | Power (W) | Type | Clock (MHz) | Clock Name       | Signal Rate (Mtr/s) | % High   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------+-------------+------------------+---------------------+----------+
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config42_U0/MultiHeadAttention_array_array_ap_fixed_1u_config42_Loop_PVO_PRODUCT_proc27_U0/zext_ln380_reg_27254_pp0_iter2_reg_reg[0]_srl2 |    <0.001 | SRL  |      200.00 | ap_clk_IBUF_BUFG |              148.77 |    49.61 |
| MultiHeadAttention_array_array_ap_fixed_18_1_4_3_0_1u_config72_U0/MultiHeadAttention_array_array_ap_fixed_1u_config72_Loop_PVO_PRODUCT_proc57_U0/zext_ln380_reg_27254_pp0_iter2_reg_reg[0]_srl2 |    <0.001 | SRL  |      200.00 | ap_clk_IBUF_BUFG |              147.93 |    49.48 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config36_U0/MultiHeadAttention_array_array_ap_fixed_1u_config36_Loop_PVO_PRODUCT_proc21_U0/zext_ln380_reg_27254_pp0_iter2_reg_reg[0]_srl2 |    <0.001 | SRL  |      200.00 | ap_clk_IBUF_BUFG |              147.93 |    49.48 |
| MultiHeadAttention_array_array_ap_fixed_18_3_4_3_0_1u_config84_U0/MultiHeadAttention_array_array_ap_fixed_1u_config84_Loop_PVO_PRODUCT_proc69_U0/zext_ln380_reg_27268_pp0_iter2_reg_reg[0]_srl2 |    <0.001 | SRL  |      200.00 | ap_clk_IBUF_BUFG |              147.92 |    49.48 |
| MultiHeadAttention_array_array_ap_fixed_18_3_4_3_0_1u_config24_U0/MultiHeadAttention_array_array_ap_fixed_1u_config24_Loop_PVO_PRODUCT_proc9_U0/zext_ln380_reg_27256_pp0_iter2_reg_reg[0]_srl2  |    <0.001 | SRL  |      200.00 | ap_clk_IBUF_BUFG |              147.92 |    49.48 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config60_U0/MultiHeadAttention_array_array_ap_fixed_1u_config60_Loop_PVO_PRODUCT_proc45_U0/zext_ln380_reg_27254_pp0_iter2_reg_reg[0]_srl2 |    <0.001 | SRL  |      200.00 | ap_clk_IBUF_BUFG |              147.27 |    49.38 |
| MultiHeadAttention_array_array_ap_fixed_18_3_4_3_0_1u_config30_U0/MultiHeadAttention_array_array_ap_fixed_1u_config30_Loop_PVO_PRODUCT_proc15_U0/zext_ln380_reg_27256_pp0_iter2_reg_reg[0]_srl2 |    <0.001 | SRL  |      200.00 | ap_clk_IBUF_BUFG |              147.24 |    49.37 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config48_U0/MultiHeadAttention_array_array_ap_fixed_1u_config48_Loop_PVO_PRODUCT_proc33_U0/zext_ln380_reg_27254_pp0_iter2_reg_reg[0]_srl2 |    <0.001 | SRL  |      200.00 | ap_clk_IBUF_BUFG |              147.14 |    49.36 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config54_U0/MultiHeadAttention_array_array_ap_fixed_1u_config54_Loop_PVO_PRODUCT_proc39_U0/zext_ln380_reg_27254_pp0_iter2_reg_reg[0]_srl2 |    <0.001 | SRL  |      200.00 | ap_clk_IBUF_BUFG |              147.14 |    49.36 |
| MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_U0/MultiHeadAttention_array_array_ap_fixed_1u_config18_Loop_PVO_PRODUCT_proc3_U0/zext_ln380_reg_27254_pp0_iter2_reg_reg[0]_srl2  |    <0.001 | SRL  |      200.00 | ap_clk_IBUF_BUFG |              147.14 |    49.36 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+------+-------------+------------------+---------------------+----------+


3.3.4 Block RAM
---------------

+------------------------------------------------------------------+-----------+--------+-------------+------------------+---------------+-------------------+--------------+---------------+--------------+------------------+------------------+---------------+-------------------+--------------+---------------+--------------+------------------+
| Name                                                             | Power (W) | Mode   | Signal Rate | Clock Name A     | Clock A (MHz) | Enable Rate A (%) | Read Width A | Write Width A | Write Mode A | Write Rate A (%) | Clock Name B     | Clock B (MHz) | Enable Rate B (%) | Read Width B | Write Width B | Write Mode B | Write Rate B (%) |
+------------------------------------------------------------------+-----------+--------+-------------+------------------+---------------+-------------------+--------------+---------------+--------------+------------------+------------------+---------------+-------------------+--------------+---------------+--------------+------------------+
| Cascade Group ( 7 BRAMs )                                        |     0.007 | RAMB36 |       12.84 | ap_clk_IBUF_BUFG |        200.00 |             50.09 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |             57.00 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer33_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_0 |    <0.001 | RAMB36 |       13.04 | ap_clk_IBUF_BUFG |        200.00 |              7.16 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              8.14 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer33_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_1 |    <0.001 | RAMB36 |       13.04 | ap_clk_IBUF_BUFG |        200.00 |              7.16 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              8.14 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer33_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_2 |    <0.001 | RAMB36 |       13.04 | ap_clk_IBUF_BUFG |        200.00 |              7.16 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              8.14 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer33_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_3 |    <0.001 | RAMB36 |       13.04 | ap_clk_IBUF_BUFG |        200.00 |              7.16 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              8.14 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer33_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_4 |    <0.001 | RAMB36 |       13.04 | ap_clk_IBUF_BUFG |        200.00 |              7.16 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              8.14 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer33_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_5 |    <0.001 | RAMB36 |       13.04 | ap_clk_IBUF_BUFG |        200.00 |              7.16 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              8.14 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer33_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_6 |    <0.001 | RAMB36 |       11.65 | ap_clk_IBUF_BUFG |        200.00 |              7.16 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              8.14 |           18 |            18 | WRITE_FIRST  |             0.00 |
| Cascade Group ( 7 BRAMs )                                        |     0.006 | RAMB36 |       24.33 | ap_clk_IBUF_BUFG |        200.00 |             49.76 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |             44.41 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer68_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_0 |    <0.001 | RAMB36 |       24.93 | ap_clk_IBUF_BUFG |        200.00 |              7.11 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer68_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_1 |    <0.001 | RAMB36 |       24.93 | ap_clk_IBUF_BUFG |        200.00 |              7.11 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer68_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_2 |    <0.001 | RAMB36 |       24.93 | ap_clk_IBUF_BUFG |        200.00 |              7.11 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer68_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_3 |    <0.001 | RAMB36 |       24.93 | ap_clk_IBUF_BUFG |        200.00 |              7.11 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer68_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_4 |    <0.001 | RAMB36 |       24.93 | ap_clk_IBUF_BUFG |        200.00 |              7.11 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer68_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_5 |    <0.001 | RAMB36 |       24.93 | ap_clk_IBUF_BUFG |        200.00 |              7.11 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer68_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_6 |    <0.001 | RAMB36 |       20.74 | ap_clk_IBUF_BUFG |        200.00 |              7.11 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
| Cascade Group ( 7 BRAMs )                                        |     0.006 | RAMB36 |       24.39 | ap_clk_IBUF_BUFG |        200.00 |             49.55 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |             44.35 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer86_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_0 |    <0.001 | RAMB36 |       24.99 | ap_clk_IBUF_BUFG |        200.00 |              7.08 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer86_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_1 |    <0.001 | RAMB36 |       24.99 | ap_clk_IBUF_BUFG |        200.00 |              7.08 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer86_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_2 |    <0.001 | RAMB36 |       24.99 | ap_clk_IBUF_BUFG |        200.00 |              7.08 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer86_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_3 |    <0.001 | RAMB36 |       24.99 | ap_clk_IBUF_BUFG |        200.00 |              7.08 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer86_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_4 |    <0.001 | RAMB36 |       24.99 | ap_clk_IBUF_BUFG |        200.00 |              7.08 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer86_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_5 |    <0.001 | RAMB36 |       24.99 | ap_clk_IBUF_BUFG |        200.00 |              7.08 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer86_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_6 |    <0.001 | RAMB36 |       20.78 | ap_clk_IBUF_BUFG |        200.00 |              7.08 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
| Cascade Group ( 7 BRAMs )                                        |     0.006 | RAMB36 |       12.83 | ap_clk_IBUF_BUFG |        200.00 |             50.04 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |             44.81 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer81_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_0 |    <0.001 | RAMB36 |       13.08 | ap_clk_IBUF_BUFG |        200.00 |              7.15 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.40 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer81_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_1 |    <0.001 | RAMB36 |       13.08 | ap_clk_IBUF_BUFG |        200.00 |              7.15 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.40 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer81_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_2 |    <0.001 | RAMB36 |       13.08 | ap_clk_IBUF_BUFG |        200.00 |              7.15 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.40 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer81_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_3 |    <0.001 | RAMB36 |       13.08 | ap_clk_IBUF_BUFG |        200.00 |              7.15 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.40 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer81_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_4 |    <0.001 | RAMB36 |       13.08 | ap_clk_IBUF_BUFG |        200.00 |              7.15 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.40 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer81_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_5 |    <0.001 | RAMB36 |       13.08 | ap_clk_IBUF_BUFG |        200.00 |              7.15 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.40 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer81_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_6 |    <0.001 | RAMB36 |       11.27 | ap_clk_IBUF_BUFG |        200.00 |              7.15 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.40 |           18 |            18 | WRITE_FIRST  |             0.00 |
| Cascade Group ( 7 BRAMs )                                        |     0.006 | RAMB36 |       12.45 | ap_clk_IBUF_BUFG |        200.00 |             49.76 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |             45.10 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer57_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_0 |    <0.001 | RAMB36 |       12.70 | ap_clk_IBUF_BUFG |        200.00 |              7.11 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.44 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer57_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_1 |    <0.001 | RAMB36 |       12.70 | ap_clk_IBUF_BUFG |        200.00 |              7.11 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.44 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer57_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_2 |    <0.001 | RAMB36 |       12.70 | ap_clk_IBUF_BUFG |        200.00 |              7.11 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.44 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer57_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_3 |    <0.001 | RAMB36 |       12.70 | ap_clk_IBUF_BUFG |        200.00 |              7.11 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.44 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer57_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_4 |    <0.001 | RAMB36 |       12.70 | ap_clk_IBUF_BUFG |        200.00 |              7.11 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.44 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer57_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_5 |    <0.001 | RAMB36 |       12.70 | ap_clk_IBUF_BUFG |        200.00 |              7.11 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.44 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer57_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_6 |    <0.001 | RAMB36 |       10.98 | ap_clk_IBUF_BUFG |        200.00 |              7.11 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.44 |           18 |            18 | WRITE_FIRST  |             0.00 |
| Cascade Group ( 7 BRAMs )                                        |     0.006 | RAMB36 |       12.37 | ap_clk_IBUF_BUFG |        200.00 |             49.68 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |             44.39 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer21_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_0 |    <0.001 | RAMB36 |       12.62 | ap_clk_IBUF_BUFG |        200.00 |              7.10 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer21_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_1 |    <0.001 | RAMB36 |       12.62 | ap_clk_IBUF_BUFG |        200.00 |              7.10 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer21_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_2 |    <0.001 | RAMB36 |       12.62 | ap_clk_IBUF_BUFG |        200.00 |              7.10 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer21_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_3 |    <0.001 | RAMB36 |       12.62 | ap_clk_IBUF_BUFG |        200.00 |              7.10 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer21_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_4 |    <0.001 | RAMB36 |       12.62 | ap_clk_IBUF_BUFG |        200.00 |              7.10 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer21_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_5 |    <0.001 | RAMB36 |       12.62 | ap_clk_IBUF_BUFG |        200.00 |              7.10 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer21_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_6 |    <0.001 | RAMB36 |       10.89 | ap_clk_IBUF_BUFG |        200.00 |              7.10 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
| Cascade Group ( 7 BRAMs )                                        |     0.006 | RAMB36 |       12.46 | ap_clk_IBUF_BUFG |        200.00 |             50.00 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |             43.76 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer39_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_0 |    <0.001 | RAMB36 |       12.71 | ap_clk_IBUF_BUFG |        200.00 |              7.14 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.25 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer39_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_1 |    <0.001 | RAMB36 |       12.71 | ap_clk_IBUF_BUFG |        200.00 |              7.14 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.25 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer39_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_2 |    <0.001 | RAMB36 |       12.71 | ap_clk_IBUF_BUFG |        200.00 |              7.14 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.25 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer39_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_3 |    <0.001 | RAMB36 |       12.71 | ap_clk_IBUF_BUFG |        200.00 |              7.14 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.25 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer39_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_4 |    <0.001 | RAMB36 |       12.71 | ap_clk_IBUF_BUFG |        200.00 |              7.14 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.25 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer39_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_5 |    <0.001 | RAMB36 |       12.71 | ap_clk_IBUF_BUFG |        200.00 |              7.14 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.25 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer39_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_6 |    <0.001 | RAMB36 |       10.94 | ap_clk_IBUF_BUFG |        200.00 |              7.14 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.25 |           18 |            18 | WRITE_FIRST  |             0.00 |
| Cascade Group ( 7 BRAMs )                                        |     0.006 | RAMB36 |       24.38 | ap_clk_IBUF_BUFG |        200.00 |             45.61 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |             45.72 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer20_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_0 |    <0.001 | RAMB36 |       24.98 | ap_clk_IBUF_BUFG |        200.00 |              6.52 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.53 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer20_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_1 |    <0.001 | RAMB36 |       24.98 | ap_clk_IBUF_BUFG |        200.00 |              6.52 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.53 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer20_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_2 |    <0.001 | RAMB36 |       24.98 | ap_clk_IBUF_BUFG |        200.00 |              6.52 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.53 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer20_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_3 |    <0.001 | RAMB36 |       24.98 | ap_clk_IBUF_BUFG |        200.00 |              6.52 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.53 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer20_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_4 |    <0.001 | RAMB36 |       24.98 | ap_clk_IBUF_BUFG |        200.00 |              6.52 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.53 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer20_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_5 |    <0.001 | RAMB36 |       24.98 | ap_clk_IBUF_BUFG |        200.00 |              6.52 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.53 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer20_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_6 |    <0.001 | RAMB36 |       20.82 | ap_clk_IBUF_BUFG |        200.00 |              6.52 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.53 |           18 |            18 | WRITE_FIRST  |             0.00 |
| Cascade Group ( 7 BRAMs )                                        |     0.006 | RAMB36 |       12.65 | ap_clk_IBUF_BUFG |        200.00 |             49.05 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |             43.59 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer51_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_0 |    <0.001 | RAMB36 |       12.91 | ap_clk_IBUF_BUFG |        200.00 |              7.01 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.23 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer51_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_1 |    <0.001 | RAMB36 |       12.91 | ap_clk_IBUF_BUFG |        200.00 |              7.01 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.23 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer51_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_2 |    <0.001 | RAMB36 |       12.91 | ap_clk_IBUF_BUFG |        200.00 |              7.01 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.23 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer51_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_3 |    <0.001 | RAMB36 |       12.91 | ap_clk_IBUF_BUFG |        200.00 |              7.01 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.23 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer51_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_4 |    <0.001 | RAMB36 |       12.91 | ap_clk_IBUF_BUFG |        200.00 |              7.01 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.23 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer51_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_5 |    <0.001 | RAMB36 |       12.91 | ap_clk_IBUF_BUFG |        200.00 |              7.01 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.23 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer51_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_6 |    <0.001 | RAMB36 |       11.10 | ap_clk_IBUF_BUFG |        200.00 |              7.01 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.23 |           18 |            18 | WRITE_FIRST  |             0.00 |
| Cascade Group ( 7 BRAMs )                                        |     0.006 | RAMB36 |       24.36 | ap_clk_IBUF_BUFG |        200.00 |             46.01 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |             44.34 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer56_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_0 |    <0.001 | RAMB36 |       24.96 | ap_clk_IBUF_BUFG |        200.00 |              6.57 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.33 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer56_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_1 |    <0.001 | RAMB36 |       24.96 | ap_clk_IBUF_BUFG |        200.00 |              6.57 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.33 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer56_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_2 |    <0.001 | RAMB36 |       24.96 | ap_clk_IBUF_BUFG |        200.00 |              6.57 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.33 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer56_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_3 |    <0.001 | RAMB36 |       24.96 | ap_clk_IBUF_BUFG |        200.00 |              6.57 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.33 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer56_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_4 |    <0.001 | RAMB36 |       24.96 | ap_clk_IBUF_BUFG |        200.00 |              6.57 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.33 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer56_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_5 |    <0.001 | RAMB36 |       24.96 | ap_clk_IBUF_BUFG |        200.00 |              6.57 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.33 |           18 |            18 | WRITE_FIRST  |             0.00 |
|   layer56_out_U/U_myproject_fifo_w18_d12480_A_ram/mem_reg_bram_6 |    <0.001 | RAMB36 |       20.76 | ap_clk_IBUF_BUFG |        200.00 |              6.57 |           18 |            18 | READ_FIRST   |           100.00 | ap_clk_IBUF_BUFG |        200.00 |              6.33 |           18 |            18 | WRITE_FIRST  |             0.00 |
+------------------------------------------------------------------+-----------+--------+-------------+------------------+---------------+-------------------+--------------+---------------+--------------+------------------+------------------+---------------+-------------------+--------------+---------------+--------------+------------------+


3.3.5 URAM
----------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------+---------------------+----------------+-------------------------+------------------+-------------+-----------------------+------------------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+
| Name                                                                                                                                                                                                    | Power (W) | Mode    | IREG_PRE or REG_CAS | Sleep Rate (%) | Average Inactive Cycles | Clock Name       | Clock (MHz) | Input Toggle Rate (%) | Output Toggle Rate (%) | Enable Rate A (%) | Write Enable A (%) | Data Width A | Enable Rate B (%) | Write Enable B (%) | Data Width B |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------+---------------------+----------------+-------------------------+------------------+-------------+-----------------------+------------------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config48_U0/K_U/gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U/ram_reg_uram_1 |     0.003 | URAM288 | Not Used            |           0.00 |                      10 | ap_clk_IBUF_BUFG |      200.00 |                 25.22 |                  49.47 |             14.12 |               0.00 |           72 |              0.10 |             100.00 |           72 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config48_U0/K_U/gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U/ram_reg_uram_1 |     0.003 | URAM288 | Not Used            |           0.00 |                      10 | ap_clk_IBUF_BUFG |      200.00 |                 25.22 |                  49.47 |             14.12 |               0.00 |           72 |              0.10 |             100.00 |           72 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config60_U0/K_U/gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U/ram_reg_uram_1 |     0.003 | URAM288 | Not Used            |           0.00 |                      10 | ap_clk_IBUF_BUFG |      200.00 |                 25.04 |                  49.40 |             13.81 |               0.00 |           72 |              0.12 |             100.00 |           72 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config60_U0/K_U/gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U/ram_reg_uram_1 |     0.003 | URAM288 | Not Used            |           0.00 |                      10 | ap_clk_IBUF_BUFG |      200.00 |                 25.04 |                  49.40 |             13.81 |               0.00 |           72 |              0.12 |             100.00 |           72 |
| MultiHeadAttention_array_array_ap_fixed_18_3_4_3_0_1u_config30_U0/K_U/gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U/ram_reg_uram_1 |     0.003 | URAM288 | Not Used            |           0.00 |                      10 | ap_clk_IBUF_BUFG |      200.00 |                 24.92 |                  49.27 |             13.83 |               0.00 |           72 |              0.06 |             100.00 |           72 |
| MultiHeadAttention_array_array_ap_fixed_18_3_4_3_0_1u_config30_U0/K_U/gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U/ram_reg_uram_1 |     0.003 | URAM288 | Not Used            |           0.00 |                      10 | ap_clk_IBUF_BUFG |      200.00 |                 24.92 |                  49.27 |             13.83 |               0.00 |           72 |              0.06 |             100.00 |           72 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config42_U0/K_U/gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U/ram_reg_uram_1 |     0.003 | URAM288 | Not Used            |           0.00 |                      10 | ap_clk_IBUF_BUFG |      200.00 |                 24.60 |                  49.38 |             11.26 |               0.00 |           72 |              0.11 |             100.00 |           72 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config42_U0/K_U/gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U/ram_reg_uram_1 |     0.003 | URAM288 | Not Used            |           0.00 |                      10 | ap_clk_IBUF_BUFG |      200.00 |                 24.60 |                  49.38 |             11.26 |               0.00 |           72 |              0.11 |             100.00 |           72 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config48_U0/Q_U/gen_buffer[0].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U/ram_reg_uram_1 |     0.003 | URAM288 | Not Used            |           0.00 |                      10 | ap_clk_IBUF_BUFG |      200.00 |                 25.22 |                  49.47 |              8.40 |               0.00 |           72 |              0.10 |             100.00 |           72 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config48_U0/Q_U/gen_buffer[1].myproject_MultiHeadAttention_array_array_ap_fixed_18_4_4_3_0_1u_config18_s_K_RAM_S2P_URmb6_memcore_U/ram_reg_uram_1 |     0.003 | URAM288 | Not Used            |           0.00 |                      10 | ap_clk_IBUF_BUFG |      200.00 |                 25.22 |                  49.47 |              8.40 |               0.00 |           72 |              0.10 |             100.00 |           72 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------+---------------------+----------------+-------------------------+------------------+-------------+-----------------------+------------------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+


3.3.6 DSPs
----------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+------------------+------------+------------+-----------------+-------------+
| Name                                                                                                                                                          | Power (W) | Clock A (MHz) | Clock Name       | MULT Used? | MREG Used? | Pre-Adder Used? | Signal Rate |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+------------------+------------+------------+-----------------+-------------+
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config66_U0/MultiHeadAttention_array_array_config66_Loop_compute_output_proc52_U0/mul_ln509_reg_854_reg |     0.003 |        200.00 | ap_clk_IBUF_BUFG | Yes        | No         | No              |       85.78 |
| MultiHeadAttention_array_array_ap_fixed_18_3_4_3_0_1u_config30_U0/MultiHeadAttention_array_array_config30_Loop_compute_output_proc16_U0/tmp_reg_882_reg       |     0.003 |        200.00 | ap_clk_IBUF_BUFG | Yes        | No         | No              |       88.61 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config66_U0/MultiHeadAttention_array_array_config66_Loop_compute_output_proc52_U0/tmp_reg_884_reg       |     0.003 |        200.00 | ap_clk_IBUF_BUFG | Yes        | No         | No              |       88.65 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config78_U0/MultiHeadAttention_array_array_config78_Loop_compute_output_proc64_U0/tmp_reg_886_reg       |     0.003 |        200.00 | ap_clk_IBUF_BUFG | Yes        | No         | No              |       88.58 |
| MultiHeadAttention_array_array_ap_fixed_18_3_4_3_0_1u_config30_U0/MultiHeadAttention_array_array_config30_Loop_compute_output_proc16_U0/mul_ln509_reg_852_reg |     0.003 |        200.00 | ap_clk_IBUF_BUFG | Yes        | No         | No              |       85.65 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config78_U0/MultiHeadAttention_array_array_config78_Loop_compute_output_proc64_U0/mul_ln509_reg_856_reg |     0.003 |        200.00 | ap_clk_IBUF_BUFG | Yes        | No         | No              |       85.66 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config60_U0/MultiHeadAttention_array_array_config60_Loop_compute_output_proc46_U0/tmp_reg_886_reg       |     0.003 |        200.00 | ap_clk_IBUF_BUFG | Yes        | No         | No              |       88.62 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config60_U0/MultiHeadAttention_array_array_config60_Loop_compute_output_proc46_U0/mul_ln509_reg_856_reg |     0.003 |        200.00 | ap_clk_IBUF_BUFG | Yes        | No         | No              |       85.68 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config48_U0/MultiHeadAttention_array_array_config48_Loop_compute_output_proc34_U0/mul_ln509_reg_852_reg |     0.003 |        200.00 | ap_clk_IBUF_BUFG | Yes        | No         | No              |       85.69 |
| MultiHeadAttention_array_array_ap_fixed_18_2_4_3_0_1u_config48_U0/MultiHeadAttention_array_array_config48_Loop_compute_output_proc34_U0/tmp_reg_882_reg       |     0.003 |        200.00 | ap_clk_IBUF_BUFG | Yes        | No         | No              |       88.62 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+------------------+------------+------------+-----------------+-------------+


