module MuxLOCtrl (
input wire[31:0] DivCtrlOut,
input wire[31:0] MultCtrlOut,
input wire LOCtrl,
output reg[31:0] MuxLOOut
);
parameter S0 = 0, S1 = 1;
always @(*) begin
	case(LOCtrl)
		S0:
			MuxLOOut <= DivCtrlOut;
		S1:
			MuxLOOut <= MultCtrlOut;
	endcase
end

endmodule
