# system info subsys_ftile_25gbe_rx_dma on 2025.10.16.14:52:21
system_info:
name,value
DEVICE,AGFB027R24C2E2VR2
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for subsys_ftile_25gbe_rx_dma on 2025.10.16.14:52:21
files:
filepath,kind,attributes,module,is_top
sim/subsys_ftile_25gbe_rx_dma.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,subsys_ftile_25gbe_rx_dma,true
altera_mm_interconnect_1920/sim/subsys_ftile_25gbe_rx_dma_altera_mm_interconnect_1920_2wjlesi.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,subsys_ftile_25gbe_rx_dma_altera_mm_interconnect_1920_2wjlesi,false
altera_avalon_st_adapter_1920/sim/subsys_ftile_25gbe_rx_dma_altera_avalon_st_adapter_1920_zp7psji.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,subsys_ftile_25gbe_rx_dma_altera_avalon_st_adapter_1920_zp7psji,false
altera_reset_controller_1922/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1922/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_192/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_master_translator_192_lykd4la.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_master_translator_192_lykd4la,false
altera_merlin_slave_translator_191/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_1922/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_master_agent_1922_fy3n5ti.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_master_agent_1922_fy3n5ti,false
altera_merlin_slave_agent_1921/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_router_1921/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_router_1921_fojawpq.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_router_1921_fojawpq,false
altera_merlin_router_1921/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_router_1921_vik365y.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_router_1921_vik365y,false
altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_traffic_limiter_1921_js7yfey,false
altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_traffic_limiter_1921_js7yfey,false
altera_merlin_traffic_limiter_1921/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_traffic_limiter_1921_js7yfey.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_traffic_limiter_1921_js7yfey,false
altera_merlin_demultiplexer_1921/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_demultiplexer_1921_lym5ila.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_demultiplexer_1921_lym5ila,false
altera_merlin_multiplexer_1922/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_multiplexer_1922_btmbfii.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_multiplexer_1922_btmbfii,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_multiplexer_1922_btmbfii,false
altera_merlin_demultiplexer_1921/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_demultiplexer_1921_o4yxuty.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_demultiplexer_1921_o4yxuty,false
altera_merlin_multiplexer_1922/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_multiplexer_1922_7hnkwka.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_multiplexer_1922_7hnkwka,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_altera_merlin_multiplexer_1922_7hnkwka,false
data_format_adapter_1930/sim/subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy,false
data_format_adapter_1930/sim/subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy_state_ram.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy,false
data_format_adapter_1930/sim/subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy_data_ram.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy,false
data_format_adapter_1930/sim/subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy_sop_ram.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy,false
data_format_adapter_1930/sim/subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy_error_ram.sv,SYSTEM_VERILOG,,subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy,false
altera_merlin_traffic_limiter_1921/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,subsys_ftile_25gbe_rx_dma_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq,false
altera_avalon_sc_fifo_1932/sim/subsys_ftile_25gbe_rx_dma_altera_avalon_sc_fifo_1932_w27kryi.v,VERILOG,,subsys_ftile_25gbe_rx_dma_altera_avalon_sc_fifo_1932_w27kryi,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
subsys_ftile_25gbe_rx_dma.ftile_clk_reset,ftile_clk_reset
subsys_ftile_25gbe_rx_dma.rx_dma_clock,rx_dma_clock
subsys_ftile_25gbe_rx_dma.rx_dma_csr,rx_dma_csr
subsys_ftile_25gbe_rx_dma.rx_dma_dispatcher,rx_dma_dispatcher
subsys_ftile_25gbe_rx_dma.rx_dma_fifo_0,rx_dma_fifo_0
subsys_ftile_25gbe_rx_dma.rx_dma_ftile_clock,rx_dma_ftile_clock
subsys_ftile_25gbe_rx_dma.rx_dma_prefetcher,rx_dma_prefetcher
subsys_ftile_25gbe_rx_dma.rx_dma_reset,rx_dma_reset
subsys_ftile_25gbe_rx_dma.rx_dma_write_master,rx_dma_write_master
subsys_ftile_25gbe_rx_dma.mm_interconnect_0,subsys_ftile_25gbe_rx_dma_altera_mm_interconnect_1920_2wjlesi
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.rx_dma_csr_m0_translator,subsys_ftile_25gbe_rx_dma_altera_merlin_master_translator_192_lykd4la
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.rx_dma_dispatcher_CSR_translator,subsys_ftile_25gbe_rx_dma_altera_merlin_slave_translator_191_x56fcki
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.rx_dma_prefetcher_Csr_translator,subsys_ftile_25gbe_rx_dma_altera_merlin_slave_translator_191_x56fcki
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.rx_dma_csr_m0_agent,subsys_ftile_25gbe_rx_dma_altera_merlin_master_agent_1922_fy3n5ti
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.rx_dma_dispatcher_CSR_agent,subsys_ftile_25gbe_rx_dma_altera_merlin_slave_agent_1921_b6r3djy
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.rx_dma_prefetcher_Csr_agent,subsys_ftile_25gbe_rx_dma_altera_merlin_slave_agent_1921_b6r3djy
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.rx_dma_dispatcher_CSR_agent_rsp_fifo,subsys_ftile_25gbe_rx_dma_altera_avalon_sc_fifo_1932_w27kryi
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.rx_dma_prefetcher_Csr_agent_rsp_fifo,subsys_ftile_25gbe_rx_dma_altera_avalon_sc_fifo_1932_w27kryi
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.router,subsys_ftile_25gbe_rx_dma_altera_merlin_router_1921_fojawpq
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.router_001,subsys_ftile_25gbe_rx_dma_altera_merlin_router_1921_vik365y
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.router_002,subsys_ftile_25gbe_rx_dma_altera_merlin_router_1921_vik365y
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.rx_dma_csr_m0_limiter,subsys_ftile_25gbe_rx_dma_altera_merlin_traffic_limiter_1921_js7yfey
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.rx_dma_csr_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,subsys_ftile_25gbe_rx_dma_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.rx_dma_csr_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,subsys_ftile_25gbe_rx_dma_altera_avalon_sc_fifo_1932_w27kryi
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.cmd_demux,subsys_ftile_25gbe_rx_dma_altera_merlin_demultiplexer_1921_lym5ila
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.cmd_mux,subsys_ftile_25gbe_rx_dma_altera_merlin_multiplexer_1922_btmbfii
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.cmd_mux_001,subsys_ftile_25gbe_rx_dma_altera_merlin_multiplexer_1922_btmbfii
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.rsp_demux,subsys_ftile_25gbe_rx_dma_altera_merlin_demultiplexer_1921_o4yxuty
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.rsp_demux_001,subsys_ftile_25gbe_rx_dma_altera_merlin_demultiplexer_1921_o4yxuty
subsys_ftile_25gbe_rx_dma.mm_interconnect_0.rsp_mux,subsys_ftile_25gbe_rx_dma_altera_merlin_multiplexer_1922_7hnkwka
subsys_ftile_25gbe_rx_dma.avalon_st_adapter,subsys_ftile_25gbe_rx_dma_altera_avalon_st_adapter_1920_zp7psji
subsys_ftile_25gbe_rx_dma.avalon_st_adapter.data_format_adapter_0,subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy
subsys_ftile_25gbe_rx_dma.rst_controller,altera_reset_controller
subsys_ftile_25gbe_rx_dma.rst_controller_001,altera_reset_controller
