// Seed: 1827040735
module module_0 (
    output tri id_0,
    output wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    output tri1 id_7,
    input tri id_8,
    input wand id_9,
    input supply1 id_10
);
  assign id_6 = 1;
  assign id_1 = 1;
  initial @(posedge 1);
  assign id_4 = id_3;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    output wor   id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  wire  id_5
);
  wire id_7;
  module_0(
      id_1, id_1, id_5, id_0, id_2, id_0, id_1, id_1, id_0, id_5, id_3
  );
  wire id_8;
endmodule
