{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667530362130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667530362130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 20:52:42 2022 " "Processing started: Thu Nov 03 20:52:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667530362130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667530362130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_mod -c reg_mod " "Command: quartus_map --read_settings_files=on --write_settings_files=off reg_mod -c reg_mod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667530362130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667530362651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667530362651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_mod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_mod " "Found entity 1: reg_mod" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530368958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667530368958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_mod " "Elaborating entity \"reg_mod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667530368990 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369005 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } { 1712 512 768 1968 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369005 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369005 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369005 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369005 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369005 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369005 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369005 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369005 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } { 2120 512 768 2376 "inst40" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369005 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369005 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369005 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369005 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369005 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369005 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2120 512 768 2376 "inst40" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369005 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369005 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } { 2520 512 768 2776 "inst41" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369005 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369005 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369005 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369005 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369005 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369007 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369007 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369007 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } { 2928 512 768 3184 "inst42" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369007 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369007 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369007 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369007 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369007 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369007 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2928 512 768 3184 "inst42" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369007 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369007 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } { 3336 512 768 3592 "inst43" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369007 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369008 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369008 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369008 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369008 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369008 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3336 512 768 3592 "inst43" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369008 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369008 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } { 3744 512 768 4000 "inst44" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369008 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369008 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369008 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369008 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369008 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369008 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 3744 512 768 4000 "inst44" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369008 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369008 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } { 4144 512 768 4400 "inst45" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369009 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369009 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369009 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369009 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369009 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369009 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369009 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369009 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } { 4552 512 768 4808 "inst46" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369009 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369009 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369009 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369009 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369009 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369009 ""}  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4552 512 768 4808 "inst46" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369009 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "b16_ind_reg inst41 " "Block or symbol \"b16_ind_reg\" of instance \"inst41\" overlaps another block or symbol" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 2520 512 768 2776 "inst41" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667530369010 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "b16_ind_reg inst45 " "Block or symbol \"b16_ind_reg\" of instance \"inst45\" overlaps another block or symbol" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 4144 512 768 4400 "inst45" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667530369010 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1320 4688 4704 1496 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1667530369011 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 0 4680 4696 168 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1667530369013 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b8bus_or_gate.bdf 1 1 " "Using design file b8bus_or_gate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b8bus_or_gate " "Found entity 1: b8bus_or_gate" {  } { { "b8bus_or_gate.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b8bus_or_gate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369034 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b8bus_or_gate b8bus_or_gate:inst47 " "Elaborating entity \"b8bus_or_gate\" for hierarchy \"b8bus_or_gate:inst47\"" {  } { { "reg_mod.bdf" "inst47" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1744 1440 1608 1936 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369034 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_or.vhd 2 1 " "Using design file b16_or.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_or-LogicFunc " "Found design unit 1: b16_or-LogicFunc" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_or.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369327 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_or " "Found entity 1: b16_or" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_or.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369327 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_or b8bus_or_gate:inst47\|b16_or:inst14 " "Elaborating entity \"b16_or\" for hierarchy \"b8bus_or_gate:inst47\|b16_or:inst14\"" {  } { { "b8bus_or_gate.bdf" "inst14" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b8bus_or_gate.bdf" { { 600 1248 1408 680 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369330 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_ind_reg.bdf 1 1 " "Using design file b16_ind_reg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b16_ind_reg " "Found entity 1: b16_ind_reg" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369341 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_ind_reg b16_ind_reg:inst " "Elaborating entity \"b16_ind_reg\" for hierarchy \"b16_ind_reg:inst\"" {  } { { "reg_mod.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1712 512 768 1968 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369341 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout2\[15..0\] regout " "Bus \"regout2\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369343 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "regout3\[15..0\] regout " "Bus \"regout3\[15..0\]\" found using same base name as \"regout\", which might lead to a name conflict." {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1667530369343 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout " "Converted elements in bus name \"regout\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout\[15..0\] regout15..0 " "Converted element name(s) from \"regout\[15..0\]\" to \"regout15..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369343 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -352 2456 2632 -336 "regout\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369343 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout2 " "Converted elements in bus name \"regout2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout2\[15..0\] regout215..0 " "Converted element name(s) from \"regout2\[15..0\]\" to \"regout215..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369343 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -144 2488 2664 -128 "regout2\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369343 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "regout3 " "Converted elements in bus name \"regout3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "regout3\[15..0\] regout315..0 " "Converted element name(s) from \"regout3\[15..0\]\" to \"regout315..0\"" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369344 ""}  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 64 2472 2648 80 "regout3\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1667530369344 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -176 3632 3648 0 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1667530369344 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "b16_ind_reg.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -1232 3640 3656 -1064 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1667530369345 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_sequential_receiver.bdf 1 1 " "Using design file decoder_sequential_receiver.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_sequential_receiver " "Found entity 1: decoder_sequential_receiver" {  } { { "decoder_sequential_receiver.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369359 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_sequential_receiver b16_ind_reg:inst\|decoder_sequential_receiver:inst1 " "Elaborating entity \"decoder_sequential_receiver\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\"" {  } { { "b16_ind_reg.bdf" "inst1" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -336 1904 2184 -240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369359 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxx.vhd 2 1 " "Using design file muxx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxx-SYN " "Found design unit 1: muxx-SYN" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369369 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxx " "Found entity 1: muxx" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369369 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxx b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6 " "Elaborating entity \"muxx\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\"" {  } { { "decoder_sequential_receiver.bdf" "inst6" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 1648 992 1072 1952 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "LPM_MUX_component" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667530369389 ""}  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667530369389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s1e " "Found entity 1: mux_s1e" {  } { { "db/mux_s1e.tdf" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/mux_s1e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667530369419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s1e b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated " "Elaborating entity \"mux_s1e\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|muxx:inst6\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369419 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369429 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369429 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|bus_split:inst7 " "Elaborating entity \"bus_split\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|bus_split:inst7\"" {  } { { "decoder_sequential_receiver.bdf" "inst7" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 1640 840 984 1944 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369429 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder16.bdf 1 1 " "Using design file adder16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369438 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|adder16:inst " "Elaborating entity \"adder16\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|adder16:inst\"" {  } { { "decoder_sequential_receiver.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 520 816 968 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369438 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|adder16:inst\|adder:inst26 " "Elaborating entity \"adder\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|adder16:inst\|adder:inst26\"" {  } { { "adder16.bdf" "inst26" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { { 2128 944 1040 2224 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369448 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "CONSTANT_VALUE " "Undeclared parameter CONSTANT_VALUE" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667530369448 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "ci+1 CONSTANT_VALUE " "Can't find a definition for parameter ci+1 -- assuming CONSTANT_VALUE was intended to be a quoted string" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1667530369448 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 832 864 720 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667530369448 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 944 976 720 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667530369448 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst14 " "Primitive \"NOT\" of instance \"inst14\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 1048 1080 720 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667530369449 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369460 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369460 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|bus_split_out:inst10 " "Elaborating entity \"bus_split_out\" for hierarchy \"b16_ind_reg:inst\|decoder_sequential_receiver:inst1\|bus_split_out:inst10\"" {  } { { "decoder_sequential_receiver.bdf" "inst10" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 592 656 800 896 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369460 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_en.vhd 2 1 " "Using design file b16_en.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_en-LogicFunc " "Found design unit 1: b16_en-LogicFunc" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369469 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_en " "Found entity 1: b16_en" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369469 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_en b16_ind_reg:inst\|b16_en:inst34 " "Elaborating entity \"b16_en\" for hierarchy \"b16_ind_reg:inst\|b16_en:inst34\"" {  } { { "b16_ind_reg.bdf" "inst34" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -384 2280 2440 -304 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369469 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16bit_latch.bdf 1 1 " "Using design file b16bit_latch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b16bit_latch " "Found entity 1: b16bit_latch" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369478 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16bit_latch b16_ind_reg:inst\|b16bit_latch:inst32 " "Elaborating entity \"b16bit_latch\" for hierarchy \"b16_ind_reg:inst\|b16bit_latch:inst32\"" {  } { { "b16_ind_reg.bdf" "inst32" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { -376 1504 1720 -280 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369478 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split inst3 " "Block or symbol \"bus_split\" of instance \"inst3\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 1048 1192 576 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667530369479 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst7 " "Block or symbol \"bus_split_out\" of instance \"inst7\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 624 768 576 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667530369479 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitdlatch.bdf 1 1 " "Using design file 8bitdlatch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitdlatch " "Found entity 1: 8bitdlatch" {  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369491 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitdlatch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst " "Elaborating entity \"8bitdlatch\" for hierarchy \"b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\"" {  } { { "b16bit_latch.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 872 1040 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369492 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constt.bdf 1 1 " "Using design file constt.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 constt " "Found entity 1: constt" {  } { { "constt.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/constt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constt b16_ind_reg:inst\|constt:inst4 " "Elaborating entity \"constt\" for hierarchy \"b16_ind_reg:inst\|constt:inst4\"" {  } { { "b16_ind_reg.bdf" "inst4" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_ind_reg.bdf" { { 168 792 952 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369503 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst3 " "Block or symbol \"bus_split_out\" of instance \"inst3\" overlaps another block or symbol" {  } { { "constt.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/constt.bdf" { { -152 728 872 152 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667530369503 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b_invreg_write_selector.bdf 1 1 " "Using design file b_invreg_write_selector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b_invreg_write_selector " "Found entity 1: b_invreg_write_selector" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369524 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_invreg_write_selector b_invreg_write_selector:inst1 " "Elaborating entity \"b_invreg_write_selector\" for hierarchy \"b_invreg_write_selector:inst1\"" {  } { { "reg_mod.bdf" "inst1" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1992 512 768 2120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369524 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "generalc " "Pin \"generalc\" is missing source" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 1368 4904 4920 1544 "generalc" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1667530369525 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "generala " "Pin \"generala\" not connected" {  } { { "b_invreg_write_selector.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b_invreg_write_selector.bdf" { { 312 4912 4928 480 "generala" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1667530369525 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busified_16decoder.bdf 1 1 " "Using design file busified_16decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 busified_16decoder " "Found entity 1: busified_16decoder" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369552 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busified_16decoder busified_16decoder:inst24 " "Elaborating entity \"busified_16decoder\" for hierarchy \"busified_16decoder:inst24\"" {  } { { "reg_mod.bdf" "inst24" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 880 736 936 976 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369552 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_invert.vhd 2 1 " "Using design file b16_invert.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_invert-LogicFunc " "Found design unit 1: b16_invert-LogicFunc" {  } { { "b16_invert.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_invert.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369561 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_invert " "Found entity 1: b16_invert" {  } { { "b16_invert.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_invert.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369561 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_invert busified_16decoder:inst24\|b16_invert:inst3 " "Elaborating entity \"b16_invert\" for hierarchy \"busified_16decoder:inst24\|b16_invert:inst3\"" {  } { { "busified_16decoder.bdf" "inst3" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 232 1088 1248 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 busified_16decoder:inst24\|74154:inst24 " "Elaborating entity \"74154\" for hierarchy \"busified_16decoder:inst24\|74154:inst24\"" {  } { { "busified_16decoder.bdf" "inst24" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 240 800 920 528 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "busified_16decoder:inst24\|74154:inst24 " "Elaborated megafunction instantiation \"busified_16decoder:inst24\|74154:inst24\"" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 240 800 920 528 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369574 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus4_split.vhd 2 1 " "Using design file bus4_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus4_split-LogicFunc " "Found design unit 1: bus4_split-LogicFunc" {  } { { "bus4_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369582 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus4_split " "Found entity 1: bus4_split" {  } { { "bus4_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369582 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus4_split busified_16decoder:inst24\|bus4_split:inst " "Elaborating entity \"bus4_split\" for hierarchy \"busified_16decoder:inst24\|bus4_split:inst\"" {  } { { "busified_16decoder.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 232 576 712 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369583 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus16_4.bdf 1 1 " "Using design file bus16_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus16_4 " "Found entity 1: bus16_4" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369591 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus16_4 bus16_4:inst23 " "Elaborating entity \"bus16_4\" for hierarchy \"bus16_4:inst23\"" {  } { { "reg_mod.bdf" "inst23" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 880 496 648 1008 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369592 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus8_split_out inst9 " "Block or symbol \"bus8_split_out\" of instance \"inst9\" overlaps another block or symbol" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 232 840 976 408 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667530369592 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus4_split_out inst14 " "Block or symbol \"bus4_split_out\" of instance \"inst14\" overlaps another block or symbol" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 200 1200 1336 312 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667530369592 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus4_split_out inst16 " "Block or symbol \"bus4_split_out\" of instance \"inst16\" overlaps another block or symbol" {  } { { "bus16_4.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 456 1232 1368 568 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667530369592 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus4_split_out.vhd 2 1 " "Using design file bus4_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus4_split_out-LogicFunc " "Found design unit 1: bus4_split_out-LogicFunc" {  } { { "bus4_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369600 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus4_split_out " "Found entity 1: bus4_split_out" {  } { { "bus4_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus4_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369600 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus4_split_out bus16_4:inst23\|bus4_split_out:inst14 " "Elaborating entity \"bus4_split_out\" for hierarchy \"bus16_4:inst23\|bus4_split_out:inst14\"" {  } { { "bus16_4.bdf" "inst14" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 200 1200 1336 312 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369600 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus8_split.vhd 2 1 " "Using design file bus8_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus8_split-LogicFunc " "Found design unit 1: bus8_split-LogicFunc" {  } { { "bus8_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369609 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus8_split " "Found entity 1: bus8_split" {  } { { "bus8_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369609 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus8_split bus16_4:inst23\|bus8_split:inst12 " "Elaborating entity \"bus8_split\" for hierarchy \"bus16_4:inst23\|bus8_split:inst12\"" {  } { { "bus16_4.bdf" "inst12" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 232 992 1128 408 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369610 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus8_split_out.vhd 2 1 " "Using design file bus8_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus8_split_out-LogicFunc " "Found design unit 1: bus8_split_out-LogicFunc" {  } { { "bus8_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369618 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus8_split_out " "Found entity 1: bus8_split_out" {  } { { "bus8_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus8_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667530369618 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667530369618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus8_split_out bus16_4:inst23\|bus8_split_out:inst9 " "Elaborating entity \"bus8_split_out\" for hierarchy \"bus16_4:inst23\|bus8_split_out:inst9\"" {  } { { "bus16_4.bdf" "inst9" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus16_4.bdf" { { 232 840 976 408 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530369618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370905 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370905 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370906 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370906 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370906 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370906 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370906 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370906 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370906 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370906 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370906 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370906 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370906 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370906 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370906 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370907 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370908 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst1\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370909 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370910 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370911 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst " "Latch b16_ind_reg:inst\|b16bit_latch:inst32\|8bitdlatch:inst\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|32 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|32" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst " "Latch b16_ind_reg:inst40\|b16bit_latch:inst32\|8bitdlatch:inst\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|31 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|31" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst " "Latch b16_ind_reg:inst41\|b16bit_latch:inst32\|8bitdlatch:inst\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|30 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|30" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370912 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst " "Latch b16_ind_reg:inst42\|b16bit_latch:inst32\|8bitdlatch:inst\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|29 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|29" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 376 720 784 480 "29" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370913 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst " "Latch b16_ind_reg:inst43\|b16bit_latch:inst32\|8bitdlatch:inst\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|28 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|28" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370913 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst " "Latch b16_ind_reg:inst44\|b16bit_latch:inst32\|8bitdlatch:inst\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|27 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|27" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 600 720 784 704 "27" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370913 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst " "Latch b16_ind_reg:inst45\|b16bit_latch:inst32\|8bitdlatch:inst\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|26 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|26" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 712 720 784 816 "26" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370913 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst " "Latch b16_ind_reg:inst46\|b16bit_latch:inst32\|8bitdlatch:inst\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA busified_16decoder:inst24\|74154:inst24\|25 " "Ports D and ENA on the latch are fed by the same signal busified_16decoder:inst24\|74154:inst24\|25" {  } { { "74154.bdf" "" { Schematic "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74154.bdf" { { 824 720 784 928 "25" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667530370913 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667530370913 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "generalc GND " "Pin \"generalc\" is stuck at GND" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 1320 4688 4704 1496 "generalc" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667530370982 "|reg_mod|generalc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667530370982 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667530371035 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667530371434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667530371434 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[15\] " "No output dependent on input pin \"decoder_write_select\[15\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667530371481 "|reg_mod|decoder_write_select[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[14\] " "No output dependent on input pin \"decoder_write_select\[14\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667530371481 "|reg_mod|decoder_write_select[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[13\] " "No output dependent on input pin \"decoder_write_select\[13\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667530371481 "|reg_mod|decoder_write_select[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_write_select\[12\] " "No output dependent on input pin \"decoder_write_select\[12\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 224 240 -64 "decoder_write_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667530371481 "|reg_mod|decoder_write_select[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[15\] " "No output dependent on input pin \"decoder_read_select\[15\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667530371481 "|reg_mod|decoder_read_select[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[14\] " "No output dependent on input pin \"decoder_read_select\[14\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667530371481 "|reg_mod|decoder_read_select[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[13\] " "No output dependent on input pin \"decoder_read_select\[13\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667530371481 "|reg_mod|decoder_read_select[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decoder_read_select\[12\] " "No output dependent on input pin \"decoder_read_select\[12\]\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { -296 296 312 -64 "decoder_read_select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667530371481 "|reg_mod|decoder_read_select[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "generala " "No output dependent on input pin \"generala\"" {  } { { "reg_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/reg_mod.bdf" { { 0 4680 4696 168 "generala" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667530371481 "|reg_mod|generala"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667530371481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "659 " "Implemented 659 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667530371483 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667530371483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "528 " "Implemented 528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667530371483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667530371483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 381 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 381 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667530371506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 20:52:51 2022 " "Processing ended: Thu Nov 03 20:52:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667530371506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667530371506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667530371506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667530371506 ""}
