INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XLINIX/viv_projects/project_17/project_17.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/XLINIX/viv_projects/project_17/project_17.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
