[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler mem_ctrls ruby sys_port_proxy voltage_domain
boot_osflags=a
cache_line_size=64
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
exit_on_work_items=false
init_param=0
kernel=
kernel_addr_check=true
kernel_extras=
kvm_vm=Null
load_addr_mask=18446744073709551615
load_offset=0
mem_mode=timing
mem_ranges=0:4294967295:0:0:0:0
memories=system.mem_ctrls
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
readfile=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.sys_port_proxy.slave[0]

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu]
type=DerivO3CPU
children=apic_clk_domain branchPred dtb fuPool interrupts isa itb tracer workload
InternalInterferenceHit=false
L2inv_on_Squash=false
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
allowSpecBuffHit=false
backComSize=5
branchPred=system.cpu.branchPred
cacheStorePorts=200
cacheValidationPorts=200
checker=Null
cleanupLQExecd_on_Squash=false
cleanupLQInflight_on_Squash=false
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu.dtb
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu.interrupts
isa=system.cpu.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=333333333
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
simulateScheme=UnsafeBaseline
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu.workload
dcache_port=system.ruby.l1_cntrl0.sequencer.slave[1]
icache_port=system.ruby.l1_cntrl0.sequencer.slave[0]

[system.cpu.apic_clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu.branchPred]
type=LTAGE
BTBEntries=4096
BTBTagSize=16
RASSize=16
eventq_index=0
histBufferSize=2097152
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
logSizeBiMP=14
logSizeLoopPred=8
logSizeTagTables=11
maxHist=640
minHist=4
minTagWidth=7
nHistoryTables=12
numThreads=1
tagTableCounterBits=3
useIndirect=true

[system.cpu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
walker=system.cpu.dtb.walker

[system.cpu.dtb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.ruby.l1_cntrl0.sequencer.slave[4]

[system.cpu.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8
eventq_index=0

[system.cpu.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu.fuPool.FUList0.opList

[system.cpu.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1

[system.cpu.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=1
pipelined=false

[system.cpu.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2

[system.cpu.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2 system.cpu.fuPool.FUList3.opList3 system.cpu.fuPool.FUList3.opList4

[system.cpu.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu.fuPool.FUList4.opList0 system.cpu.fuPool.FUList4.opList1

[system.cpu.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
eventq_index=0
opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19

[system.cpu.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu.fuPool.FUList6]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu.fuPool.FUList6.opList0 system.cpu.fuPool.FUList6.opList1

[system.cpu.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu.fuPool.FUList7]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1 system.cpu.fuPool.FUList7.opList2 system.cpu.fuPool.FUList7.opList3

[system.cpu.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu.fuPool.FUList7.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu.fuPool.FUList7.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu.fuPool.FUList8]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu.fuPool.FUList8.opList

[system.cpu.fuPool.FUList8.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu.interrupts]
type=X86LocalApic
clk_domain=system.cpu.apic_clk_domain
default_p_state=UNDEFINED
eventq_index=0
int_latency=1000
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=2305843009213693952
pio_latency=100000
power_model=
system=system
int_master=system.ruby.l1_cntrl0.sequencer.slave[2]
int_slave=system.ruby.l1_cntrl0.sequencer.master[1]
pio=system.ruby.l1_cntrl0.sequencer.master[0]

[system.cpu.isa]
type=X86ISA
eventq_index=0

[system.cpu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
walker=system.cpu.itb.walker

[system.cpu.itb.walker]
type=X86PagetableWalker
clk_domain=system.cpu_clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.ruby.l1_cntrl0.sequencer.slave[3]

[system.cpu.tracer]
type=ExeTracer
eventq_index=0

[system.cpu.workload]
type=Process
cmd=hello
cwd=
drivers=
egid=100
env=
errout=/home/cuiyujie/workspace/cleanupspec/exp_script/../results/invisiSpec/UnsafeBaseline/hello.err
euid=100
eventq_index=0
executable=hello
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=/home/cuiyujie/workspace/cleanupspec/exp_script/../results/invisiSpec/UnsafeBaseline/hello.out
pgid=100
pid=100
ppid=0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.mem_ctrls]
type=DRAMCtrl
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoCoRaBaCh
bank_groups_per_rank=0
banks_per_rank=8
burst_length=8
channels=1
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=32
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=close
power_model=
range=0:4294967295:5:19:0:0
ranks_per_channel=2
read_buffer_size=32
static_backend_latency=10000
static_frontend_latency=10000
tBURST=5000
tCCD_L=0
tCK=1250
tCL=13750
tCS=2500
tRAS=35000
tRCD=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
write_buffer_size=32
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.ruby.dir_cntrl0.memory

[system.ruby]
type=RubySystem
children=clk_domain dir_cntrl0 l1_cntrl0 l2_cntrl0 memctrl_clk_domain network
access_backing_store=false
all_instructions=false
block_size_bytes=64
clk_domain=system.ruby.clk_domain
default_p_state=UNDEFINED
eventq_index=0
hot_lines=false
memory_size_bits=48
num_of_sequencers=1
number_of_virtual_networks=3
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
phys_mem=Null
power_model=
randomization=false

[system.ruby.clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.ruby.dir_cntrl0]
type=Directory_Controller
children=directory requestToDir responseFromDir responseFromMemory responseToDir
addr_ranges=0:4294967295:5:0:0:0
buffer_size=0
clk_domain=system.ruby.clk_domain
cluster_id=0
default_p_state=UNDEFINED
directory=system.ruby.dir_cntrl0.directory
directory_latency=6
eventq_index=0
number_of_TBEs=256
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
recycle_latency=10
requestToDir=system.ruby.dir_cntrl0.requestToDir
responseFromDir=system.ruby.dir_cntrl0.responseFromDir
responseFromMemory=system.ruby.dir_cntrl0.responseFromMemory
responseToDir=system.ruby.dir_cntrl0.responseToDir
ruby_system=system.ruby
system=system
to_mem_ctrl_latency=1
transitions_per_cycle=32
version=0
memory=system.mem_ctrls.port

[system.ruby.dir_cntrl0.directory]
type=RubyDirectoryMemory
addr_ranges=0:4294967295:5:0:0:0
eventq_index=0

[system.ruby.dir_cntrl0.requestToDir]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false
slave=system.ruby.network.master[5]

[system.ruby.dir_cntrl0.responseFromDir]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false
master=system.ruby.network.slave[6]

[system.ruby.dir_cntrl0.responseFromMemory]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false

[system.ruby.dir_cntrl0.responseToDir]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false
slave=system.ruby.network.master[6]

[system.ruby.l1_cntrl0]
type=L1Cache_Controller
children=L1Dcache L1Icache mandatoryQueue optionalQueue prefetcher requestFromL1Cache requestToL1Cache responseFromL1Cache responseToL1Cache sequencer unblockFromL1Cache
L1Dcache=system.ruby.l1_cntrl0.L1Dcache
L1Icache=system.ruby.l1_cntrl0.L1Icache
L2cache=system.ruby.l2_cntrl0.L2cache
addr_ranges=0:18446744073709551615:0:0:0:0
buffer_size=0
clk_domain=system.cpu_clk_domain
cluster_id=0
default_p_state=UNDEFINED
enable_prefetch=false
eventq_index=0
l1_request_latency=2
l1_response_latency=2
l2_select_num_bits=0
mandatoryQueue=system.ruby.l1_cntrl0.mandatoryQueue
number_of_TBEs=256
optionalQueue=system.ruby.l1_cntrl0.optionalQueue
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetcher=system.ruby.l1_cntrl0.prefetcher
recycle_latency=10
requestFromL1Cache=system.ruby.l1_cntrl0.requestFromL1Cache
requestToL1Cache=system.ruby.l1_cntrl0.requestToL1Cache
responseFromL1Cache=system.ruby.l1_cntrl0.responseFromL1Cache
responseToL1Cache=system.ruby.l1_cntrl0.responseToL1Cache
ruby_system=system.ruby
send_evictions=true
sequencer=system.ruby.l1_cntrl0.sequencer
system=system
to_l2_latency=1
transitions_per_cycle=4
unblockFromL1Cache=system.ruby.l1_cntrl0.unblockFromL1Cache
version=0

[system.ruby.l1_cntrl0.L1Dcache]
type=RubyCache
children=replacement_policy
assoc=8
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
is_index_randomized=false
mem_footprint_bits=0
remap_accesses=100
replacement_policy=system.ruby.l1_cntrl0.L1Dcache.replacement_policy
resourceStalls=false
ruby_system=system.ruby
size=65536
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1
tracks_sideeffects=false

[system.ruby.l1_cntrl0.L1Dcache.replacement_policy]
type=PseudoLRUReplacementPolicy
assoc=8
block_size=64
eventq_index=0
size=65536

[system.ruby.l1_cntrl0.L1Icache]
type=RubyCache
children=replacement_policy
assoc=4
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=true
is_index_randomized=false
mem_footprint_bits=0
remap_accesses=100
replacement_policy=system.ruby.l1_cntrl0.L1Icache.replacement_policy
resourceStalls=false
ruby_system=system.ruby
size=32768
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1
tracks_sideeffects=false

[system.ruby.l1_cntrl0.L1Icache.replacement_policy]
type=PseudoLRUReplacementPolicy
assoc=4
block_size=64
eventq_index=0
size=32768

[system.ruby.l1_cntrl0.mandatoryQueue]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false

[system.ruby.l1_cntrl0.optionalQueue]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false

[system.ruby.l1_cntrl0.prefetcher]
type=Prefetcher
cross_page=false
eventq_index=0
nonunit_filter=8
num_startup_pfs=1
num_streams=4
pf_per_stream=1
sys=system
train_misses=4
unit_filter=8

[system.ruby.l1_cntrl0.requestFromL1Cache]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false
master=system.ruby.network.slave[3]

[system.ruby.l1_cntrl0.requestToL1Cache]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false
slave=system.ruby.network.master[3]

[system.ruby.l1_cntrl0.responseFromL1Cache]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false
master=system.ruby.network.slave[4]

[system.ruby.l1_cntrl0.responseToL1Cache]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false
slave=system.ruby.network.master[4]

[system.ruby.l1_cntrl0.sequencer]
type=RubySequencer
L2inv=false
clk_domain=system.cpu_clk_domain
coreid=99
dcache=system.ruby.l1_cntrl0.L1Dcache
dcache_hit_latency=1
deadlock_threshold=500000
default_p_state=UNDEFINED
eventq_index=0
garnet_standalone=false
icache=system.ruby.l1_cntrl0.L1Icache
icache_hit_latency=1
is_cpu_sequencer=true
max_outstanding_requests=16
no_retry_on_stall=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
system=system
using_ruby_tester=false
version=0
master=system.cpu.interrupts.pio system.cpu.interrupts.int_slave
slave=system.cpu.icache_port system.cpu.dcache_port system.cpu.interrupts.int_master system.cpu.itb.walker.port system.cpu.dtb.walker.port

[system.ruby.l1_cntrl0.unblockFromL1Cache]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false
master=system.ruby.network.slave[5]

[system.ruby.l2_cntrl0]
type=L2Cache_Controller
children=DirRequestFromL2Cache L1RequestFromL2Cache L1RequestToL2Cache L2cache responseFromL2Cache responseToL2Cache unblockToL2Cache
DirRequestFromL2Cache=system.ruby.l2_cntrl0.DirRequestFromL2Cache
L1RequestFromL2Cache=system.ruby.l2_cntrl0.L1RequestFromL2Cache
L1RequestToL2Cache=system.ruby.l2_cntrl0.L1RequestToL2Cache
L2cache=system.ruby.l2_cntrl0.L2cache
addr_ranges=0:18446744073709551615:0:0:0:0
buffer_size=0
clk_domain=system.ruby.clk_domain
cluster_id=0
default_p_state=UNDEFINED
eventq_index=0
l2_request_latency=4
l2_response_latency=2
number_of_TBEs=256
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
recycle_latency=10
responseFromL2Cache=system.ruby.l2_cntrl0.responseFromL2Cache
responseToL2Cache=system.ruby.l2_cntrl0.responseToL2Cache
ruby_system=system.ruby
system=system
to_l1_latency=1
transitions_per_cycle=4
unblockToL2Cache=system.ruby.l2_cntrl0.unblockToL2Cache
version=0

[system.ruby.l2_cntrl0.DirRequestFromL2Cache]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false
master=system.ruby.network.slave[0]

[system.ruby.l2_cntrl0.L1RequestFromL2Cache]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false
master=system.ruby.network.slave[1]

[system.ruby.l2_cntrl0.L1RequestToL2Cache]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false
slave=system.ruby.network.master[1]

[system.ruby.l2_cntrl0.L2cache]
type=RubyCache
children=replacement_policy
assoc=16
block_size=0
dataAccessLatency=1
dataArrayBanks=1
eventq_index=0
is_icache=false
is_index_randomized=false
mem_footprint_bits=32
remap_accesses=100
replacement_policy=system.ruby.l2_cntrl0.L2cache.replacement_policy
resourceStalls=false
ruby_system=system.ruby
size=2097152
start_index_bit=6
tagAccessLatency=1
tagArrayBanks=1
tracks_sideeffects=false

[system.ruby.l2_cntrl0.L2cache.replacement_policy]
type=PseudoLRUReplacementPolicy
assoc=16
block_size=64
eventq_index=0
size=2097152

[system.ruby.l2_cntrl0.responseFromL2Cache]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false
master=system.ruby.network.slave[2]

[system.ruby.l2_cntrl0.responseToL2Cache]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false
slave=system.ruby.network.master[2]

[system.ruby.l2_cntrl0.unblockToL2Cache]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=false
randomization=false
slave=system.ruby.network.master[0]

[system.ruby.memctrl_clk_domain]
type=DerivedClockDomain
clk_divider=3
clk_domain=system.ruby.clk_domain
eventq_index=0

[system.ruby.network]
type=SimpleNetwork
children=ext_links0 ext_links1 ext_links2 routers
adaptive_routing=false
buffer_size=0
clk_domain=system.ruby.clk_domain
control_msg_size=8
default_p_state=UNDEFINED
endpoint_bandwidth=1000
eventq_index=0
ext_links=system.ruby.network.ext_links0 system.ruby.network.ext_links1 system.ruby.network.ext_links2
int_link_buffers=
int_links=
netifs=
number_of_virtual_networks=3
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
routers=system.ruby.network.routers
ruby_system=system.ruby
topology=Mesh_XY
master=system.ruby.l2_cntrl0.unblockToL2Cache.slave system.ruby.l2_cntrl0.L1RequestToL2Cache.slave system.ruby.l2_cntrl0.responseToL2Cache.slave system.ruby.l1_cntrl0.requestToL1Cache.slave system.ruby.l1_cntrl0.responseToL1Cache.slave system.ruby.dir_cntrl0.requestToDir.slave system.ruby.dir_cntrl0.responseToDir.slave
slave=system.ruby.l2_cntrl0.DirRequestFromL2Cache.master system.ruby.l2_cntrl0.L1RequestFromL2Cache.master system.ruby.l2_cntrl0.responseFromL2Cache.master system.ruby.l1_cntrl0.requestFromL1Cache.master system.ruby.l1_cntrl0.responseFromL1Cache.master system.ruby.l1_cntrl0.unblockFromL1Cache.master system.ruby.dir_cntrl0.responseFromDir.master

[system.ruby.network.ext_links0]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=system.ruby.l1_cntrl0
int_node=system.ruby.network.routers
latency=1
link_id=0
weight=1

[system.ruby.network.ext_links1]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=system.ruby.l2_cntrl0
int_node=system.ruby.network.routers
latency=1
link_id=1
weight=1

[system.ruby.network.ext_links2]
type=SimpleExtLink
bandwidth_factor=16
eventq_index=0
ext_node=system.ruby.dir_cntrl0
int_node=system.ruby.network.routers
latency=1
link_id=2
weight=1

[system.ruby.network.routers]
type=Switch
children=port_buffers0 port_buffers1 port_buffers2 port_buffers3 port_buffers4 port_buffers5 port_buffers6 port_buffers7 port_buffers8
clk_domain=system.ruby.clk_domain
default_p_state=UNDEFINED
eventq_index=0
latency=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
port_buffers=system.ruby.network.routers.port_buffers0 system.ruby.network.routers.port_buffers1 system.ruby.network.routers.port_buffers2 system.ruby.network.routers.port_buffers3 system.ruby.network.routers.port_buffers4 system.ruby.network.routers.port_buffers5 system.ruby.network.routers.port_buffers6 system.ruby.network.routers.port_buffers7 system.ruby.network.routers.port_buffers8
power_model=
router_id=0
virt_nets=3

[system.ruby.network.routers.port_buffers0]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=true
randomization=false

[system.ruby.network.routers.port_buffers1]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=true
randomization=false

[system.ruby.network.routers.port_buffers2]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=true
randomization=false

[system.ruby.network.routers.port_buffers3]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=true
randomization=false

[system.ruby.network.routers.port_buffers4]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=true
randomization=false

[system.ruby.network.routers.port_buffers5]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=true
randomization=false

[system.ruby.network.routers.port_buffers6]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=true
randomization=false

[system.ruby.network.routers.port_buffers7]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=true
randomization=false

[system.ruby.network.routers.port_buffers8]
type=MessageBuffer
buffer_size=0
eventq_index=0
ordered=true
randomization=false

[system.sys_port_proxy]
type=RubyPortProxy
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
is_cpu_sequencer=true
no_retry_on_stall=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
ruby_system=system.ruby
support_data_reqs=true
support_inst_reqs=true
system=system
using_ruby_tester=false
version=0
slave=system.system_port

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

