// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_read_image_from_ddr_HH_
#define _a0_read_image_from_ddr_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a0_read_image_from_ddr_s.h"

namespace ap_rtl {

struct a0_read_image_from_ddr : public sc_module {
    // Port declarations 20
    sc_in< sc_lv<8> > input_r_dout;
    sc_in< sc_logic > input_r_empty_n;
    sc_out< sc_logic > input_r_read;
    sc_out< sc_lv<10> > buffer_r_address0;
    sc_out< sc_logic > buffer_r_ce0;
    sc_out< sc_lv<8> > buffer_r_d0;
    sc_in< sc_lv<8> > buffer_r_q0;
    sc_out< sc_logic > buffer_r_we0;
    sc_out< sc_lv<10> > buffer_r_address1;
    sc_out< sc_logic > buffer_r_ce1;
    sc_out< sc_lv<8> > buffer_r_d1;
    sc_in< sc_lv<8> > buffer_r_q1;
    sc_out< sc_logic > buffer_r_we1;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;


    // Module declarations
    a0_read_image_from_ddr(sc_module_name name);
    SC_HAS_PROCESS(a0_read_image_from_ddr);

    ~a0_read_image_from_ddr();

    sc_trace_file* mVcdFile;

    a0_read_image_from_ddr_s* read_image_from_ddr_U0;
    sc_signal< sc_logic > read_image_from_ddr_U0_ap_start;
    sc_signal< sc_logic > read_image_from_ddr_U0_ap_done;
    sc_signal< sc_logic > read_image_from_ddr_U0_ap_continue;
    sc_signal< sc_logic > read_image_from_ddr_U0_ap_idle;
    sc_signal< sc_logic > read_image_from_ddr_U0_ap_ready;
    sc_signal< sc_logic > read_image_from_ddr_U0_input_r_read;
    sc_signal< sc_lv<10> > read_image_from_ddr_U0_buffer_r_address0;
    sc_signal< sc_logic > read_image_from_ddr_U0_buffer_r_ce0;
    sc_signal< sc_logic > read_image_from_ddr_U0_buffer_r_we0;
    sc_signal< sc_lv<8> > read_image_from_ddr_U0_buffer_r_d0;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > read_image_from_ddr_U0_start_full_n;
    sc_signal< sc_logic > read_image_from_ddr_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_logic ap_const_logic_1;
    // Thread declarations
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_buffer_r_address0();
    void thread_buffer_r_address1();
    void thread_buffer_r_ce0();
    void thread_buffer_r_ce1();
    void thread_buffer_r_d0();
    void thread_buffer_r_d1();
    void thread_buffer_r_we0();
    void thread_buffer_r_we1();
    void thread_input_r_read();
    void thread_read_image_from_ddr_U0_ap_continue();
    void thread_read_image_from_ddr_U0_ap_start();
    void thread_read_image_from_ddr_U0_start_full_n();
    void thread_read_image_from_ddr_U0_start_write();
};

}

using namespace ap_rtl;

#endif
