@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit pressure_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit gyro_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit mag_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit acc_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_5_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_4_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_3_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit pres_cal2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit ch_0_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit pres_cal1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":218:2:218:3|Removing sequential instance Science_0.ADC_READ_0.cnt2up[4:0] because it is equivalent to instance Science_0.ADC_READ_0.cnt1up[4:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\adc_read.vhd":218:2:218:3|Removing sequential instance Science_0.ADC_READ_0.cnt1dn[7:0] because it is equivalent to instance Science_0.ADC_READ_0.cnt2dn[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Removing sequential instance Science_0.SWEEP_SPIDER2_0.dac2_int[15:0] because it is equivalent to instance Science_0.SWEEP_SPIDER2_0.dac1_int[15:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[31] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[30] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[29] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[28] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[26] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[24] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[23] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[22] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[21] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[20] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[19] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[18] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[17] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[16] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[15] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[14] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[13] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[12] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[11] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[10] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[9] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[8] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[7] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[6] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[4] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[3] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[2] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[1] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\packet_saver.vhd":137:8:137:9|Register bit Data_Saving_0.Packet_Saver_0.data_out[0] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Register bit uc_tx_state[9] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Register bit uc_tx_state[10] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Register bit uc_tx_state[11] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Register bit uc_tx_state[12] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Register bit uc_tx_state[14] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Register bit status_bits_1[35] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Register bit status_bits_1[34] (in view view:work.General_Controller(architecture_general_controller)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\gs_readout.vhd":133:8:133:9|Register bit prevState[6] (in view view:work.GS_Readout(architecture_gs_readout)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[9] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[14] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\sweep_spider2.vhd":76:2:76:3|Sequential instance Science_0.SWEEP_SPIDER2_0.dac1_int[15] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Sequential instance Science_0.SET_LP_GAIN_0.state[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Sequential instance Science_0.SET_LP_GAIN_0.state[0] is reduced to a combinational gate by constant propagation.
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[14] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[13] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[10] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[7] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[6] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[5] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[15] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[12] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[11] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[9] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[8] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":49:8:49:9|Sequential instance Science_0.DAC_SET_0.DAC[0] is reduced to a combinational gate by constant propagation. 
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\dac_set.vhd":56:2:56:3|Removing sequential instance Science_0.DAC_SET_0.DCLK because it is equivalent to instance Science_0.DAC_SET_0.state[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\set_lp_gain.vhd":65:2:65:3|Removing sequential instance Science_0.SET_LP_GAIN_0.L4WR because it is equivalent to instance Science_0.SET_LP_GAIN_0.L3WR. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sergi\desktop\master year 2\master thesis\lp-software-fpga\hdl\general_controller.vhd":230:8:230:9|Register bit General_Controller_0.flight_state[1] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MT420 |Found inferred clock Toplevel|CLOCK with period 31.25ns. Please declare a user-defined clock on object "p:CLOCK"
@W: MT420 |Found inferred clock Toplevel|FMC_CLK with period 31.25ns. Please declare a user-defined clock on object "p:FMC_CLK"
@W: MT420 |Found inferred clock Timing|s_time_inferred_clock[5] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.s_time[5]"
@W: MT420 |Found inferred clock DAC_SET|ADR_inferred_clock[1] with period 31.25ns. Please declare a user-defined clock on object "n:Science_0.DAC_SET_0.ADR[1]"
