<profile>

<section name = "Vitis HLS Report for 'Gaussian'" level="0">
<item name = "Date">Wed Aug 11 14:03:22 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">gaussian_low_pass</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.614 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_30_1_VITIS_LOOP_31_2">?, ?, 5, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1242, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 165, 50, -</column>
<column name="Memory">10, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 122, -</column>
<column name="Register">-, -, 813, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">3, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_64_2_1_U1">mul_32ns_32ns_64_2_1, 0, 0, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buffer_V_0_U">Gaussian_line_buffer_V_0, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
<column name="line_buffer_V_1_U">Gaussian_line_buffer_V_1, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
<column name="line_buffer_V_2_U">Gaussian_line_buffer_V_1, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
<column name="line_buffer_V_3_U">Gaussian_line_buffer_V_1, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
<column name="line_buffer_V_4_U">Gaussian_line_buffer_V_1, 2, 0, 0, 0, 2048, 16, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add18_fu_337_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_fu_331_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln30_1_fu_433_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln30_fu_365_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln31_fu_591_p2">+, 0, 0, 12, 12, 1</column>
<column name="add_ln691_10_fu_1280_p2">+, 0, 0, 25, 24, 24</column>
<column name="add_ln691_11_fu_1163_p2">+, 0, 0, 29, 22, 22</column>
<column name="add_ln691_12_fu_1173_p2">+, 0, 0, 30, 23, 23</column>
<column name="add_ln691_13_fu_1183_p2">+, 0, 0, 29, 22, 22</column>
<column name="add_ln691_14_fu_1193_p2">+, 0, 0, 30, 23, 23</column>
<column name="add_ln691_15_fu_1203_p2">+, 0, 0, 31, 24, 24</column>
<column name="add_ln691_16_fu_1209_p2">+, 0, 0, 28, 21, 21</column>
<column name="add_ln691_17_fu_1219_p2">+, 0, 0, 29, 22, 22</column>
<column name="add_ln691_18_fu_1229_p2">+, 0, 0, 28, 21, 21</column>
<column name="add_ln691_19_fu_1239_p2">+, 0, 0, 28, 21, 21</column>
<column name="add_ln691_1_fu_1099_p2">+, 0, 0, 29, 22, 22</column>
<column name="add_ln691_20_fu_1249_p2">+, 0, 0, 29, 22, 22</column>
<column name="add_ln691_21_fu_1259_p2">+, 0, 0, 30, 23, 23</column>
<column name="add_ln691_22_fu_1295_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln691_23_fu_1301_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln691_2_fu_1109_p2">+, 0, 0, 28, 21, 21</column>
<column name="add_ln691_3_fu_1119_p2">+, 0, 0, 29, 22, 22</column>
<column name="add_ln691_4_fu_1129_p2">+, 0, 0, 30, 23, 23</column>
<column name="add_ln691_5_fu_1135_p2">+, 0, 0, 29, 22, 22</column>
<column name="add_ln691_6_fu_1145_p2">+, 0, 0, 30, 23, 23</column>
<column name="add_ln691_7_fu_1151_p2">+, 0, 0, 25, 22, 22</column>
<column name="add_ln691_8_fu_1157_p2">+, 0, 0, 25, 22, 22</column>
<column name="add_ln691_9_fu_1274_p2">+, 0, 0, 25, 24, 24</column>
<column name="add_ln691_fu_1089_p2">+, 0, 0, 28, 21, 21</column>
<column name="sub61_fu_360_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub_fu_355_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln78_1_fu_585_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln78_2_fu_579_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln78_3_fu_497_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln78_fu_413_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_243">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter0_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state5_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op57_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="icmp46_fu_480_p2">icmp, 0, 0, 17, 30, 1</column>
<column name="icmp_fu_396_p2">icmp, 0, 0, 17, 30, 1</column>
<column name="icmp_ln30_fu_428_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln31_fu_423_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln34_fu_531_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln78_1_fu_568_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln78_fu_562_p2">icmp, 0, 0, 11, 11, 1</column>
<column name="slt53_fu_402_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="slt57_fu_451_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="slt59_fu_486_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="slt_fu_375_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln34_fu_542_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln30_1_fu_462_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln30_2_fu_503_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln30_3_fu_515_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln30_fu_443_p3">select, 0, 0, 12, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="rev52_fu_380_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev54_fu_407_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev58_fu_456_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev60_fu_491_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln34_fu_536_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln78_fu_573_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_input_stream_element_data_V_1_phi_fu_322_p4">14, 3, 16, 48</column>
<column name="h_reg_297">9, 2, 31, 62</column>
<column name="indvar_flatten_reg_286">9, 2, 64, 128</column>
<column name="input_stream_element_data_V_1_reg_319">14, 3, 16, 48</column>
<column name="stream_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="stream_out_TDATA_blk_n">9, 2, 1, 2</column>
<column name="w_reg_308">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_10_reg_1482">21, 0, 24, 3</column>
<column name="add_ln691_15_reg_1472">20, 0, 24, 4</column>
<column name="add_ln691_15_reg_1472_pp0_iter3_reg">20, 0, 24, 4</column>
<column name="add_ln691_21_reg_1477">20, 0, 23, 3</column>
<column name="add_ln691_21_reg_1477_pp0_iter3_reg">20, 0, 23, 3</column>
<column name="add_ln691_4_reg_1457">20, 0, 23, 3</column>
<column name="add_ln691_6_reg_1462">18, 0, 23, 5</column>
<column name="add_ln691_8_reg_1467">18, 0, 22, 4</column>
<column name="and_ln78_1_reg_1424">1, 0, 1, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="h_reg_297">31, 0, 31, 0</column>
<column name="icmp_ln30_reg_1377">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_286">64, 0, 64, 0</column>
<column name="input_stream_element_data_V_1_reg_319">16, 0, 16, 0</column>
<column name="input_stream_element_data_V_reg_1395">16, 0, 16, 0</column>
<column name="line_buffer_V_1_addr_reg_1400">11, 0, 11, 0</column>
<column name="line_buffer_V_1_load_reg_1433">16, 0, 16, 0</column>
<column name="line_buffer_V_2_addr_reg_1406">11, 0, 11, 0</column>
<column name="line_buffer_V_2_load_reg_1439">16, 0, 16, 0</column>
<column name="line_buffer_V_3_addr_reg_1412">11, 0, 11, 0</column>
<column name="line_buffer_V_3_load_reg_1445">16, 0, 16, 0</column>
<column name="line_buffer_V_4_addr_reg_1418">11, 0, 11, 0</column>
<column name="line_buffer_V_4_load_reg_1451">16, 0, 16, 0</column>
<column name="or_ln34_reg_1391">1, 0, 1, 0</column>
<column name="sliding_window_V_0_1">16, 0, 16, 0</column>
<column name="sliding_window_V_0_2">16, 0, 16, 0</column>
<column name="sliding_window_V_0_3">16, 0, 16, 0</column>
<column name="sliding_window_V_0_4">16, 0, 16, 0</column>
<column name="sliding_window_V_1_1">16, 0, 16, 0</column>
<column name="sliding_window_V_1_2">16, 0, 16, 0</column>
<column name="sliding_window_V_1_3">16, 0, 16, 0</column>
<column name="sliding_window_V_1_4">16, 0, 16, 0</column>
<column name="sliding_window_V_2_1">16, 0, 16, 0</column>
<column name="sliding_window_V_2_2">16, 0, 16, 0</column>
<column name="sliding_window_V_2_3">16, 0, 16, 0</column>
<column name="sliding_window_V_2_4">16, 0, 16, 0</column>
<column name="sliding_window_V_3_1">16, 0, 16, 0</column>
<column name="sliding_window_V_3_2">16, 0, 16, 0</column>
<column name="sliding_window_V_3_3">16, 0, 16, 0</column>
<column name="sliding_window_V_3_4">16, 0, 16, 0</column>
<column name="sliding_window_V_4_1">16, 0, 16, 0</column>
<column name="sliding_window_V_4_2">16, 0, 16, 0</column>
<column name="sliding_window_V_4_3">16, 0, 16, 0</column>
<column name="sliding_window_V_4_4">16, 0, 16, 0</column>
<column name="w_reg_308">12, 0, 12, 0</column>
<column name="zext_ln31_reg_1386">12, 0, 64, 52</column>
<column name="and_ln78_1_reg_1424">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Gaussian, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Gaussian, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Gaussian, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Gaussian, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Gaussian, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Gaussian, return value</column>
<column name="stream_in_TDATA">in, 16, axis, stream_in_V_data_V, pointer</column>
<column name="stream_in_TVALID">in, 1, axis, stream_in_V_data_V, pointer</column>
<column name="stream_in_TREADY">out, 1, axis, stream_in_V_last_V, pointer</column>
<column name="stream_in_TLAST">in, 1, axis, stream_in_V_last_V, pointer</column>
<column name="stream_in_TKEEP">in, 2, axis, stream_in_V_keep_V, pointer</column>
<column name="stream_in_TSTRB">in, 2, axis, stream_in_V_strb_V, pointer</column>
<column name="stream_in_TUSER">in, 1, axis, stream_in_V_user_V, pointer</column>
<column name="stream_out_TDATA">out, 16, axis, stream_out_V_data_V, pointer</column>
<column name="stream_out_TREADY">in, 1, axis, stream_out_V_data_V, pointer</column>
<column name="stream_out_TVALID">out, 1, axis, stream_out_V_last_V, pointer</column>
<column name="stream_out_TLAST">out, 1, axis, stream_out_V_last_V, pointer</column>
<column name="stream_out_TKEEP">out, 2, axis, stream_out_V_keep_V, pointer</column>
<column name="stream_out_TSTRB">out, 2, axis, stream_out_V_strb_V, pointer</column>
<column name="stream_out_TUSER">out, 1, axis, stream_out_V_user_V, pointer</column>
<column name="image_w">in, 32, ap_stable, image_w, scalar</column>
<column name="image_h">in, 32, ap_stable, image_h, scalar</column>
</table>
</item>
</section>
</profile>
