# AND Gate
A beginner project that will replicate an AND gate
Files included are the verilog code itself, a file containing a testbench of the code, a file containing the waveform inputs and output, and a file for the simulation runtime engine.
