/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* EN1 */
.set EN1__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set EN1__0__MASK, 0x20
.set EN1__0__PC, CYREG_PRT3_PC5
.set EN1__0__PORT, 3
.set EN1__0__SHIFT, 5
.set EN1__AG, CYREG_PRT3_AG
.set EN1__AMUX, CYREG_PRT3_AMUX
.set EN1__BIE, CYREG_PRT3_BIE
.set EN1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set EN1__BYP, CYREG_PRT3_BYP
.set EN1__CTL, CYREG_PRT3_CTL
.set EN1__DM0, CYREG_PRT3_DM0
.set EN1__DM1, CYREG_PRT3_DM1
.set EN1__DM2, CYREG_PRT3_DM2
.set EN1__DR, CYREG_PRT3_DR
.set EN1__INP_DIS, CYREG_PRT3_INP_DIS
.set EN1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set EN1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set EN1__LCD_EN, CYREG_PRT3_LCD_EN
.set EN1__MASK, 0x20
.set EN1__PORT, 3
.set EN1__PRT, CYREG_PRT3_PRT
.set EN1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set EN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set EN1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set EN1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set EN1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set EN1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set EN1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set EN1__PS, CYREG_PRT3_PS
.set EN1__SHIFT, 5
.set EN1__SLW, CYREG_PRT3_SLW

/* DI1N */
.set DI1N__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set DI1N__0__MASK, 0x04
.set DI1N__0__PC, CYREG_PRT0_PC2
.set DI1N__0__PORT, 0
.set DI1N__0__SHIFT, 2
.set DI1N__AG, CYREG_PRT0_AG
.set DI1N__AMUX, CYREG_PRT0_AMUX
.set DI1N__BIE, CYREG_PRT0_BIE
.set DI1N__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DI1N__BYP, CYREG_PRT0_BYP
.set DI1N__CTL, CYREG_PRT0_CTL
.set DI1N__DM0, CYREG_PRT0_DM0
.set DI1N__DM1, CYREG_PRT0_DM1
.set DI1N__DM2, CYREG_PRT0_DM2
.set DI1N__DR, CYREG_PRT0_DR
.set DI1N__INP_DIS, CYREG_PRT0_INP_DIS
.set DI1N__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DI1N__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DI1N__LCD_EN, CYREG_PRT0_LCD_EN
.set DI1N__MASK, 0x04
.set DI1N__PORT, 0
.set DI1N__PRT, CYREG_PRT0_PRT
.set DI1N__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DI1N__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DI1N__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DI1N__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DI1N__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DI1N__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DI1N__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DI1N__PS, CYREG_PRT0_PS
.set DI1N__SHIFT, 2
.set DI1N__SLW, CYREG_PRT0_SLW

/* DI1P */
.set DI1P__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set DI1P__0__MASK, 0x01
.set DI1P__0__PC, CYREG_PRT0_PC0
.set DI1P__0__PORT, 0
.set DI1P__0__SHIFT, 0
.set DI1P__AG, CYREG_PRT0_AG
.set DI1P__AMUX, CYREG_PRT0_AMUX
.set DI1P__BIE, CYREG_PRT0_BIE
.set DI1P__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DI1P__BYP, CYREG_PRT0_BYP
.set DI1P__CTL, CYREG_PRT0_CTL
.set DI1P__DM0, CYREG_PRT0_DM0
.set DI1P__DM1, CYREG_PRT0_DM1
.set DI1P__DM2, CYREG_PRT0_DM2
.set DI1P__DR, CYREG_PRT0_DR
.set DI1P__INP_DIS, CYREG_PRT0_INP_DIS
.set DI1P__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DI1P__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DI1P__LCD_EN, CYREG_PRT0_LCD_EN
.set DI1P__MASK, 0x01
.set DI1P__PORT, 0
.set DI1P__PRT, CYREG_PRT0_PRT
.set DI1P__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DI1P__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DI1P__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DI1P__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DI1P__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DI1P__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DI1P__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DI1P__PS, CYREG_PRT0_PS
.set DI1P__SHIFT, 0
.set DI1P__SLW, CYREG_PRT0_SLW

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Pin_1__0__MASK, 0x10
.set Pin_1__0__PC, CYREG_PRT0_PC4
.set Pin_1__0__PORT, 0
.set Pin_1__0__SHIFT, 4
.set Pin_1__AG, CYREG_PRT0_AG
.set Pin_1__AMUX, CYREG_PRT0_AMUX
.set Pin_1__BIE, CYREG_PRT0_BIE
.set Pin_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_1__BYP, CYREG_PRT0_BYP
.set Pin_1__CTL, CYREG_PRT0_CTL
.set Pin_1__DM0, CYREG_PRT0_DM0
.set Pin_1__DM1, CYREG_PRT0_DM1
.set Pin_1__DM2, CYREG_PRT0_DM2
.set Pin_1__DR, CYREG_PRT0_DR
.set Pin_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_1__MASK, 0x10
.set Pin_1__PORT, 0
.set Pin_1__PRT, CYREG_PRT0_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_1__PS, CYREG_PRT0_PS
.set Pin_1__SHIFT, 4
.set Pin_1__SLW, CYREG_PRT0_SLW

/* Pin_2 */
.set Pin_2__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Pin_2__0__MASK, 0x40
.set Pin_2__0__PC, CYREG_PRT0_PC6
.set Pin_2__0__PORT, 0
.set Pin_2__0__SHIFT, 6
.set Pin_2__AG, CYREG_PRT0_AG
.set Pin_2__AMUX, CYREG_PRT0_AMUX
.set Pin_2__BIE, CYREG_PRT0_BIE
.set Pin_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_2__BYP, CYREG_PRT0_BYP
.set Pin_2__CTL, CYREG_PRT0_CTL
.set Pin_2__DM0, CYREG_PRT0_DM0
.set Pin_2__DM1, CYREG_PRT0_DM1
.set Pin_2__DM2, CYREG_PRT0_DM2
.set Pin_2__DR, CYREG_PRT0_DR
.set Pin_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_2__MASK, 0x40
.set Pin_2__PORT, 0
.set Pin_2__PRT, CYREG_PRT0_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_2__PS, CYREG_PRT0_PS
.set Pin_2__SHIFT, 6
.set Pin_2__SLW, CYREG_PRT0_SLW

/* Pin_3 */
.set Pin_3__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Pin_3__0__MASK, 0x02
.set Pin_3__0__PC, CYREG_PRT0_PC1
.set Pin_3__0__PORT, 0
.set Pin_3__0__SHIFT, 1
.set Pin_3__AG, CYREG_PRT0_AG
.set Pin_3__AMUX, CYREG_PRT0_AMUX
.set Pin_3__BIE, CYREG_PRT0_BIE
.set Pin_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_3__BYP, CYREG_PRT0_BYP
.set Pin_3__CTL, CYREG_PRT0_CTL
.set Pin_3__DM0, CYREG_PRT0_DM0
.set Pin_3__DM1, CYREG_PRT0_DM1
.set Pin_3__DM2, CYREG_PRT0_DM2
.set Pin_3__DR, CYREG_PRT0_DR
.set Pin_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_3__MASK, 0x02
.set Pin_3__PORT, 0
.set Pin_3__PRT, CYREG_PRT0_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_3__PS, CYREG_PRT0_PS
.set Pin_3__SHIFT, 1
.set Pin_3__SLW, CYREG_PRT0_SLW

/* Pin_4 */
.set Pin_4__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Pin_4__0__MASK, 0x08
.set Pin_4__0__PC, CYREG_PRT0_PC3
.set Pin_4__0__PORT, 0
.set Pin_4__0__SHIFT, 3
.set Pin_4__AG, CYREG_PRT0_AG
.set Pin_4__AMUX, CYREG_PRT0_AMUX
.set Pin_4__BIE, CYREG_PRT0_BIE
.set Pin_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_4__BYP, CYREG_PRT0_BYP
.set Pin_4__CTL, CYREG_PRT0_CTL
.set Pin_4__DM0, CYREG_PRT0_DM0
.set Pin_4__DM1, CYREG_PRT0_DM1
.set Pin_4__DM2, CYREG_PRT0_DM2
.set Pin_4__DR, CYREG_PRT0_DR
.set Pin_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_4__MASK, 0x08
.set Pin_4__PORT, 0
.set Pin_4__PRT, CYREG_PRT0_PRT
.set Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_4__PS, CYREG_PRT0_PS
.set Pin_4__SHIFT, 3
.set Pin_4__SLW, CYREG_PRT0_SLW

/* Sh_in */
.set Sh_in__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Sh_in__0__MASK, 0x80
.set Sh_in__0__PC, CYREG_PRT1_PC7
.set Sh_in__0__PORT, 1
.set Sh_in__0__SHIFT, 7
.set Sh_in__AG, CYREG_PRT1_AG
.set Sh_in__AMUX, CYREG_PRT1_AMUX
.set Sh_in__BIE, CYREG_PRT1_BIE
.set Sh_in__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Sh_in__BYP, CYREG_PRT1_BYP
.set Sh_in__CTL, CYREG_PRT1_CTL
.set Sh_in__DM0, CYREG_PRT1_DM0
.set Sh_in__DM1, CYREG_PRT1_DM1
.set Sh_in__DM2, CYREG_PRT1_DM2
.set Sh_in__DR, CYREG_PRT1_DR
.set Sh_in__INP_DIS, CYREG_PRT1_INP_DIS
.set Sh_in__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Sh_in__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Sh_in__LCD_EN, CYREG_PRT1_LCD_EN
.set Sh_in__MASK, 0x80
.set Sh_in__PORT, 1
.set Sh_in__PRT, CYREG_PRT1_PRT
.set Sh_in__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Sh_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Sh_in__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Sh_in__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Sh_in__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Sh_in__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Sh_in__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Sh_in__PS, CYREG_PRT1_PS
.set Sh_in__SHIFT, 7
.set Sh_in__SLW, CYREG_PRT1_SLW

/* Start */
.set Start__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Start__0__MASK, 0x04
.set Start__0__PC, CYREG_PRT2_PC2
.set Start__0__PORT, 2
.set Start__0__SHIFT, 2
.set Start__AG, CYREG_PRT2_AG
.set Start__AMUX, CYREG_PRT2_AMUX
.set Start__BIE, CYREG_PRT2_BIE
.set Start__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Start__BYP, CYREG_PRT2_BYP
.set Start__CTL, CYREG_PRT2_CTL
.set Start__DM0, CYREG_PRT2_DM0
.set Start__DM1, CYREG_PRT2_DM1
.set Start__DM2, CYREG_PRT2_DM2
.set Start__DR, CYREG_PRT2_DR
.set Start__INP_DIS, CYREG_PRT2_INP_DIS
.set Start__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Start__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Start__LCD_EN, CYREG_PRT2_LCD_EN
.set Start__MASK, 0x04
.set Start__PORT, 2
.set Start__PRT, CYREG_PRT2_PRT
.set Start__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Start__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Start__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Start__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Start__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Start__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Start__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Start__PS, CYREG_PRT2_PS
.set Start__SHIFT, 2
.set Start__SLW, CYREG_PRT2_SLW

/* Comp_1 */
.set Comp_1_ctComp__CLK, CYREG_CMP0_CLK
.set Comp_1_ctComp__CMP_MASK, 0x01
.set Comp_1_ctComp__CMP_NUMBER, 0
.set Comp_1_ctComp__CR, CYREG_CMP0_CR
.set Comp_1_ctComp__LUT__CR, CYREG_LUT0_CR
.set Comp_1_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_1_ctComp__LUT__MSK_MASK, 0x01
.set Comp_1_ctComp__LUT__MSK_SHIFT, 0
.set Comp_1_ctComp__LUT__MX, CYREG_LUT0_MX
.set Comp_1_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_1_ctComp__LUT__SR_MASK, 0x01
.set Comp_1_ctComp__LUT__SR_SHIFT, 0
.set Comp_1_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_1_ctComp__PM_ACT_MSK, 0x01
.set Comp_1_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_1_ctComp__PM_STBY_MSK, 0x01
.set Comp_1_ctComp__SW0, CYREG_CMP0_SW0
.set Comp_1_ctComp__SW2, CYREG_CMP0_SW2
.set Comp_1_ctComp__SW3, CYREG_CMP0_SW3
.set Comp_1_ctComp__SW4, CYREG_CMP0_SW4
.set Comp_1_ctComp__SW6, CYREG_CMP0_SW6
.set Comp_1_ctComp__TR0, CYREG_CMP0_TR0
.set Comp_1_ctComp__TR1, CYREG_CMP0_TR1
.set Comp_1_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set Comp_1_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set Comp_1_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set Comp_1_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set Comp_1_ctComp__WRK, CYREG_CMP_WRK
.set Comp_1_ctComp__WRK_MASK, 0x01
.set Comp_1_ctComp__WRK_SHIFT, 0

/* Comp_2 */
.set Comp_2_ctComp__CLK, CYREG_CMP2_CLK
.set Comp_2_ctComp__CMP_MASK, 0x04
.set Comp_2_ctComp__CMP_NUMBER, 2
.set Comp_2_ctComp__CR, CYREG_CMP2_CR
.set Comp_2_ctComp__LUT__CR, CYREG_LUT2_CR
.set Comp_2_ctComp__LUT__MSK, CYREG_LUT_MSK
.set Comp_2_ctComp__LUT__MSK_MASK, 0x04
.set Comp_2_ctComp__LUT__MSK_SHIFT, 2
.set Comp_2_ctComp__LUT__MX, CYREG_LUT2_MX
.set Comp_2_ctComp__LUT__SR, CYREG_LUT_SR
.set Comp_2_ctComp__LUT__SR_MASK, 0x04
.set Comp_2_ctComp__LUT__SR_SHIFT, 2
.set Comp_2_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set Comp_2_ctComp__PM_ACT_MSK, 0x04
.set Comp_2_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set Comp_2_ctComp__PM_STBY_MSK, 0x04
.set Comp_2_ctComp__SW0, CYREG_CMP2_SW0
.set Comp_2_ctComp__SW2, CYREG_CMP2_SW2
.set Comp_2_ctComp__SW3, CYREG_CMP2_SW3
.set Comp_2_ctComp__SW4, CYREG_CMP2_SW4
.set Comp_2_ctComp__SW6, CYREG_CMP2_SW6
.set Comp_2_ctComp__TR0, CYREG_CMP2_TR0
.set Comp_2_ctComp__TR1, CYREG_CMP2_TR1
.set Comp_2_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set Comp_2_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set Comp_2_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set Comp_2_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set Comp_2_ctComp__WRK, CYREG_CMP_WRK
.set Comp_2_ctComp__WRK_MASK, 0x04
.set Comp_2_ctComp__WRK_SHIFT, 2

/* Sh_isr */
.set Sh_isr__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Sh_isr__0__MASK, 0x02
.set Sh_isr__0__PC, CYREG_PRT2_PC1
.set Sh_isr__0__PORT, 2
.set Sh_isr__0__SHIFT, 1
.set Sh_isr__AG, CYREG_PRT2_AG
.set Sh_isr__AMUX, CYREG_PRT2_AMUX
.set Sh_isr__BIE, CYREG_PRT2_BIE
.set Sh_isr__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Sh_isr__BYP, CYREG_PRT2_BYP
.set Sh_isr__CTL, CYREG_PRT2_CTL
.set Sh_isr__DM0, CYREG_PRT2_DM0
.set Sh_isr__DM1, CYREG_PRT2_DM1
.set Sh_isr__DM2, CYREG_PRT2_DM2
.set Sh_isr__DR, CYREG_PRT2_DR
.set Sh_isr__INP_DIS, CYREG_PRT2_INP_DIS
.set Sh_isr__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Sh_isr__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Sh_isr__LCD_EN, CYREG_PRT2_LCD_EN
.set Sh_isr__MASK, 0x02
.set Sh_isr__PORT, 2
.set Sh_isr__PRT, CYREG_PRT2_PRT
.set Sh_isr__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Sh_isr__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Sh_isr__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Sh_isr__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Sh_isr__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Sh_isr__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Sh_isr__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Sh_isr__PS, CYREG_PRT2_PS
.set Sh_isr__SHIFT, 1
.set Sh_isr__SLW, CYREG_PRT2_SLW

/* Vout_1 */
.set Vout_1__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Vout_1__0__MASK, 0x80
.set Vout_1__0__PC, CYREG_PRT3_PC7
.set Vout_1__0__PORT, 3
.set Vout_1__0__SHIFT, 7
.set Vout_1__AG, CYREG_PRT3_AG
.set Vout_1__AMUX, CYREG_PRT3_AMUX
.set Vout_1__BIE, CYREG_PRT3_BIE
.set Vout_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Vout_1__BYP, CYREG_PRT3_BYP
.set Vout_1__CTL, CYREG_PRT3_CTL
.set Vout_1__DM0, CYREG_PRT3_DM0
.set Vout_1__DM1, CYREG_PRT3_DM1
.set Vout_1__DM2, CYREG_PRT3_DM2
.set Vout_1__DR, CYREG_PRT3_DR
.set Vout_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Vout_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Vout_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Vout_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Vout_1__MASK, 0x80
.set Vout_1__PORT, 3
.set Vout_1__PRT, CYREG_PRT3_PRT
.set Vout_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Vout_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Vout_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Vout_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Vout_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Vout_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Vout_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Vout_1__PS, CYREG_PRT3_PS
.set Vout_1__SHIFT, 7
.set Vout_1__SLW, CYREG_PRT3_SLW

/* Waiter */
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set Waiter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set Waiter_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set Waiter_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set Waiter_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set Waiter_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set Waiter_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set Waiter_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set Waiter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Waiter_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set Waiter_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set Waiter_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set Waiter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Waiter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Waiter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Waiter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Waiter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Waiter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Waiter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Waiter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Waiter_CounterUDB_sSTSReg_stsreg__4__MASK, 0x10
.set Waiter_CounterUDB_sSTSReg_stsreg__4__POS, 4
.set Waiter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Waiter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Waiter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Waiter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Waiter_CounterUDB_sSTSReg_stsreg__MASK, 0x77
.set Waiter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set Waiter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Waiter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB11_ST

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x01
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x02
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x02

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x03
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x08
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x08

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x02
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x04
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x04

/* Data_in */
.set Data_in__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Data_in__0__MASK, 0x08
.set Data_in__0__PC, CYREG_PRT2_PC3
.set Data_in__0__PORT, 2
.set Data_in__0__SHIFT, 3
.set Data_in__AG, CYREG_PRT2_AG
.set Data_in__AMUX, CYREG_PRT2_AMUX
.set Data_in__BIE, CYREG_PRT2_BIE
.set Data_in__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Data_in__BYP, CYREG_PRT2_BYP
.set Data_in__CTL, CYREG_PRT2_CTL
.set Data_in__DM0, CYREG_PRT2_DM0
.set Data_in__DM1, CYREG_PRT2_DM1
.set Data_in__DM2, CYREG_PRT2_DM2
.set Data_in__DR, CYREG_PRT2_DR
.set Data_in__INP_DIS, CYREG_PRT2_INP_DIS
.set Data_in__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Data_in__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Data_in__LCD_EN, CYREG_PRT2_LCD_EN
.set Data_in__MASK, 0x08
.set Data_in__PORT, 2
.set Data_in__PRT, CYREG_PRT2_PRT
.set Data_in__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Data_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Data_in__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Data_in__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Data_in__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Data_in__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Data_in__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Data_in__PS, CYREG_PRT2_PS
.set Data_in__SHIFT, 3
.set Data_in__SLW, CYREG_PRT2_SLW

/* Opamp_1 */
.set Opamp_1_ABuf__CR, CYREG_OPAMP3_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP3_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x08
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x08
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP3_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP3_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP3_TR1

/* VDAC8_1 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC2_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC2_TST

/* StartButton */
.set StartButton_sts_sts_reg__0__MASK, 0x01
.set StartButton_sts_sts_reg__0__POS, 0
.set StartButton_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set StartButton_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set StartButton_sts_sts_reg__MASK, 0x01
.set StartButton_sts_sts_reg__MASK_REG, CYREG_B0_UDB11_MSK
.set StartButton_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set StartButton_sts_sts_reg__STATUS_REG, CYREG_B0_UDB11_ST

/* WordShifted */
.set WordShifted__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set WordShifted__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set WordShifted__INTC_MASK, 0x02
.set WordShifted__INTC_NUMBER, 1
.set WordShifted__INTC_PRIOR_NUM, 7
.set WordShifted__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set WordShifted__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set WordShifted__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* BitCounterDec */
.set BitCounterDec_comp__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set BitCounterDec_comp__0__MASK, 0x40
.set BitCounterDec_comp__0__PC, CYREG_PRT1_PC6
.set BitCounterDec_comp__0__PORT, 1
.set BitCounterDec_comp__0__SHIFT, 6
.set BitCounterDec_comp__AG, CYREG_PRT1_AG
.set BitCounterDec_comp__AMUX, CYREG_PRT1_AMUX
.set BitCounterDec_comp__BIE, CYREG_PRT1_BIE
.set BitCounterDec_comp__BIT_MASK, CYREG_PRT1_BIT_MASK
.set BitCounterDec_comp__BYP, CYREG_PRT1_BYP
.set BitCounterDec_comp__CTL, CYREG_PRT1_CTL
.set BitCounterDec_comp__DM0, CYREG_PRT1_DM0
.set BitCounterDec_comp__DM1, CYREG_PRT1_DM1
.set BitCounterDec_comp__DM2, CYREG_PRT1_DM2
.set BitCounterDec_comp__DR, CYREG_PRT1_DR
.set BitCounterDec_comp__INP_DIS, CYREG_PRT1_INP_DIS
.set BitCounterDec_comp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set BitCounterDec_comp__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set BitCounterDec_comp__LCD_EN, CYREG_PRT1_LCD_EN
.set BitCounterDec_comp__MASK, 0x40
.set BitCounterDec_comp__PORT, 1
.set BitCounterDec_comp__PRT, CYREG_PRT1_PRT
.set BitCounterDec_comp__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set BitCounterDec_comp__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set BitCounterDec_comp__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set BitCounterDec_comp__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set BitCounterDec_comp__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set BitCounterDec_comp__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set BitCounterDec_comp__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set BitCounterDec_comp__PS, CYREG_PRT1_PS
.set BitCounterDec_comp__SHIFT, 6
.set BitCounterDec_comp__SLW, CYREG_PRT1_SLW
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set BitCounterDec_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set BitCounterDec_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set BitCounterDec_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB10_ST

/* BitCounterEnc */
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB07_F1
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set BitCounterEnc_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set BitCounterEnc_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB07_ST

/* BitCounter_in */
.set BitCounter_in__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set BitCounter_in__0__MASK, 0x01
.set BitCounter_in__0__PC, CYREG_PRT2_PC0
.set BitCounter_in__0__PORT, 2
.set BitCounter_in__0__SHIFT, 0
.set BitCounter_in__AG, CYREG_PRT2_AG
.set BitCounter_in__AMUX, CYREG_PRT2_AMUX
.set BitCounter_in__BIE, CYREG_PRT2_BIE
.set BitCounter_in__BIT_MASK, CYREG_PRT2_BIT_MASK
.set BitCounter_in__BYP, CYREG_PRT2_BYP
.set BitCounter_in__CTL, CYREG_PRT2_CTL
.set BitCounter_in__DM0, CYREG_PRT2_DM0
.set BitCounter_in__DM1, CYREG_PRT2_DM1
.set BitCounter_in__DM2, CYREG_PRT2_DM2
.set BitCounter_in__DR, CYREG_PRT2_DR
.set BitCounter_in__INP_DIS, CYREG_PRT2_INP_DIS
.set BitCounter_in__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set BitCounter_in__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set BitCounter_in__LCD_EN, CYREG_PRT2_LCD_EN
.set BitCounter_in__MASK, 0x01
.set BitCounter_in__PORT, 2
.set BitCounter_in__PRT, CYREG_PRT2_PRT
.set BitCounter_in__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set BitCounter_in__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set BitCounter_in__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set BitCounter_in__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set BitCounter_in__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set BitCounter_in__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set BitCounter_in__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set BitCounter_in__PS, CYREG_PRT2_PS
.set BitCounter_in__SHIFT, 0
.set BitCounter_in__SLW, CYREG_PRT2_SLW

/* StartTransmit */
.set StartTransmit_Sync_ctrl_reg__0__MASK, 0x01
.set StartTransmit_Sync_ctrl_reg__0__POS, 0
.set StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set StartTransmit_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set StartTransmit_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set StartTransmit_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set StartTransmit_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set StartTransmit_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set StartTransmit_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set StartTransmit_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB07_CTL
.set StartTransmit_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set StartTransmit_Sync_ctrl_reg__MASK, 0x01
.set StartTransmit_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set StartTransmit_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set StartTransmit_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* RecieveShiftReg */
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG, CYREG_B1_UDB08_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG, CYREG_B1_UDB08_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG, CYREG_B1_UDB08_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG, CYREG_B1_UDB08_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG, CYREG_B1_UDB08_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG, CYREG_B1_UDB08_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG, CYREG_B1_UDB09_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG, CYREG_B1_UDB09_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG, CYREG_B1_UDB09_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG, CYREG_B1_UDB09_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG, CYREG_B1_UDB09_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG, CYREG_B1_UDB09_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG, CYREG_B1_UDB10_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG, CYREG_B1_UDB10_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG, CYREG_B1_UDB10_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG, CYREG_B1_UDB10_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG, CYREG_B1_UDB10_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG, CYREG_B1_UDB10_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG, CYREG_B1_UDB11_A0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG, CYREG_B1_UDB11_A1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG, CYREG_B1_UDB11_D0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG, CYREG_B1_UDB11_D1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG, CYREG_B1_UDB11_F0
.set RecieveShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG, CYREG_B1_UDB11_F1
.set RecieveShiftReg_bSR_StsReg__1__MASK, 0x02
.set RecieveShiftReg_bSR_StsReg__1__POS, 1
.set RecieveShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set RecieveShiftReg_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set RecieveShiftReg_bSR_StsReg__3__MASK, 0x08
.set RecieveShiftReg_bSR_StsReg__3__POS, 3
.set RecieveShiftReg_bSR_StsReg__4__MASK, 0x10
.set RecieveShiftReg_bSR_StsReg__4__POS, 4
.set RecieveShiftReg_bSR_StsReg__5__MASK, 0x20
.set RecieveShiftReg_bSR_StsReg__5__POS, 5
.set RecieveShiftReg_bSR_StsReg__6__MASK, 0x40
.set RecieveShiftReg_bSR_StsReg__6__POS, 6
.set RecieveShiftReg_bSR_StsReg__MASK, 0x7A
.set RecieveShiftReg_bSR_StsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set RecieveShiftReg_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set RecieveShiftReg_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set RecieveShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set RecieveShiftReg_bSR_StsReg__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set RecieveShiftReg_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set RecieveShiftReg_bSR_StsReg__STATUS_REG, CYREG_B0_UDB08_ST
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__0__POS, 0
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB08_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set RecieveShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* TransmitShiftReg */
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG, CYREG_B1_UDB04_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG, CYREG_B1_UDB04_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG, CYREG_B1_UDB04_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG, CYREG_B1_UDB04_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG, CYREG_B1_UDB04_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG, CYREG_B1_UDB04_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG, CYREG_B1_UDB05_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG, CYREG_B1_UDB05_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG, CYREG_B1_UDB05_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG, CYREG_B1_UDB05_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG, CYREG_B1_UDB05_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG, CYREG_B1_UDB05_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG, CYREG_B1_UDB06_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG, CYREG_B1_UDB06_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG, CYREG_B1_UDB06_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG, CYREG_B1_UDB06_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG, CYREG_B1_UDB06_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG, CYREG_B1_UDB06_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG, CYREG_B1_UDB07_A0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG, CYREG_B1_UDB07_A1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG, CYREG_B1_UDB07_D0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG, CYREG_B1_UDB07_D1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG, CYREG_B1_UDB07_F0
.set TransmitShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG, CYREG_B1_UDB07_F1
.set TransmitShiftReg_bSR_StsReg__0__MASK, 0x01
.set TransmitShiftReg_bSR_StsReg__0__POS, 0
.set TransmitShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set TransmitShiftReg_bSR_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set TransmitShiftReg_bSR_StsReg__3__MASK, 0x08
.set TransmitShiftReg_bSR_StsReg__3__POS, 3
.set TransmitShiftReg_bSR_StsReg__4__MASK, 0x10
.set TransmitShiftReg_bSR_StsReg__4__POS, 4
.set TransmitShiftReg_bSR_StsReg__5__MASK, 0x20
.set TransmitShiftReg_bSR_StsReg__5__POS, 5
.set TransmitShiftReg_bSR_StsReg__6__MASK, 0x40
.set TransmitShiftReg_bSR_StsReg__6__POS, 6
.set TransmitShiftReg_bSR_StsReg__MASK, 0x79
.set TransmitShiftReg_bSR_StsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set TransmitShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set TransmitShiftReg_bSR_StsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__0__POS, 0
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB04_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TransmitShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB04_MSK

/* isr_Load_TrShReg */
.set isr_Load_TrShReg__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Load_TrShReg__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Load_TrShReg__INTC_MASK, 0x04
.set isr_Load_TrShReg__INTC_NUMBER, 2
.set isr_Load_TrShReg__INTC_PRIOR_NUM, 7
.set isr_Load_TrShReg__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_Load_TrShReg__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Load_TrShReg__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* TransmitWordShift */
.set TransmitWordShift__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set TransmitWordShift__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set TransmitWordShift__INTC_MASK, 0x01
.set TransmitWordShift__INTC_NUMBER, 0
.set TransmitWordShift__INTC_PRIOR_NUM, 7
.set TransmitWordShift__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set TransmitWordShift__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set TransmitWordShift__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
