// Seed: 3410411815
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input tri1 id_2,
    input wire id_3,
    input wire id_4,
    input tri0 id_5,
    output wor id_6
);
  wire id_8, id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output wor id_2,
    output wire id_3,
    input supply0 id_4,
    output tri1 id_5,
    input supply0 id_6,
    input uwire id_7,
    input wire id_8,
    output logic id_9
);
  wire id_11;
  logic [7:0] id_12;
  always @(posedge id_1 or id_11) id_9 = id_4;
  assign id_12[1] = 1 == -1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8,
      id_8,
      id_6,
      id_7,
      id_5
  );
  assign modCall_1.id_5 = 0;
endmodule
