{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651952998406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651952998411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 14:49:58 2022 " "Processing started: Sat May 07 14:49:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651952998411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651952998411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651952998411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651953000000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651953000000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dots.sv 1 1 " "Found 1 design units, including 1 entities, in source file dots.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dots " "Found entity 1: dots" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011306 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pghost.sv(37) " "Verilog HDL information at pghost.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "pghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/pghost.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953011315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pghost.sv 1 1 " "Found 1 design units, including 1 entities, in source file pghost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pghost " "Found entity 1: pghost" {  } { { "pghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/pghost.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011317 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oghost.sv(37) " "Verilog HDL information at oghost.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "oghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/oghost.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953011326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oghost.sv 1 1 " "Found 1 design units, including 1 entities, in source file oghost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oghost " "Found entity 1: oghost" {  } { { "oghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/oghost.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011328 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rghost.sv(42) " "Verilog HDL information at rghost.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "rghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/rghost.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953011347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rghost.sv 1 1 " "Found 1 design units, including 1 entities, in source file rghost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rghost " "Found entity 1: rghost" {  } { { "rghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/rghost.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011349 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pacman.sv(36) " "Verilog HDL information at pacman.sv(36): always construct contains both blocking and non-blocking assignments" {  } { { "pacman.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/pacman.sv" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953011351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacman.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacman " "Found entity 1: pacman" {  } { { "pacman.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/pacman.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011353 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bghost.sv(37) " "Verilog HDL information at bghost.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "bghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/bghost.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953011368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bghost.sv 1 1 " "Found 1 design units, including 1 entities, in source file bghost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bghost " "Found entity 1: bghost" {  } { { "bghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/bghost.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62 " "Found entity 1: lab62" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011395 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651953011400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/lab62soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/lab62soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62_soc " "Found entity 1: lab62_soc" {  } { { "lab62_soc/synthesis/lab62soc.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_irq_mapper " "Found entity 1: lab62soc_irq_mapper" {  } { { "lab62_soc/synthesis/submodules/lab62soc_irq_mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0 " "Found entity 1: lab62soc_mm_interconnect_0" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_004" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab62soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011608 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab62soc_mm_interconnect_0_rsp_mux" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_demux_013 " "Found entity 1: lab62soc_mm_interconnect_0_rsp_demux_013" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux_013.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux_013.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab62soc_mm_interconnect_0_rsp_demux" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_mux_013 " "Found entity 1: lab62soc_mm_interconnect_0_cmd_mux_013" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux_013.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux_013.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab62soc_mm_interconnect_0_cmd_mux" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab62soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab62soc_mm_interconnect_0_cmd_demux" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011707 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011707 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011707 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011707 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011707 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651953011723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651953011745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab62_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651953011768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651953011768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_015_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_015_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011770 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_015 " "Found entity 2: lab62soc_mm_interconnect_0_router_015" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_015.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011770 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651953011777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651953011777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_006_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011779 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_006 " "Found entity 2: lab62soc_mm_interconnect_0_router_006" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011779 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651953011789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651953011790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011792 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_002 " "Found entity 2: lab62soc_mm_interconnect_0_router_002" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651953011802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651953011802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011804 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router_001 " "Found entity 2: lab62soc_mm_interconnect_0_router_001" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab62soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651953011811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab62soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651953011812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab62soc_mm_interconnect_0_router_default_decode" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011814 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_mm_interconnect_0_router " "Found entity 2: lab62soc_mm_interconnect_0_router" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_usb_rst " "Found entity 1: lab62soc_usb_rst" {  } { { "lab62_soc/synthesis/submodules/lab62soc_usb_rst.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_usb_gpx " "Found entity 1: lab62soc_usb_gpx" {  } { { "lab62_soc/synthesis/submodules/lab62soc_usb_gpx.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_timer " "Found entity 1: lab62soc_timer" {  } { { "lab62_soc/synthesis/submodules/lab62soc_timer.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sysid_qsys_0 " "Found entity 1: lab62soc_sysid_qsys_0" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_spi_0 " "Found entity 1: lab62soc_spi_0" {  } { { "lab62_soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab62soc_sdram_pll_dffpipe_l2c" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011931 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab62soc_sdram_pll_stdsync_sv6" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011931 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_sdram_pll_altpll_vg92 " "Found entity 3: lab62soc_sdram_pll_altpll_vg92" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011931 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_sdram_pll " "Found entity 4: lab62soc_sdram_pll" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab62_soc/synthesis/submodules/lab62soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_sdram_input_efifo_module " "Found entity 1: lab62soc_sdram_input_efifo_module" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011944 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_sdram " "Found entity 2: lab62soc_sdram" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0 " "Found entity 1: lab62soc_nios2_gen2_0" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab62soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab62soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab62soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab62soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab62soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab62soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab62soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab62soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab62soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab62soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab62soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab62soc_nios2_gen2_0_cpu " "Found entity 21: lab62soc_nios2_gen2_0_cpu" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953011990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953011990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953012001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953012010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953012019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab62soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953012030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_leds_pio " "Found entity 1: lab62soc_leds_pio" {  } { { "lab62_soc/synthesis/submodules/lab62soc_leds_pio.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953012040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_keycode " "Found entity 1: lab62soc_keycode" {  } { { "lab62_soc/synthesis/submodules/lab62soc_keycode.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953012054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_key " "Found entity 1: lab62soc_key" {  } { { "lab62_soc/synthesis/submodules/lab62soc_key.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953012067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_jtag_uart_sim_scfifo_w " "Found entity 1: lab62soc_jtag_uart_sim_scfifo_w" {  } { { "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012084 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab62soc_jtag_uart_scfifo_w " "Found entity 2: lab62soc_jtag_uart_scfifo_w" {  } { { "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012084 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab62soc_jtag_uart_sim_scfifo_r " "Found entity 3: lab62soc_jtag_uart_sim_scfifo_r" {  } { { "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012084 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab62soc_jtag_uart_scfifo_r " "Found entity 4: lab62soc_jtag_uart_scfifo_r" {  } { { "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012084 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab62soc_jtag_uart " "Found entity 5: lab62soc_jtag_uart" {  } { { "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953012084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab62_soc/synthesis/submodules/lab62soc_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab62_soc/synthesis/submodules/lab62soc_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab62soc_hex_digits_pio " "Found entity 1: lab62soc_hex_digits_pio" {  } { { "lab62_soc/synthesis/submodules/lab62soc_hex_digits_pio.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953012092 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_ram.sv(25) " "Verilog HDL information at frame_ram.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953012103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_ram.sv(59) " "Verilog HDL information at frame_ram.sv(59): always construct contains both blocking and non-blocking assignments" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953012103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_ram.sv(93) " "Verilog HDL information at frame_ram.sv(93): always construct contains both blocking and non-blocking assignments" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953012103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_ram.sv(127) " "Verilog HDL information at frame_ram.sv(127): always construct contains both blocking and non-blocking assignments" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 127 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953012103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_ram.sv(162) " "Verilog HDL information at frame_ram.sv(162): always construct contains both blocking and non-blocking assignments" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 162 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953012103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_ram.sv(196) " "Verilog HDL information at frame_ram.sv(196): always construct contains both blocking and non-blocking assignments" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 196 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953012103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_ram.sv(230) " "Verilog HDL information at frame_ram.sv(230): always construct contains both blocking and non-blocking assignments" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 230 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953012103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_ram.sv(264) " "Verilog HDL information at frame_ram.sv(264): always construct contains both blocking and non-blocking assignments" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 264 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953012103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_ram.sv(302) " "Verilog HDL information at frame_ram.sv(302): always construct contains both blocking and non-blocking assignments" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 302 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953012103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_ram.sv(343) " "Verilog HDL information at frame_ram.sv(343): always construct contains both blocking and non-blocking assignments" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 343 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953012103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_ram.sv(385) " "Verilog HDL information at frame_ram.sv(385): always construct contains both blocking and non-blocking assignments" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 385 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953012103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_ram.sv(426) " "Verilog HDL information at frame_ram.sv(426): always construct contains both blocking and non-blocking assignments" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 426 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953012103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_ram.sv(470) " "Verilog HDL information at frame_ram.sv(470): always construct contains both blocking and non-blocking assignments" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 470 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953012104 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frame_ram.sv(508) " "Verilog HDL information at frame_ram.sv(508): always construct contains both blocking and non-blocking assignments" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 508 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651953012104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_ram.sv 14 14 " "Found 14 design units, including 14 entities, in source file frame_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAMpacOR " "Found entity 1: frameRAMpacOR" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012136 ""} { "Info" "ISGN_ENTITY_NAME" "2 frameRAMpacCR " "Found entity 2: frameRAMpacCR" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012136 ""} { "Info" "ISGN_ENTITY_NAME" "3 frameRAMpacOL " "Found entity 3: frameRAMpacOL" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012136 ""} { "Info" "ISGN_ENTITY_NAME" "4 frameRAMpacCL " "Found entity 4: frameRAMpacCL" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012136 ""} { "Info" "ISGN_ENTITY_NAME" "5 frameRAMpacOU " "Found entity 5: frameRAMpacOU" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012136 ""} { "Info" "ISGN_ENTITY_NAME" "6 frameRAMpacCU " "Found entity 6: frameRAMpacCU" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012136 ""} { "Info" "ISGN_ENTITY_NAME" "7 frameRAMpacOD " "Found entity 7: frameRAMpacOD" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012136 ""} { "Info" "ISGN_ENTITY_NAME" "8 frameRAMpacCD " "Found entity 8: frameRAMpacCD" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012136 ""} { "Info" "ISGN_ENTITY_NAME" "9 frameRAMbac " "Found entity 9: frameRAMbac" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012136 ""} { "Info" "ISGN_ENTITY_NAME" "10 frameRAMrghost " "Found entity 10: frameRAMrghost" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012136 ""} { "Info" "ISGN_ENTITY_NAME" "11 frameRAMbghost " "Found entity 11: frameRAMbghost" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012136 ""} { "Info" "ISGN_ENTITY_NAME" "12 frameRAMoghost " "Found entity 12: frameRAMoghost" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012136 ""} { "Info" "ISGN_ENTITY_NAME" "13 frameRAMpghost " "Found entity 13: frameRAMpghost" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012136 ""} { "Info" "ISGN_ENTITY_NAME" "14 frameRAMcherry " "Found entity 14: frameRAMcherry" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953012136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953012145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision.sv 1 1 " "Found 1 design units, including 1 entities, in source file collision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collisions " "Found entity 1: collisions" {  } { { "collision.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/collision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953012155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953012155 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ball_Size dots.sv(6) " "Verilog HDL Implicit Net warning at dots.sv(6): created implicit net for \"Ball_Size\"" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953012156 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ball_Size collision.sv(6) " "Verilog HDL Implicit Net warning at collision.sv(6): created implicit net for \"Ball_Size\"" {  } { { "collision.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/collision.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953012156 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "offset collision.sv(7) " "Verilog HDL Implicit Net warning at collision.sv(7): created implicit net for \"offset\"" {  } { { "collision.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/collision.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953012156 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651953012316 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651953012317 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651953012317 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab62soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651953012318 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab62soc_spi_0.v(402) " "Verilog HDL or VHDL warning at lab62soc_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "lab62_soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651953012318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab62 " "Elaborating entity \"lab62\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651953012695 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab62.sv(28) " "Output port \"HEX4\" at lab62.sv(28) has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651953012700 "|lab62"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab62.sv(29) " "Output port \"HEX5\" at lab62.sv(29) has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651953012700 "|lab62"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver3\"" {  } { { "lab62.sv" "hex_driver3" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953012730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62_soc lab62_soc:u0 " "Elaborating entity \"lab62_soc\" for hierarchy \"lab62_soc:u0\"" {  } { { "lab62.sv" "u0" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953012739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_hex_digits_pio lab62_soc:u0\|lab62soc_hex_digits_pio:hex_digits_pio " "Elaborating entity \"lab62soc_hex_digits_pio\" for hierarchy \"lab62_soc:u0\|lab62soc_hex_digits_pio:hex_digits_pio\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "hex_digits_pio" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953012788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart " "Elaborating entity \"lab62soc_jtag_uart\" for hierarchy \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "jtag_uart" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953012848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_scfifo_w lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w " "Elaborating entity \"lab62soc_jtag_uart_scfifo_w\" for hierarchy \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" "the_lab62soc_jtag_uart_scfifo_w" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953012885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" "wfifo" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953013181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953013187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953013187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953013187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953013187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953013187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953013187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953013187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953013187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953013187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953013187 ""}  } { { "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651953013187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953013250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953013250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953013254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953013277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953013277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953013282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953013303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953013303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953013309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953013359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953013359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953013367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953013428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953013428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953013435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953013485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953013485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_w:the_lab62soc_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953013492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_jtag_uart_scfifo_r lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_r:the_lab62soc_jtag_uart_scfifo_r " "Elaborating entity \"lab62soc_jtag_uart_scfifo_r\" for hierarchy \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|lab62soc_jtag_uart_scfifo_r:the_lab62soc_jtag_uart_scfifo_r\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" "the_lab62soc_jtag_uart_scfifo_r" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953013545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab62soc_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab62soc_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" "lab62soc_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953013878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab62soc_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab62soc_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953013899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab62soc_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab62soc_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953013899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953013899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953013899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953013899 ""}  } { { "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651953013899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab62soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab62soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953014605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab62soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62_soc:u0\|lab62soc_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab62soc_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953014745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_key lab62_soc:u0\|lab62soc_key:key " "Elaborating entity \"lab62soc_key\" for hierarchy \"lab62_soc:u0\|lab62soc_key:key\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "key" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953014821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_keycode lab62_soc:u0\|lab62soc_keycode:keycode " "Elaborating entity \"lab62soc_keycode\" for hierarchy \"lab62_soc:u0\|lab62soc_keycode:keycode\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "keycode" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953014880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_leds_pio lab62_soc:u0\|lab62soc_leds_pio:leds_pio " "Elaborating entity \"lab62soc_leds_pio\" for hierarchy \"lab62_soc:u0\|lab62soc_leds_pio:leds_pio\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "leds_pio" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953014937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0 lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab62soc_nios2_gen2_0\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "nios2_gen2_0" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953014994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_test_bench lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_test_bench:the_lab62soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_test_bench:the_lab62soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_register_bank_a_module lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953015354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953015354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953015354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953015354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953015354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953015354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953015354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953015354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953015354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953015354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953015354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953015354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953015354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953015354 ""}  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651953015354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953015405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953015405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_a_module:lab62soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_register_bank_b_module lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_register_bank_b_module:lab62soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_debug lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953015677 ""}  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651953015677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_break lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953015994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab62soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_pib lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_oci_im lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_nios2_ocimem lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "lab62soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953016678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953016678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953016678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953016678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953016678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953016678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953016678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953016678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953016678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953016678 ""}  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651953016678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953016729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953016729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab62soc_nios2_gen2_0_cpu_nios2_ocimem\|lab62soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab62soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_tck lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab62soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953016933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab62soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953017057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953017057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953017057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953017057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953017057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953017057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953017057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953017057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953017057 ""}  } { { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651953017057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017063 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab62_soc:u0\|lab62soc_nios2_gen2_0:nios2_gen2_0\|lab62soc_nios2_gen2_0_cpu:cpu\|lab62soc_nios2_gen2_0_cpu_nios2_oci:the_lab62soc_nios2_gen2_0_cpu_nios2_oci\|lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab62soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab62soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram lab62_soc:u0\|lab62soc_sdram:sdram " "Elaborating entity \"lab62soc_sdram\" for hierarchy \"lab62_soc:u0\|lab62soc_sdram:sdram\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "sdram" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_input_efifo_module lab62_soc:u0\|lab62soc_sdram:sdram\|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module " "Elaborating entity \"lab62soc_sdram_input_efifo_module\" for hierarchy \"lab62_soc:u0\|lab62soc_sdram:sdram\|lab62soc_sdram_input_efifo_module:the_lab62soc_sdram_input_efifo_module\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sdram.v" "the_lab62soc_sdram_input_efifo_module" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll lab62_soc:u0\|lab62soc_sdram_pll:sdram_pll " "Elaborating entity \"lab62soc_sdram_pll\" for hierarchy \"lab62_soc:u0\|lab62soc_sdram_pll:sdram_pll\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "sdram_pll" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_stdsync_sv6 lab62_soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab62soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab62_soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" "stdsync2" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_dffpipe_l2c lab62_soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab62soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab62_soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_stdsync_sv6:stdsync2\|lab62soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sdram_pll_altpll_vg92 lab62_soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"lab62soc_sdram_pll_altpll_vg92\" for hierarchy \"lab62_soc:u0\|lab62soc_sdram_pll:sdram_pll\|lab62soc_sdram_pll_altpll_vg92:sd1\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" "sd1" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_spi_0 lab62_soc:u0\|lab62soc_spi_0:spi_0 " "Elaborating entity \"lab62soc_spi_0\" for hierarchy \"lab62_soc:u0\|lab62soc_spi_0:spi_0\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "spi_0" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_sysid_qsys_0 lab62_soc:u0\|lab62soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab62soc_sysid_qsys_0\" for hierarchy \"lab62_soc:u0\|lab62soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "sysid_qsys_0" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_timer lab62_soc:u0\|lab62soc_timer:timer " "Elaborating entity \"lab62soc_timer\" for hierarchy \"lab62_soc:u0\|lab62soc_timer:timer\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "timer" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_usb_gpx lab62_soc:u0\|lab62soc_usb_gpx:usb_gpx " "Elaborating entity \"lab62soc_usb_gpx\" for hierarchy \"lab62_soc:u0\|lab62soc_usb_gpx:usb_gpx\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "usb_gpx" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_usb_rst lab62_soc:u0\|lab62soc_usb_rst:usb_rst " "Elaborating entity \"lab62soc_usb_rst\" for hierarchy \"lab62_soc:u0\|lab62soc_usb_rst:usb_rst\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "usb_rst" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0 lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab62soc_mm_interconnect_0\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "mm_interconnect_0" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953017919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953018289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953018357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953018417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953018477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953018538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953018596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953018656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953018715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "key_s1_translator" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953018775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953018977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953019067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953019127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953019186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953019226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953019308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953019610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953019647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953019728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 2995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953019826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router " "Elaborating entity \"lab62soc_mm_interconnect_0_router\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953020631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_default_decode lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router:router\|lab62soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953020678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_001 lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab62soc_mm_interconnect_0_router_001\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953020754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_001_default_decode lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_001:router_001\|lab62soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_001:router_001\|lab62soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953020806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_002 lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab62soc_mm_interconnect_0_router_002\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953020891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_002_default_decode lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_002:router_002\|lab62soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953020928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_006 lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"lab62soc_mm_interconnect_0_router_006\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_006:router_006\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router_006" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953021173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_006_default_decode lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_006:router_006\|lab62soc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_006:router_006\|lab62soc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953021205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_015 lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"lab62soc_mm_interconnect_0_router_015\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_015:router_015\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "router_015" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953021716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_router_015_default_decode lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_015:router_015\|lab62soc_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"lab62soc_mm_interconnect_0_router_015_default_decode\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_router_015:router_015\|lab62soc_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_015.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953021749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953021826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953021857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_cmd_demux lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab62soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953021932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_cmd_demux_001 lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab62soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953021996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_cmd_mux lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab62soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953022062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953022099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953022131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_cmd_mux_013 lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux_013:cmd_mux_013 " "Elaborating entity \"lab62soc_mm_interconnect_0_cmd_mux_013\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_cmd_mux_013:cmd_mux_013\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "cmd_mux_013" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953023149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_rsp_demux lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab62soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 4949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953023202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_rsp_demux_013 lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_demux_013:rsp_demux_013 " "Elaborating entity \"lab62soc_mm_interconnect_0_rsp_demux_013\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_demux_013:rsp_demux_013\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "rsp_demux_013" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953023552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_rsp_mux lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab62soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953023605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953023671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953023703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_rsp_mux_001 lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab62soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953023803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_rsp_mux_001.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953023876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953023910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953024016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651953024023 "|lab62|lab62_soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651953024023 "|lab62|lab62_soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651953024023 "|lab62|lab62_soc:u0|lab62soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953024131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953024211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953024253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953024301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953024752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab62soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953024788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_004 lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0.v" 5839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953025024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|lab62soc_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|lab62soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953025056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab62soc_irq_mapper lab62_soc:u0\|lab62soc_irq_mapper:irq_mapper " "Elaborating entity \"lab62soc_irq_mapper\" for hierarchy \"lab62_soc:u0\|lab62soc_irq_mapper:irq_mapper\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "irq_mapper" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953025593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62_soc:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "rst_controller" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953025644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953025674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab62_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953025725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab62_soc:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab62_soc:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "lab62_soc/synthesis/lab62soc.v" "rst_controller_001" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/lab62soc.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953025799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "lab62.sv" "vga" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953025922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953025922 "|lab62|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953025922 "|lab62|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacman pacman:pac " "Elaborating entity \"pacman\" for hierarchy \"pacman:pac\"" {  } { { "lab62.sv" "pac" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953025930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacman.sv(966) " "Verilog HDL assignment warning at pacman.sv(966): truncated value with size 32 to match size of target (10)" {  } { { "pacman.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/pacman.sv" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953025950 "|lab62|pacman:pac"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacman.sv(988) " "Verilog HDL assignment warning at pacman.sv(988): truncated value with size 32 to match size of target (10)" {  } { { "pacman.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/pacman.sv" 988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953025950 "|lab62|pacman:pac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bghost bghost:bgho " "Elaborating entity \"bghost\" for hierarchy \"bghost:bgho\"" {  } { { "lab62.sv" "bgho" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953026014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bghost.sv(25) " "Verilog HDL assignment warning at bghost.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "bghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/bghost.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026014 "|lab62|bghost:bgho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bghost.sv(964) " "Verilog HDL assignment warning at bghost.sv(964): truncated value with size 32 to match size of target (10)" {  } { { "bghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/bghost.sv" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026033 "|lab62|bghost:bgho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bghost.sv(979) " "Verilog HDL assignment warning at bghost.sv(979): truncated value with size 32 to match size of target (10)" {  } { { "bghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/bghost.sv" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026034 "|lab62|bghost:bgho"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rghost rghost:rgho " "Elaborating entity \"rghost\" for hierarchy \"rghost:rgho\"" {  } { { "lab62.sv" "rgho" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953026081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rghost.sv(25) " "Verilog HDL assignment warning at rghost.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "rghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/rghost.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026083 "|lab62|rghost:rgho"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reup rghost.sv(23) " "Verilog HDL or VHDL warning at rghost.sv(23): object \"reup\" assigned a value but never read" {  } { { "rghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/rghost.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651953026083 "|lab62|rghost:rgho"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reright rghost.sv(23) " "Verilog HDL or VHDL warning at rghost.sv(23): object \"reright\" assigned a value but never read" {  } { { "rghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/rghost.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651953026083 "|lab62|rghost:rgho"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "goup rghost.sv(23) " "Verilog HDL or VHDL warning at rghost.sv(23): object \"goup\" assigned a value but never read" {  } { { "rghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/rghost.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651953026083 "|lab62|rghost:rgho"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "godown rghost.sv(23) " "Verilog HDL or VHDL warning at rghost.sv(23): object \"godown\" assigned a value but never read" {  } { { "rghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/rghost.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651953026083 "|lab62|rghost:rgho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rghost.sv(1013) " "Verilog HDL assignment warning at rghost.sv(1013): truncated value with size 32 to match size of target (10)" {  } { { "rghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/rghost.sv" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026102 "|lab62|rghost:rgho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rghost.sv(1018) " "Verilog HDL assignment warning at rghost.sv(1018): truncated value with size 32 to match size of target (10)" {  } { { "rghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/rghost.sv" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026102 "|lab62|rghost:rgho"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oghost oghost:ogho " "Elaborating entity \"oghost\" for hierarchy \"oghost:ogho\"" {  } { { "lab62.sv" "ogho" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953026164 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 oghost.sv(25) " "Verilog HDL assignment warning at oghost.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "oghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/oghost.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026164 "|lab62|oghost:ogho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 oghost.sv(976) " "Verilog HDL assignment warning at oghost.sv(976): truncated value with size 32 to match size of target (10)" {  } { { "oghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/oghost.sv" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026183 "|lab62|oghost:ogho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 oghost.sv(981) " "Verilog HDL assignment warning at oghost.sv(981): truncated value with size 32 to match size of target (10)" {  } { { "oghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/oghost.sv" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026183 "|lab62|oghost:ogho"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pghost pghost:pgho " "Elaborating entity \"pghost\" for hierarchy \"pghost:pgho\"" {  } { { "lab62.sv" "pgho" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953026244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pghost.sv(25) " "Verilog HDL assignment warning at pghost.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "pghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/pghost.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026244 "|lab62|pghost:pgho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pghost.sv(964) " "Verilog HDL assignment warning at pghost.sv(964): truncated value with size 32 to match size of target (10)" {  } { { "pghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/pghost.sv" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026264 "|lab62|pghost:pgho"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pghost.sv(981) " "Verilog HDL assignment warning at pghost.sv(981): truncated value with size 32 to match size of target (10)" {  } { { "pghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/pghost.sv" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026264 "|lab62|pghost:pgho"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:cmap " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:cmap\"" {  } { { "lab62.sv" "cmap" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953026333 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xline Color_Mapper.sv(21) " "Verilog HDL or VHDL warning at Color_Mapper.sv(21): object \"xline\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651953026336 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xline2 Color_Mapper.sv(21) " "Verilog HDL or VHDL warning at Color_Mapper.sv(21): object \"xline2\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651953026336 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yline Color_Mapper.sv(21) " "Verilog HDL or VHDL warning at Color_Mapper.sv(21): object \"yline\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651953026336 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yline2 Color_Mapper.sv(21) " "Verilog HDL or VHDL warning at Color_Mapper.sv(21): object \"yline2\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651953026336 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yline3 Color_Mapper.sv(21) " "Verilog HDL or VHDL warning at Color_Mapper.sv(21): object \"yline3\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651953026336 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SizeG Color_Mapper.sv(64) " "Verilog HDL or VHDL warning at Color_Mapper.sv(64): object \"SizeG\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651953026336 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SizeR Color_Mapper.sv(64) " "Verilog HDL or VHDL warning at Color_Mapper.sv(64): object \"SizeR\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651953026336 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(462) " "Verilog HDL assignment warning at Color_Mapper.sv(462): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026368 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(464) " "Verilog HDL assignment warning at Color_Mapper.sv(464): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026368 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(466) " "Verilog HDL assignment warning at Color_Mapper.sv(466): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026368 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(468) " "Verilog HDL assignment warning at Color_Mapper.sv(468): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026368 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(470) " "Verilog HDL assignment warning at Color_Mapper.sv(470): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026368 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(472) " "Verilog HDL assignment warning at Color_Mapper.sv(472): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026368 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(474) " "Verilog HDL assignment warning at Color_Mapper.sv(474): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026369 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(476) " "Verilog HDL assignment warning at Color_Mapper.sv(476): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026369 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(478) " "Verilog HDL assignment warning at Color_Mapper.sv(478): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026369 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(480) " "Verilog HDL assignment warning at Color_Mapper.sv(480): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026369 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(482) " "Verilog HDL assignment warning at Color_Mapper.sv(482): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026369 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Color_Mapper.sv(484) " "Verilog HDL assignment warning at Color_Mapper.sv(484): truncated value with size 32 to match size of target (11)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026369 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 Color_Mapper.sv(618) " "Verilog HDL assignment warning at Color_Mapper.sv(618): truncated value with size 11 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026372 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(645) " "Verilog HDL assignment warning at Color_Mapper.sv(645): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026376 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(646) " "Verilog HDL assignment warning at Color_Mapper.sv(646): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026376 "|lab62|color_mapper:cmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(647) " "Verilog HDL assignment warning at Color_Mapper.sv(647): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026376 "|lab62|color_mapper:cmap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter color_mapper:cmap\|counter:counting " "Elaborating entity \"counter\" for hierarchy \"color_mapper:cmap\|counter:counting\"" {  } { { "Color_Mapper.sv" "counting" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953026748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 counter.sv(12) " "Verilog HDL assignment warning at counter.sv(12): truncated value with size 32 to match size of target (28)" {  } { { "counter.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/counter.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026748 "|lab62|color_mapper:cmap|counter:counting"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMpacOR color_mapper:cmap\|frameRAMpacOR:borad8 " "Elaborating entity \"frameRAMpacOR\" for hierarchy \"color_mapper:cmap\|frameRAMpacOR:borad8\"" {  } { { "Color_Mapper.sv" "borad8" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953026758 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 5 frame_ram.sv(28) " "Verilog HDL assignment warning at frame_ram.sv(28): truncated value with size 24 to match size of target (5)" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026766 "|lab62|color_mapper:cmap|frameRAMpacOR:borad8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMpacCR color_mapper:cmap\|frameRAMpacCR:borad12 " "Elaborating entity \"frameRAMpacCR\" for hierarchy \"color_mapper:cmap\|frameRAMpacCR:borad12\"" {  } { { "Color_Mapper.sv" "borad12" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953026828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 5 frame_ram.sv(62) " "Verilog HDL assignment warning at frame_ram.sv(62): truncated value with size 24 to match size of target (5)" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026835 "|lab62|color_mapper:cmap|frameRAMpacCR:borad12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMpacOL color_mapper:cmap\|frameRAMpacOL:borad9 " "Elaborating entity \"frameRAMpacOL\" for hierarchy \"color_mapper:cmap\|frameRAMpacOL:borad9\"" {  } { { "Color_Mapper.sv" "borad9" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953026888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 5 frame_ram.sv(96) " "Verilog HDL assignment warning at frame_ram.sv(96): truncated value with size 24 to match size of target (5)" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026896 "|lab62|color_mapper:cmap|frameRAMpacOL:borad9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMpacCL color_mapper:cmap\|frameRAMpacCL:borad13 " "Elaborating entity \"frameRAMpacCL\" for hierarchy \"color_mapper:cmap\|frameRAMpacCL:borad13\"" {  } { { "Color_Mapper.sv" "borad13" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953026945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 5 frame_ram.sv(130) " "Verilog HDL assignment warning at frame_ram.sv(130): truncated value with size 24 to match size of target (5)" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953026953 "|lab62|color_mapper:cmap|frameRAMpacCL:borad13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMpacOD color_mapper:cmap\|frameRAMpacOD:borad10 " "Elaborating entity \"frameRAMpacOD\" for hierarchy \"color_mapper:cmap\|frameRAMpacOD:borad10\"" {  } { { "Color_Mapper.sv" "borad10" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953026999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 5 frame_ram.sv(233) " "Verilog HDL assignment warning at frame_ram.sv(233): truncated value with size 24 to match size of target (5)" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953027005 "|lab62|color_mapper:cmap|frameRAMpacOD:borad10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMpacCD color_mapper:cmap\|frameRAMpacCD:borad14 " "Elaborating entity \"frameRAMpacCD\" for hierarchy \"color_mapper:cmap\|frameRAMpacCD:borad14\"" {  } { { "Color_Mapper.sv" "borad14" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953027052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 5 frame_ram.sv(267) " "Verilog HDL assignment warning at frame_ram.sv(267): truncated value with size 24 to match size of target (5)" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953027060 "|lab62|color_mapper:cmap|frameRAMpacCD:borad14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMpacOU color_mapper:cmap\|frameRAMpacOU:borad11 " "Elaborating entity \"frameRAMpacOU\" for hierarchy \"color_mapper:cmap\|frameRAMpacOU:borad11\"" {  } { { "Color_Mapper.sv" "borad11" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953027106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 5 frame_ram.sv(165) " "Verilog HDL assignment warning at frame_ram.sv(165): truncated value with size 24 to match size of target (5)" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953027112 "|lab62|color_mapper:cmap|frameRAMpacOU:borad11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMpacCU color_mapper:cmap\|frameRAMpacCU:borad15 " "Elaborating entity \"frameRAMpacCU\" for hierarchy \"color_mapper:cmap\|frameRAMpacCU:borad15\"" {  } { { "Color_Mapper.sv" "borad15" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953027159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 5 frame_ram.sv(199) " "Verilog HDL assignment warning at frame_ram.sv(199): truncated value with size 24 to match size of target (5)" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953027167 "|lab62|color_mapper:cmap|frameRAMpacCU:borad15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMbac color_mapper:cmap\|frameRAMbac:borad2 " "Elaborating entity \"frameRAMbac\" for hierarchy \"color_mapper:cmap\|frameRAMbac:borad2\"" {  } { { "Color_Mapper.sv" "borad2" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953027214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMoghost color_mapper:cmap\|frameRAMoghost:borad4 " "Elaborating entity \"frameRAMoghost\" for hierarchy \"color_mapper:cmap\|frameRAMoghost:borad4\"" {  } { { "Color_Mapper.sv" "borad4" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056226 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 5 frame_ram.sv(429) " "Verilog HDL assignment warning at frame_ram.sv(429): truncated value with size 24 to match size of target (5)" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056233 "|lab62|color_mapper:cmap|frameRAMoghost:borad4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMpghost color_mapper:cmap\|frameRAMpghost:borad5 " "Elaborating entity \"frameRAMpghost\" for hierarchy \"color_mapper:cmap\|frameRAMpghost:borad5\"" {  } { { "Color_Mapper.sv" "borad5" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 5 frame_ram.sv(473) " "Verilog HDL assignment warning at frame_ram.sv(473): truncated value with size 24 to match size of target (5)" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056290 "|lab62|color_mapper:cmap|frameRAMpghost:borad5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMrghost color_mapper:cmap\|frameRAMrghost:borad6 " "Elaborating entity \"frameRAMrghost\" for hierarchy \"color_mapper:cmap\|frameRAMrghost:borad6\"" {  } { { "Color_Mapper.sv" "borad6" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056341 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 5 frame_ram.sv(346) " "Verilog HDL assignment warning at frame_ram.sv(346): truncated value with size 24 to match size of target (5)" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056349 "|lab62|color_mapper:cmap|frameRAMrghost:borad6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMbghost color_mapper:cmap\|frameRAMbghost:borad7 " "Elaborating entity \"frameRAMbghost\" for hierarchy \"color_mapper:cmap\|frameRAMbghost:borad7\"" {  } { { "Color_Mapper.sv" "borad7" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMcherry color_mapper:cmap\|frameRAMcherry:borad16 " "Elaborating entity \"frameRAMcherry\" for hierarchy \"color_mapper:cmap\|frameRAMcherry:borad16\"" {  } { { "Color_Mapper.sv" "borad16" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056456 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 5 frame_ram.sv(511) " "Verilog HDL assignment warning at frame_ram.sv(511): truncated value with size 24 to match size of target (5)" {  } { { "frame_ram.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056466 "|lab62|color_mapper:cmap|frameRAMcherry:borad16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom color_mapper:cmap\|font_rom:fontmap " "Elaborating entity \"font_rom\" for hierarchy \"color_mapper:cmap\|font_rom:fontmap\"" {  } { { "Color_Mapper.sv" "fontmap" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collisions color_mapper:cmap\|collisions:cherry_collisions " "Elaborating entity \"collisions\" for hierarchy \"color_mapper:cmap\|collisions:cherry_collisions\"" {  } { { "Color_Mapper.sv" "cherry_collisions" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 collision.sv(6) " "Verilog HDL assignment warning at collision.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "collision.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/collision.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056581 "|lab62|color_mapper:cmap|collisions:cherry_collisions"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 collision.sv(7) " "Verilog HDL assignment warning at collision.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "collision.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/collision.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056581 "|lab62|color_mapper:cmap|collisions:cherry_collisions"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot1 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot1\"" {  } { { "Color_Mapper.sv" "dot1" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056589 "|lab62|color_mapper:cmap|dots:dot1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot2 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot2\"" {  } { { "Color_Mapper.sv" "dot2" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056597 "|lab62|color_mapper:cmap|dots:dot2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot3 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot3\"" {  } { { "Color_Mapper.sv" "dot3" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056603 "|lab62|color_mapper:cmap|dots:dot3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot4 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot4\"" {  } { { "Color_Mapper.sv" "dot4" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056610 "|lab62|color_mapper:cmap|dots:dot4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot5 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot5\"" {  } { { "Color_Mapper.sv" "dot5" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056616 "|lab62|color_mapper:cmap|dots:dot5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot6 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot6\"" {  } { { "Color_Mapper.sv" "dot6" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056624 "|lab62|color_mapper:cmap|dots:dot6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot7 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot7\"" {  } { { "Color_Mapper.sv" "dot7" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056631 "|lab62|color_mapper:cmap|dots:dot7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot8 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot8\"" {  } { { "Color_Mapper.sv" "dot8" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056636 "|lab62|color_mapper:cmap|dots:dot8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot9 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot9\"" {  } { { "Color_Mapper.sv" "dot9" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056642 "|lab62|color_mapper:cmap|dots:dot9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot10 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot10\"" {  } { { "Color_Mapper.sv" "dot10" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056648 "|lab62|color_mapper:cmap|dots:dot10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot11 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot11\"" {  } { { "Color_Mapper.sv" "dot11" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056654 "|lab62|color_mapper:cmap|dots:dot11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot12 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot12\"" {  } { { "Color_Mapper.sv" "dot12" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056660 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056660 "|lab62|color_mapper:cmap|dots:dot12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot13 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot13\"" {  } { { "Color_Mapper.sv" "dot13" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056668 "|lab62|color_mapper:cmap|dots:dot13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot14 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot14\"" {  } { { "Color_Mapper.sv" "dot14" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056675 "|lab62|color_mapper:cmap|dots:dot14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot15 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot15\"" {  } { { "Color_Mapper.sv" "dot15" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056682 "|lab62|color_mapper:cmap|dots:dot15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot16 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot16\"" {  } { { "Color_Mapper.sv" "dot16" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056689 "|lab62|color_mapper:cmap|dots:dot16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot17 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot17\"" {  } { { "Color_Mapper.sv" "dot17" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056696 "|lab62|color_mapper:cmap|dots:dot17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot18 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot18\"" {  } { { "Color_Mapper.sv" "dot18" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056702 "|lab62|color_mapper:cmap|dots:dot18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot19 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot19\"" {  } { { "Color_Mapper.sv" "dot19" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056708 "|lab62|color_mapper:cmap|dots:dot19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot20 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot20\"" {  } { { "Color_Mapper.sv" "dot20" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056713 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056714 "|lab62|color_mapper:cmap|dots:dot20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot21 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot21\"" {  } { { "Color_Mapper.sv" "dot21" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056719 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056719 "|lab62|color_mapper:cmap|dots:dot21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot22 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot22\"" {  } { { "Color_Mapper.sv" "dot22" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056725 "|lab62|color_mapper:cmap|dots:dot22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot23 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot23\"" {  } { { "Color_Mapper.sv" "dot23" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056730 "|lab62|color_mapper:cmap|dots:dot23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot24 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot24\"" {  } { { "Color_Mapper.sv" "dot24" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056737 "|lab62|color_mapper:cmap|dots:dot24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot25 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot25\"" {  } { { "Color_Mapper.sv" "dot25" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056743 "|lab62|color_mapper:cmap|dots:dot25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot26 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot26\"" {  } { { "Color_Mapper.sv" "dot26" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056749 "|lab62|color_mapper:cmap|dots:dot26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot27 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot27\"" {  } { { "Color_Mapper.sv" "dot27" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056755 "|lab62|color_mapper:cmap|dots:dot27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot28 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot28\"" {  } { { "Color_Mapper.sv" "dot28" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056761 "|lab62|color_mapper:cmap|dots:dot28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot29 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot29\"" {  } { { "Color_Mapper.sv" "dot29" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056767 "|lab62|color_mapper:cmap|dots:dot29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot30 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot30\"" {  } { { "Color_Mapper.sv" "dot30" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056772 "|lab62|color_mapper:cmap|dots:dot30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot31 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot31\"" {  } { { "Color_Mapper.sv" "dot31" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056779 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056780 "|lab62|color_mapper:cmap|dots:dot31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot32 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot32\"" {  } { { "Color_Mapper.sv" "dot32" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056788 "|lab62|color_mapper:cmap|dots:dot32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot33 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot33\"" {  } { { "Color_Mapper.sv" "dot33" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056795 "|lab62|color_mapper:cmap|dots:dot33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot34 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot34\"" {  } { { "Color_Mapper.sv" "dot34" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056802 "|lab62|color_mapper:cmap|dots:dot34"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot35 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot35\"" {  } { { "Color_Mapper.sv" "dot35" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056810 "|lab62|color_mapper:cmap|dots:dot35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot36 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot36\"" {  } { { "Color_Mapper.sv" "dot36" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056817 "|lab62|color_mapper:cmap|dots:dot36"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot37 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot37\"" {  } { { "Color_Mapper.sv" "dot37" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056823 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056823 "|lab62|color_mapper:cmap|dots:dot37"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot38 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot38\"" {  } { { "Color_Mapper.sv" "dot38" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056830 "|lab62|color_mapper:cmap|dots:dot38"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot39 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot39\"" {  } { { "Color_Mapper.sv" "dot39" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056837 "|lab62|color_mapper:cmap|dots:dot39"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot40 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot40\"" {  } { { "Color_Mapper.sv" "dot40" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056843 "|lab62|color_mapper:cmap|dots:dot40"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot41 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot41\"" {  } { { "Color_Mapper.sv" "dot41" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056849 "|lab62|color_mapper:cmap|dots:dot41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot42 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot42\"" {  } { { "Color_Mapper.sv" "dot42" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056856 "|lab62|color_mapper:cmap|dots:dot42"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot43 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot43\"" {  } { { "Color_Mapper.sv" "dot43" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056862 "|lab62|color_mapper:cmap|dots:dot43"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot44 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot44\"" {  } { { "Color_Mapper.sv" "dot44" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056868 "|lab62|color_mapper:cmap|dots:dot44"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot45 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot45\"" {  } { { "Color_Mapper.sv" "dot45" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056875 "|lab62|color_mapper:cmap|dots:dot45"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot46 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot46\"" {  } { { "Color_Mapper.sv" "dot46" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056882 "|lab62|color_mapper:cmap|dots:dot46"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot47 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot47\"" {  } { { "Color_Mapper.sv" "dot47" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056888 "|lab62|color_mapper:cmap|dots:dot47"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot48 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot48\"" {  } { { "Color_Mapper.sv" "dot48" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056895 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056895 "|lab62|color_mapper:cmap|dots:dot48"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot49 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot49\"" {  } { { "Color_Mapper.sv" "dot49" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056901 "|lab62|color_mapper:cmap|dots:dot49"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot50 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot50\"" {  } { { "Color_Mapper.sv" "dot50" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056907 "|lab62|color_mapper:cmap|dots:dot50"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot51 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot51\"" {  } { { "Color_Mapper.sv" "dot51" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056913 "|lab62|color_mapper:cmap|dots:dot51"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot52 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot52\"" {  } { { "Color_Mapper.sv" "dot52" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056918 "|lab62|color_mapper:cmap|dots:dot52"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot53 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot53\"" {  } { { "Color_Mapper.sv" "dot53" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056924 "|lab62|color_mapper:cmap|dots:dot53"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot54 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot54\"" {  } { { "Color_Mapper.sv" "dot54" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056930 "|lab62|color_mapper:cmap|dots:dot54"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot55 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot55\"" {  } { { "Color_Mapper.sv" "dot55" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056936 "|lab62|color_mapper:cmap|dots:dot55"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot56 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot56\"" {  } { { "Color_Mapper.sv" "dot56" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056941 "|lab62|color_mapper:cmap|dots:dot56"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot57 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot57\"" {  } { { "Color_Mapper.sv" "dot57" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056947 "|lab62|color_mapper:cmap|dots:dot57"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot58 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot58\"" {  } { { "Color_Mapper.sv" "dot58" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056954 "|lab62|color_mapper:cmap|dots:dot58"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot59 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot59\"" {  } { { "Color_Mapper.sv" "dot59" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056961 "|lab62|color_mapper:cmap|dots:dot59"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot60 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot60\"" {  } { { "Color_Mapper.sv" "dot60" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056968 "|lab62|color_mapper:cmap|dots:dot60"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot61 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot61\"" {  } { { "Color_Mapper.sv" "dot61" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056974 "|lab62|color_mapper:cmap|dots:dot61"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot62 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot62\"" {  } { { "Color_Mapper.sv" "dot62" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056980 "|lab62|color_mapper:cmap|dots:dot62"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot63 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot63\"" {  } { { "Color_Mapper.sv" "dot63" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056986 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056986 "|lab62|color_mapper:cmap|dots:dot63"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot64 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot64\"" {  } { { "Color_Mapper.sv" "dot64" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953056992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953056993 "|lab62|color_mapper:cmap|dots:dot64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot65 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot65\"" {  } { { "Color_Mapper.sv" "dot65" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057001 "|lab62|color_mapper:cmap|dots:dot65"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot66 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot66\"" {  } { { "Color_Mapper.sv" "dot66" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057008 "|lab62|color_mapper:cmap|dots:dot66"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot67 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot67\"" {  } { { "Color_Mapper.sv" "dot67" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057016 "|lab62|color_mapper:cmap|dots:dot67"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot68 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot68\"" {  } { { "Color_Mapper.sv" "dot68" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057023 "|lab62|color_mapper:cmap|dots:dot68"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot69 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot69\"" {  } { { "Color_Mapper.sv" "dot69" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057030 "|lab62|color_mapper:cmap|dots:dot69"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot70 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot70\"" {  } { { "Color_Mapper.sv" "dot70" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057036 "|lab62|color_mapper:cmap|dots:dot70"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot71 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot71\"" {  } { { "Color_Mapper.sv" "dot71" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057042 "|lab62|color_mapper:cmap|dots:dot71"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot72 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot72\"" {  } { { "Color_Mapper.sv" "dot72" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057048 "|lab62|color_mapper:cmap|dots:dot72"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot73 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot73\"" {  } { { "Color_Mapper.sv" "dot73" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057054 "|lab62|color_mapper:cmap|dots:dot73"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot74 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot74\"" {  } { { "Color_Mapper.sv" "dot74" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057060 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057060 "|lab62|color_mapper:cmap|dots:dot74"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot75 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot75\"" {  } { { "Color_Mapper.sv" "dot75" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057066 "|lab62|color_mapper:cmap|dots:dot75"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot76 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot76\"" {  } { { "Color_Mapper.sv" "dot76" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057072 "|lab62|color_mapper:cmap|dots:dot76"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot77 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot77\"" {  } { { "Color_Mapper.sv" "dot77" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057080 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057080 "|lab62|color_mapper:cmap|dots:dot77"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot78 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot78\"" {  } { { "Color_Mapper.sv" "dot78" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057087 "|lab62|color_mapper:cmap|dots:dot78"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot79 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot79\"" {  } { { "Color_Mapper.sv" "dot79" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057093 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057093 "|lab62|color_mapper:cmap|dots:dot79"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot80 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot80\"" {  } { { "Color_Mapper.sv" "dot80" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057099 "|lab62|color_mapper:cmap|dots:dot80"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot81 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot81\"" {  } { { "Color_Mapper.sv" "dot81" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057106 "|lab62|color_mapper:cmap|dots:dot81"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot82 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot82\"" {  } { { "Color_Mapper.sv" "dot82" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057116 "|lab62|color_mapper:cmap|dots:dot82"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot83 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot83\"" {  } { { "Color_Mapper.sv" "dot83" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057125 "|lab62|color_mapper:cmap|dots:dot83"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot84 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot84\"" {  } { { "Color_Mapper.sv" "dot84" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057135 "|lab62|color_mapper:cmap|dots:dot84"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot85 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot85\"" {  } { { "Color_Mapper.sv" "dot85" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057143 "|lab62|color_mapper:cmap|dots:dot85"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot86 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot86\"" {  } { { "Color_Mapper.sv" "dot86" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057150 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057150 "|lab62|color_mapper:cmap|dots:dot86"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot87 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot87\"" {  } { { "Color_Mapper.sv" "dot87" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057158 "|lab62|color_mapper:cmap|dots:dot87"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot88 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot88\"" {  } { { "Color_Mapper.sv" "dot88" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057166 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057166 "|lab62|color_mapper:cmap|dots:dot88"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot89 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot89\"" {  } { { "Color_Mapper.sv" "dot89" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057173 "|lab62|color_mapper:cmap|dots:dot89"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot90 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot90\"" {  } { { "Color_Mapper.sv" "dot90" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057181 "|lab62|color_mapper:cmap|dots:dot90"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot91 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot91\"" {  } { { "Color_Mapper.sv" "dot91" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057189 "|lab62|color_mapper:cmap|dots:dot91"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot92 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot92\"" {  } { { "Color_Mapper.sv" "dot92" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057196 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057196 "|lab62|color_mapper:cmap|dots:dot92"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot93 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot93\"" {  } { { "Color_Mapper.sv" "dot93" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057205 "|lab62|color_mapper:cmap|dots:dot93"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot94 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot94\"" {  } { { "Color_Mapper.sv" "dot94" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057212 "|lab62|color_mapper:cmap|dots:dot94"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot95 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot95\"" {  } { { "Color_Mapper.sv" "dot95" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057218 "|lab62|color_mapper:cmap|dots:dot95"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot96 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot96\"" {  } { { "Color_Mapper.sv" "dot96" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057226 "|lab62|color_mapper:cmap|dots:dot96"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot97 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot97\"" {  } { { "Color_Mapper.sv" "dot97" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057233 "|lab62|color_mapper:cmap|dots:dot97"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot98 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot98\"" {  } { { "Color_Mapper.sv" "dot98" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057240 "|lab62|color_mapper:cmap|dots:dot98"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot99 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot99\"" {  } { { "Color_Mapper.sv" "dot99" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057247 "|lab62|color_mapper:cmap|dots:dot99"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot100 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot100\"" {  } { { "Color_Mapper.sv" "dot100" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057255 "|lab62|color_mapper:cmap|dots:dot100"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot101 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot101\"" {  } { { "Color_Mapper.sv" "dot101" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057262 "|lab62|color_mapper:cmap|dots:dot101"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot102 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot102\"" {  } { { "Color_Mapper.sv" "dot102" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057269 "|lab62|color_mapper:cmap|dots:dot102"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot103 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot103\"" {  } { { "Color_Mapper.sv" "dot103" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057275 "|lab62|color_mapper:cmap|dots:dot103"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot104 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot104\"" {  } { { "Color_Mapper.sv" "dot104" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057282 "|lab62|color_mapper:cmap|dots:dot104"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot105 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot105\"" {  } { { "Color_Mapper.sv" "dot105" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057289 "|lab62|color_mapper:cmap|dots:dot105"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot106 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot106\"" {  } { { "Color_Mapper.sv" "dot106" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057295 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057296 "|lab62|color_mapper:cmap|dots:dot106"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot107 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot107\"" {  } { { "Color_Mapper.sv" "dot107" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057302 "|lab62|color_mapper:cmap|dots:dot107"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot108 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot108\"" {  } { { "Color_Mapper.sv" "dot108" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057308 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057308 "|lab62|color_mapper:cmap|dots:dot108"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot109 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot109\"" {  } { { "Color_Mapper.sv" "dot109" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057314 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057314 "|lab62|color_mapper:cmap|dots:dot109"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot110 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot110\"" {  } { { "Color_Mapper.sv" "dot110" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057320 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057320 "|lab62|color_mapper:cmap|dots:dot110"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot111 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot111\"" {  } { { "Color_Mapper.sv" "dot111" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057327 "|lab62|color_mapper:cmap|dots:dot111"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot112 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot112\"" {  } { { "Color_Mapper.sv" "dot112" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057333 "|lab62|color_mapper:cmap|dots:dot112"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot113 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot113\"" {  } { { "Color_Mapper.sv" "dot113" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057340 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057341 "|lab62|color_mapper:cmap|dots:dot113"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot114 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot114\"" {  } { { "Color_Mapper.sv" "dot114" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057348 "|lab62|color_mapper:cmap|dots:dot114"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot115 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot115\"" {  } { { "Color_Mapper.sv" "dot115" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057355 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057355 "|lab62|color_mapper:cmap|dots:dot115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot116 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot116\"" {  } { { "Color_Mapper.sv" "dot116" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057363 "|lab62|color_mapper:cmap|dots:dot116"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot117 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot117\"" {  } { { "Color_Mapper.sv" "dot117" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057370 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057371 "|lab62|color_mapper:cmap|dots:dot117"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot118 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot118\"" {  } { { "Color_Mapper.sv" "dot118" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057378 "|lab62|color_mapper:cmap|dots:dot118"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot119 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot119\"" {  } { { "Color_Mapper.sv" "dot119" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057384 "|lab62|color_mapper:cmap|dots:dot119"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot120 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot120\"" {  } { { "Color_Mapper.sv" "dot120" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057391 "|lab62|color_mapper:cmap|dots:dot120"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot122 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot122\"" {  } { { "Color_Mapper.sv" "dot122" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057397 "|lab62|color_mapper:cmap|dots:dot122"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot123 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot123\"" {  } { { "Color_Mapper.sv" "dot123" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057404 "|lab62|color_mapper:cmap|dots:dot123"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot124 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot124\"" {  } { { "Color_Mapper.sv" "dot124" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057411 "|lab62|color_mapper:cmap|dots:dot124"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot125 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot125\"" {  } { { "Color_Mapper.sv" "dot125" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057418 "|lab62|color_mapper:cmap|dots:dot125"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot126 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot126\"" {  } { { "Color_Mapper.sv" "dot126" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057424 "|lab62|color_mapper:cmap|dots:dot126"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot127 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot127\"" {  } { { "Color_Mapper.sv" "dot127" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057431 "|lab62|color_mapper:cmap|dots:dot127"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot128 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot128\"" {  } { { "Color_Mapper.sv" "dot128" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057438 "|lab62|color_mapper:cmap|dots:dot128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot129 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot129\"" {  } { { "Color_Mapper.sv" "dot129" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057446 "|lab62|color_mapper:cmap|dots:dot129"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot130 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot130\"" {  } { { "Color_Mapper.sv" "dot130" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057452 "|lab62|color_mapper:cmap|dots:dot130"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot131 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot131\"" {  } { { "Color_Mapper.sv" "dot131" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057459 "|lab62|color_mapper:cmap|dots:dot131"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot132 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot132\"" {  } { { "Color_Mapper.sv" "dot132" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057467 "|lab62|color_mapper:cmap|dots:dot132"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot121 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot121\"" {  } { { "Color_Mapper.sv" "dot121" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057475 "|lab62|color_mapper:cmap|dots:dot121"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot164 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot164\"" {  } { { "Color_Mapper.sv" "dot164" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057483 "|lab62|color_mapper:cmap|dots:dot164"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot165 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot165\"" {  } { { "Color_Mapper.sv" "dot165" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057491 "|lab62|color_mapper:cmap|dots:dot165"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot166 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot166\"" {  } { { "Color_Mapper.sv" "dot166" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057500 "|lab62|color_mapper:cmap|dots:dot166"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot161 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot161\"" {  } { { "Color_Mapper.sv" "dot161" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057506 "|lab62|color_mapper:cmap|dots:dot161"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot162 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot162\"" {  } { { "Color_Mapper.sv" "dot162" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057513 "|lab62|color_mapper:cmap|dots:dot162"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot163 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot163\"" {  } { { "Color_Mapper.sv" "dot163" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057519 "|lab62|color_mapper:cmap|dots:dot163"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot133 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot133\"" {  } { { "Color_Mapper.sv" "dot133" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057525 "|lab62|color_mapper:cmap|dots:dot133"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot134 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot134\"" {  } { { "Color_Mapper.sv" "dot134" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057533 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057533 "|lab62|color_mapper:cmap|dots:dot134"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot135 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot135\"" {  } { { "Color_Mapper.sv" "dot135" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057542 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057542 "|lab62|color_mapper:cmap|dots:dot135"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot136 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot136\"" {  } { { "Color_Mapper.sv" "dot136" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057548 "|lab62|color_mapper:cmap|dots:dot136"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot137 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot137\"" {  } { { "Color_Mapper.sv" "dot137" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057556 "|lab62|color_mapper:cmap|dots:dot137"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot138 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot138\"" {  } { { "Color_Mapper.sv" "dot138" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057562 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057563 "|lab62|color_mapper:cmap|dots:dot138"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot139 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot139\"" {  } { { "Color_Mapper.sv" "dot139" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057569 "|lab62|color_mapper:cmap|dots:dot139"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot140 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot140\"" {  } { { "Color_Mapper.sv" "dot140" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057576 "|lab62|color_mapper:cmap|dots:dot140"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot141 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot141\"" {  } { { "Color_Mapper.sv" "dot141" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057585 "|lab62|color_mapper:cmap|dots:dot141"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot142 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot142\"" {  } { { "Color_Mapper.sv" "dot142" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057592 "|lab62|color_mapper:cmap|dots:dot142"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot143 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot143\"" {  } { { "Color_Mapper.sv" "dot143" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057600 "|lab62|color_mapper:cmap|dots:dot143"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot144 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot144\"" {  } { { "Color_Mapper.sv" "dot144" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057607 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057607 "|lab62|color_mapper:cmap|dots:dot144"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot145 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot145\"" {  } { { "Color_Mapper.sv" "dot145" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057615 "|lab62|color_mapper:cmap|dots:dot145"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot146 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot146\"" {  } { { "Color_Mapper.sv" "dot146" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057622 "|lab62|color_mapper:cmap|dots:dot146"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot147 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot147\"" {  } { { "Color_Mapper.sv" "dot147" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057629 "|lab62|color_mapper:cmap|dots:dot147"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot148 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot148\"" {  } { { "Color_Mapper.sv" "dot148" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057636 "|lab62|color_mapper:cmap|dots:dot148"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot149 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot149\"" {  } { { "Color_Mapper.sv" "dot149" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057643 "|lab62|color_mapper:cmap|dots:dot149"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot150 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot150\"" {  } { { "Color_Mapper.sv" "dot150" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057651 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057651 "|lab62|color_mapper:cmap|dots:dot150"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot151 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot151\"" {  } { { "Color_Mapper.sv" "dot151" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057659 "|lab62|color_mapper:cmap|dots:dot151"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot152 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot152\"" {  } { { "Color_Mapper.sv" "dot152" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057668 "|lab62|color_mapper:cmap|dots:dot152"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot153 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot153\"" {  } { { "Color_Mapper.sv" "dot153" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057676 "|lab62|color_mapper:cmap|dots:dot153"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot154 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot154\"" {  } { { "Color_Mapper.sv" "dot154" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057683 "|lab62|color_mapper:cmap|dots:dot154"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot155 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot155\"" {  } { { "Color_Mapper.sv" "dot155" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057689 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057689 "|lab62|color_mapper:cmap|dots:dot155"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot156 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot156\"" {  } { { "Color_Mapper.sv" "dot156" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057696 "|lab62|color_mapper:cmap|dots:dot156"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot157 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot157\"" {  } { { "Color_Mapper.sv" "dot157" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057703 "|lab62|color_mapper:cmap|dots:dot157"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot158 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot158\"" {  } { { "Color_Mapper.sv" "dot158" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057710 "|lab62|color_mapper:cmap|dots:dot158"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot159 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot159\"" {  } { { "Color_Mapper.sv" "dot159" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057717 "|lab62|color_mapper:cmap|dots:dot159"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot160 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot160\"" {  } { { "Color_Mapper.sv" "dot160" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057725 "|lab62|color_mapper:cmap|dots:dot160"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot167 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot167\"" {  } { { "Color_Mapper.sv" "dot167" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057732 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057732 "|lab62|color_mapper:cmap|dots:dot167"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot168 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot168\"" {  } { { "Color_Mapper.sv" "dot168" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057739 "|lab62|color_mapper:cmap|dots:dot168"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot169 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot169\"" {  } { { "Color_Mapper.sv" "dot169" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057745 "|lab62|color_mapper:cmap|dots:dot169"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot170 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot170\"" {  } { { "Color_Mapper.sv" "dot170" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057753 "|lab62|color_mapper:cmap|dots:dot170"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot171 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot171\"" {  } { { "Color_Mapper.sv" "dot171" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057759 "|lab62|color_mapper:cmap|dots:dot171"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot172 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot172\"" {  } { { "Color_Mapper.sv" "dot172" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057766 "|lab62|color_mapper:cmap|dots:dot172"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot173 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot173\"" {  } { { "Color_Mapper.sv" "dot173" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057773 "|lab62|color_mapper:cmap|dots:dot173"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot174 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot174\"" {  } { { "Color_Mapper.sv" "dot174" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057781 "|lab62|color_mapper:cmap|dots:dot174"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot175 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot175\"" {  } { { "Color_Mapper.sv" "dot175" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057787 "|lab62|color_mapper:cmap|dots:dot175"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot176 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot176\"" {  } { { "Color_Mapper.sv" "dot176" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057794 "|lab62|color_mapper:cmap|dots:dot176"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot177 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot177\"" {  } { { "Color_Mapper.sv" "dot177" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057801 "|lab62|color_mapper:cmap|dots:dot177"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot178 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot178\"" {  } { { "Color_Mapper.sv" "dot178" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057808 "|lab62|color_mapper:cmap|dots:dot178"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot179 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot179\"" {  } { { "Color_Mapper.sv" "dot179" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057815 "|lab62|color_mapper:cmap|dots:dot179"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot180 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot180\"" {  } { { "Color_Mapper.sv" "dot180" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057823 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057823 "|lab62|color_mapper:cmap|dots:dot180"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot181 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot181\"" {  } { { "Color_Mapper.sv" "dot181" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057830 "|lab62|color_mapper:cmap|dots:dot181"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot182 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot182\"" {  } { { "Color_Mapper.sv" "dot182" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057836 "|lab62|color_mapper:cmap|dots:dot182"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot183 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot183\"" {  } { { "Color_Mapper.sv" "dot183" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057843 "|lab62|color_mapper:cmap|dots:dot183"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot184 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot184\"" {  } { { "Color_Mapper.sv" "dot184" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057849 "|lab62|color_mapper:cmap|dots:dot184"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot185 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot185\"" {  } { { "Color_Mapper.sv" "dot185" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057856 "|lab62|color_mapper:cmap|dots:dot185"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot186 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot186\"" {  } { { "Color_Mapper.sv" "dot186" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057863 "|lab62|color_mapper:cmap|dots:dot186"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot187 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot187\"" {  } { { "Color_Mapper.sv" "dot187" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057870 "|lab62|color_mapper:cmap|dots:dot187"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot188 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot188\"" {  } { { "Color_Mapper.sv" "dot188" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057876 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057876 "|lab62|color_mapper:cmap|dots:dot188"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot189 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot189\"" {  } { { "Color_Mapper.sv" "dot189" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057884 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057884 "|lab62|color_mapper:cmap|dots:dot189"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot190 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot190\"" {  } { { "Color_Mapper.sv" "dot190" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057893 "|lab62|color_mapper:cmap|dots:dot190"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot191 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot191\"" {  } { { "Color_Mapper.sv" "dot191" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057899 "|lab62|color_mapper:cmap|dots:dot191"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot192 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot192\"" {  } { { "Color_Mapper.sv" "dot192" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057907 "|lab62|color_mapper:cmap|dots:dot192"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot193 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot193\"" {  } { { "Color_Mapper.sv" "dot193" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057915 "|lab62|color_mapper:cmap|dots:dot193"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot194 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot194\"" {  } { { "Color_Mapper.sv" "dot194" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057922 "|lab62|color_mapper:cmap|dots:dot194"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot195 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot195\"" {  } { { "Color_Mapper.sv" "dot195" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057929 "|lab62|color_mapper:cmap|dots:dot195"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot196 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot196\"" {  } { { "Color_Mapper.sv" "dot196" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057936 "|lab62|color_mapper:cmap|dots:dot196"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot197 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot197\"" {  } { { "Color_Mapper.sv" "dot197" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057943 "|lab62|color_mapper:cmap|dots:dot197"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot198 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot198\"" {  } { { "Color_Mapper.sv" "dot198" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057949 "|lab62|color_mapper:cmap|dots:dot198"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot199 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot199\"" {  } { { "Color_Mapper.sv" "dot199" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057956 "|lab62|color_mapper:cmap|dots:dot199"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot200 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot200\"" {  } { { "Color_Mapper.sv" "dot200" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057962 "|lab62|color_mapper:cmap|dots:dot200"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot201 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot201\"" {  } { { "Color_Mapper.sv" "dot201" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057968 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057968 "|lab62|color_mapper:cmap|dots:dot201"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot202 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot202\"" {  } { { "Color_Mapper.sv" "dot202" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057975 "|lab62|color_mapper:cmap|dots:dot202"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot203 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot203\"" {  } { { "Color_Mapper.sv" "dot203" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057985 "|lab62|color_mapper:cmap|dots:dot203"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot204 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot204\"" {  } { { "Color_Mapper.sv" "dot204" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057992 "|lab62|color_mapper:cmap|dots:dot204"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot205 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot205\"" {  } { { "Color_Mapper.sv" "dot205" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953057998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953057999 "|lab62|color_mapper:cmap|dots:dot205"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot206 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot206\"" {  } { { "Color_Mapper.sv" "dot206" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058005 "|lab62|color_mapper:cmap|dots:dot206"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot207 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot207\"" {  } { { "Color_Mapper.sv" "dot207" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058012 "|lab62|color_mapper:cmap|dots:dot207"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot208 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot208\"" {  } { { "Color_Mapper.sv" "dot208" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058019 "|lab62|color_mapper:cmap|dots:dot208"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot209 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot209\"" {  } { { "Color_Mapper.sv" "dot209" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058026 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058026 "|lab62|color_mapper:cmap|dots:dot209"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot210 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot210\"" {  } { { "Color_Mapper.sv" "dot210" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058033 "|lab62|color_mapper:cmap|dots:dot210"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot211 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot211\"" {  } { { "Color_Mapper.sv" "dot211" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058040 "|lab62|color_mapper:cmap|dots:dot211"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot212 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot212\"" {  } { { "Color_Mapper.sv" "dot212" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058046 "|lab62|color_mapper:cmap|dots:dot212"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot213 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot213\"" {  } { { "Color_Mapper.sv" "dot213" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058053 "|lab62|color_mapper:cmap|dots:dot213"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot214 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot214\"" {  } { { "Color_Mapper.sv" "dot214" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058059 "|lab62|color_mapper:cmap|dots:dot214"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot215 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot215\"" {  } { { "Color_Mapper.sv" "dot215" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058066 "|lab62|color_mapper:cmap|dots:dot215"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot216 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot216\"" {  } { { "Color_Mapper.sv" "dot216" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058072 "|lab62|color_mapper:cmap|dots:dot216"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot217 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot217\"" {  } { { "Color_Mapper.sv" "dot217" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058080 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058081 "|lab62|color_mapper:cmap|dots:dot217"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot218 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot218\"" {  } { { "Color_Mapper.sv" "dot218" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058087 "|lab62|color_mapper:cmap|dots:dot218"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot219 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot219\"" {  } { { "Color_Mapper.sv" "dot219" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058094 "|lab62|color_mapper:cmap|dots:dot219"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot220 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot220\"" {  } { { "Color_Mapper.sv" "dot220" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058102 "|lab62|color_mapper:cmap|dots:dot220"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot221 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot221\"" {  } { { "Color_Mapper.sv" "dot221" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058110 "|lab62|color_mapper:cmap|dots:dot221"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot222 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot222\"" {  } { { "Color_Mapper.sv" "dot222" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058117 "|lab62|color_mapper:cmap|dots:dot222"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot223 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot223\"" {  } { { "Color_Mapper.sv" "dot223" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058123 "|lab62|color_mapper:cmap|dots:dot223"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot224 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot224\"" {  } { { "Color_Mapper.sv" "dot224" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058131 "|lab62|color_mapper:cmap|dots:dot224"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot225 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot225\"" {  } { { "Color_Mapper.sv" "dot225" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058138 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058138 "|lab62|color_mapper:cmap|dots:dot225"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot237 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot237\"" {  } { { "Color_Mapper.sv" "dot237" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058145 "|lab62|color_mapper:cmap|dots:dot237"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot226 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot226\"" {  } { { "Color_Mapper.sv" "dot226" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058151 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058151 "|lab62|color_mapper:cmap|dots:dot226"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot227 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot227\"" {  } { { "Color_Mapper.sv" "dot227" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058157 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058157 "|lab62|color_mapper:cmap|dots:dot227"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot228 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot228\"" {  } { { "Color_Mapper.sv" "dot228" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058164 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058164 "|lab62|color_mapper:cmap|dots:dot228"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot229 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot229\"" {  } { { "Color_Mapper.sv" "dot229" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058171 "|lab62|color_mapper:cmap|dots:dot229"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot230 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot230\"" {  } { { "Color_Mapper.sv" "dot230" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058177 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058178 "|lab62|color_mapper:cmap|dots:dot230"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot232 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot232\"" {  } { { "Color_Mapper.sv" "dot232" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058185 "|lab62|color_mapper:cmap|dots:dot232"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot233 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot233\"" {  } { { "Color_Mapper.sv" "dot233" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058193 "|lab62|color_mapper:cmap|dots:dot233"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot234 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot234\"" {  } { { "Color_Mapper.sv" "dot234" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058200 "|lab62|color_mapper:cmap|dots:dot234"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot235 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot235\"" {  } { { "Color_Mapper.sv" "dot235" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058206 "|lab62|color_mapper:cmap|dots:dot235"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot236 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot236\"" {  } { { "Color_Mapper.sv" "dot236" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058213 "|lab62|color_mapper:cmap|dots:dot236"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot241 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot241\"" {  } { { "Color_Mapper.sv" "dot241" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058223 "|lab62|color_mapper:cmap|dots:dot241"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot238 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot238\"" {  } { { "Color_Mapper.sv" "dot238" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058232 "|lab62|color_mapper:cmap|dots:dot238"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot239 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot239\"" {  } { { "Color_Mapper.sv" "dot239" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058238 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058239 "|lab62|color_mapper:cmap|dots:dot239"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dots color_mapper:cmap\|dots:dot240 " "Elaborating entity \"dots\" for hierarchy \"color_mapper:cmap\|dots:dot240\"" {  } { { "Color_Mapper.sv" "dot240" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953058246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dots.sv(6) " "Verilog HDL assignment warning at dots.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651953058246 "|lab62|color_mapper:cmap|dots:dot240"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651953060391 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.07.14:51:03 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl " "2022.05.07.14:51:03 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953063133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953064957 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953065068 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953067104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953067200 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953067299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953067414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953067423 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953067424 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651953068115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld40590b26/alt_sld_fab.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/ip/sld40590b26/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953068349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953068349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953068442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953068442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953068462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953068462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953068537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953068537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953068628 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953068628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953068628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953068706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953068706 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "131072 86800 C:/Users/ilove/Desktop/ECE385/FinalProject/db/FinalProject.ram0_frameRAMbac_6cbbabf9.hdl.mif " "Memory depth (131072) in the design file differs from memory depth (86800) in the Memory Initialization File \"C:/Users/ilove/Desktop/ECE385/FinalProject/db/FinalProject.ram0_frameRAMbac_6cbbabf9.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1651953077081 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "15 " "Found 15 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "color_mapper:cmap\|frameRAMbac:borad2\|mem " "RAM logic \"color_mapper:cmap\|frameRAMbac:borad2\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "frame_ram.sv" "mem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 294 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1651953077218 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "color_mapper:cmap\|frameRAMcherry:borad16\|mem " "RAM logic \"color_mapper:cmap\|frameRAMcherry:borad16\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "frame_ram.sv" "mem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 500 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1651953077218 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "color_mapper:cmap\|frameRAMpghost:borad5\|mem " "RAM logic \"color_mapper:cmap\|frameRAMpghost:borad5\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "frame_ram.sv" "mem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 462 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1651953077218 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "color_mapper:cmap\|frameRAMoghost:borad4\|mem " "RAM logic \"color_mapper:cmap\|frameRAMoghost:borad4\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "frame_ram.sv" "mem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 418 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1651953077218 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "color_mapper:cmap\|frameRAMbghost:borad7\|mem " "RAM logic \"color_mapper:cmap\|frameRAMbghost:borad7\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "frame_ram.sv" "mem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 377 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1651953077218 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "color_mapper:cmap\|frameRAMrghost:borad6\|mem " "RAM logic \"color_mapper:cmap\|frameRAMrghost:borad6\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "frame_ram.sv" "mem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 335 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1651953077218 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "color_mapper:cmap\|frameRAMpacCR:borad12\|mem " "RAM logic \"color_mapper:cmap\|frameRAMpacCR:borad12\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "frame_ram.sv" "mem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 51 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1651953077218 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "color_mapper:cmap\|frameRAMpacOR:borad8\|mem " "RAM logic \"color_mapper:cmap\|frameRAMpacOR:borad8\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "frame_ram.sv" "mem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1651953077218 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "color_mapper:cmap\|frameRAMpacCD:borad14\|mem " "RAM logic \"color_mapper:cmap\|frameRAMpacCD:borad14\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "frame_ram.sv" "mem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 256 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1651953077218 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "color_mapper:cmap\|frameRAMpacOD:borad10\|mem " "RAM logic \"color_mapper:cmap\|frameRAMpacOD:borad10\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "frame_ram.sv" "mem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 222 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1651953077218 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "color_mapper:cmap\|frameRAMpacCU:borad15\|mem " "RAM logic \"color_mapper:cmap\|frameRAMpacCU:borad15\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "frame_ram.sv" "mem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 188 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1651953077218 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "color_mapper:cmap\|frameRAMpacOU:borad11\|mem " "RAM logic \"color_mapper:cmap\|frameRAMpacOU:borad11\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "frame_ram.sv" "mem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 154 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1651953077218 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "color_mapper:cmap\|frameRAMpacCL:borad13\|mem " "RAM logic \"color_mapper:cmap\|frameRAMpacCL:borad13\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "frame_ram.sv" "mem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 119 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1651953077218 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "color_mapper:cmap\|frameRAMpacOL:borad9\|mem " "RAM logic \"color_mapper:cmap\|frameRAMpacOL:borad9\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "frame_ram.sv" "mem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv" 85 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1651953077218 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab62_soc:u0\|lab62soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1651953077218 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1651953077218 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:cmap\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:cmap\|Mod0\"" {  } { { "Color_Mapper.sv" "Mod0" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 645 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953100681 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:cmap\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:cmap\|Div0\"" {  } { { "Color_Mapper.sv" "Div0" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 646 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953100681 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:cmap\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:cmap\|Mod1\"" {  } { { "Color_Mapper.sv" "Mod1" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 646 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953100681 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "color_mapper:cmap\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"color_mapper:cmap\|Div1\"" {  } { { "Color_Mapper.sv" "Div1" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 647 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953100681 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "color_mapper:cmap\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"color_mapper:cmap\|Mult0\"" {  } { { "Color_Mapper.sv" "Mult0" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953100681 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651953100681 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"color_mapper:cmap\|lpm_divide:Mod0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 645 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953100787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap\|lpm_divide:Mod0 " "Instantiated megafunction \"color_mapper:cmap\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953100787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953100787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953100787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953100787 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 645 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651953100787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/lpm_divide_ckl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953100833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953100833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953100859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953100859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/alt_u_div_0fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953100895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953100895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953100958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953100958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953101015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953101015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"color_mapper:cmap\|lpm_divide:Div0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 646 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953101052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap\|lpm_divide:Div0 " "Instantiated megafunction \"color_mapper:cmap\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101052 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 646 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651953101052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/lpm_divide_9sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953101097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953101097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"color_mapper:cmap\|lpm_divide:Div1\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 647 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953101224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap\|lpm_divide:Div1 " "Instantiated megafunction \"color_mapper:cmap\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101224 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 647 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651953101224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_csl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_csl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_csl " "Found entity 1: lpm_divide_csl" {  } { { "db/lpm_divide_csl.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/lpm_divide_csl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953101269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953101269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953101297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953101297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6fe " "Found entity 1: alt_u_div_6fe" {  } { { "db/alt_u_div_6fe.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/alt_u_div_6fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953101328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953101328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:cmap\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"color_mapper:cmap\|lpm_mult:Mult0\"" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953101488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:cmap\|lpm_mult:Mult0 " "Instantiated megafunction \"color_mapper:cmap\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651953101488 ""}  } { { "Color_Mapper.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/Color_Mapper.sv" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651953101488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6qs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6qs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6qs " "Found entity 1: mult_6qs" {  } { { "db/mult_6qs.tdf" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/mult_6qs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651953101537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953101537 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "27 " "27 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651953102776 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651953102956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651953102956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651953102956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651953102956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651953102956 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651953102956 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651953102956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651953102956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651953102956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651953102956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651953102956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651953102956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651953102956 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651953102956 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651953102956 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1651953102956 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1651953102956 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab62_soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "dots.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/dots.sv" 7 -1 0 } } { "lab62_soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram.v" 356 -1 0 } } { "lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "rghost.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/rghost.sv" 57 -1 0 } } { "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" 352 -1 0 } } { "lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "lab62_soc/synthesis/submodules/lab62soc_sdram.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab62_soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_spi_0.v" 243 -1 0 } } { "lab62_soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_spi_0.v" 132 -1 0 } } { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_jtag_uart.v" 398 -1 0 } } { "lab62_soc/synthesis/submodules/lab62soc_spi_0.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_spi_0.v" 253 -1 0 } } { "lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab62_soc/synthesis/submodules/lab62soc_timer.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_timer.v" 181 -1 0 } } { "lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651953103029 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651953103030 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953110229 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953110229 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953110229 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953110229 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953110229 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953110229 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651953110229 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651953110229 "|lab62|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651953110229 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953110633 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "319 " "319 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651953136023 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap\|lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"color_mapper:cmap\|lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/alt_u_div_0fe.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953136112 ""} { "Info" "ISCL_SCL_CELL_NAME" "color_mapper:cmap\|lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"color_mapper:cmap\|lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/db/alt_u_div_0fe.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953136112 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1651953136112 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1651953136265 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1651953136265 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab62soc 19 " "Ignored 19 assignments for entity \"lab62soc\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1651953136265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ilove/Desktop/ECE385/FinalProject/output_files/FinalProject.map.smsg " "Generated suppressed messages file C:/Users/ilove/Desktop/ECE385/FinalProject/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953137008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651953139758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651953139758 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953140499 "|lab62|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953140499 "|lab62|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953140499 "|lab62|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953140499 "|lab62|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953140499 "|lab62|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953140499 "|lab62|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953140499 "|lab62|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953140499 "|lab62|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953140499 "|lab62|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab62.sv" "" { Text "C:/Users/ilove/Desktop/ECE385/FinalProject/lab62.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651953140499 "|lab62|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651953140499 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14894 " "Implemented 14894 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651953140500 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651953140500 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651953140500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14633 " "Implemented 14633 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651953140500 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651953140500 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651953140500 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1651953140500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651953140500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 405 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 405 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5159 " "Peak virtual memory: 5159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651953140593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 14:52:20 2022 " "Processing ended: Sat May 07 14:52:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651953140593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:22 " "Elapsed time: 00:02:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651953140593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:35 " "Total CPU time (on all processors): 00:02:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651953140593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651953140593 ""}
