// Seed: 378072570
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    input uwire id_2,
    input wire id_3,
    input wire id_4,
    output uwire id_5,
    input supply1 id_6,
    output tri1 id_7,
    output wor id_8,
    output supply1 id_9,
    input tri id_10,
    output supply1 id_11,
    output wand id_12,
    input wire id_13,
    input supply1 id_14,
    input supply1 id_15,
    output tri1 id_16,
    output supply1 id_17,
    output tri1 id_18,
    output wand id_19,
    input wand id_20
    , id_33,
    input uwire id_21,
    output wire id_22,
    input wand id_23,
    input tri0 id_24,
    input wor id_25,
    output uwire id_26,
    input wire id_27,
    input wire id_28,
    output tri0 id_29,
    output tri id_30,
    input uwire id_31
);
  wire [1 : 1] id_34;
endmodule
module module_1 #(
    parameter id_9 = 32'd91
) (
    input wire id_0,
    output supply0 id_1,
    input wand id_2,
    input supply0 id_3,
    input tri0 id_4
    , _id_9,
    input uwire id_5,
    output tri id_6
    , id_10,
    input uwire id_7
);
  wire  id_11;
  logic id_12;
  wire [-1 : id_9] \id_13 , id_14, id_15, id_16, id_17, id_18;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4,
      id_3,
      id_0,
      id_1,
      id_4,
      id_1,
      id_6,
      id_6,
      id_7,
      id_6,
      id_1,
      id_4,
      id_0,
      id_4,
      id_1,
      id_1,
      id_1,
      id_6,
      id_2,
      id_5,
      id_1,
      id_4,
      id_7,
      id_0,
      id_6,
      id_4,
      id_0,
      id_6,
      id_6,
      id_2
  );
  assign modCall_1.id_24 = 0;
endmodule
