// Seed: 1354961394
module module_0 (
    input  uwire id_0,
    output uwire id_1
);
  assign id_1 = id_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd73
) (
    input uwire _id_0,
    output tri id_1,
    input tri id_2,
    output supply1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output logic id_6,
    output wire id_7[-1 : id_0],
    output wor id_8,
    input wire void id_9
);
  tri1 id_11 = -1'b0, id_12 = id_0;
  wire id_13 = id_5;
  assign id_7 = !1;
  always id_6 <= id_2;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
