<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2024.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>7.192</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>7.192</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>7.192</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>2.808</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>2.808</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>2.808</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>2.808</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>128</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>218</FF>
      <LATCH>0</LATCH>
      <LUT>284</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="fetching_ip" DISPNAME="inst" RTLNAME="fetching_ip">
      <SubModules count="2">control_s_axi_U grp_fetch_fu_66</SubModules>
      <Resources BRAM="128" FF="218" LUT="284"/>
      <LocalResources FF="84"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="fetching_ip_control_s_axi">
      <Resources BRAM="128" FF="100" LUT="243"/>
      <LocalResources FF="100" LUT="70"/>
      <BindNode BINDTYPE="adapter" BRAM="128" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fetch_fu_66" DEPTH="1" TYPE="function" MODULENAME="fetch" DISPNAME="grp_fetch_fu_66" RTLNAME="fetching_ip_fetch">
      <Resources FF="34" LUT="41"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="7.185" DATAPATH_LOGIC_DELAY="3.815" DATAPATH_NET_DELAY="3.370" ENDPOINT_PIN="ap_CS_fsm_reg[0]/D" LOGIC_LEVELS="5" MAX_FANOUT="6" SLACK="2.808" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_0_1" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="538" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_1_1" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="538" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fetch_fu_66/int_ap_start_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="grp_fetch_fu_66" IS_FUNCINST="0"/>
      <CELL NAME="grp_fetch_fu_66/int_ap_start_i_5" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="grp_fetch_fu_66" IS_FUNCINST="0"/>
      <CELL NAME="grp_fetch_fu_66/int_ap_start_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="grp_fetch_fu_66" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/ap_CS_fsm[0]_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="ap_CS_fsm_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDSE" FILE_NAME="fetching_ip.v" LINE_NUMBER="169"/>
      <MODULE_INSTANCES>control_s_axi_U grp_fetch_fu_66</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.185" DATAPATH_LOGIC_DELAY="3.815" DATAPATH_NET_DELAY="3.370" ENDPOINT_PIN="control_s_axi_U/int_ap_ready_reg/D" LOGIC_LEVELS="5" MAX_FANOUT="6" SLACK="2.808" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_0_1" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="538" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_1_1" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="538" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fetch_fu_66/int_ap_start_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="grp_fetch_fu_66" IS_FUNCINST="0"/>
      <CELL NAME="grp_fetch_fu_66/int_ap_start_i_5" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="grp_fetch_fu_66" IS_FUNCINST="0"/>
      <CELL NAME="grp_fetch_fu_66/int_ap_start_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="grp_fetch_fu_66" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_ap_ready_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="338" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_ap_ready_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="338" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>control_s_axi_U grp_fetch_fu_66</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.181" DATAPATH_LOGIC_DELAY="3.841" DATAPATH_NET_DELAY="3.340" ENDPOINT_PIN="control_s_axi_U/int_ap_start_reg/D" LOGIC_LEVELS="5" MAX_FANOUT="6" SLACK="2.812" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_0_1" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="538" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_1_1" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="538" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fetch_fu_66/int_ap_start_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="grp_fetch_fu_66" IS_FUNCINST="0"/>
      <CELL NAME="grp_fetch_fu_66/int_ap_start_i_5" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="grp_fetch_fu_66" IS_FUNCINST="0"/>
      <CELL NAME="grp_fetch_fu_66/int_ap_start_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="grp_fetch_fu_66" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_ap_start_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="276" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_ap_start_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="276" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>control_s_axi_U grp_fetch_fu_66</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.155" DATAPATH_LOGIC_DELAY="3.815" DATAPATH_NET_DELAY="3.340" ENDPOINT_PIN="control_s_axi_U/int_isr_reg[0]/D" LOGIC_LEVELS="5" MAX_FANOUT="6" SLACK="2.838" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_0_1" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="538" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_1_1" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="538" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fetch_fu_66/int_ap_start_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="grp_fetch_fu_66" IS_FUNCINST="0"/>
      <CELL NAME="grp_fetch_fu_66/int_ap_start_i_5" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="grp_fetch_fu_66" IS_FUNCINST="0"/>
      <CELL NAME="grp_fetch_fu_66/int_ap_start_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="grp_fetch_fu_66" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_isr[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="392" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_isr_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="392" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>control_s_axi_U grp_fetch_fu_66</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.155" DATAPATH_LOGIC_DELAY="3.815" DATAPATH_NET_DELAY="3.340" ENDPOINT_PIN="control_s_axi_U/int_isr_reg[1]/D" LOGIC_LEVELS="5" MAX_FANOUT="6" SLACK="2.838" STARTPOINT_PIN="control_s_axi_U/int_code_ram/mem_reg_0_0_1/CLKBWRCLK">
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_0_1" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="538" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_code_ram/mem_reg_0_1_1" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="538" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_fetch_fu_66/int_ap_start_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="grp_fetch_fu_66" IS_FUNCINST="0"/>
      <CELL NAME="grp_fetch_fu_66/int_ap_start_i_5" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="grp_fetch_fu_66" IS_FUNCINST="0"/>
      <CELL NAME="grp_fetch_fu_66/int_ap_start_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="159" MODULE_INSTNAME="grp_fetch_fu_66" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_isr[1]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="404" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_isr_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="fetching_ip_control_s_axi.v" LINE_NUMBER="404" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>control_s_axi_U grp_fetch_fu_66</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/fetching_ip_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/fetching_ip_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/fetching_ip_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/fetching_ip_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/fetching_ip_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fetching_ip_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Sun Aug 18 12:19:23 +0800 2024"/>
    <item NAME="Version" VALUE="2024.1 (Build 5069499 on May 21 2024)"/>
    <item NAME="Project" VALUE="fetching_ip"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

