# Digital System Design - Teaching Labs - Fall 2020 

**Department of Electrical Engineering, Sukkur IBA University
**Instructor: Safeer Hyder, PhD, University of Leeds, England


1. Verilog HDL Gate-Level Modelling
2. Hierarchical Modelling Approach
3. Introduction to Data Flow Modelling
4. Behavioural Modelling for Combinational Circuits
5. Behavioural Modelling for Sequential Circuits I
6. Behavioural Modelling for Sequential Circuits II
7. Vivado Post-synthesis and Post-implementation timing simulation
8. A 3rd Order Moving Average Filter using Verilog HDL
9. Finite State Machines
10. FIR Low Pass Gaussian Filter 


** Important Links: **

1. [Finite State Machines Link](https://verilogguide.readthedocs.io/en/latest/verilog/fsm.html).

