{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643152567934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643152567935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 25 23:16:07 2022 " "Processing started: Tue Jan 25 23:16:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643152567935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643152567935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monitor -c monitor " "Command: quartus_map --read_settings_files=on --write_settings_files=off monitor -c monitor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643152567936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643152568657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643152568657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/monitor.sv 4 4 " "Found 4 design units, including 4 entities, in source file src/monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643152577222 ""} { "Info" "ISGN_ENTITY_NAME" "2 monitor_slow " "Found entity 2: monitor_slow" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643152577222 ""} { "Info" "ISGN_ENTITY_NAME" "3 monitor_fast " "Found entity 3: monitor_fast" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643152577222 ""} { "Info" "ISGN_ENTITY_NAME" "4 monitor " "Found entity 4: monitor" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643152577222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643152577222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monitor " "Elaborating entity \"monitor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643152577601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_fast monitor_fast:top " "Elaborating entity \"monitor_fast\" for hierarchy \"monitor_fast:top\"" {  } { { "src/monitor.sv" "top" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643152577606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo monitor_fast:top\|fifo:fifo_ " "Elaborating entity \"fifo\" for hierarchy \"monitor_fast:top\|fifo:fifo_\"" {  } { { "src/monitor.sv" "fifo_" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643152577609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643152578600 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643152579495 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643152579495 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "66 " "Design contains 66 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "ready " "Pin \"ready\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 155 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[0\] " "Pin \"count\[0\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[1\] " "Pin \"count\[1\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[2\] " "Pin \"count\[2\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[3\] " "Pin \"count\[3\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[4\] " "Pin \"count\[4\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[5\] " "Pin \"count\[5\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[6\] " "Pin \"count\[6\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[7\] " "Pin \"count\[7\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[8\] " "Pin \"count\[8\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[9\] " "Pin \"count\[9\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[10\] " "Pin \"count\[10\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[11\] " "Pin \"count\[11\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[12\] " "Pin \"count\[12\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[13\] " "Pin \"count\[13\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[14\] " "Pin \"count\[14\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[15\] " "Pin \"count\[15\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[16\] " "Pin \"count\[16\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[17\] " "Pin \"count\[17\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[18\] " "Pin \"count\[18\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[19\] " "Pin \"count\[19\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[20\] " "Pin \"count\[20\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[21\] " "Pin \"count\[21\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[22\] " "Pin \"count\[22\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[23\] " "Pin \"count\[23\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[24\] " "Pin \"count\[24\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[25\] " "Pin \"count\[25\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[26\] " "Pin \"count\[26\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[27\] " "Pin \"count\[27\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[28\] " "Pin \"count\[28\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[29\] " "Pin \"count\[29\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[30\] " "Pin \"count\[30\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[31\] " "Pin \"count\[31\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[32\] " "Pin \"count\[32\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[33\] " "Pin \"count\[33\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[34\] " "Pin \"count\[34\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[35\] " "Pin \"count\[35\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[36\] " "Pin \"count\[36\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[37\] " "Pin \"count\[37\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[38\] " "Pin \"count\[38\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[39\] " "Pin \"count\[39\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[40\] " "Pin \"count\[40\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[41\] " "Pin \"count\[41\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[42\] " "Pin \"count\[42\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[43\] " "Pin \"count\[43\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[44\] " "Pin \"count\[44\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[45\] " "Pin \"count\[45\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[46\] " "Pin \"count\[46\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[47\] " "Pin \"count\[47\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[48\] " "Pin \"count\[48\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[49\] " "Pin \"count\[49\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[50\] " "Pin \"count\[50\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[51\] " "Pin \"count\[51\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[52\] " "Pin \"count\[52\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[53\] " "Pin \"count\[53\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[54\] " "Pin \"count\[54\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[55\] " "Pin \"count\[55\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[56\] " "Pin \"count\[56\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[57\] " "Pin \"count\[57\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[58\] " "Pin \"count\[58\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[59\] " "Pin \"count\[59\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[60\] " "Pin \"count\[60\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[61\] " "Pin \"count\[61\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[62\] " "Pin \"count\[62\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "count\[63\] " "Pin \"count\[63\]\" is virtual output pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 156 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1643152579570 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "en " "Pin \"en\" is virtual input pin" {  } { { "src/monitor.sv" "" { Text "/home/UFAD/gstitt/repos/intel-training-modules/timing/examples/multicycle_paths/src/monitor.sv" 154 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1643152579570 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1643152579570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643152579599 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643152579599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643152579599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643152579599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "653 " "Peak virtual memory: 653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643152579620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 25 23:16:19 2022 " "Processing ended: Tue Jan 25 23:16:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643152579620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643152579620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643152579620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643152579620 ""}
