
istflow -prj "/media/sf_Downloads/Code/DAISI/CPLD Firmware/reveal.rvl" -design "DAISI_impl1.rvp" 
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="3"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "/usr/local/diamond/3.9_x64/tcltk/bin/tclsh" "/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/reveal_generate.tcl".
all messages logged in file /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_error.log

Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/reveal/top_la0_bb.v. VERI-1482
all messages logged in file /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_error.log

Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.v. VERI-1482
Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/top.v. VERI-1482
Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/pwr_cntrllr.v. VERI-1482
Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/spi_controller.v. VERI-1482
Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/data_buffer.v. VERI-1482
Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/data_formatter.v. VERI-1482
Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/storage_interface.v. VERI-1482
Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/rs232_decoder_encoder.v. VERI-1482
Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/rs232_command_processor.v. VERI-1482
Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/pseudo_adc.v. VERI-1482
Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/regulator_control.v. VERI-1482
Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/sensor_interface.v. VERI-1482
Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/thermal_controller.v. VERI-1482
Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/pll.v. VERI-1482
Analyzing Verilog file /media/sf_Downloads/Code/DAISI/CPLD Firmware/efb.v. VERI-1482
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/top.v(1): " arg1="top" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/top.v" arg3="1"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/top.v(170): " arg1="top" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/top.v" arg3="170"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/pll.v(98): " arg1="pll_uniq_1" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/pll.v" arg3="98"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/pwr_cntrllr.v(33): " arg1="pwr_cntrllr_uniq_1" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/pwr_cntrllr.v" arg3="33"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/efb.v(134): " arg1="efb_uniq_1" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/efb.v" arg3="134"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/spi_controller.v(114): " arg1="spi_controller_uniq_1" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/spi_controller.v" arg3="114"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/data_buffer.v(22): " arg1="data_buffer_uniq_1" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/data_buffer.v" arg3="22"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/data_buffer.v(22): " arg1="data_buffer_uniq_2" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/data_buffer.v" arg3="22"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/data_formatter.v(22): " arg1="data_formatter_uniq_1" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/data_formatter.v" arg3="22"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/storage_interface.v(22): " arg1="storage_interface_uniq_1" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/storage_interface.v" arg3="22"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/rs232_decoder_encoder.v(37): " arg1="rs232_decoder_encoder_uniq_1" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/rs232_decoder_encoder.v" arg3="37"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/rs232_command_processor.v(22): " arg1="rs232_command_processor_uniq_1" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/rs232_command_processor.v" arg3="22"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/pseudo_adc.v(22): " arg1="pseudo_adc_uniq_1" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/pseudo_adc.v" arg3="22"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/regulator_control.v(22): " arg1="regulator_control_uniq_1" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/regulator_control.v" arg3="22"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/sensor_interface.v(22): " arg1="sensor_interface_uniq_1" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/sensor_interface.v" arg3="22"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="/media/sf_Downloads/Code/DAISI/CPLD Firmware/thermal_controller.v(22): " arg1="thermal_controller_uniq_1" arg2="/media/sf_Downloads/Code/DAISI/CPLD Firmware/thermal_controller.v" arg3="22"  />
(VERI-1491) Pretty printing all modules in library work to file /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v
Lpf file '/media/sf_Downloads/Code/DAISI/CPLD Firmware/DAISI.lpf' is updated.

synpwrap -msg -prj "DAISI_impl1_synplify.tcl" -log "DAISI_impl1.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.9.1.119
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />
Running in Lattice mode


Starting:    /usr/local/diamond/3.9_x64/synpbase/linux_a_64/mbin/synbatch
Install:     /usr/local/diamond/3.9_x64/synpbase
Hostname:    linux-ma4k
Date:        Wed Jun 28 23:11:21 2017
Version:     L-2016.09L-1

Arguments:   -product synplify_pro -batch DAISI_impl1_synplify.tcl
ProductType: synplify_pro





Technology initialized from device list to: SBTICE40

log file: "/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srr"

Running: impl1 in foreground



Running proj_1|impl1


Running: compile (Compile) on proj_1|impl1
# Wed Jun 28 23:11:21 2017


Running: compile_flow (Compile Process) on proj_1|impl1
# Wed Jun 28 23:11:21 2017


Running: compiler (Compile Input) on proj_1|impl1
# Wed Jun 28 23:11:21 2017

Copied /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/synwork/DAISI_impl1_comp.srs to /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srs


compiler completed
# Wed Jun 28 23:11:24 2017

Return Code: 0
Run Time:00h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Wed Jun 28 23:11:24 2017


multi_srs_gen completed
# Wed Jun 28 23:11:24 2017

Return Code: 0
Run Time:00h:00m:00s

Copied /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/synwork/DAISI_impl1_mult.srs to /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srs

Copied /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srr to /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srf

Complete: Compile Process on proj_1|impl1


Running: premap (Pre-mapping) on proj_1|impl1
# Wed Jun 28 23:11:24 2017


premap completed with warnings
# Wed Jun 28 23:11:25 2017

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on proj_1|impl1


Running: map (Map) on proj_1|impl1
# Wed Jun 28 23:11:25 2017

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Wed Jun 28 23:11:25 2017

Copied /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/synwork/DAISI_impl1_m.srm to /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srm


fpga_mapper completed with warnings
# Wed Jun 28 23:11:29 2017

Return Code: 1
Run Time:00h:00m:04s

Complete: Map on proj_1|impl1

Copied /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srr to /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.srf

Complete: Logic Synthesis on proj_1|impl1

TCL script complete: "DAISI_impl1_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/proj_1.prj

batch mode default:no

Child process exit with 0.

==contents of DAISI_impl1.srf
#Build: Synplify Pro L-2016.09L-1, Build 147R, Mar  7 2017
#install: /usr/local/diamond/3.9_x64/synpbase
#OS: Linux 
#Hostname: linux-ma4k

# Wed Jun 28 23:11:21 2017

#Implementation: impl1

Synopsys HDL Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 284R, built Mar 10 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :linux-ma4k
@I::"/usr/local/diamond/3.9_x64/synpbase/lib/lucent/machxo2.v" (library work)
@I::"/usr/local/diamond/3.9_x64/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/usr/local/diamond/3.9_x64/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/usr/local/diamond/3.9_x64/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/usr/local/diamond/3.9_x64/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/usr/local/diamond/3.9_x64/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/usr/local/diamond/3.9_x64/cae_library/synthesis/verilog/pmi_def.v" (library work)
@I::"/usr/local/diamond/3.9_x64/module/reveal/src/ertl/ertl.v" (library work)
@I::"/usr/local/diamond/3.9_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v" (library work)
@I::"/usr/local/diamond/3.9_x64/module/reveal/src/rvl_j2w_module/wb2sci.v" (library work)
@I::"/usr/local/diamond/3.9_x64/module/reveal/src/ertl/JTAG_SOFT.v" (library work)
@I::"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v" (library work)
@I::"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_la0_gen.v" (library work)
@I::"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v" (library work)
Verilog syntax check successful!
File /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v changed - recompiling
File /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_la0_gen.v changed - recompiling
File /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v changed - recompiling
Selecting top level module top
@N: CG364 :"/usr/local/diamond/3.9_x64/synpbase/lib/lucent/machxo2.v":1793:7:1793:10|Synthesizing module OSCH in library work.

@N: CG364 :"/usr/local/diamond/3.9_x64/synpbase/lib/lucent/machxo2.v":1124:7:1124:9|Synthesizing module VLO in library work.

@N: CG364 :"/usr/local/diamond/3.9_x64/synpbase/lib/lucent/machxo2.v":1730:7:1730:13|Synthesizing module EHXPLLJ in library work.

@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":689:7:689:16|Synthesizing module pll_uniq_1 in library work.

@N: CG364 :"/usr/local/diamond/3.9_x64/synpbase/lib/lucent/machxo2.v":1694:7:1694:11|Synthesizing module PCNTR in library work.

@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":767:7:767:24|Synthesizing module pwr_cntrllr_uniq_1 in library work.

@N: CG364 :"/usr/local/diamond/3.9_x64/synpbase/lib/lucent/machxo2.v":1120:7:1120:9|Synthesizing module VHI in library work.

@N: CG364 :"/usr/local/diamond/3.9_x64/synpbase/lib/lucent/machxo2.v":82:7:82:8|Synthesizing module BB in library work.

@N: CG364 :"/usr/local/diamond/3.9_x64/synpbase/lib/lucent/machxo2.v":1800:7:1800:9|Synthesizing module EFB in library work.

@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":793:7:793:16|Synthesizing module efb_uniq_1 in library work.

@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":890:7:890:27|Synthesizing module spi_controller_uniq_1 in library work.

@N: CG179 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":940:39:940:44|Removing redundant assignment.
@N: CG179 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":941:39:941:44|Removing redundant assignment.
@N: CG179 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":942:38:942:42|Removing redundant assignment.
@N: CG179 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":943:39:943:44|Removing redundant assignment.
@N: CG179 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":944:41:944:48|Removing redundant assignment.
@N: CG179 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":973:39:973:44|Removing redundant assignment.
@N: CG179 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":974:39:974:44|Removing redundant assignment.
@N: CG179 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":975:38:975:42|Removing redundant assignment.
@N: CG179 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":976:39:976:44|Removing redundant assignment.
@N: CG179 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":977:41:977:48|Removing redundant assignment.
@W: CL190 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Optimizing register bit wb_adr[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Optimizing register bit wb_adr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Optimizing register bit wb_adr[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Optimizing register bit wb_dat_i[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Optimizing register bit wb_dat_i[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Optimizing register bit wb_dat_i[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Optimizing register bit wb_dat_i[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Optimizing register bit wb_dat_i[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Pruning register bit 7 of wb_adr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Pruning register bit 5 of wb_adr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Pruning register bit 2 of wb_adr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Pruning register bits 6 to 5 of wb_dat_i[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Pruning register bits 3 to 1 of wb_dat_i[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":1008:7:1008:24|Synthesizing module data_buffer_uniq_1 in library work.

@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":1052:7:1052:27|Synthesizing module data_formatter_uniq_1 in library work.

@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":1030:7:1030:24|Synthesizing module data_buffer_uniq_2 in library work.

@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":1074:7:1074:30|Synthesizing module storage_interface_uniq_1 in library work.

@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":1096:7:1096:34|Synthesizing module rs232_decoder_encoder_uniq_1 in library work.

@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":1134:7:1134:36|Synthesizing module rs232_command_processor_uniq_1 in library work.

@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":1156:7:1156:23|Synthesizing module pseudo_adc_uniq_1 in library work.

@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":1178:7:1178:30|Synthesizing module regulator_control_uniq_1 in library work.

@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":1200:7:1200:29|Synthesizing module sensor_interface_uniq_1 in library work.

@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":1222:7:1222:31|Synthesizing module thermal_controller_uniq_1 in library work.







@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v":11:7:11:18|Synthesizing module top_la0_trig in library work.



@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_la0_gen.v":12:7:12:13|Synthesizing module top_la0 in library work.

@N: CG364 :"/usr/local/diamond/3.9_x64/cae_library/synthesis/verilog/pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.

@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":2:7:2:20|Synthesizing module reveal_coretop in library work.

@W: CG360 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":15:29:15:39|Removing wire trigger_out, as there is no assignment to it.
@N: CG364 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":70:7:70:9|Synthesizing module top in library work.

@W: CL168 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":144:30:144:52|Removing instance thermal_controller_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":143:28:143:48|Removing instance sensor_interface_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":142:29:142:50|Removing instance regulator_control_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":141:22:141:36|Removing instance pseudo_adc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":140:35:140:62|Removing instance rs232_command_processor_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":138:29:138:50|Removing instance storage_interface_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":137:23:137:40|Removing instance data_buffer_inst_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":136:26:136:44|Removing instance data_formatter_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":135:23:135:40|Removing instance data_buffer_inst_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL159 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_la0_gen.v":51:7:51:13|Input reset_n is unused.
@N: CL159 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_la0_gen.v":62:7:62:16|Input trigger_en is unused.
@W: CL157 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":1100:11:1100:12|*Output tx has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL260 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Pruning register bit 4 of wb_adr[4:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":898:16:898:23|Input wb_dat_o is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 28 23:11:22 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017
@N|Running in 64-bit mode
File /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/synwork/layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 28 23:11:23 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 28 23:11:23 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 279R, built Mar  8 2017
@N|Running in 64-bit mode
File /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/synwork/DAISI_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 28 23:11:24 2017

###########################################################]
# Wed Jun 28 23:11:24 2017

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1682R, Built Mar 10 2017 09:26:52
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1_scck.rpt 
Printing clock  summary report in "/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

@W: BN132 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Removing sequential instance spi_controller_inst.wb_dat_i_1[7] because it is equivalent to instance spi_controller_inst.wb_dat_i_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Removing sequential instance spi_controller_inst.wb_we because it is equivalent to instance spi_controller_inst.wb_dat_i_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Removing sequential instance spi_controller_inst.wb_dat_i_1[4] because it is equivalent to instance spi_controller_inst.wb_dat_i_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Removing sequential instance spi_controller_inst.wb_adr_1[6] because it is equivalent to instance spi_controller_inst.wb_adr_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Removing sequential instance spi_controller_inst.wb_stb because it is equivalent to instance spi_controller_inst.wb_adr_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Removing sequential instance spi_controller_inst.wb_cyc because it is equivalent to instance spi_controller_inst.wb_adr_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":1100:11:1100:12|Tristate driver tx (in view: work.rs232_decoder_encoder_uniq_1(verilog)) on net tx (in view: work.rs232_decoder_encoder_uniq_1(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                              Clock                   Clock
Clock                                     Frequency     Period        Type                                               Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
System                                    1.0 MHz       1000.000      system                                             system_clkgroup         0    
pll_uniq_1|CLKOP_inferred_clock           1.0 MHz       1000.000      inferred                                           Inferred_clkgroup_2     152  
pll_uniq_1|CLKOS_inferred_clock           1.0 MHz       1000.000      inferred                                           Inferred_clkgroup_0     1    
reveal_coretop|jtck_inferred_clock[0]     1.0 MHz       1000.000      inferred                                           Inferred_clkgroup_1     216  
top|clock_00_0096_derived_clock           1.0 MHz       1000.000      derived (from pll_uniq_1|CLKOS_inferred_clock)     Inferred_clkgroup_0     22   
======================================================================================================================================================

@W: MT529 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":110:4:110:9|Found inferred clock pll_uniq_1|CLKOS_inferred_clock which controls 1 sequential elements including clock_00_0096. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Found inferred clock pll_uniq_1|CLKOP_inferred_clock which controls 152 sequential elements including spi_controller_inst.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 28 23:11:25 2017

###########################################################]
# Wed Jun 28 23:11:25 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1682R, Built Mar 10 2017 09:26:52
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@N: MO111 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":1100:11:1100:12|Tristate driver tx (in view: work.rs232_decoder_encoder_uniq_1(verilog)) on net tx (in view: work.rs232_decoder_encoder_uniq_1(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver rs_232_tx_t (in view: work.top(verilog)) on net rs_232_tx (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

@W: BN132 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":910:4:910:9|Removing instance spi_controller_inst.wb_adr_1[3] because it is equivalent to instance spi_controller_inst.wb_adr_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 147MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 147MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 147MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   991.29ns		 425 /       366

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 159MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MO111 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":79:11:79:19|Tristate driver rs_232_tx_obuft.un1[0] (in view: work.top(verilog)) on net rs_232_tx (in view: work.top(verilog)) has its enable tied to GND.

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 159MB)

@N: MT611 :|Automatically generated clock top|clock_00_0096_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 366 clock pin(s) of sequential element(s)
0 instances converted, 366 sequential instances remain driven by gated/generated clocks

============================================================================================================================================ Gated/Generated Clocks ============================================================================================================================================
Clock Tree ID     Driving Element                                   Drive Element Type     Fanout     Sample Instance                                                             Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_reveal_coretop_instance.jtagconn16_inst_0     jtagconn16             201        top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.capture_dr_d4         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll_inst.PLLInst_0                                EHXPLLJ                142        top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt_val[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       pll_inst.PLLInst_0                                EHXPLLJ                23         clock_00_0096                                                               No gated clock conversion method for cell cell:LUCENT.FD1S3DX                                                                 
================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 159MB)

Writing Analyst data base /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/synwork/DAISI_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 157MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: /media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.edi
L-2016.09L-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 161MB peak: 164MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 160MB peak: 164MB)

@W: MT246 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":874:8:874:16|Blackbox EFB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":780:10:780:20|Blackbox PCNTR is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":744:12:744:20|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/tmpreveal/top_rvl.v":61:15:61:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/usr/local/diamond/3.9_x64/module/reveal/src/ertl/ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"/usr/local/diamond/3.9_x64/module/reveal/src/ertl/ertl.v":2159:8:2159:13|Blackbox pmi_ram_dp_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock pll_uniq_1|CLKOP_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:pll_inst.CLKOP"
@W: MT420 |Found inferred clock pll_uniq_1|CLKOS_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:pll_inst.CLKOS"
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 1000.00ns. Please declare a user-defined clock on object "n:top_reveal_coretop_instance.jtck[0]"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 28 23:11:29 2017
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 990.887

                                          Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------
pll_uniq_1|CLKOP_inferred_clock           1.0 MHz       127.0 MHz     1000.000      7.876         992.124     inferred     Inferred_clkgroup_2
pll_uniq_1|CLKOS_inferred_clock           1.0 MHz       261.7 MHz     1000.000      3.821         996.179     inferred     Inferred_clkgroup_0
reveal_coretop|jtck_inferred_clock[0]     1.0 MHz       109.7 MHz     1000.000      9.113         990.887     inferred     Inferred_clkgroup_1
System                                    1.0 MHz       255.7 MHz     1000.000      3.911         996.089     system       system_clkgroup    
==============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  1000.000    996.089  |  No paths    -        |  No paths    -        |  No paths    -      
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  No paths    -        |  1000.000    993.800  |  No paths    -      
System                                 pll_uniq_1|CLKOP_inferred_clock        |  1000.000    997.767  |  No paths    -        |  No paths    -        |  No paths    -      
pll_uniq_1|CLKOS_inferred_clock        pll_uniq_1|CLKOS_inferred_clock        |  1000.000    996.179  |  No paths    -        |  No paths    -        |  No paths    -      
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -        |  No paths    -        |  No paths    -        |  1000.000    993.175
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  1000.000    990.887  |  No paths    -        |  No paths    -      
reveal_coretop|jtck_inferred_clock[0]  pll_uniq_1|CLKOP_inferred_clock        |  No paths    -        |  No paths    -        |  No paths    -        |  Diff grp    -      
pll_uniq_1|CLKOP_inferred_clock        System                                 |  1000.000    993.471  |  No paths    -        |  No paths    -        |  No paths    -      
pll_uniq_1|CLKOP_inferred_clock        reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
pll_uniq_1|CLKOP_inferred_clock        pll_uniq_1|CLKOP_inferred_clock        |  1000.000    992.124  |  No paths    -        |  No paths    -        |  No paths    -      
============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: pll_uniq_1|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                      Starting                                                                      Arrival            
Instance                                                              Reference                           Type        Pin     Net                   Time        Slack  
                                                                      Clock                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr[0]     pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       post_trig_cntr[0]     1.044       992.124
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr[1]     pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       post_trig_cntr[1]     1.044       992.124
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr[3]     pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       post_trig_cntr[3]     1.044       992.124
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr[4]     pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       post_trig_cntr[4]     1.044       992.124
top_reveal_coretop_instance.top_la0_inst_0.tm_u.capture               pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       capture               1.204       993.053
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr[2]     pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       post_trig_cntr[2]     1.108       993.149
top_reveal_coretop_instance.top_la0_inst_0.trig_u.tcnt_0.reg0[0]      pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       reg0[0]               1.044       993.471
top_reveal_coretop_instance.top_la0_inst_0.trig_u.tcnt_0.reg1[0]      pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       reg1[0]               1.044       993.471
top_reveal_coretop_instance.top_la0_inst_0.tm_u.start_bit             pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       start_bit             1.232       994.114
top_reveal_coretop_instance.top_la0_inst_0.tm_u.start_d               pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       start_d               1.220       994.126
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                       Starting                                                                         Required            
Instance                                                               Reference                           Type        Pin     Net                      Time         Slack  
                                                                       Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr[3]      pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     D       post_trig_cntr_s[3]      999.894      992.124
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr[4]      pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     D       post_trig_cntr_s[4]      999.894      992.124
top_reveal_coretop_instance.top_la0_inst_0.tm_u.pre_trig_cntr[3]       pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     D       pre_trig_cntr_s[3]       999.894      992.124
top_reveal_coretop_instance.top_la0_inst_0.tm_u.pre_trig_cntr[4]       pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     D       pre_trig_cntr_s[4]       999.894      992.124
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_wr_addr_cntr[3]     pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     D       tm_wr_addr_cntr_s[3]     999.894      992.124
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_wr_addr_cntr[4]     pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     D       tm_wr_addr_cntr_s[4]     999.894      992.124
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr[1]      pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     D       post_trig_cntr_s[1]      999.894      992.267
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr[2]      pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     D       post_trig_cntr_s[2]      999.894      992.267
top_reveal_coretop_instance.top_la0_inst_0.tm_u.pre_trig_cntr[1]       pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     D       pre_trig_cntr_s[1]       999.894      992.267
top_reveal_coretop_instance.top_la0_inst_0.tm_u.pre_trig_cntr[2]       pll_uniq_1|CLKOP_inferred_clock     FD1P3DX     D       pre_trig_cntr_s[2]       999.894      992.267
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.894

    - Propagation time:                      7.771
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 992.124

    Number of logic level(s):                6
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr[0] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr[4] / D
    The start point is clocked by            pll_uniq_1|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_uniq_1|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr[0]              FD1P3DX      Q        Out     1.044     1.044       -         
post_trig_cntr[0]                                                              Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr_RNIC7UQ1[0]     ORCALUT4     A        In      0.000     1.044       -         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr_RNIC7UQ1[0]     ORCALUT4     Z        Out     1.089     2.133       -         
clear_5_0_219_1_o2_3                                                           Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr_RNIRV3M2[2]     ORCALUT4     B        In      0.000     2.133       -         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr_RNIRV3M2[2]     ORCALUT4     Z        Out     1.089     3.221       -         
N_769                                                                          Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.start_d_RNIOAGV2               ORCALUT4     C        In      0.000     3.221       -         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.start_d_RNIOAGV2               ORCALUT4     Z        Out     1.313     4.534       -         
N_707_i                                                                        Net          -        -       -         -           16        
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]        CCU2D        A1       In      0.000     4.534       -         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]        CCU2D        COUT     Out     1.544     6.079       -         
post_trig_cntr_cry[0]                                                          Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr_cry_0[1]        CCU2D        CIN      In      0.000     6.079       -         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr_cry_0[1]        CCU2D        COUT     Out     0.143     6.222       -         
post_trig_cntr_cry[2]                                                          Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr_cry_0[3]        CCU2D        CIN      In      0.000     6.222       -         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr_cry_0[3]        CCU2D        S1       Out     1.549     7.771       -         
post_trig_cntr_s[4]                                                            Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.tm_u.post_trig_cntr[4]              FD1P3DX      D        In      0.000     7.771       -         
=============================================================================================================================================




====================================
Detailed Report for Clock: pll_uniq_1|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                     Arrival            
Instance                                        Reference                           Type        Pin     Net                  Time        Slack  
                                                Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------
rs232_decoder_encoder_inst.count[1]             pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     Q       count[1]             1.188       996.179
rs232_decoder_encoder_inst.count[0]             pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     Q       count[0]             1.180       996.187
rs232_decoder_encoder_inst.count[2]             pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     Q       count[2]             1.180       996.187
rs232_decoder_encoder_inst.count[3]             pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     Q       count[3]             1.148       996.219
rs232_decoder_encoder_inst.incoming_data[8]     pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     Q       incoming_data[8]     1.108       997.347
rs232_decoder_encoder_inst.incoming_data[9]     pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     Q       incoming_data[9]     0.972       997.483
clock_00_0096                                   pll_uniq_1|CLKOS_inferred_clock     FD1S3DX     Q       clock_00_0096_c      1.108       997.853
rs232_decoder_encoder_inst.incoming_data[1]     pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     Q       incoming_data[1]     1.044       998.851
rs232_decoder_encoder_inst.incoming_data[2]     pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     Q       incoming_data[2]     1.044       998.851
rs232_decoder_encoder_inst.incoming_data[3]     pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     Q       incoming_data[3]     1.044       998.851
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                      Required            
Instance                                        Reference                           Type        Pin     Net                   Time         Slack  
                                                Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------
rs232_decoder_encoder_inst.count[0]             pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     D       count_3[0]            1000.089     996.179
rs232_decoder_encoder_inst.count[3]             pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     D       count_3[3]            1000.089     997.195
rs232_decoder_encoder_inst.count[0]             pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst.count[1]             pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst.count[2]             pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst.count[3]             pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst.incoming_data[1]     pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst.incoming_data[2]     pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst.incoming_data[3]     pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     SP      clock_00_0096_c_i     999.528      997.853
rs232_decoder_encoder_inst.incoming_data[4]     pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     SP      clock_00_0096_c_i     999.528      997.853
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.089

    - Propagation time:                      3.910
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 996.179

    Number of logic level(s):                3
    Starting point:                          rs232_decoder_encoder_inst.count[1] / Q
    Ending point:                            rs232_decoder_encoder_inst.count[0] / D
    The start point is clocked by            pll_uniq_1|CLKOS_inferred_clock [rising] on pin CK
    The end   point is clocked by            pll_uniq_1|CLKOS_inferred_clock [rising] on pin CK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
rs232_decoder_encoder_inst.count[1]          FD1P3DX      Q        Out     1.188     1.188       -         
count[1]                                     Net          -        -       -         -           6         
rs232_decoder_encoder_inst.un2_c4            ORCALUT4     B        In      0.000     1.188       -         
rs232_decoder_encoder_inst.un2_c4            ORCALUT4     Z        Out     1.089     2.277       -         
un2                                          Net          -        -       -         -           2         
rs232_decoder_encoder_inst.count16           ORCALUT4     C        In      0.000     2.277       -         
rs232_decoder_encoder_inst.count16           ORCALUT4     Z        Out     1.017     3.293       -         
count16                                      Net          -        -       -         -           1         
rs232_decoder_encoder_inst.count_3_f0[0]     ORCALUT4     A        In      0.000     3.293       -         
rs232_decoder_encoder_inst.count_3_f0[0]     ORCALUT4     Z        Out     0.617     3.910       -         
count_3[0]                                   Net          -        -       -         -           1         
rs232_decoder_encoder_inst.count[0]          FD1P3DX      D        In      0.000     3.910       -         
===========================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                        Starting                                                                       Arrival            
Instance                                                                Reference                                 Type        Pin     Net              Time        Slack  
                                                                        Clock                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]          1.339       990.887
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[28]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[12]         1.309       991.150
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[29]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[13]         1.305       991.153
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[0]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[0]     1.044       991.275
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[1]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[1]     1.044       991.275
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[2]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[2]     1.044       991.275
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[3]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[3]     1.044       991.275
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[4]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[4]     1.044       991.275
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[5]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[5]     1.044       991.275
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[6]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       te_precnt[6]     1.044       991.275
==========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                         Starting                                                                               Required            
Instance                                                                 Reference                                 Type        Pin     Net                      Time         Slack  
                                                                         Clock                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc        reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5            1000.089     990.887
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[15]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[15]          999.894      991.275
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[13]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[13]          999.894      991.418
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[14]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[14]          999.894      991.418
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[11]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[11]          999.894      991.561
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[12]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[12]          999.894      991.561
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[3]       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[3]     999.894      991.627
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[4]       reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       tm_rd_addr_cntr_s[4]     999.894      991.627
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[9]      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[9]           999.894      991.704
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.te_precnt[10]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       te_precnt_s[10]          999.894      991.704
====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.089

    - Propagation time:                      9.202
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     990.887

    Number of logic level(s):                9
    Starting point:                          top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.shift_reg[16]              FD1P3DX      Q        Out     1.339     1.339       -         
addr[0]                                                                          Net          -        -       -         -           41        
top_reveal_coretop_instance.top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     A        In      0.000     1.339       -         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]     ORCALUT4     Z        Out     1.017     2.356       -         
N_91                                                                             Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     A        In      0.000     2.356       -         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.tcnt_0.rd_dout_tcnt_1[0]       ORCALUT4     Z        Out     0.449     2.805       -         
rd_dout_tcnt[0]                                                                  Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig_0[0]              ORCALUT4     A        In      0.000     2.805       -         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig_0[0]              ORCALUT4     Z        Out     1.017     3.821       -         
N_20                                                                             Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     A        In      0.000     3.821       -         
top_reveal_coretop_instance.top_la0_inst_0.trig_u.rd_dout_trig[0]                ORCALUT4     Z        Out     0.449     4.270       -         
rd_dout_trig[0]                                                                  Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_m3_0             ORCALUT4     B        In      0.000     4.270       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_m3_0             ORCALUT4     Z        Out     1.017     5.287       -         
N_57                                                                             Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_a4_0             ORCALUT4     A        In      0.000     5.287       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_a4_0             ORCALUT4     Z        Out     1.089     6.376       -         
N_1426                                                                           Net          -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i                  ORCALUT4     A        In      0.000     6.376       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i                  ORCALUT4     Z        Out     1.193     7.569       -         
N_21                                                                             Net          -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_0     ORCALUT4     A        In      0.000     7.569       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_0     ORCALUT4     Z        Out     1.017     8.585       -         
parity_calc_5_iv_0_0_0                                                           Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0       ORCALUT4     C        In      0.000     8.585       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0       ORCALUT4     Z        Out     0.617     9.202       -         
parity_calc_5                                                                    Net          -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX      D        In      0.000     9.202       -         
===============================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                  Starting                                                       Arrival            
Instance                                                                          Reference     Type              Pin           Net              Time        Slack  
                                                                                  Clock                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                     System        jtagconn16        jce2          jce2[0]          0.000       993.800
top_reveal_coretop_instance.jtagconn16_inst_0                                     System        jtagconn16        jshift        jshift[0]        0.000       993.800
top_reveal_coretop_instance.jtagconn16_inst_0                                     System        jtagconn16        ip_enable     ip_enable[0]     0.000       995.641
top_reveal_coretop_instance.jtagconn16_inst_0                                     System        jtagconn16        jrstn         jrstn[0]         0.000       997.767
top_reveal_coretop_instance.top_la0_inst_0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2     Q[0]          tt_out[0]        0.000       998.383
top_reveal_coretop_instance.jtagconn16_inst_0                                     System        jtagconn16        jtdi          jtdi[0]          0.000       998.455
pll_inst.PLLInst_0                                                                System        EHXPLLJ           LOCK          clock_lock       0.000       998.530
efb_inst.EFBInst_0                                                                System        EFB               WBACKO        wb_ack           0.000       999.472
efb_inst.EFBInst_0                                                                System        EFB               WBDATO0       wb_dat_o[0]      0.000       999.894
efb_inst.EFBInst_0                                                                System        EFB               WBDATO1       wb_dat_o[1]      0.000       999.894
====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                             Starting                                                   Required            
Instance                                                                     Reference     Type        Pin     Net                      Time         Slack  
                                                                             Clock                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc            System        FD1P3DX     D       parity_calc_5            1000.089     993.800
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[3]           System        FD1P3DX     D       tm_rd_addr_cntr_s[3]     999.894      994.069
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[4]           System        FD1P3DX     D       tm_rd_addr_cntr_s[4]     999.894      994.069
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[1]           System        FD1P3DX     D       tm_rd_addr_cntr_s[1]     999.894      994.211
top_reveal_coretop_instance.top_la0_inst_0.tm_u.tm_rd_addr_cntr[2]           System        FD1P3DX     D       tm_rd_addr_cntr_s[2]     999.894      994.211
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tm_crc[0]              System        FD1P3BX     D       tm_crc_7[0]              1000.089     994.817
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[3]     System        FD1P3DX     D       tr_dout_bit_cnt_s[3]     999.894      995.641
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[4]     System        FD1P3DX     D       tr_dout_bit_cnt_s[4]     999.894      995.641
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[1]     System        FD1P3DX     D       tr_dout_bit_cnt_s[1]     999.894      995.784
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt[2]     System        FD1P3DX     D       tr_dout_bit_cnt_s[2]     999.894      995.784
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.089

    - Propagation time:                      6.289
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 993.800

    Number of logic level(s):                6
    Starting point:                          top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                             Type           Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------
top_reveal_coretop_instance.jtagconn16_inst_0                                    jtagconn16     jce2     Out     0.000     0.000       -         
jce2[0]                                                                          Net            -        -       -         -           12        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.capture_dr_0_a2            ORCALUT4       C        In      0.000     0.000       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.capture_dr_0_a2            ORCALUT4       Z        Out     1.357     1.357       -         
capture_dr                                                                       Net            -        -       -         -           29        
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_a3_1             ORCALUT4       C        In      0.000     1.357       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_a3_1             ORCALUT4       Z        Out     1.017     2.374       -         
N_83                                                                             Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_3                ORCALUT4       A        In      0.000     2.374       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i_3                ORCALUT4       Z        Out     1.089     3.462       -         
jtdo_iv_i_3                                                                      Net            -        -       -         -           2         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i                  ORCALUT4       D        In      0.000     3.462       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.jtdo_iv_i                  ORCALUT4       Z        Out     1.193     4.655       -         
N_21                                                                             Net            -        -       -         -           4         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_0     ORCALUT4       A        In      0.000     4.655       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0_0     ORCALUT4       Z        Out     1.017     5.672       -         
parity_calc_5_iv_0_0_0                                                           Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0       ORCALUT4       C        In      0.000     5.672       -         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc_5_iv_0_0       ORCALUT4       Z        Out     0.617     6.289       -         
parity_calc_5                                                                    Net            -        -       -         -           1         
top_reveal_coretop_instance.top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX        D        In      0.000     6.289       -         
=================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 161MB peak: 164MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 161MB peak: 164MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-4

Register bits: 366 of 6864 (5%)
PIC Latch:       0
I/O cells:       21


Details:
BB:             3
CCU2D:          28
EFB:            1
EHXPLLJ:        1
FD1P3AX:        18
FD1P3BX:        33
FD1P3DX:        250
FD1S3BX:        1
FD1S3DX:        55
GSR:            1
IB:             3
IFS1P3DX:       1
INV:            13
L6MUX21:        1
OB:             14
OBZ:            1
OFS1P3DX:       8
ORCALUT4:       411
OSCH:           1
PCNTR:          1
PFUMX:          17
PUR:            1
VHI:            13
VLO:            15
true:           2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 34MB peak: 164MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Wed Jun 28 23:11:29 2017

###########################################################]


Synthesis exit by 0.

edif2ngd -ip "/usr/local/diamond/3.9_x64/module" -ic reveal -nopropwarn -l "MachXO2" -d LCMXO2-7000HE -path "/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1" -path "/media/sf_Downloads/Code/DAISI/CPLD Firmware"   "/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1.edi" "DAISI_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to DAISI_impl1.ngo...

Generating edif netlist for IP cell pmi_ram_dpXbnonesadr112112p12e1aace.edn

SCUBA, Version Diamond (64-bit) 3.9.1.119
Wed Jun 28 23:11:33 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/3.9_x64/ispfpga/bin/lin64/scuba -w -bus_exp 7 -bb -arch xo2c00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 2 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -reset_rel async -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr112112p12e1aace -pmi 
    Circuit name     : pmi_ram_dpXbnonesadr112112p12e1aace
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[0:0], RdAddress[0:0], Data[0:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[0:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpXbnonesadr112112p12e1aace.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpXbnonesadr112112p12e1aace.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpXbnonesadr112112p12e1aace.ngo...

Generating edif netlist for IP cell pmi_ram_dpXbnonesadr3253232532p1329d5d2.edn

SCUBA, Version Diamond (64-bit) 3.9.1.119
Wed Jun 28 23:11:33 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : /usr/local/diamond/3.9_x64/ispfpga/bin/lin64/scuba -w -bus_exp 7 -bb -arch xo2c00 -type bram -wp 10 -rp 0011 -data_width 32 -num_rows 32 -rdata_width 32 -read_reg1 outreg -gsr DISABLED -reset_rel async -memformat bin -cascade -1 -n pmi_ram_dpXbnonesadr3253232532p1329d5d2 -pmi 
    Circuit name     : pmi_ram_dpXbnonesadr3253232532p1329d5d2
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[4:0], RdAddress[4:0], Data[31:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[31:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpXbnonesadr3253232532p1329d5d2.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpXbnonesadr3253232532p1329d5d2.srp
    Estimated Resource Usage:
            EBR : 2

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpXbnonesadr3253232532p1329d5d2.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "/usr/local/diamond/3.9_x64/ispfpga/xo2c00/data"  -p "/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1" -p "/media/sf_Downloads/Code/DAISI/CPLD Firmware" -p "/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/reveal_workspace/reveal"  "DAISI_impl1.ngo" "DAISI_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'DAISI_impl1.ngo' ...
Loading NGL library '/usr/local/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design '/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/pmi_ram_dpXbnonesadr112112p12e1aace.ngo'...
Loading NGO design '/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/pmi_ram_dpXbnonesadr3253232532p1329d5d2.ngo'...
Loading NGL library '/usr/local/diamond/3.9_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library '/usr/local/diamond/3.9_x64/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design '/usr/local/diamond/3.9_x64/ispfpga/xo2c00/data/xo2chub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/GND" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[4]" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tcnt[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/VCC" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[3]" arg2="top_reveal_coretop_instance/top_la0_inst_0/trig_u/rd_dout_tu[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]" arg2="top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]" arg2="top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]" arg2="top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_cry_0_S0[0]" arg2="top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_cry_0_COUT[3]" arg2="top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_cry_0_COUT[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]" arg2="top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_COUT[3]" arg2="top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_COUT[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]" arg2="top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_COUT[3]" arg2="top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_COUT[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]" arg2="top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_COUT[3]" arg2="top_reveal_coretop_instance/top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_COUT[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]" arg2="top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr_cry_0_COUT[3]" arg2="top_reveal_coretop_instance/top_la0_inst_0/tm_u/post_trig_cntr_cry_0_COUT[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/GND" arg2="top_reveal_coretop_instance/top_la0_inst_0/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/top_la0_inst_0/VCC" arg2="top_reveal_coretop_instance/top_la0_inst_0/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="OSCH_inst_SEDSTDBY" arg2="OSCH_inst_SEDSTDBY"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/tdoa" arg2="xo2chub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/cdn" arg2="xo2chub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/ip_enable[15]" arg2="xo2chub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u" arg2="xo2chub/genblk7.un1_jtagf_u"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u_1" arg2="xo2chub/genblk7.un1_jtagf_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/bit_count_cry_0_S0[0]" arg2="xo2chub/bit_count_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/bit_count_cry_0_COUT[3]" arg2="xo2chub/bit_count_cry_0_COUT[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/rom_rd_addr_cry_0_S0[0]" arg2="xo2chub/rom_rd_addr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/rom_rd_addr_s_0_S1[7]" arg2="xo2chub/rom_rd_addr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/rom_rd_addr_s_0_COUT[7]" arg2="xo2chub/rom_rd_addr_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_16_0_0_S0" arg2="xo2chub/jtdo2_int_prm_16_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_16_0_0_S1" arg2="xo2chub/jtdo2_int_prm_16_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_15_0_0_S0" arg2="xo2chub/jtdo2_int_prm_15_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_15_0_0_S1" arg2="xo2chub/jtdo2_int_prm_15_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_13_0_0_S0" arg2="xo2chub/jtdo2_int_prm_13_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_13_0_0_S1" arg2="xo2chub/jtdo2_int_prm_13_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_11_0_0_S0" arg2="xo2chub/jtdo2_int_prm_11_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_11_0_0_S1" arg2="xo2chub/jtdo2_int_prm_11_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_9_0_0_S0" arg2="xo2chub/jtdo2_int_prm_9_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_9_0_0_S1" arg2="xo2chub/jtdo2_int_prm_9_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_7_0_0_S0" arg2="xo2chub/jtdo2_int_prm_7_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_7_0_0_S1" arg2="xo2chub/jtdo2_int_prm_7_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_5_0_0_S0" arg2="xo2chub/jtdo2_int_prm_5_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_5_0_0_S1" arg2="xo2chub/jtdo2_int_prm_5_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_3_0_0_S0" arg2="xo2chub/jtdo2_int_prm_3_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_3_0_0_S1" arg2="xo2chub/jtdo2_int_prm_3_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_1_0_0_S0" arg2="xo2chub/jtdo2_int_prm_1_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/jtdo2_int_prm_1_0_0_COUT" arg2="xo2chub/jtdo2_int_prm_1_0_0_COUT"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="51"  />

Design Results:
    984 blocks expanded
Complete the first expansion.
Writing 'DAISI_impl1.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial   "DAISI_impl1.ngd" -o "DAISI_impl1_map.ncd" -pr "DAISI_impl1.prf" -mp "DAISI_impl1.mrp" -lpf "/media/sf_Downloads/Code/DAISI/CPLD Firmware/impl1/DAISI_impl1_synplify.lpf" -lpf "/media/sf_Downloads/Code/DAISI/CPLD Firmware/DAISI.lpf" -c 0            
map:  version Diamond (64-bit) 3.9.1.119

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: DAISI_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 4.

Loading device for application baspr from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="reset"  />
    <postMsg mid="52101145" type="Warning" dynamic="2" navigation="0" arg0="OSCH_inst" arg1="pcm1/PCNTR_Inst0"  />
    <postMsg mid="52101147" type="Warning" dynamic="1" navigation="0" arg0="pcm1/PCNTR_Inst0"  />
    <postMsg mid="52101151" type="Warning" dynamic="1" navigation="0" arg0="pcm1/PCNTR_Inst0"  />
    <postMsg mid="52101174" type="Warning" dynamic="1" navigation="0" arg0="pcm1/PCNTR_Inst0"  />
    <postMsg mid="52101176" type="Warning" dynamic="1" navigation="0" arg0="pcm1/PCNTR_Inst0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpXbnonesadr112112p12e1aace_0_0_0"  />



Design Summary:
   Number of registers:    417 out of  7209 (6%)
      PFU registers:          408 out of  6864 (6%)
      PIO registers:            9 out of   345 (3%)
   Number of SLICEs:       267 out of  3432 (8%)
      SLICEs as Logic/ROM:    267 out of  3432 (8%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         45 out of  3432 (1%)
   Number of LUT4s:        517 out of  6864 (8%)
      Number used as logic LUTs:        427
      Number used as distributed RAM:     0
      Number used as ripple logic:       90
      Number used as shift registers:     0
   Number of PIO sites used: 21 + 4(JTAG) out of 115 (22%)
   Number of block RAMs:  3 out of 26 (12%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       Yes
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  1 out of 1 (100%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  5
     Net osc_clk_c: 1 loads, 1 rising, 0 falling (Driver: OSCH_inst )
     Net clock_00_0192_0: 17 loads, 17 rising, 0 falling (Driver: pll_inst/PLLInst_0 )
     Net clock_84_0000_c: 95 loads, 95 rising, 0 falling (Driver: pll_inst/PLLInst_0 )
     Net efb_inst/spi_clk_i: 1 loads, 1 rising, 0 falling (Driver: PIO spi_clk )
     Net jtaghub16_jtck: 147 loads, 0 rising, 147 falling (Driver: xo2chub/genblk7.jtagf_u )
   Number of Clock Enables:  46
     Net clock_00_0096_c: 8 loads, 7 LSLICEs
     Net count_RNI34421[3]: 8 loads, 0 LSLICEs
     Net spi_controller_inst/un1_state_1_i: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/op_code8: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/mask_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/compare_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnte: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/cnt_contig_reg_wen_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/num_then_wen_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/next_then_reg_wen_1: 1 loads, 1 LSLICEs
     Net jtaghub16_ip_enable0: 28 loads, 28 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg1_0_sqmuxa: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_read8: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reg0_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_4_i: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_1413_i: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1_RNIR5MS: 10 loads, 10 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_58_i: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/un1_jtdo_1_i: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_52_i: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_78_i: 21 loads, 21 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_56: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_79_i: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d: 10 loads, 10 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/start_d_RNITT1M: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_56_i: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/trig_enbl_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i: 16 loads, 16 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_9_i: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/force_trig_0_sqmuxa_1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/un1_rd_dout_tm56_i: 4 loads, 4 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/pre_trig_cntre: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed_p1_7_0_0_a2_0_RNISEIM1: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_pre_trig_frm_0_sqmuxa: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/num_post_trig_frm_0_sqmuxa: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/N_18: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net xo2chub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net xo2chub/er1_shift_reg8: 10 loads, 10 LSLICEs
   Number of local set/reset loads for net reset merged into GSR:  29
   Number of LSRs:  3
     Net reset: 1 loads, 0 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n: 77 loads, 75 LSLICEs
     Net jtaghub16_jrstn: 143 loads, 143 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net jtaghub16_jrstn: 147 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n: 77 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/jshift_d1: 76 loads
     Net jtaghub16_jshift: 45 loads
     Net jtaghub16_ip_enable0: 44 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_26: 42 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[0]: 41 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[1]: 34 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[12]: 29 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[13]: 29 loads
    <postMsg mid="51001104" type="Warning" dynamic="1" navigation="0" arg0="40"  />
    <postMsg mid="1103805" type="Warning" dynamic="2" navigation="0" arg0="In &quot;LOCATE COMP &quot;spi_clk&quot; SITE &quot;44&quot; ;&quot;: " arg1="44"  />
    <postMsg mid="1103805" type="Warning" dynamic="2" navigation="0" arg0="In &quot;LOCATE COMP &quot;spi_mosi&quot; SITE &quot;71&quot; ;&quot;: " arg1="71"  />
    <postMsg mid="1103805" type="Warning" dynamic="2" navigation="0" arg0="In &quot;LOCATE COMP &quot;spi_miso&quot; SITE &quot;45&quot; ;&quot;: " arg1="45"  />
    <postMsg mid="1103805" type="Warning" dynamic="2" navigation="0" arg0="In &quot;LOCATE COMP &quot;spi_csn&quot; SITE &quot;40&quot; ;&quot;: " arg1="40"  />
    <postMsg mid="1103805" type="Warning" dynamic="2" navigation="0" arg0="In &quot;LOCATE COMP &quot;osc_clk&quot; SITE &quot;40&quot; ;&quot;: " arg1="40"  />
 

   Number of warnings:  13
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 195 MB

Dumping design to file DAISI_impl1_map.ncd.

mpartrce -p "DAISI_impl1.p2t" -f "DAISI_impl1.p3t" -tf "DAISI_impl1.pt" "DAISI_impl1_map.ncd" "DAISI_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "DAISI_impl1_map.ncd"
Wed Jun 28 23:11:36 2017

PAR: Place And Route Diamond (64-bit) 3.9.1.119.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "/media/sf_Downloads/Code/DAISI/CPLD Firmware/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF DAISI_impl1_map.ncd DAISI_impl1.dir/5_1.ncd DAISI_impl1.prf
Preference file: DAISI_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file DAISI_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   21+4(JTAG)/336     7% used
                  21+4(JTAG)/115     22% bonded
   IOLOGIC            9/336           2% used

   SLICE            267/3432          7% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   JTAG               1/1           100% used
   EBR                3/26           11% used
   PLL                1/2            50% used
   PCNTR              1/1           100% used
   EFB                1/1           100% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
Number of Signals: 997
Number of Connections: 2867
    <postMsg mid="61061045" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   15 out of 21 pins locked (71% locked).

The following 3 signals are selected to use the primary clock routing resources:
    clock_84_0000_c (driver: pll_inst/PLLInst_0, clk load #: 94)
    clock_00_0192_0 (driver: pll_inst/PLLInst_0, clk load #: 17)
    jtaghub16_jtck (driver: xo2chub/genblk7.jtagf_u, clk load #: 147)


The following 8 signals are selected to use the secondary clock routing resources:
    jtaghub16_jrstn (driver: xo2chub/genblk7.jtagf_u, clk load #: 0, sr load #: 143, ce load #: 0)
    top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n (driver: SLICE_361, clk load #: 0, sr load #: 79, ce load #: 0)
    jtaghub16_ip_enable0 (driver: SLICE_275, clk load #: 0, sr load #: 0, ce load #: 28)
    top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_78_i (driver: SLICE_362, clk load #: 0, sr load #: 0, ce load #: 21)
    top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (driver: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_319, clk load #: 0, sr load #: 0, ce load #: 16)
    top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1_RNIR5MS (driver: top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_69, clk load #: 0, sr load #: 0, ce load #: 10)
    top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d (driver: top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_150, clk load #: 0, sr load #: 0, ce load #: 10)
    xo2chub/er1_shift_reg8 (driver: SLICE_264, clk load #: 0, sr load #: 0, ce load #: 10)

Signal reset is selected as Global Set/Reset.
.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
....................
Placer score = 181012.
Finished Placer Phase 1.  REAL time: 9 secs 

Starting Placer Phase 2.
.
Placer score =  180752
Finished Placer Phase 2.  REAL time: 9 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 2 (50%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clock_84_0000_c" from CLKOP on comp "pll_inst/PLLInst_0" on PLL site "LPLL", clk load = 94
  PRIMARY "clock_00_0192_0" from CLKOS on comp "pll_inst/PLLInst_0" on PLL site "LPLL", clk load = 17
  PRIMARY "jtaghub16_jtck" from JTCK on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 147
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 143
  SECONDARY "top_reveal_coretop_instance/top_la0_inst_0/reset_rvl_n" from F1 on comp "SLICE_361" on site "R14C20C", clk load = 0, ce load = 0, sr load = 79
  SECONDARY "jtaghub16_ip_enable0" from Q0 on comp "SLICE_275" on site "R14C18C", clk load = 0, ce load = 28, sr load = 0
  SECONDARY "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/N_78_i" from F0 on comp "SLICE_362" on site "R14C18A", clk load = 0, ce load = 21, sr load = 0
  SECONDARY "top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i" from F0 on comp "top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_319" on site "R14C18D", clk load = 0, ce load = 16, sr load = 0
  SECONDARY "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jce2_d1_RNIR5MS" from F1 on comp "top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/SLICE_69" on site "R14C18B", clk load = 0, ce load = 10, sr load = 0
  SECONDARY "top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d" from Q0 on comp "top_reveal_coretop_instance/top_la0_inst_0/tm_u/SLICE_150" on site "R11C40C", clk load = 0, ce load = 10, sr load = 0
  SECONDARY "xo2chub/er1_shift_reg8" from F0 on comp "SLICE_264" on site "R14C20B", clk load = 0, ce load = 10, sr load = 0

  PRIMARY  : 3 out of 8 (37%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   21 + 4(JTAG) out of 336 (7.4%) PIO sites used.
   21 + 4(JTAG) out of 115 (21.7%) bonded PIO sites used.
   Number of PIO comps: 21; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 3 / 28 ( 10%) | 3.3V       | -         |
| 1        | 8 / 29 ( 27%) | 3.3V       | -         |
| 2        | 6 / 29 ( 20%) | 3.3V       | -         |
| 3        | 2 / 9 ( 22%)  | 3.3V       | -         |
| 4        | 1 / 10 ( 10%) | 3.3V       | -         |
| 5        | 1 / 10 ( 10%) | 3.3V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 7 secs 

Dumping design to file DAISI_impl1.dir/5_1.ncd.

0 connections routed; 2867 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=osc_clk_c loads=2 clock_loads=1&#xA;   Signal=pcm1/GND loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 11 secs 

Start NBR router at Wed Jun 28 23:11:47 PDT 2017

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Wed Jun 28 23:11:47 PDT 2017

Start NBR section for initial routing at Wed Jun 28 23:11:47 PDT 2017
Level 1, iteration 1
3(0.00%) conflicts; 2007(70.00%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.824ns/0.000ns; real time: 12 secs 
Level 2, iteration 1
2(0.00%) conflicts; 2000(69.76%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.579ns/0.000ns; real time: 12 secs 
Level 3, iteration 1
0(0.00%) conflict; 1917(66.86%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.579ns/0.000ns; real time: 12 secs 
Level 4, iteration 1
87(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.579ns/0.000ns; real time: 12 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Wed Jun 28 23:11:48 PDT 2017
Level 1, iteration 1
0(0.00%) conflict; 148(5.16%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.406ns/0.000ns; real time: 12 secs 
Level 4, iteration 1
47(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.406ns/0.000ns; real time: 12 secs 
Level 4, iteration 2
23(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.406ns/0.000ns; real time: 13 secs 
Level 4, iteration 3
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.406ns/0.000ns; real time: 13 secs 
Level 4, iteration 4
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.406ns/0.000ns; real time: 13 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.406ns/0.000ns; real time: 13 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Wed Jun 28 23:11:49 PDT 2017

Start NBR section for re-routing at Wed Jun 28 23:11:49 PDT 2017
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.406ns/0.000ns; real time: 13 secs 

Start NBR section for post-routing at Wed Jun 28 23:11:49 PDT 2017

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 2.406ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=osc_clk_c loads=2 clock_loads=1&#xA;   Signal=pcm1/GND loads=1 clock_loads=1"  />

Total CPU time 11 secs 
Total REAL time: 14 secs 
Completely routed.
End of route.  2867 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file DAISI_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 2.406
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.326
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 11 secs 
Total REAL time to completion: 14 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "DAISI_impl1.t2b" -w "DAISI_impl1.ncd" -jedec "DAISI_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.9.1.119
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file DAISI_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
    <postMsg mid="71061116" type="Warning" dynamic="1" navigation="0" arg0="OSCH_inst"  />
DRC detected 0 errors and 1 warnings.
Reading Preference File from DAISI_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                       EFB_USER  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "DAISI_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
