// Seed: 1453906324
module module_0 (
    output wand id_0,
    input  wor  id_1,
    input  tri0 id_2
);
  assign id_0 = ~&1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd76
) (
    input wor id_0,
    output supply1 id_1,
    output tri1 id_2,
    input supply0 _id_3,
    output logic id_4,
    input tri0 id_5,
    input wand id_6,
    output tri1 id_7,
    input wand id_8,
    output uwire id_9
);
  always_latch id_4 <= id_0;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_5
  );
  tri1 [id_3 : -1 'h0] id_11;
  assign id_11 = -1;
endmodule
