#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jul 23 16:04:32 2025
# Process ID         : 43678
# Current directory  : /home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog
# Command line       : xsim -mode tcl -source {xsim.dir/dct/xsim_script.tcl}
# Log file           : /home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/xsim.log
# Journal file       : /home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/xsim.jou
# Running On         : DESKTOP-S15BKKL
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz
# CPU Frequency      : 2808.009 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 6
# Host memory        : 4050 MB
# Swap memory        : 0 MB
# Total Virtual      : 4050 MB
# Available Virtual  : 3005 MB
#-----------------------------------------------------------
source xsim.dir/dct/xsim_script.tcl
# xsim {dct} -view {{dct_dataflow_ana.wcfg}} -tclbatch {dct.tcl} -protoinst {dct.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file dct.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct//AESL_inst_dct_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/grp_dct_Pipeline_Col_DCT_Loop_fu_139/grp_dct_1d_fu_34/grp_dct_1d_fu_34_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/grp_dct_Pipeline_Col_DCT_Loop_fu_139/grp_dct_Pipeline_Col_DCT_Loop_fu_139_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98/grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_98_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/grp_dct_Pipeline_Row_DCT_Loop_fu_120/grp_dct_1d_1_fu_154/grp_dct_1d_1_fu_154_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/grp_dct_Pipeline_Row_DCT_Loop_fu_120/grp_dct_Pipeline_Row_DCT_Loop_fu_120_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151/grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_151_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145/grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_145_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dct_top/AESL_inst_dct/grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133/grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_133_activity
Time resolution is 1 ps
open_wave_config dct_dataflow_ana.wcfg
source dct.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set input_r__output_r__return_group [add_wave_group input_r__output_r__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/interrupt -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_BRESP -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_BREADY -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_BVALID -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_RRESP -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_RDATA -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_RREADY -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_RVALID -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_ARREADY -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_ARVALID -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_ARADDR -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_WSTRB -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_WDATA -into $input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_WREADY -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_WVALID -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_AWREADY -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_AWVALID -into $input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/s_axi_control_AWADDR -into $input_r__output_r__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/ap_done -into $blocksiggroup
## add_wave /apatb_dct_top/AESL_inst_dct/ap_idle -into $blocksiggroup
## add_wave /apatb_dct_top/AESL_inst_dct/ap_ready -into $blocksiggroup
## add_wave /apatb_dct_top/AESL_inst_dct/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_dct_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_dct_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dct_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dct_top/LENGTH_input_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_dct_top/LENGTH_output_r -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_input_r__output_r__return_group [add_wave_group input_r__output_r__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_dct_top/control_INTERRUPT -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_BRESP -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/control_BREADY -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_BVALID -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_RRESP -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/control_RDATA -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/control_RREADY -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_RVALID -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_ARREADY -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_ARVALID -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_ARADDR -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/control_WSTRB -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/control_WDATA -into $tb_input_r__output_r__return_group -radix hex
## add_wave /apatb_dct_top/control_WREADY -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_WVALID -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_AWREADY -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_AWVALID -into $tb_input_r__output_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/control_AWADDR -into $tb_input_r__output_r__return_group -radix hex
## save_wave_config dct.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "125000"
// RTL Simulation : 1 / 10 [110.22%] @ "9655000"
// RTL Simulation : 2 / 10 [110.22%] @ "19175000"
// RTL Simulation : 3 / 10 [110.22%] @ "28695000"
// RTL Simulation : 4 / 10 [110.22%] @ "38215000"
// RTL Simulation : 5 / 10 [110.22%] @ "47735000"
// RTL Simulation : 6 / 10 [110.22%] @ "57255000"
// RTL Simulation : 7 / 10 [110.22%] @ "66775000"
// RTL Simulation : 8 / 10 [110.22%] @ "76295000"
// RTL Simulation : 9 / 10 [110.22%] @ "85815000"
// RTL Simulation : 10 / 10 [100.00%] @ "95335000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 95395 ns : File "/home/hyeon/workspace/dct/dct_hls_solution/hls/sim/verilog/dct.autotb.v" Line 279
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul 23 16:04:45 2025...
