INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-transmitter/user/src/AM_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AM_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-transmitter/user/src/Audio_Handle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Audio_Handle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-transmitter/user/sim/DDS_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-transmitter/user/src/FM_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FM_Module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/My_FPGA/TCL_project/Prj/Two-way-voice-transmitter/user/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
