
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 2000000
Simulation Instructions: 5000000
Number of CPUs: 2
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/alexcato/Documents/Proyecto_electrico/ChampSim_GUI/traces/600.perlbench_s-210B.champsimtrace.xz
CPU 1 runs /home/alexcato/Documents/Proyecto_electrico/ChampSim_GUI/traces/600.perlbench_s-210B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
CPU 1 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 3.99 instructions: 399000 cycles: 100000
cpu0_DTLB TOTAL     ACCESS:      68818  HIT:      68629  MISS:        189
cpu0_DTLB LOAD      ACCESS:      37241  HIT:      37141  MISS:        100
cpu0_DTLB RFO       ACCESS:      31577  HIT:      31488  MISS:         89
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12540  HIT:      12512  MISS:         28
cpu0_ITLB LOAD      ACCESS:      12540  HIT:      12512  MISS:         28
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      43191  HIT:      43031  MISS:        160
cpu0_L1I LOAD      ACCESS:      43191  HIT:      43031  MISS:        160
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        217  HIT:        136  MISS:         81
cpu0_STLB LOAD      ACCESS:        128  HIT:         53  MISS:         75
cpu0_STLB RFO       ACCESS:         89  HIT:         83  MISS:          6
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:     132642  HIT:     132440  MISS:        202
cpu0_L1D LOAD      ACCESS:      47556  HIT:      47384  MISS:        172
cpu0_L1D RFO       ACCESS:      85001  HIT:      84991  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        362  HIT:          0  MISS:        362
cpu0_L2C LOAD      ACCESS:        332  HIT:          0  MISS:        332
cpu0_L2C RFO       ACCESS:         10  HIT:          0  MISS:         10
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:        362  HIT:          0  MISS:        362
LLC LOAD      ACCESS:        332  HIT:          0  MISS:        332
LLC RFO       ACCESS:         10  HIT:          0  MISS:         10
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 3.98936 instructions: 398936 cycles: 100000
cpu1_DTLB TOTAL     ACCESS:      68128  HIT:      67939  MISS:        189
cpu1_DTLB LOAD      ACCESS:      37170  HIT:      37071  MISS:         99
cpu1_DTLB RFO       ACCESS:      30958  HIT:      30868  MISS:         90
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      12533  HIT:      12505  MISS:         28
cpu1_ITLB LOAD      ACCESS:      12533  HIT:      12505  MISS:         28
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      41768  HIT:      41608  MISS:        160
cpu1_L1I LOAD      ACCESS:      41768  HIT:      41608  MISS:        160
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        217  HIT:        136  MISS:         81
cpu1_STLB LOAD      ACCESS:        127  HIT:         53  MISS:         74
cpu1_STLB RFO       ACCESS:         90  HIT:         83  MISS:          7
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:     132083  HIT:     131881  MISS:        202
cpu1_L1D LOAD      ACCESS:      47074  HIT:      46903  MISS:        171
cpu1_L1D RFO       ACCESS:      84926  HIT:      84915  MISS:         11
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        362  HIT:          0  MISS:        362
cpu1_L2C LOAD      ACCESS:        331  HIT:          0  MISS:        331
cpu1_L2C RFO       ACCESS:         11  HIT:          0  MISS:         11
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:        362  HIT:          0  MISS:        362
LLC LOAD      ACCESS:        331  HIT:          0  MISS:        331
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 3.99 instructions: 399000 cycles: 100000
cpu0_DTLB TOTAL     ACCESS:      68818  HIT:      68629  MISS:        189
cpu0_DTLB LOAD      ACCESS:      37241  HIT:      37141  MISS:        100
cpu0_DTLB RFO       ACCESS:      31577  HIT:      31488  MISS:         89
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu0_ITLB TOTAL     ACCESS:      12540  HIT:      12512  MISS:         28
cpu0_ITLB LOAD      ACCESS:      12540  HIT:      12512  MISS:         28
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu0_L1I TOTAL     ACCESS:      43191  HIT:      43031  MISS:        160
cpu0_L1I LOAD      ACCESS:      43191  HIT:      43031  MISS:        160
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 0 cycles
cpu0_STLB TOTAL     ACCESS:        217  HIT:        136  MISS:         81
cpu0_STLB LOAD      ACCESS:        128  HIT:         53  MISS:         75
cpu0_STLB RFO       ACCESS:         89  HIT:         83  MISS:          6
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 0 cycles
cpu0_L1D TOTAL     ACCESS:     132642  HIT:     132440  MISS:        202
cpu0_L1D LOAD      ACCESS:      47556  HIT:      47384  MISS:        172
cpu0_L1D RFO       ACCESS:      85001  HIT:      84991  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         85  HIT:         65  MISS:         20
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0 cycles
cpu0_L2C TOTAL     ACCESS:        362  HIT:          0  MISS:        362
cpu0_L2C LOAD      ACCESS:        332  HIT:          0  MISS:        332
cpu0_L2C RFO       ACCESS:         10  HIT:          0  MISS:         10
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         20  HIT:          0  MISS:         20
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:        362  HIT:          0  MISS:        362
LLC LOAD      ACCESS:        332  HIT:          0  MISS:        332
LLC RFO       ACCESS:         10  HIT:          0  MISS:         10
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:         20  HIT:          0  MISS:         20
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

CPU 1 cumulative IPC: 3.98936 instructions: 398936 cycles: 100000
cpu1_DTLB TOTAL     ACCESS:      68128  HIT:      67939  MISS:        189
cpu1_DTLB LOAD      ACCESS:      37170  HIT:      37071  MISS:         99
cpu1_DTLB RFO       ACCESS:      30958  HIT:      30868  MISS:         90
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu1_ITLB TOTAL     ACCESS:      12533  HIT:      12505  MISS:         28
cpu1_ITLB LOAD      ACCESS:      12533  HIT:      12505  MISS:         28
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu1_L1I TOTAL     ACCESS:      41768  HIT:      41608  MISS:        160
cpu1_L1I LOAD      ACCESS:      41768  HIT:      41608  MISS:        160
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 0 cycles
cpu1_STLB TOTAL     ACCESS:        217  HIT:        136  MISS:         81
cpu1_STLB LOAD      ACCESS:        127  HIT:         53  MISS:         74
cpu1_STLB RFO       ACCESS:         90  HIT:         83  MISS:          7
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 0 cycles
cpu1_L1D TOTAL     ACCESS:     132083  HIT:     131881  MISS:        202
cpu1_L1D LOAD      ACCESS:      47074  HIT:      46903  MISS:        171
cpu1_L1D RFO       ACCESS:      84926  HIT:      84915  MISS:         11
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         83  HIT:         63  MISS:         20
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 0 cycles
cpu1_L2C TOTAL     ACCESS:        362  HIT:          0  MISS:        362
cpu1_L2C LOAD      ACCESS:        331  HIT:          0  MISS:        331
cpu1_L2C RFO       ACCESS:         11  HIT:          0  MISS:         11
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:         20  HIT:          0  MISS:         20
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:        362  HIT:          0  MISS:        362
LLC LOAD      ACCESS:        331  HIT:          0  MISS:        331
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:         20  HIT:          0  MISS:         20
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE: -
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6442% MPKI: 7.54063e-14 Average ROB Occupancy at Mispredict: 329.59
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0802005
BRANCH_INDIRECT: 0.0426065
BRANCH_CONDITIONAL: 3.26316
BRANCH_DIRECT_CALL: 0.0300752
BRANCH_INDIRECT_CALL: 0.0250627
BRANCH_RETURN: 0.0451128


CPU 1 Branch Prediction Accuracy: 97.6439% MPKI: 7.54063e-14 Average ROB Occupancy at Mispredict: 328.884
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0802134
BRANCH_INDIRECT: 0.0426134
BRANCH_CONDITIONAL: 3.26368
BRANCH_DIRECT_CALL: 0.03008
BRANCH_INDIRECT_CALL: 0.0250667
BRANCH_RETURN: 0.04512

(Simulation time: 0 hr 0 min 2 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 3.9887 instructions: 797740 cycles: 200000
cpu0_DTLB TOTAL     ACCESS:      68848  HIT:      68527  MISS:        321
cpu0_DTLB LOAD      ACCESS:      37033  HIT:      36739  MISS:        294
cpu0_DTLB RFO       ACCESS:      31815  HIT:      31788  MISS:         27
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      13736  HIT:      13712  MISS:         24
cpu0_ITLB LOAD      ACCESS:      13736  HIT:      13712  MISS:         24
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      44882  HIT:      44617  MISS:        265
cpu0_L1I LOAD      ACCESS:      44882  HIT:      44617  MISS:        265
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        345  HIT:        220  MISS:        125
cpu0_STLB LOAD      ACCESS:        318  HIT:        198  MISS:        120
cpu0_STLB RFO       ACCESS:         27  HIT:         22  MISS:          5
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:     126848  HIT:     126375  MISS:        473
cpu0_L1D LOAD      ACCESS:      44971  HIT:      44529  MISS:        442
cpu0_L1D RFO       ACCESS:      81757  HIT:      81728  MISS:         29
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        744  HIT:         54  MISS:        690
cpu0_L2C LOAD      ACCESS:        707  HIT:         46  MISS:        661
cpu0_L2C RFO       ACCESS:         29  HIT:          2  MISS:         27
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
LLC TOTAL     ACCESS:        690  HIT:          0  MISS:        690
LLC LOAD      ACCESS:        661  HIT:          0  MISS:        661
LLC RFO       ACCESS:         27  HIT:          0  MISS:         27
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 3.98667 instructions: 797334 cycles: 200000
cpu1_DTLB TOTAL     ACCESS:      68544  HIT:      68228  MISS:        316
cpu1_DTLB LOAD      ACCESS:      37133  HIT:      36843  MISS:        290
cpu1_DTLB RFO       ACCESS:      31411  HIT:      31385  MISS:         26
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      13725  HIT:      13701  MISS:         24
cpu1_ITLB LOAD      ACCESS:      13725  HIT:      13701  MISS:         24
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      43093  HIT:      42828  MISS:        265
cpu1_L1I LOAD      ACCESS:      43093  HIT:      42828  MISS:        265
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        340  HIT:        215  MISS:        125
cpu1_STLB LOAD      ACCESS:        314  HIT:        194  MISS:        120
cpu1_STLB RFO       ACCESS:         26  HIT:         21  MISS:          5
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:     126669  HIT:     126196  MISS:        473
cpu1_L1D LOAD      ACCESS:      44873  HIT:      44431  MISS:        442
cpu1_L1D RFO       ACCESS:      81679  HIT:      81650  MISS:         29
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        744  HIT:         54  MISS:        690
cpu1_L2C LOAD      ACCESS:        707  HIT:         46  MISS:        661
cpu1_L2C RFO       ACCESS:         29  HIT:          2  MISS:         27
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
LLC TOTAL     ACCESS:        690  HIT:          0  MISS:        690
LLC LOAD      ACCESS:        661  HIT:          0  MISS:        661
LLC RFO       ACCESS:         27  HIT:          0  MISS:         27
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 3.9887 instructions: 797740 cycles: 200000
cpu0_DTLB TOTAL     ACCESS:      68848  HIT:      68527  MISS:        321
cpu0_DTLB LOAD      ACCESS:      37033  HIT:      36739  MISS:        294
cpu0_DTLB RFO       ACCESS:      31815  HIT:      31788  MISS:         27
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu0_ITLB TOTAL     ACCESS:      13736  HIT:      13712  MISS:         24
cpu0_ITLB LOAD      ACCESS:      13736  HIT:      13712  MISS:         24
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu0_L1I TOTAL     ACCESS:      44882  HIT:      44617  MISS:        265
cpu0_L1I LOAD      ACCESS:      44882  HIT:      44617  MISS:        265
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 0 cycles
cpu0_STLB TOTAL     ACCESS:        345  HIT:        220  MISS:        125
cpu0_STLB LOAD      ACCESS:        318  HIT:        198  MISS:        120
cpu0_STLB RFO       ACCESS:         27  HIT:         22  MISS:          5
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 0 cycles
cpu0_L1D TOTAL     ACCESS:     126848  HIT:     126375  MISS:        473
cpu0_L1D LOAD      ACCESS:      44971  HIT:      44529  MISS:        442
cpu0_L1D RFO       ACCESS:      81757  HIT:      81728  MISS:         29
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        120  HIT:        118  MISS:          2
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0 cycles
cpu0_L2C TOTAL     ACCESS:        744  HIT:         54  MISS:        690
cpu0_L2C LOAD      ACCESS:        707  HIT:         46  MISS:        661
cpu0_L2C RFO       ACCESS:         29  HIT:          2  MISS:         27
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          2  HIT:          0  MISS:          2
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:        690  HIT:          0  MISS:        690
LLC LOAD      ACCESS:        661  HIT:          0  MISS:        661
LLC RFO       ACCESS:         27  HIT:          0  MISS:         27
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          2  HIT:          0  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

CPU 1 cumulative IPC: 3.98667 instructions: 797334 cycles: 200000
cpu1_DTLB TOTAL     ACCESS:      68544  HIT:      68228  MISS:        316
cpu1_DTLB LOAD      ACCESS:      37133  HIT:      36843  MISS:        290
cpu1_DTLB RFO       ACCESS:      31411  HIT:      31385  MISS:         26
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu1_ITLB TOTAL     ACCESS:      13725  HIT:      13701  MISS:         24
cpu1_ITLB LOAD      ACCESS:      13725  HIT:      13701  MISS:         24
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu1_L1I TOTAL     ACCESS:      43093  HIT:      42828  MISS:        265
cpu1_L1I LOAD      ACCESS:      43093  HIT:      42828  MISS:        265
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 0 cycles
cpu1_STLB TOTAL     ACCESS:        340  HIT:        215  MISS:        125
cpu1_STLB LOAD      ACCESS:        314  HIT:        194  MISS:        120
cpu1_STLB RFO       ACCESS:         26  HIT:         21  MISS:          5
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 0 cycles
cpu1_L1D TOTAL     ACCESS:     126669  HIT:     126196  MISS:        473
cpu1_L1D LOAD      ACCESS:      44873  HIT:      44431  MISS:        442
cpu1_L1D RFO       ACCESS:      81679  HIT:      81650  MISS:         29
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:        117  HIT:        115  MISS:          2
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 0 cycles
cpu1_L2C TOTAL     ACCESS:        744  HIT:         54  MISS:        690
cpu1_L2C LOAD      ACCESS:        707  HIT:         46  MISS:        661
cpu1_L2C RFO       ACCESS:         29  HIT:          2  MISS:         27
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          2  HIT:          0  MISS:          2
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:        690  HIT:          0  MISS:        690
LLC LOAD      ACCESS:        661  HIT:          0  MISS:        661
LLC RFO       ACCESS:         27  HIT:          0  MISS:         27
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          2  HIT:          0  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE: -
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.334% MPKI: 8.60857e-14 Average ROB Occupancy at Mispredict: 290.889
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0589164
BRANCH_INDIRECT: 0.0175496
BRANCH_CONDITIONAL: 1.80385
BRANCH_DIRECT_CALL: 0.0363527
BRANCH_INDIRECT_CALL: 0.0376062
BRANCH_RETURN: 0.0363527


CPU 1 Branch Prediction Accuracy: 97.3319% MPKI: 8.60857e-14 Average ROB Occupancy at Mispredict: 290.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0589464
BRANCH_INDIRECT: 0.0175585
BRANCH_CONDITIONAL: 1.80476
BRANCH_DIRECT_CALL: 0.0363712
BRANCH_INDIRECT_CALL: 0.0376254
BRANCH_RETURN: 0.0363712

(Simulation time: 0 hr 0 min 3 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 3.99247 instructions: 1197740 cycles: 300000
cpu0_DTLB TOTAL     ACCESS:      65912  HIT:      65860  MISS:         52
cpu0_DTLB LOAD      ACCESS:      33041  HIT:      33000  MISS:         41
cpu0_DTLB RFO       ACCESS:      32871  HIT:      32860  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      13117  HIT:      13117  MISS:          0
cpu0_ITLB LOAD      ACCESS:      13117  HIT:      13117  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      44614  HIT:      44614  MISS:          0
cpu0_L1I LOAD      ACCESS:      44614  HIT:      44614  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         52  HIT:         49  MISS:          3
cpu0_STLB LOAD      ACCESS:         41  HIT:         38  MISS:          3
cpu0_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:     126527  HIT:     126512  MISS:         15
cpu0_L1D LOAD      ACCESS:      40829  HIT:      40815  MISS:         14
cpu0_L1D RFO       ACCESS:      85695  HIT:      85695  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         15  HIT:          8  MISS:          7
cpu0_L2C LOAD      ACCESS:         14  HIT:          7  MISS:          7
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          7  HIT:          0  MISS:          7
LLC LOAD      ACCESS:          7  HIT:          0  MISS:          7
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 3.99111 instructions: 1197334 cycles: 300000
cpu1_DTLB TOTAL     ACCESS:      65672  HIT:      65620  MISS:         52
cpu1_DTLB LOAD      ACCESS:      33160  HIT:      33119  MISS:         41
cpu1_DTLB RFO       ACCESS:      32512  HIT:      32501  MISS:         11
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      13122  HIT:      13122  MISS:          0
cpu1_ITLB LOAD      ACCESS:      13122  HIT:      13122  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      43040  HIT:      43040  MISS:          0
cpu1_L1I LOAD      ACCESS:      43040  HIT:      43040  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         52  HIT:         49  MISS:          3
cpu1_STLB LOAD      ACCESS:         41  HIT:         38  MISS:          3
cpu1_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:     126214  HIT:     126199  MISS:         15
cpu1_L1D LOAD      ACCESS:      40591  HIT:      40577  MISS:         14
cpu1_L1D RFO       ACCESS:      85620  HIT:      85620  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         15  HIT:          8  MISS:          7
cpu1_L2C LOAD      ACCESS:         14  HIT:          7  MISS:          7
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          7  HIT:          0  MISS:          7
LLC LOAD      ACCESS:          7  HIT:          0  MISS:          7
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 3.99247 instructions: 1197740 cycles: 300000
cpu0_DTLB TOTAL     ACCESS:      65912  HIT:      65860  MISS:         52
cpu0_DTLB LOAD      ACCESS:      33041  HIT:      33000  MISS:         41
cpu0_DTLB RFO       ACCESS:      32871  HIT:      32860  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu0_ITLB TOTAL     ACCESS:      13117  HIT:      13117  MISS:          0
cpu0_ITLB LOAD      ACCESS:      13117  HIT:      13117  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      44614  HIT:      44614  MISS:          0
cpu0_L1I LOAD      ACCESS:      44614  HIT:      44614  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         52  HIT:         49  MISS:          3
cpu0_STLB LOAD      ACCESS:         41  HIT:         38  MISS:          3
cpu0_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 0 cycles
cpu0_L1D TOTAL     ACCESS:     126527  HIT:     126512  MISS:         15
cpu0_L1D LOAD      ACCESS:      40829  HIT:      40815  MISS:         14
cpu0_L1D RFO       ACCESS:      85695  HIT:      85695  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          3  HIT:          2  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0 cycles
cpu0_L2C TOTAL     ACCESS:         15  HIT:          8  MISS:          7
cpu0_L2C LOAD      ACCESS:         14  HIT:          7  MISS:          7
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:          7  HIT:          0  MISS:          7
LLC LOAD      ACCESS:          7  HIT:          0  MISS:          7
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

CPU 1 cumulative IPC: 3.99111 instructions: 1197334 cycles: 300000
cpu1_DTLB TOTAL     ACCESS:      65672  HIT:      65620  MISS:         52
cpu1_DTLB LOAD      ACCESS:      33160  HIT:      33119  MISS:         41
cpu1_DTLB RFO       ACCESS:      32512  HIT:      32501  MISS:         11
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu1_ITLB TOTAL     ACCESS:      13122  HIT:      13122  MISS:          0
cpu1_ITLB LOAD      ACCESS:      13122  HIT:      13122  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      43040  HIT:      43040  MISS:          0
cpu1_L1I LOAD      ACCESS:      43040  HIT:      43040  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         52  HIT:         49  MISS:          3
cpu1_STLB LOAD      ACCESS:         41  HIT:         38  MISS:          3
cpu1_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 0 cycles
cpu1_L1D TOTAL     ACCESS:     126214  HIT:     126199  MISS:         15
cpu1_L1D LOAD      ACCESS:      40591  HIT:      40577  MISS:         14
cpu1_L1D RFO       ACCESS:      85620  HIT:      85620  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          3  HIT:          2  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 0 cycles
cpu1_L2C TOTAL     ACCESS:         15  HIT:          8  MISS:          7
cpu1_L2C LOAD      ACCESS:         14  HIT:          7  MISS:          7
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:          7  HIT:          0  MISS:          7
LLC LOAD      ACCESS:          7  HIT:          0  MISS:          7
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE: -
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0145% MPKI: 5.92516e-14 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000834906
BRANCH_CONDITIONAL: 0.911717
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.018% MPKI: 5.91432e-14 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000835189
BRANCH_CONDITIONAL: 0.910356
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 5 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 3.99435 instructions: 1597740 cycles: 400000
cpu0_DTLB TOTAL     ACCESS:      65907  HIT:      65853  MISS:         54
cpu0_DTLB LOAD      ACCESS:      33031  HIT:      32989  MISS:         42
cpu0_DTLB RFO       ACCESS:      32876  HIT:      32864  MISS:         12
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      13138  HIT:      13138  MISS:          0
cpu0_ITLB LOAD      ACCESS:      13138  HIT:      13138  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      44656  HIT:      44656  MISS:          0
cpu0_L1I LOAD      ACCESS:      44656  HIT:      44656  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         54  HIT:         49  MISS:          5
cpu0_STLB LOAD      ACCESS:         42  HIT:         37  MISS:          5
cpu0_STLB RFO       ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:     126597  HIT:     126587  MISS:         10
cpu0_L1D LOAD      ACCESS:      40806  HIT:      40796  MISS:         10
cpu0_L1D RFO       ACCESS:      85786  HIT:      85786  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         11  HIT:          2  MISS:          9
cpu0_L2C LOAD      ACCESS:         10  HIT:          1  MISS:          9
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          9  HIT:          0  MISS:          9
LLC LOAD      ACCESS:          9  HIT:          0  MISS:          9
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 3.99334 instructions: 1597334 cycles: 400000
cpu1_DTLB TOTAL     ACCESS:      65785  HIT:      65731  MISS:         54
cpu1_DTLB LOAD      ACCESS:      33233  HIT:      33191  MISS:         42
cpu1_DTLB RFO       ACCESS:      32552  HIT:      32540  MISS:         12
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      13138  HIT:      13138  MISS:          0
cpu1_ITLB LOAD      ACCESS:      13138  HIT:      13138  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      42883  HIT:      42883  MISS:          0
cpu1_L1I LOAD      ACCESS:      42883  HIT:      42883  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         54  HIT:         49  MISS:          5
cpu1_STLB LOAD      ACCESS:         42  HIT:         37  MISS:          5
cpu1_STLB RFO       ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:     126323  HIT:     126313  MISS:         10
cpu1_L1D LOAD      ACCESS:      40602  HIT:      40592  MISS:         10
cpu1_L1D RFO       ACCESS:      85716  HIT:      85716  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         11  HIT:          2  MISS:          9
cpu1_L2C LOAD      ACCESS:         10  HIT:          1  MISS:          9
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          9  HIT:          0  MISS:          9
LLC LOAD      ACCESS:          9  HIT:          0  MISS:          9
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 3.99435 instructions: 1597740 cycles: 400000
cpu0_DTLB TOTAL     ACCESS:      65907  HIT:      65853  MISS:         54
cpu0_DTLB LOAD      ACCESS:      33031  HIT:      32989  MISS:         42
cpu0_DTLB RFO       ACCESS:      32876  HIT:      32864  MISS:         12
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu0_ITLB TOTAL     ACCESS:      13138  HIT:      13138  MISS:          0
cpu0_ITLB LOAD      ACCESS:      13138  HIT:      13138  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      44656  HIT:      44656  MISS:          0
cpu0_L1I LOAD      ACCESS:      44656  HIT:      44656  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         54  HIT:         49  MISS:          5
cpu0_STLB LOAD      ACCESS:         42  HIT:         37  MISS:          5
cpu0_STLB RFO       ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 0 cycles
cpu0_L1D TOTAL     ACCESS:     126597  HIT:     126587  MISS:         10
cpu0_L1D LOAD      ACCESS:      40806  HIT:      40796  MISS:         10
cpu0_L1D RFO       ACCESS:      85786  HIT:      85786  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          5  HIT:          5  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0 cycles
cpu0_L2C TOTAL     ACCESS:         11  HIT:          2  MISS:          9
cpu0_L2C LOAD      ACCESS:         10  HIT:          1  MISS:          9
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:          9  HIT:          0  MISS:          9
LLC LOAD      ACCESS:          9  HIT:          0  MISS:          9
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

CPU 1 cumulative IPC: 3.99334 instructions: 1597334 cycles: 400000
cpu1_DTLB TOTAL     ACCESS:      65785  HIT:      65731  MISS:         54
cpu1_DTLB LOAD      ACCESS:      33233  HIT:      33191  MISS:         42
cpu1_DTLB RFO       ACCESS:      32552  HIT:      32540  MISS:         12
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu1_ITLB TOTAL     ACCESS:      13138  HIT:      13138  MISS:          0
cpu1_ITLB LOAD      ACCESS:      13138  HIT:      13138  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      42883  HIT:      42883  MISS:          0
cpu1_L1I LOAD      ACCESS:      42883  HIT:      42883  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         54  HIT:         49  MISS:          5
cpu1_STLB LOAD      ACCESS:         42  HIT:         37  MISS:          5
cpu1_STLB RFO       ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 0 cycles
cpu1_L1D TOTAL     ACCESS:     126323  HIT:     126313  MISS:         10
cpu1_L1D LOAD      ACCESS:      40602  HIT:      40592  MISS:         10
cpu1_L1D RFO       ACCESS:      85716  HIT:      85716  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          5  HIT:          5  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 0 cycles
cpu1_L2C TOTAL     ACCESS:         11  HIT:          2  MISS:          9
cpu1_L2C LOAD      ACCESS:         10  HIT:          1  MISS:          9
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:          9  HIT:          0  MISS:          9
LLC LOAD      ACCESS:          9  HIT:          0  MISS:          9
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE: -
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0256% MPKI: 5.89264e-14 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.680336
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.026% MPKI: 5.89264e-14 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.680509
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 7 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 3.99548 instructions: 1997740 cycles: 500000
cpu0_DTLB TOTAL     ACCESS:      65705  HIT:      65673  MISS:         32
cpu0_DTLB LOAD      ACCESS:      33303  HIT:      33275  MISS:         28
cpu0_DTLB RFO       ACCESS:      32402  HIT:      32398  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12999  HIT:      12999  MISS:          0
cpu0_ITLB LOAD      ACCESS:      12999  HIT:      12999  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      44196  HIT:      44196  MISS:          0
cpu0_L1I LOAD      ACCESS:      44196  HIT:      44196  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         32  HIT:         31  MISS:          1
cpu0_STLB LOAD      ACCESS:         28  HIT:         27  MISS:          1
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:     125808  HIT:     125799  MISS:          9
cpu0_L1D LOAD      ACCESS:      40783  HIT:      40774  MISS:          9
cpu0_L1D RFO       ACCESS:      85024  HIT:      85024  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 3.99467 instructions: 1997334 cycles: 500000
cpu1_DTLB TOTAL     ACCESS:      65553  HIT:      65521  MISS:         32
cpu1_DTLB LOAD      ACCESS:      33467  HIT:      33439  MISS:         28
cpu1_DTLB RFO       ACCESS:      32086  HIT:      32082  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      12999  HIT:      12999  MISS:          0
cpu1_ITLB LOAD      ACCESS:      12999  HIT:      12999  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      42523  HIT:      42523  MISS:          0
cpu1_L1I LOAD      ACCESS:      42523  HIT:      42523  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         32  HIT:         31  MISS:          1
cpu1_STLB LOAD      ACCESS:         28  HIT:         27  MISS:          1
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:     125647  HIT:     125638  MISS:          9
cpu1_L1D LOAD      ACCESS:      40646  HIT:      40637  MISS:          9
cpu1_L1D RFO       ACCESS:      85000  HIT:      85000  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          9  HIT:          6  MISS:          3
cpu1_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 3.99548 instructions: 1997740 cycles: 500000
cpu0_DTLB TOTAL     ACCESS:      65705  HIT:      65673  MISS:         32
cpu0_DTLB LOAD      ACCESS:      33303  HIT:      33275  MISS:         28
cpu0_DTLB RFO       ACCESS:      32402  HIT:      32398  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu0_ITLB TOTAL     ACCESS:      12999  HIT:      12999  MISS:          0
cpu0_ITLB LOAD      ACCESS:      12999  HIT:      12999  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      44196  HIT:      44196  MISS:          0
cpu0_L1I LOAD      ACCESS:      44196  HIT:      44196  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         32  HIT:         31  MISS:          1
cpu0_STLB LOAD      ACCESS:         28  HIT:         27  MISS:          1
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 0 cycles
cpu0_L1D TOTAL     ACCESS:     125808  HIT:     125799  MISS:          9
cpu0_L1D LOAD      ACCESS:      40783  HIT:      40774  MISS:          9
cpu0_L1D RFO       ACCESS:      85024  HIT:      85024  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0 cycles
cpu0_L2C TOTAL     ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

CPU 1 cumulative IPC: 3.99467 instructions: 1997334 cycles: 500000
cpu1_DTLB TOTAL     ACCESS:      65553  HIT:      65521  MISS:         32
cpu1_DTLB LOAD      ACCESS:      33467  HIT:      33439  MISS:         28
cpu1_DTLB RFO       ACCESS:      32086  HIT:      32082  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu1_ITLB TOTAL     ACCESS:      12999  HIT:      12999  MISS:          0
cpu1_ITLB LOAD      ACCESS:      12999  HIT:      12999  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      42523  HIT:      42523  MISS:          0
cpu1_L1I LOAD      ACCESS:      42523  HIT:      42523  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         32  HIT:         31  MISS:          1
cpu1_STLB LOAD      ACCESS:         28  HIT:         27  MISS:          1
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 0 cycles
cpu1_L1D TOTAL     ACCESS:     125647  HIT:     125638  MISS:          9
cpu1_L1D LOAD      ACCESS:      40646  HIT:      40637  MISS:          9
cpu1_L1D RFO       ACCESS:      85000  HIT:      85000  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 0 cycles
cpu1_L2C TOTAL     ACCESS:          9  HIT:          6  MISS:          3
cpu1_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE: -
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0435% MPKI: 5.84385e-14 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.53961
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0431% MPKI: 5.84385e-14 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.539719
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 9 sec) 

Warmup complete CPU 0 instructions: 2000408 cycles: 500667 (Simulation time: 0 hr 0 min 9 sec) 
Warmup complete CPU 1 instructions: 2000002 cycles: 500667 (Simulation time: 0 hr 0 min 9 sec) 



ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.9696 instructions: 196960 cycles: 100000
cpu0_DTLB TOTAL     ACCESS:      33578  HIT:      33569  MISS:          9
cpu0_DTLB LOAD      ACCESS:      18175  HIT:      18166  MISS:          9
cpu0_DTLB RFO       ACCESS:      15403  HIT:      15403  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14964  HIT:      14964  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14964  HIT:      14964  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6986  HIT:       6986  MISS:          0
cpu0_L1I LOAD      ACCESS:       6986  HIT:       6986  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63304  HIT:      63298  MISS:          6
cpu0_L1D LOAD      ACCESS:      21716  HIT:      21710  MISS:          6
cpu0_L1D RFO       ACCESS:      41588  HIT:      41588  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          7  HIT:          6  MISS:          1
cpu0_L2C LOAD      ACCESS:          6  HIT:          5  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.96664 instructions: 196664 cycles: 100000
cpu1_DTLB TOTAL     ACCESS:      31557  HIT:      31548  MISS:          9
cpu1_DTLB LOAD      ACCESS:      16664  HIT:      16655  MISS:          9
cpu1_DTLB RFO       ACCESS:      14893  HIT:      14893  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14818  HIT:      14818  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14818  HIT:      14818  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5841  HIT:       5840  MISS:          1
cpu1_L1I LOAD      ACCESS:       5841  HIT:       5840  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63122  HIT:      63116  MISS:          6
cpu1_L1D LOAD      ACCESS:      21593  HIT:      21587  MISS:          6
cpu1_L1D RFO       ACCESS:      41529  HIT:      41529  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          8  HIT:          7  MISS:          1
cpu1_L2C LOAD      ACCESS:          7  HIT:          6  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.9696 instructions: 196960 cycles: 100000
cpu0_DTLB TOTAL     ACCESS:      33578  HIT:      33569  MISS:          9
cpu0_DTLB LOAD      ACCESS:      18175  HIT:      18166  MISS:          9
cpu0_DTLB RFO       ACCESS:      15403  HIT:      15403  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu0_ITLB TOTAL     ACCESS:      14964  HIT:      14964  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14964  HIT:      14964  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6986  HIT:       6986  MISS:          0
cpu0_L1I LOAD      ACCESS:       6986  HIT:       6986  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63304  HIT:      63298  MISS:          6
cpu0_L1D LOAD      ACCESS:      21716  HIT:      21710  MISS:          6
cpu0_L1D RFO       ACCESS:      41588  HIT:      41588  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 41.5 cycles
cpu0_L2C TOTAL     ACCESS:          7  HIT:          6  MISS:          1
cpu0_L2C LOAD      ACCESS:          6  HIT:          5  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 185 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 350 cycles

CPU 1 cumulative IPC: 1.96664 instructions: 196664 cycles: 100000
cpu1_DTLB TOTAL     ACCESS:      31557  HIT:      31548  MISS:          9
cpu1_DTLB LOAD      ACCESS:      16664  HIT:      16655  MISS:          9
cpu1_DTLB RFO       ACCESS:      14893  HIT:      14893  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14818  HIT:      14818  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14818  HIT:      14818  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5841  HIT:       5840  MISS:          1
cpu1_L1I LOAD      ACCESS:       5841  HIT:       5840  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10 cycles
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63122  HIT:      63116  MISS:          6
cpu1_L1D LOAD      ACCESS:      21593  HIT:      21587  MISS:          6
cpu1_L1D RFO       ACCESS:      41529  HIT:      41529  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 45.3333 cycles
cpu1_L2C TOTAL     ACCESS:          8  HIT:          7  MISS:          1
cpu1_L2C LOAD      ACCESS:          7  HIT:          6  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 209 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 350 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          2
 DBUS AVG_CONGESTED_CYCLE: -
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1777% MPKI: 2.49787 Average ROB Occupancy at Mispredict: 207.988
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.50305
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1818% MPKI: 2.49662 Average ROB Occupancy at Mispredict: 207.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.49664
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 10 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.68194 instructions: 336388 cycles: 200000
cpu0_DTLB TOTAL     ACCESS:      24747  HIT:      24606  MISS:        141
cpu0_DTLB LOAD      ACCESS:      15117  HIT:      14983  MISS:        134
cpu0_DTLB RFO       ACCESS:       9630  HIT:       9623  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9900  HIT:       9895  MISS:          5
cpu0_ITLB LOAD      ACCESS:       9900  HIT:       9895  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5372  HIT:       5316  MISS:         56
cpu0_L1I LOAD      ACCESS:       5372  HIT:       5316  MISS:         56
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        146  HIT:        133  MISS:         13
cpu0_STLB LOAD      ACCESS:        139  HIT:        128  MISS:         11
cpu0_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      41025  HIT:      40940  MISS:         85
cpu0_L1D LOAD      ACCESS:      15976  HIT:      15899  MISS:         77
cpu0_L1D RFO       ACCESS:      25036  HIT:      25028  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        145  HIT:         38  MISS:        107
cpu0_L2C LOAD      ACCESS:        133  HIT:         34  MISS:         99
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
LLC TOTAL     ACCESS:        107  HIT:          0  MISS:        107
LLC LOAD      ACCESS:         99  HIT:          0  MISS:         99
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.67442 instructions: 334884 cycles: 200000
cpu1_DTLB TOTAL     ACCESS:      23559  HIT:      23418  MISS:        141
cpu1_DTLB LOAD      ACCESS:      14114  HIT:      13980  MISS:        134
cpu1_DTLB RFO       ACCESS:       9445  HIT:       9438  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9875  HIT:       9870  MISS:          5
cpu1_ITLB LOAD      ACCESS:       9875  HIT:       9870  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4831  HIT:       4775  MISS:         56
cpu1_L1I LOAD      ACCESS:       4831  HIT:       4775  MISS:         56
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        146  HIT:        133  MISS:         13
cpu1_STLB LOAD      ACCESS:        139  HIT:        128  MISS:         11
cpu1_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      41017  HIT:      40934  MISS:         83
cpu1_L1D LOAD      ACCESS:      15835  HIT:      15760  MISS:         75
cpu1_L1D RFO       ACCESS:      25169  HIT:      25161  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        143  HIT:         36  MISS:        107
cpu1_L2C LOAD      ACCESS:        131  HIT:         32  MISS:         99
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
LLC TOTAL     ACCESS:        107  HIT:          0  MISS:        107
LLC LOAD      ACCESS:         99  HIT:          0  MISS:         99
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.68194 instructions: 336388 cycles: 200000
cpu0_DTLB TOTAL     ACCESS:      24747  HIT:      24606  MISS:        141
cpu0_DTLB LOAD      ACCESS:      15117  HIT:      14983  MISS:        134
cpu0_DTLB RFO       ACCESS:       9630  HIT:       9623  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 27.9433 cycles
cpu0_ITLB TOTAL     ACCESS:       9900  HIT:       9895  MISS:          5
cpu0_ITLB LOAD      ACCESS:       9900  HIT:       9895  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.2 cycles
cpu0_L1I TOTAL     ACCESS:       5372  HIT:       5316  MISS:         56
cpu0_L1I LOAD      ACCESS:       5372  HIT:       5316  MISS:         56
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 131.554 cycles
cpu0_STLB TOTAL     ACCESS:        146  HIT:        133  MISS:         13
cpu0_STLB LOAD      ACCESS:        139  HIT:        128  MISS:         11
cpu0_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      41025  HIT:      40940  MISS:         85
cpu0_L1D LOAD      ACCESS:      15976  HIT:      15899  MISS:         77
cpu0_L1D RFO       ACCESS:      25036  HIT:      25028  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         13  HIT:         13  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 166.588 cycles
cpu0_L2C TOTAL     ACCESS:        145  HIT:         38  MISS:        107
cpu0_L2C LOAD      ACCESS:        133  HIT:         34  MISS:         99
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 186.308 cycles
LLC TOTAL     ACCESS:        107  HIT:          0  MISS:        107
LLC LOAD      ACCESS:         99  HIT:          0  MISS:         99
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 336.794 cycles

CPU 1 cumulative IPC: 1.67442 instructions: 334884 cycles: 200000
cpu1_DTLB TOTAL     ACCESS:      23559  HIT:      23418  MISS:        141
cpu1_DTLB LOAD      ACCESS:      14114  HIT:      13980  MISS:        134
cpu1_DTLB RFO       ACCESS:       9445  HIT:       9438  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 28.1773 cycles
cpu1_ITLB TOTAL     ACCESS:       9875  HIT:       9870  MISS:          5
cpu1_ITLB LOAD      ACCESS:       9875  HIT:       9870  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.8 cycles
cpu1_L1I TOTAL     ACCESS:       4831  HIT:       4775  MISS:         56
cpu1_L1I LOAD      ACCESS:       4831  HIT:       4775  MISS:         56
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 133.036 cycles
cpu1_STLB TOTAL     ACCESS:        146  HIT:        133  MISS:         13
cpu1_STLB LOAD      ACCESS:        139  HIT:        128  MISS:         11
cpu1_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.923 cycles
cpu1_L1D TOTAL     ACCESS:      41017  HIT:      40934  MISS:         83
cpu1_L1D LOAD      ACCESS:      15835  HIT:      15760  MISS:         75
cpu1_L1D RFO       ACCESS:      25169  HIT:      25161  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         13  HIT:         13  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 177.602 cycles
cpu1_L2C TOTAL     ACCESS:        143  HIT:         36  MISS:        107
cpu1_L2C LOAD      ACCESS:        131  HIT:         32  MISS:         99
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 192.822 cycles
LLC TOTAL     ACCESS:        107  HIT:          0  MISS:        107
LLC LOAD      ACCESS:         99  HIT:          0  MISS:         99
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 336.794 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         11  ROW_BUFFER_MISS:        203
 DBUS AVG_CONGESTED_CYCLE:    3.65258
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.089% MPKI: 1.42816 Average ROB Occupancy at Mispredict: 155.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0356731
BRANCH_INDIRECT: 0.011891
BRANCH_CONDITIONAL: 1.3526
BRANCH_DIRECT_CALL: 0.011891
BRANCH_INDIRECT_CALL: 0.00594552
BRANCH_RETURN: 0.011891


CPU 1 Branch Prediction Accuracy: 98.0549% MPKI: 1.43332 Average ROB Occupancy at Mispredict: 155.779
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0358333
BRANCH_INDIRECT: 0.0119444
BRANCH_CONDITIONAL: 1.35569
BRANCH_DIRECT_CALL: 0.0119444
BRANCH_INDIRECT_CALL: 0.00597222
BRANCH_RETURN: 0.0119444

(Simulation time: 0 hr 0 min 11 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.50873 instructions: 452620 cycles: 300000
cpu0_DTLB TOTAL     ACCESS:      19576  HIT:      19299  MISS:        277
cpu0_DTLB LOAD      ACCESS:      15659  HIT:      15393  MISS:        266
cpu0_DTLB RFO       ACCESS:       3917  HIT:       3906  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       7794  HIT:       7788  MISS:          6
cpu0_ITLB LOAD      ACCESS:       7794  HIT:       7788  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5849  HIT:       5817  MISS:         32
cpu0_L1I LOAD      ACCESS:       5849  HIT:       5817  MISS:         32
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        283  HIT:        269  MISS:         14
cpu0_STLB LOAD      ACCESS:        272  HIT:        259  MISS:         13
cpu0_STLB RFO       ACCESS:         11  HIT:         10  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      21135  HIT:      21043  MISS:         92
cpu0_L1D LOAD      ACCESS:      12900  HIT:      12816  MISS:         84
cpu0_L1D RFO       ACCESS:       8223  HIT:       8215  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        132  HIT:         46  MISS:         86
cpu0_L2C LOAD      ACCESS:        116  HIT:         38  MISS:         78
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TOTAL     ACCESS:         86  HIT:          0  MISS:         86
LLC LOAD      ACCESS:         78  HIT:          0  MISS:         78
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.5041 instructions: 451229 cycles: 300000
cpu1_DTLB TOTAL     ACCESS:      19685  HIT:      19413  MISS:        272
cpu1_DTLB LOAD      ACCESS:      15856  HIT:      15595  MISS:        261
cpu1_DTLB RFO       ACCESS:       3829  HIT:       3818  MISS:         11
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       7532  HIT:       7526  MISS:          6
cpu1_ITLB LOAD      ACCESS:       7532  HIT:       7526  MISS:          6
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5797  HIT:       5765  MISS:         32
cpu1_L1I LOAD      ACCESS:       5797  HIT:       5765  MISS:         32
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        278  HIT:        264  MISS:         14
cpu1_STLB LOAD      ACCESS:        267  HIT:        254  MISS:         13
cpu1_STLB RFO       ACCESS:         11  HIT:         10  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      20836  HIT:      20742  MISS:         94
cpu1_L1D LOAD      ACCESS:      12729  HIT:      12643  MISS:         86
cpu1_L1D RFO       ACCESS:       8095  HIT:       8087  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        134  HIT:         48  MISS:         86
cpu1_L2C LOAD      ACCESS:        118  HIT:         40  MISS:         78
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TOTAL     ACCESS:         86  HIT:          0  MISS:         86
LLC LOAD      ACCESS:         78  HIT:          0  MISS:         78
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.50873 instructions: 452620 cycles: 300000
cpu0_DTLB TOTAL     ACCESS:      19576  HIT:      19299  MISS:        277
cpu0_DTLB LOAD      ACCESS:      15659  HIT:      15393  MISS:        266
cpu0_DTLB RFO       ACCESS:       3917  HIT:       3906  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.639 cycles
cpu0_ITLB TOTAL     ACCESS:       7794  HIT:       7788  MISS:          6
cpu0_ITLB LOAD      ACCESS:       7794  HIT:       7788  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 78.5 cycles
cpu0_L1I TOTAL     ACCESS:       5849  HIT:       5817  MISS:         32
cpu0_L1I LOAD      ACCESS:       5849  HIT:       5817  MISS:         32
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 89.3438 cycles
cpu0_STLB TOTAL     ACCESS:        283  HIT:        269  MISS:         14
cpu0_STLB LOAD      ACCESS:        272  HIT:        259  MISS:         13
cpu0_STLB RFO       ACCESS:         11  HIT:         10  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.714 cycles
cpu0_L1D TOTAL     ACCESS:      21135  HIT:      21043  MISS:         92
cpu0_L1D LOAD      ACCESS:      12900  HIT:      12816  MISS:         84
cpu0_L1D RFO       ACCESS:       8223  HIT:       8215  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         12  HIT:         12  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 163.011 cycles
cpu0_L2C TOTAL     ACCESS:        132  HIT:         46  MISS:         86
cpu0_L2C LOAD      ACCESS:        116  HIT:         38  MISS:         78
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 191.314 cycles
LLC TOTAL     ACCESS:         86  HIT:          0  MISS:         86
LLC LOAD      ACCESS:         78  HIT:          0  MISS:         78
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 348.07 cycles

CPU 1 cumulative IPC: 1.5041 instructions: 451229 cycles: 300000
cpu1_DTLB TOTAL     ACCESS:      19685  HIT:      19413  MISS:        272
cpu1_DTLB LOAD      ACCESS:      15856  HIT:      15595  MISS:        261
cpu1_DTLB RFO       ACCESS:       3829  HIT:       3818  MISS:         11
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 18.1066 cycles
cpu1_ITLB TOTAL     ACCESS:       7532  HIT:       7526  MISS:          6
cpu1_ITLB LOAD      ACCESS:       7532  HIT:       7526  MISS:          6
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 78.5 cycles
cpu1_L1I TOTAL     ACCESS:       5797  HIT:       5765  MISS:         32
cpu1_L1I LOAD      ACCESS:       5797  HIT:       5765  MISS:         32
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 85.8438 cycles
cpu1_STLB TOTAL     ACCESS:        278  HIT:        264  MISS:         14
cpu1_STLB LOAD      ACCESS:        267  HIT:        254  MISS:         13
cpu1_STLB RFO       ACCESS:         11  HIT:         10  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 208.5 cycles
cpu1_L1D TOTAL     ACCESS:      20836  HIT:      20742  MISS:         94
cpu1_L1D LOAD      ACCESS:      12729  HIT:      12643  MISS:         86
cpu1_L1D RFO       ACCESS:       8095  HIT:       8087  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         12  HIT:         12  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 167.904 cycles
cpu1_L2C TOTAL     ACCESS:        134  HIT:         48  MISS:         86
cpu1_L2C LOAD      ACCESS:        118  HIT:         40  MISS:         78
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 199.14 cycles
LLC TOTAL     ACCESS:         86  HIT:          0  MISS:         86
LLC LOAD      ACCESS:         78  HIT:          0  MISS:         78
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 348.07 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          1  ROW_BUFFER_MISS:        171
 DBUS AVG_CONGESTED_CYCLE:    3.73759
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1171% MPKI: 1.53412 Average ROB Occupancy at Mispredict: 71.9338
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00441872
BRANCH_INDIRECT: 0.00662808
BRANCH_CONDITIONAL: 1.50236
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0198842
BRANCH_RETURN: 0.00220936


CPU 1 Branch Prediction Accuracy: 98.1447% MPKI: 1.51807 Average ROB Occupancy at Mispredict: 73.3912
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00443234
BRANCH_INDIRECT: 0.00664851
BRANCH_CONDITIONAL: 1.48483
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0199455
BRANCH_RETURN: 0.00221617

(Simulation time: 0 hr 0 min 12 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.40587 instructions: 562350 cycles: 400000
cpu0_DTLB TOTAL     ACCESS:      17326  HIT:      17055  MISS:        271
cpu0_DTLB LOAD      ACCESS:      13422  HIT:      13165  MISS:        257
cpu0_DTLB RFO       ACCESS:       3904  HIT:       3890  MISS:         14
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10863  HIT:      10862  MISS:          1
cpu0_ITLB LOAD      ACCESS:      10863  HIT:      10862  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4928  HIT:       4917  MISS:         11
cpu0_L1I LOAD      ACCESS:       4928  HIT:       4917  MISS:         11
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        272  HIT:        254  MISS:         18
cpu0_STLB LOAD      ACCESS:        258  HIT:        242  MISS:         16
cpu0_STLB RFO       ACCESS:         14  HIT:         12  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      20489  HIT:      20371  MISS:        118
cpu0_L1D LOAD      ACCESS:      12323  HIT:      12216  MISS:        107
cpu0_L1D RFO       ACCESS:       8148  HIT:       8137  MISS:         11
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        140  HIT:         45  MISS:         95
cpu0_L2C LOAD      ACCESS:        118  HIT:         31  MISS:         87
cpu0_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.39513 instructions: 558052 cycles: 400000
cpu1_DTLB TOTAL     ACCESS:      17028  HIT:      16758  MISS:        270
cpu1_DTLB LOAD      ACCESS:      13475  HIT:      13218  MISS:        257
cpu1_DTLB RFO       ACCESS:       3553  HIT:       3540  MISS:         13
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10411  HIT:      10410  MISS:          1
cpu1_ITLB LOAD      ACCESS:      10411  HIT:      10410  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4926  HIT:       4915  MISS:         11
cpu1_L1I LOAD      ACCESS:       4926  HIT:       4915  MISS:         11
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        271  HIT:        253  MISS:         18
cpu1_STLB LOAD      ACCESS:        258  HIT:        242  MISS:         16
cpu1_STLB RFO       ACCESS:         13  HIT:         11  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      19235  HIT:      19117  MISS:        118
cpu1_L1D LOAD      ACCESS:      11924  HIT:      11817  MISS:        107
cpu1_L1D RFO       ACCESS:       7293  HIT:       7282  MISS:         11
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        140  HIT:         45  MISS:         95
cpu1_L2C LOAD      ACCESS:        118  HIT:         31  MISS:         87
cpu1_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.40587 instructions: 562350 cycles: 400000
cpu0_DTLB TOTAL     ACCESS:      17326  HIT:      17055  MISS:        271
cpu0_DTLB LOAD      ACCESS:      13422  HIT:      13165  MISS:        257
cpu0_DTLB RFO       ACCESS:       3904  HIT:       3890  MISS:         14
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 22.5609 cycles
cpu0_ITLB TOTAL     ACCESS:      10863  HIT:      10862  MISS:          1
cpu0_ITLB LOAD      ACCESS:      10863  HIT:      10862  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu0_L1I TOTAL     ACCESS:       4928  HIT:       4917  MISS:         11
cpu0_L1I LOAD      ACCESS:       4928  HIT:       4917  MISS:         11
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.6364 cycles
cpu0_STLB TOTAL     ACCESS:        272  HIT:        254  MISS:         18
cpu0_STLB LOAD      ACCESS:        258  HIT:        242  MISS:         16
cpu0_STLB RFO       ACCESS:         14  HIT:         12  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      20489  HIT:      20371  MISS:        118
cpu0_L1D LOAD      ACCESS:      12323  HIT:      12216  MISS:        107
cpu0_L1D RFO       ACCESS:       8148  HIT:       8137  MISS:         11
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         18  HIT:         18  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 170.78 cycles
cpu0_L2C TOTAL     ACCESS:        140  HIT:         45  MISS:         95
cpu0_L2C LOAD      ACCESS:        118  HIT:         31  MISS:         87
cpu0_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 198.053 cycles
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 354.179 cycles

CPU 1 cumulative IPC: 1.39513 instructions: 558052 cycles: 400000
cpu1_DTLB TOTAL     ACCESS:      17028  HIT:      16758  MISS:        270
cpu1_DTLB LOAD      ACCESS:      13475  HIT:      13218  MISS:        257
cpu1_DTLB RFO       ACCESS:       3553  HIT:       3540  MISS:         13
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 22.7778 cycles
cpu1_ITLB TOTAL     ACCESS:      10411  HIT:      10410  MISS:          1
cpu1_ITLB LOAD      ACCESS:      10411  HIT:      10410  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:       4926  HIT:       4915  MISS:         11
cpu1_L1I LOAD      ACCESS:       4926  HIT:       4915  MISS:         11
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.3636 cycles
cpu1_STLB TOTAL     ACCESS:        271  HIT:        253  MISS:         18
cpu1_STLB LOAD      ACCESS:        258  HIT:        242  MISS:         16
cpu1_STLB RFO       ACCESS:         13  HIT:         11  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 208.111 cycles
cpu1_L1D TOTAL     ACCESS:      19235  HIT:      19117  MISS:        118
cpu1_L1D LOAD      ACCESS:      11924  HIT:      11817  MISS:        107
cpu1_L1D RFO       ACCESS:       7293  HIT:       7282  MISS:         11
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         18  HIT:         18  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 170.958 cycles
cpu1_L2C TOTAL     ACCESS:        140  HIT:         45  MISS:         95
cpu1_L2C LOAD      ACCESS:        118  HIT:         31  MISS:         87
cpu1_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 198.421 cycles
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 354.179 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          4  ROW_BUFFER_MISS:        186
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.4008% MPKI: 2.12702 Average ROB Occupancy at Mispredict: 46.3233
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.12679
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00177825
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.399% MPKI: 2.13958 Average ROB Occupancy at Mispredict: 45.6616
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.13779
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00179195
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 13 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.51454 instructions: 757268 cycles: 500000
cpu0_DTLB TOTAL     ACCESS:      33486  HIT:      33464  MISS:         22
cpu0_DTLB LOAD      ACCESS:      18103  HIT:      18086  MISS:         17
cpu0_DTLB RFO       ACCESS:      15383  HIT:      15378  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14944  HIT:      14944  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14944  HIT:      14944  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6881  HIT:       6880  MISS:          1
cpu0_L1I LOAD      ACCESS:       6881  HIT:       6880  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63272  HIT:      63269  MISS:          3
cpu0_L1D LOAD      ACCESS:      21744  HIT:      21741  MISS:          3
cpu0_L1D RFO       ACCESS:      41528  HIT:      41528  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.50417 instructions: 752083 cycles: 500000
cpu1_DTLB TOTAL     ACCESS:      31499  HIT:      31471  MISS:         28
cpu1_DTLB LOAD      ACCESS:      16610  HIT:      16588  MISS:         22
cpu1_DTLB RFO       ACCESS:      14889  HIT:      14883  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14795  HIT:      14795  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14795  HIT:      14795  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5788  HIT:       5787  MISS:          1
cpu1_L1I LOAD      ACCESS:       5788  HIT:       5787  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62968  HIT:      62965  MISS:          3
cpu1_L1D LOAD      ACCESS:      21621  HIT:      21618  MISS:          3
cpu1_L1D RFO       ACCESS:      41347  HIT:      41347  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.51454 instructions: 757268 cycles: 500000
cpu0_DTLB TOTAL     ACCESS:      33486  HIT:      33464  MISS:         22
cpu0_DTLB LOAD      ACCESS:      18103  HIT:      18086  MISS:         17
cpu0_DTLB RFO       ACCESS:      15383  HIT:      15378  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.63636 cycles
cpu0_ITLB TOTAL     ACCESS:      14944  HIT:      14944  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14944  HIT:      14944  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6881  HIT:       6880  MISS:          1
cpu0_L1I LOAD      ACCESS:       6881  HIT:       6880  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10 cycles
cpu0_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63272  HIT:      63269  MISS:          3
cpu0_L1D LOAD      ACCESS:      21744  HIT:      21741  MISS:          3
cpu0_L1D RFO       ACCESS:      41528  HIT:      41528  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.50417 instructions: 752083 cycles: 500000
cpu1_DTLB TOTAL     ACCESS:      31499  HIT:      31471  MISS:         28
cpu1_DTLB LOAD      ACCESS:      16610  HIT:      16588  MISS:         22
cpu1_DTLB RFO       ACCESS:      14889  HIT:      14883  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14795  HIT:      14795  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14795  HIT:      14795  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5788  HIT:       5787  MISS:          1
cpu1_L1I LOAD      ACCESS:       5788  HIT:       5787  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10 cycles
cpu1_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62968  HIT:      62965  MISS:          3
cpu1_L1D LOAD      ACCESS:      21621  HIT:      21618  MISS:          3
cpu1_L1D RFO       ACCESS:      41347  HIT:      41347  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0328% MPKI: 0.694228 Average ROB Occupancy at Mispredict: 195.327
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.694602
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0364% MPKI: 0.69673 Average ROB Occupancy at Mispredict: 195.023
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.696732
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 14 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.58889 instructions: 953336 cycles: 600000
cpu0_DTLB TOTAL     ACCESS:      33734  HIT:      33725  MISS:          9
cpu0_DTLB LOAD      ACCESS:      18197  HIT:      18190  MISS:          7
cpu0_DTLB RFO       ACCESS:      15537  HIT:      15535  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14858  HIT:      14858  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14858  HIT:      14858  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7216  HIT:       7216  MISS:          0
cpu0_L1I LOAD      ACCESS:       7216  HIT:       7216  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63969  HIT:      63967  MISS:          2
cpu0_L1D LOAD      ACCESS:      21904  HIT:      21902  MISS:          2
cpu0_L1D RFO       ACCESS:      42065  HIT:      42065  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.57955 instructions: 947732 cycles: 600000
cpu1_DTLB TOTAL     ACCESS:      31685  HIT:      31676  MISS:          9
cpu1_DTLB LOAD      ACCESS:      16640  HIT:      16633  MISS:          7
cpu1_DTLB RFO       ACCESS:      15045  HIT:      15043  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14714  HIT:      14714  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14714  HIT:      14714  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6038  HIT:       6038  MISS:          0
cpu1_L1I LOAD      ACCESS:       6038  HIT:       6038  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63748  HIT:      63746  MISS:          2
cpu1_L1D LOAD      ACCESS:      21785  HIT:      21783  MISS:          2
cpu1_L1D RFO       ACCESS:      41963  HIT:      41963  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.58889 instructions: 953336 cycles: 600000
cpu0_DTLB TOTAL     ACCESS:      33734  HIT:      33725  MISS:          9
cpu0_DTLB LOAD      ACCESS:      18197  HIT:      18190  MISS:          7
cpu0_DTLB RFO       ACCESS:      15537  HIT:      15535  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.44444 cycles
cpu0_ITLB TOTAL     ACCESS:      14858  HIT:      14858  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14858  HIT:      14858  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7216  HIT:       7216  MISS:          0
cpu0_L1I LOAD      ACCESS:       7216  HIT:       7216  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63969  HIT:      63967  MISS:          2
cpu0_L1D LOAD      ACCESS:      21904  HIT:      21902  MISS:          2
cpu0_L1D RFO       ACCESS:      42065  HIT:      42065  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.57955 instructions: 947732 cycles: 600000
cpu1_DTLB TOTAL     ACCESS:      31685  HIT:      31676  MISS:          9
cpu1_DTLB LOAD      ACCESS:      16640  HIT:      16633  MISS:          7
cpu1_DTLB RFO       ACCESS:      15045  HIT:      15043  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14714  HIT:      14714  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14714  HIT:      14714  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6038  HIT:       6038  MISS:          0
cpu1_L1I LOAD      ACCESS:       6038  HIT:       6038  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63748  HIT:      63746  MISS:          2
cpu1_L1D LOAD      ACCESS:      21785  HIT:      21783  MISS:          2
cpu1_L1D RFO       ACCESS:      41963  HIT:      41963  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0011% MPKI: 0.561996 Average ROB Occupancy at Mispredict: 185.748
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.562236
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9855% MPKI: 0.56767 Average ROB Occupancy at Mispredict: 185.862
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.567671
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 15 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.63635 instructions: 1145443 cycles: 700000
cpu0_DTLB TOTAL     ACCESS:      33192  HIT:      33162  MISS:         30
cpu0_DTLB LOAD      ACCESS:      18090  HIT:      18066  MISS:         24
cpu0_DTLB RFO       ACCESS:      15102  HIT:      15096  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14600  HIT:      14600  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14600  HIT:      14600  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7070  HIT:       7070  MISS:          0
cpu0_L1I LOAD      ACCESS:       7070  HIT:       7070  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62395  HIT:      62392  MISS:          3
cpu0_L1D LOAD      ACCESS:      21611  HIT:      21608  MISS:          3
cpu0_L1D RFO       ACCESS:      40784  HIT:      40784  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.62749 instructions: 1139244 cycles: 700000
cpu1_DTLB TOTAL     ACCESS:      31209  HIT:      31179  MISS:         30
cpu1_DTLB LOAD      ACCESS:      16600  HIT:      16576  MISS:         24
cpu1_DTLB RFO       ACCESS:      14609  HIT:      14603  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14468  HIT:      14468  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14468  HIT:      14468  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5963  HIT:       5963  MISS:          0
cpu1_L1I LOAD      ACCESS:       5963  HIT:       5963  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62141  HIT:      62138  MISS:          3
cpu1_L1D LOAD      ACCESS:      21457  HIT:      21454  MISS:          3
cpu1_L1D RFO       ACCESS:      40684  HIT:      40684  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.63635 instructions: 1145443 cycles: 700000
cpu0_DTLB TOTAL     ACCESS:      33192  HIT:      33162  MISS:         30
cpu0_DTLB LOAD      ACCESS:      18090  HIT:      18066  MISS:         24
cpu0_DTLB RFO       ACCESS:      15102  HIT:      15096  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.36667 cycles
cpu0_ITLB TOTAL     ACCESS:      14600  HIT:      14600  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14600  HIT:      14600  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7070  HIT:       7070  MISS:          0
cpu0_L1I LOAD      ACCESS:       7070  HIT:       7070  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62395  HIT:      62392  MISS:          3
cpu0_L1D LOAD      ACCESS:      21611  HIT:      21608  MISS:          3
cpu0_L1D RFO       ACCESS:      40784  HIT:      40784  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.62749 instructions: 1139244 cycles: 700000
cpu1_DTLB TOTAL     ACCESS:      31209  HIT:      31179  MISS:         30
cpu1_DTLB LOAD      ACCESS:      16600  HIT:      16576  MISS:         24
cpu1_DTLB RFO       ACCESS:      14609  HIT:      14603  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.96667 cycles
cpu1_ITLB TOTAL     ACCESS:      14468  HIT:      14468  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14468  HIT:      14468  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5963  HIT:       5963  MISS:          0
cpu1_L1I LOAD      ACCESS:       5963  HIT:       5963  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62141  HIT:      62138  MISS:          3
cpu1_L1D LOAD      ACCESS:      21457  HIT:      21454  MISS:          3
cpu1_L1D RFO       ACCESS:      40684  HIT:      40684  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9106% MPKI: 0.483483 Average ROB Occupancy at Mispredict: 182.025
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.483656
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.932% MPKI: 0.48102 Average ROB Occupancy at Mispredict: 181.697
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.481021
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 17 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.67186 instructions: 1337487 cycles: 800000
cpu0_DTLB TOTAL     ACCESS:      33203  HIT:      33168  MISS:         35
cpu0_DTLB LOAD      ACCESS:      18050  HIT:      18024  MISS:         26
cpu0_DTLB RFO       ACCESS:      15153  HIT:      15144  MISS:          9
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14643  HIT:      14643  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14643  HIT:      14643  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7141  HIT:       7141  MISS:          0
cpu0_L1I LOAD      ACCESS:       7141  HIT:       7141  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62497  HIT:      62491  MISS:          6
cpu0_L1D LOAD      ACCESS:      21647  HIT:      21641  MISS:          6
cpu0_L1D RFO       ACCESS:      40850  HIT:      40850  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.66352 instructions: 1330819 cycles: 800000
cpu1_DTLB TOTAL     ACCESS:      31249  HIT:      31214  MISS:         35
cpu1_DTLB LOAD      ACCESS:      16588  HIT:      16562  MISS:         26
cpu1_DTLB RFO       ACCESS:      14661  HIT:      14652  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14409  HIT:      14409  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14409  HIT:      14409  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6071  HIT:       6071  MISS:          0
cpu1_L1I LOAD      ACCESS:       6071  HIT:       6071  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62229  HIT:      62223  MISS:          6
cpu1_L1D LOAD      ACCESS:      21502  HIT:      21496  MISS:          6
cpu1_L1D RFO       ACCESS:      40727  HIT:      40727  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.67186 instructions: 1337487 cycles: 800000
cpu0_DTLB TOTAL     ACCESS:      33203  HIT:      33168  MISS:         35
cpu0_DTLB LOAD      ACCESS:      18050  HIT:      18024  MISS:         26
cpu0_DTLB RFO       ACCESS:      15153  HIT:      15144  MISS:          9
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.37143 cycles
cpu0_ITLB TOTAL     ACCESS:      14643  HIT:      14643  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14643  HIT:      14643  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7141  HIT:       7141  MISS:          0
cpu0_L1I LOAD      ACCESS:       7141  HIT:       7141  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62497  HIT:      62491  MISS:          6
cpu0_L1D LOAD      ACCESS:      21647  HIT:      21641  MISS:          6
cpu0_L1D RFO       ACCESS:      40850  HIT:      40850  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.66352 instructions: 1330819 cycles: 800000
cpu1_DTLB TOTAL     ACCESS:      31249  HIT:      31214  MISS:         35
cpu1_DTLB LOAD      ACCESS:      16588  HIT:      16562  MISS:         26
cpu1_DTLB RFO       ACCESS:      14661  HIT:      14652  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.94286 cycles
cpu1_ITLB TOTAL     ACCESS:      14409  HIT:      14409  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14409  HIT:      14409  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6071  HIT:       6071  MISS:          0
cpu1_L1I LOAD      ACCESS:       6071  HIT:       6071  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62229  HIT:      62223  MISS:          6
cpu1_L1D LOAD      ACCESS:      21502  HIT:      21496  MISS:          6
cpu1_L1D RFO       ACCESS:      40727  HIT:      40727  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9154% MPKI: 0.414083 Average ROB Occupancy at Mispredict: 182.206
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.41421
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8931% MPKI: 0.41929 Average ROB Occupancy at Mispredict: 180.636
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.419291
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 18 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.69857 instructions: 1528714 cycles: 900000
cpu0_DTLB TOTAL     ACCESS:      33178  HIT:      33140  MISS:         38
cpu0_DTLB LOAD      ACCESS:      18027  HIT:      17999  MISS:         28
cpu0_DTLB RFO       ACCESS:      15151  HIT:      15141  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14619  HIT:      14619  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14619  HIT:      14619  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7064  HIT:       7064  MISS:          0
cpu0_L1I LOAD      ACCESS:       7064  HIT:       7064  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu0_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62496  HIT:      62493  MISS:          3
cpu0_L1D LOAD      ACCESS:      21625  HIT:      21622  MISS:          3
cpu0_L1D RFO       ACCESS:      40871  HIT:      40871  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.6907 instructions: 1521629 cycles: 900000
cpu1_DTLB TOTAL     ACCESS:      31263  HIT:      31225  MISS:         38
cpu1_DTLB LOAD      ACCESS:      16577  HIT:      16549  MISS:         28
cpu1_DTLB RFO       ACCESS:      14686  HIT:      14676  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14432  HIT:      14432  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14432  HIT:      14432  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6041  HIT:       6041  MISS:          0
cpu1_L1I LOAD      ACCESS:       6041  HIT:       6041  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62280  HIT:      62277  MISS:          3
cpu1_L1D LOAD      ACCESS:      21516  HIT:      21513  MISS:          3
cpu1_L1D RFO       ACCESS:      40764  HIT:      40764  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.69857 instructions: 1528714 cycles: 900000
cpu0_DTLB TOTAL     ACCESS:      33178  HIT:      33140  MISS:         38
cpu0_DTLB LOAD      ACCESS:      18027  HIT:      17999  MISS:         28
cpu0_DTLB RFO       ACCESS:      15151  HIT:      15141  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.47368 cycles
cpu0_ITLB TOTAL     ACCESS:      14619  HIT:      14619  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14619  HIT:      14619  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7064  HIT:       7064  MISS:          0
cpu0_L1I LOAD      ACCESS:       7064  HIT:       7064  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu0_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62496  HIT:      62493  MISS:          3
cpu0_L1D LOAD      ACCESS:      21625  HIT:      21622  MISS:          3
cpu0_L1D RFO       ACCESS:      40871  HIT:      40871  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.6907 instructions: 1521629 cycles: 900000
cpu1_DTLB TOTAL     ACCESS:      31263  HIT:      31225  MISS:         38
cpu1_DTLB LOAD      ACCESS:      16577  HIT:      16549  MISS:         28
cpu1_DTLB RFO       ACCESS:      14686  HIT:      14676  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.94737 cycles
cpu1_ITLB TOTAL     ACCESS:      14432  HIT:      14432  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14432  HIT:      14432  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6041  HIT:       6041  MISS:          0
cpu1_L1I LOAD      ACCESS:       6041  HIT:       6041  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62280  HIT:      62277  MISS:          3
cpu1_L1D LOAD      ACCESS:      21516  HIT:      21513  MISS:          3
cpu1_L1D RFO       ACCESS:      40764  HIT:      40764  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9518% MPKI: 0.353798 Average ROB Occupancy at Mispredict: 185.325
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.353892
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.94% MPKI: 0.356197 Average ROB Occupancy at Mispredict: 183.631
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.356197
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 20 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.71988 instructions: 1719884 cycles: 1000000
cpu0_DTLB TOTAL     ACCESS:      33033  HIT:      32997  MISS:         36
cpu0_DTLB LOAD      ACCESS:      18028  HIT:      17999  MISS:         29
cpu0_DTLB RFO       ACCESS:      15005  HIT:      14998  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14715  HIT:      14715  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14715  HIT:      14715  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6942  HIT:       6942  MISS:          0
cpu0_L1I LOAD      ACCESS:       6942  HIT:       6942  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         36  HIT:         36  MISS:          0
cpu0_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      61850  HIT:      61844  MISS:          6
cpu0_L1D LOAD      ACCESS:      21479  HIT:      21473  MISS:          6
cpu0_L1D RFO       ACCESS:      40371  HIT:      40371  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.71212 instructions: 1712117 cycles: 1000000
cpu1_DTLB TOTAL     ACCESS:      31100  HIT:      31063  MISS:         37
cpu1_DTLB LOAD      ACCESS:      16550  HIT:      16520  MISS:         30
cpu1_DTLB RFO       ACCESS:      14550  HIT:      14543  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14503  HIT:      14503  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14503  HIT:      14503  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5996  HIT:       5996  MISS:          0
cpu1_L1I LOAD      ACCESS:       5996  HIT:       5996  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB LOAD      ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61690  HIT:      61684  MISS:          6
cpu1_L1D LOAD      ACCESS:      21399  HIT:      21393  MISS:          6
cpu1_L1D RFO       ACCESS:      40291  HIT:      40291  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.71988 instructions: 1719884 cycles: 1000000
cpu0_DTLB TOTAL     ACCESS:      33033  HIT:      32997  MISS:         36
cpu0_DTLB LOAD      ACCESS:      18028  HIT:      17999  MISS:         29
cpu0_DTLB RFO       ACCESS:      15005  HIT:      14998  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.52778 cycles
cpu0_ITLB TOTAL     ACCESS:      14715  HIT:      14715  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14715  HIT:      14715  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6942  HIT:       6942  MISS:          0
cpu0_L1I LOAD      ACCESS:       6942  HIT:       6942  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         36  HIT:         36  MISS:          0
cpu0_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      61850  HIT:      61844  MISS:          6
cpu0_L1D LOAD      ACCESS:      21479  HIT:      21473  MISS:          6
cpu0_L1D RFO       ACCESS:      40371  HIT:      40371  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.71212 instructions: 1712117 cycles: 1000000
cpu1_DTLB TOTAL     ACCESS:      31100  HIT:      31063  MISS:         37
cpu1_DTLB LOAD      ACCESS:      16550  HIT:      16520  MISS:         30
cpu1_DTLB RFO       ACCESS:      14550  HIT:      14543  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.97297 cycles
cpu1_ITLB TOTAL     ACCESS:      14503  HIT:      14503  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14503  HIT:      14503  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5996  HIT:       5996  MISS:          0
cpu1_L1I LOAD      ACCESS:       5996  HIT:       5996  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB LOAD      ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61690  HIT:      61684  MISS:          6
cpu1_L1D LOAD      ACCESS:      21399  HIT:      21393  MISS:          6
cpu1_L1D RFO       ACCESS:      40291  HIT:      40291  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.1667 cycles
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9366% MPKI: 0.317969 Average ROB Occupancy at Mispredict: 188.638
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000581435
BRANCH_CONDITIONAL: 0.316882
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000581435
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9546% MPKI: 0.316567 Average ROB Occupancy at Mispredict: 188.286
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000584072
BRANCH_CONDITIONAL: 0.315399
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000584072
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 21 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.74085 instructions: 1914940 cycles: 1100000
cpu0_DTLB TOTAL     ACCESS:      33516  HIT:      33505  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18120  HIT:      18109  MISS:         11
cpu0_DTLB RFO       ACCESS:      15396  HIT:      15396  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15160  HIT:      15160  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15160  HIT:      15160  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6527  HIT:       6527  MISS:          0
cpu0_L1I LOAD      ACCESS:       6527  HIT:       6527  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63163  HIT:      63159  MISS:          4
cpu0_L1D LOAD      ACCESS:      21656  HIT:      21652  MISS:          4
cpu0_L1D RFO       ACCESS:      41507  HIT:      41507  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.73326 instructions: 1906585 cycles: 1100000
cpu1_DTLB TOTAL     ACCESS:      31415  HIT:      31404  MISS:         11
cpu1_DTLB LOAD      ACCESS:      16569  HIT:      16558  MISS:         11
cpu1_DTLB RFO       ACCESS:      14846  HIT:      14846  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15118  HIT:      15118  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15118  HIT:      15118  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5331  HIT:       5331  MISS:          0
cpu1_L1I LOAD      ACCESS:       5331  HIT:       5331  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62848  HIT:      62844  MISS:          4
cpu1_L1D LOAD      ACCESS:      21538  HIT:      21534  MISS:          4
cpu1_L1D RFO       ACCESS:      41310  HIT:      41310  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.74085 instructions: 1914940 cycles: 1100000
cpu0_DTLB TOTAL     ACCESS:      33516  HIT:      33505  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18120  HIT:      18109  MISS:         11
cpu0_DTLB RFO       ACCESS:      15396  HIT:      15396  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.45455 cycles
cpu0_ITLB TOTAL     ACCESS:      15160  HIT:      15160  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15160  HIT:      15160  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6527  HIT:       6527  MISS:          0
cpu0_L1I LOAD      ACCESS:       6527  HIT:       6527  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63163  HIT:      63159  MISS:          4
cpu0_L1D LOAD      ACCESS:      21656  HIT:      21652  MISS:          4
cpu0_L1D RFO       ACCESS:      41507  HIT:      41507  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.75 cycles
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.73326 instructions: 1906585 cycles: 1100000
cpu1_DTLB TOTAL     ACCESS:      31415  HIT:      31404  MISS:         11
cpu1_DTLB LOAD      ACCESS:      16569  HIT:      16558  MISS:         11
cpu1_DTLB RFO       ACCESS:      14846  HIT:      14846  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      15118  HIT:      15118  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15118  HIT:      15118  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5331  HIT:       5331  MISS:          0
cpu1_L1I LOAD      ACCESS:       5331  HIT:       5331  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62848  HIT:      62844  MISS:          4
cpu1_L1D LOAD      ACCESS:      21538  HIT:      21534  MISS:          4
cpu1_L1D RFO       ACCESS:      41310  HIT:      41310  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.25 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0459% MPKI: 0.273057 Average ROB Occupancy at Mispredict: 202.924
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.273116
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0444% MPKI: 0.273788 Average ROB Occupancy at Mispredict: 203.592
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.273788
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 22 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.75935 instructions: 2111222 cycles: 1200000
cpu0_DTLB TOTAL     ACCESS:      33557  HIT:      33552  MISS:          5
cpu0_DTLB LOAD      ACCESS:      18162  HIT:      18157  MISS:          5
cpu0_DTLB RFO       ACCESS:      15395  HIT:      15395  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14987  HIT:      14987  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14987  HIT:      14987  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6935  HIT:       6935  MISS:          0
cpu0_L1I LOAD      ACCESS:       6935  HIT:       6935  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63236  HIT:      63233  MISS:          3
cpu0_L1D LOAD      ACCESS:      21683  HIT:      21680  MISS:          3
cpu0_L1D RFO       ACCESS:      41553  HIT:      41553  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.75183 instructions: 2102193 cycles: 1200000
cpu1_DTLB TOTAL     ACCESS:      31510  HIT:      31505  MISS:          5
cpu1_DTLB LOAD      ACCESS:      16630  HIT:      16625  MISS:          5
cpu1_DTLB RFO       ACCESS:      14880  HIT:      14880  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14849  HIT:      14849  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14849  HIT:      14849  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5756  HIT:       5756  MISS:          0
cpu1_L1I LOAD      ACCESS:       5756  HIT:       5756  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62966  HIT:      62963  MISS:          3
cpu1_L1D LOAD      ACCESS:      21552  HIT:      21549  MISS:          3
cpu1_L1D RFO       ACCESS:      41414  HIT:      41414  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.75935 instructions: 2111222 cycles: 1200000
cpu0_DTLB TOTAL     ACCESS:      33557  HIT:      33552  MISS:          5
cpu0_DTLB LOAD      ACCESS:      18162  HIT:      18157  MISS:          5
cpu0_DTLB RFO       ACCESS:      15395  HIT:      15395  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4 cycles
cpu0_ITLB TOTAL     ACCESS:      14987  HIT:      14987  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14987  HIT:      14987  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6935  HIT:       6935  MISS:          0
cpu0_L1I LOAD      ACCESS:       6935  HIT:       6935  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63236  HIT:      63233  MISS:          3
cpu0_L1D LOAD      ACCESS:      21683  HIT:      21680  MISS:          3
cpu0_L1D RFO       ACCESS:      41553  HIT:      41553  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.75183 instructions: 2102193 cycles: 1200000
cpu1_DTLB TOTAL     ACCESS:      31510  HIT:      31505  MISS:          5
cpu1_DTLB LOAD      ACCESS:      16630  HIT:      16625  MISS:          5
cpu1_DTLB RFO       ACCESS:      14880  HIT:      14880  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14849  HIT:      14849  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14849  HIT:      14849  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5756  HIT:       5756  MISS:          0
cpu1_L1I LOAD      ACCESS:       5756  HIT:       5756  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62966  HIT:      62963  MISS:          3
cpu1_L1D LOAD      ACCESS:      21552  HIT:      21549  MISS:          3
cpu1_L1D RFO       ACCESS:      41414  HIT:      41414  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1418% MPKI: 0.237731 Average ROB Occupancy at Mispredict: 204.685
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.237777
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1352% MPKI: 0.238322 Average ROB Occupancy at Mispredict: 205.162
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.238323
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 24 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.77197 instructions: 2303559 cycles: 1300000
cpu0_DTLB TOTAL     ACCESS:      33071  HIT:      33055  MISS:         16
cpu0_DTLB LOAD      ACCESS:      17981  HIT:      17965  MISS:         16
cpu0_DTLB RFO       ACCESS:      15090  HIT:      15090  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14885  HIT:      14885  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14885  HIT:      14885  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6629  HIT:       6629  MISS:          0
cpu0_L1I LOAD      ACCESS:       6629  HIT:       6629  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62041  HIT:      62038  MISS:          3
cpu0_L1D LOAD      ACCESS:      21476  HIT:      21473  MISS:          3
cpu0_L1D RFO       ACCESS:      40565  HIT:      40565  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.76473 instructions: 2294153 cycles: 1300000
cpu1_DTLB TOTAL     ACCESS:      31144  HIT:      31128  MISS:         16
cpu1_DTLB LOAD      ACCESS:      16548  HIT:      16532  MISS:         16
cpu1_DTLB RFO       ACCESS:      14596  HIT:      14596  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14711  HIT:      14711  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14711  HIT:      14711  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5629  HIT:       5629  MISS:          0
cpu1_L1I LOAD      ACCESS:       5629  HIT:       5629  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61870  HIT:      61867  MISS:          3
cpu1_L1D LOAD      ACCESS:      21384  HIT:      21381  MISS:          3
cpu1_L1D RFO       ACCESS:      40486  HIT:      40486  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77197 instructions: 2303559 cycles: 1300000
cpu0_DTLB TOTAL     ACCESS:      33071  HIT:      33055  MISS:         16
cpu0_DTLB LOAD      ACCESS:      17981  HIT:      17965  MISS:         16
cpu0_DTLB RFO       ACCESS:      15090  HIT:      15090  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4375 cycles
cpu0_ITLB TOTAL     ACCESS:      14885  HIT:      14885  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14885  HIT:      14885  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6629  HIT:       6629  MISS:          0
cpu0_L1I LOAD      ACCESS:       6629  HIT:       6629  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62041  HIT:      62038  MISS:          3
cpu0_L1D LOAD      ACCESS:      21476  HIT:      21473  MISS:          3
cpu0_L1D RFO       ACCESS:      40565  HIT:      40565  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.76473 instructions: 2294153 cycles: 1300000
cpu1_DTLB TOTAL     ACCESS:      31144  HIT:      31128  MISS:         16
cpu1_DTLB LOAD      ACCESS:      16548  HIT:      16532  MISS:         16
cpu1_DTLB RFO       ACCESS:      14596  HIT:      14596  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14711  HIT:      14711  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14711  HIT:      14711  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5629  HIT:       5629  MISS:          0
cpu1_L1I LOAD      ACCESS:       5629  HIT:       5629  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61870  HIT:      61867  MISS:          3
cpu1_L1D LOAD      ACCESS:      21384  HIT:      21381  MISS:          3
cpu1_L1D RFO       ACCESS:      40486  HIT:      40486  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0576% MPKI: 0.224396 Average ROB Occupancy at Mispredict: 201.789
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.224435
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0589% MPKI: 0.224919 Average ROB Occupancy at Mispredict: 201.275
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.22492
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 25 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.71539 instructions: 2401552 cycles: 1400000
cpu0_DTLB TOTAL     ACCESS:      19210  HIT:      18756  MISS:        454
cpu0_DTLB LOAD      ACCESS:      11672  HIT:      11286  MISS:        386
cpu0_DTLB RFO       ACCESS:       7538  HIT:       7470  MISS:         68
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       6208  HIT:       6201  MISS:          7
cpu0_ITLB LOAD      ACCESS:       6208  HIT:       6201  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       9095  HIT:       9025  MISS:         70
cpu0_L1I LOAD      ACCESS:       9095  HIT:       9025  MISS:         70
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        461  HIT:        439  MISS:         22
cpu0_STLB LOAD      ACCESS:        393  HIT:        373  MISS:         20
cpu0_STLB RFO       ACCESS:         68  HIT:         66  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      31703  HIT:      31597  MISS:        106
cpu0_L1D LOAD      ACCESS:      13009  HIT:      12917  MISS:         92
cpu0_L1D RFO       ACCESS:      18674  HIT:      18661  MISS:         13
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        187  HIT:         46  MISS:        141
cpu0_L2C LOAD      ACCESS:        162  HIT:         32  MISS:        130
cpu0_L2C RFO       ACCESS:         13  HIT:          2  MISS:         11
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:        141  HIT:          0  MISS:        141
LLC LOAD      ACCESS:        130  HIT:          0  MISS:        130
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.71079 instructions: 2395101 cycles: 1400000
cpu1_DTLB TOTAL     ACCESS:      19091  HIT:      18662  MISS:        429
cpu1_DTLB LOAD      ACCESS:      11410  HIT:      11045  MISS:        365
cpu1_DTLB RFO       ACCESS:       7681  HIT:       7617  MISS:         64
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       6536  HIT:       6529  MISS:          7
cpu1_ITLB LOAD      ACCESS:       6536  HIT:       6529  MISS:          7
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       8581  HIT:       8512  MISS:         69
cpu1_L1I LOAD      ACCESS:       8581  HIT:       8512  MISS:         69
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        436  HIT:        414  MISS:         22
cpu1_STLB LOAD      ACCESS:        372  HIT:        352  MISS:         20
cpu1_STLB RFO       ACCESS:         64  HIT:         62  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      32551  HIT:      32445  MISS:        106
cpu1_L1D LOAD      ACCESS:      13020  HIT:      12928  MISS:         92
cpu1_L1D RFO       ACCESS:      19511  HIT:      19498  MISS:         13
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        186  HIT:         45  MISS:        141
cpu1_L2C LOAD      ACCESS:        161  HIT:         31  MISS:        130
cpu1_L2C RFO       ACCESS:         13  HIT:          2  MISS:         11
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:        141  HIT:          0  MISS:        141
LLC LOAD      ACCESS:        130  HIT:          0  MISS:        130
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.71539 instructions: 2401552 cycles: 1400000
cpu0_DTLB TOTAL     ACCESS:      19210  HIT:      18756  MISS:        454
cpu0_DTLB LOAD      ACCESS:      11672  HIT:      11286  MISS:        386
cpu0_DTLB RFO       ACCESS:       7538  HIT:       7470  MISS:         68
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.5352 cycles
cpu0_ITLB TOTAL     ACCESS:       6208  HIT:       6201  MISS:          7
cpu0_ITLB LOAD      ACCESS:       6208  HIT:       6201  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 68.2857 cycles
cpu0_L1I TOTAL     ACCESS:       9095  HIT:       9025  MISS:         70
cpu0_L1I LOAD      ACCESS:       9095  HIT:       9025  MISS:         70
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 141.443 cycles
cpu0_STLB TOTAL     ACCESS:        461  HIT:        439  MISS:         22
cpu0_STLB LOAD      ACCESS:        393  HIT:        373  MISS:         20
cpu0_STLB RFO       ACCESS:         68  HIT:         66  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 203.636 cycles
cpu0_L1D TOTAL     ACCESS:      31703  HIT:      31597  MISS:        106
cpu0_L1D LOAD      ACCESS:      13009  HIT:      12917  MISS:         92
cpu0_L1D RFO       ACCESS:      18674  HIT:      18661  MISS:         13
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         20  HIT:         19  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 176.264 cycles
cpu0_L2C TOTAL     ACCESS:        187  HIT:         46  MISS:        141
cpu0_L2C LOAD      ACCESS:        162  HIT:         32  MISS:        130
cpu0_L2C RFO       ACCESS:         13  HIT:          2  MISS:         11
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 188.496 cycles
LLC TOTAL     ACCESS:        141  HIT:          0  MISS:        141
LLC LOAD      ACCESS:        130  HIT:          0  MISS:        130
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 336.362 cycles

CPU 1 cumulative IPC: 1.71079 instructions: 2395101 cycles: 1400000
cpu1_DTLB TOTAL     ACCESS:      19091  HIT:      18662  MISS:        429
cpu1_DTLB LOAD      ACCESS:      11410  HIT:      11045  MISS:        365
cpu1_DTLB RFO       ACCESS:       7681  HIT:       7617  MISS:         64
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 18.4009 cycles
cpu1_ITLB TOTAL     ACCESS:       6536  HIT:       6529  MISS:          7
cpu1_ITLB LOAD      ACCESS:       6536  HIT:       6529  MISS:          7
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 67.8571 cycles
cpu1_L1I TOTAL     ACCESS:       8581  HIT:       8512  MISS:         69
cpu1_L1I LOAD      ACCESS:       8581  HIT:       8512  MISS:         69
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 136.725 cycles
cpu1_STLB TOTAL     ACCESS:        436  HIT:        414  MISS:         22
cpu1_STLB LOAD      ACCESS:        372  HIT:        352  MISS:         20
cpu1_STLB RFO       ACCESS:         64  HIT:         62  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 202.045 cycles
cpu1_L1D TOTAL     ACCESS:      32551  HIT:      32445  MISS:        106
cpu1_L1D LOAD      ACCESS:      13020  HIT:      12928  MISS:         92
cpu1_L1D RFO       ACCESS:      19511  HIT:      19498  MISS:         13
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         20  HIT:         19  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 182.717 cycles
cpu1_L2C TOTAL     ACCESS:        186  HIT:         45  MISS:        141
cpu1_L2C LOAD      ACCESS:        161  HIT:         31  MISS:        130
cpu1_L2C RFO       ACCESS:         13  HIT:          2  MISS:         11
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 190.305 cycles
LLC TOTAL     ACCESS:        141  HIT:          0  MISS:        141
LLC LOAD      ACCESS:        130  HIT:          0  MISS:        130
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 336.362 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         12  ROW_BUFFER_MISS:        270
 DBUS AVG_CONGESTED_CYCLE:    3.75676
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.892% MPKI: 0.2856 Average ROB Occupancy at Mispredict: 78.6283
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00499677
BRANCH_INDIRECT: 0.00291478
BRANCH_CONDITIONAL: 0.273573
BRANCH_DIRECT_CALL: 0.00208199
BRANCH_INDIRECT_CALL: 0.000416397
BRANCH_RETURN: 0.00166559


CPU 1 Branch Prediction Accuracy: 96.0281% MPKI: 0.278485 Average ROB Occupancy at Mispredict: 83.099
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00501023
BRANCH_INDIRECT: 0.00292263
BRANCH_CONDITIONAL: 0.266377
BRANCH_DIRECT_CALL: 0.00208759
BRANCH_INDIRECT_CALL: 0.000417519
BRANCH_RETURN: 0.00167008

(Simulation time: 0 hr 0 min 26 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.67736 instructions: 2516043 cycles: 1500000
cpu0_DTLB TOTAL     ACCESS:      18278  HIT:      17983  MISS:        295
cpu0_DTLB LOAD      ACCESS:      13915  HIT:      13664  MISS:        251
cpu0_DTLB RFO       ACCESS:       4363  HIT:       4319  MISS:         44
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9750  HIT:       9744  MISS:          6
cpu0_ITLB LOAD      ACCESS:       9750  HIT:       9744  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6819  HIT:       6785  MISS:         34
cpu0_L1I LOAD      ACCESS:       6819  HIT:       6785  MISS:         34
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        301  HIT:        292  MISS:          9
cpu0_STLB LOAD      ACCESS:        257  HIT:        248  MISS:          9
cpu0_STLB RFO       ACCESS:         44  HIT:         44  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      22144  HIT:      22030  MISS:        114
cpu0_L1D LOAD      ACCESS:      12921  HIT:      12814  MISS:        107
cpu0_L1D RFO       ACCESS:       9214  HIT:       9207  MISS:          7
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        156  HIT:         74  MISS:         82
cpu0_L2C LOAD      ACCESS:        141  HIT:         66  MISS:         75
cpu0_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TOTAL     ACCESS:         82  HIT:          0  MISS:         82
LLC LOAD      ACCESS:         75  HIT:          0  MISS:         75
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.67334 instructions: 2510010 cycles: 1500000
cpu1_DTLB TOTAL     ACCESS:      18732  HIT:      18428  MISS:        304
cpu1_DTLB LOAD      ACCESS:      14106  HIT:      13848  MISS:        258
cpu1_DTLB RFO       ACCESS:       4626  HIT:       4580  MISS:         46
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9402  HIT:       9396  MISS:          6
cpu1_ITLB LOAD      ACCESS:       9402  HIT:       9396  MISS:          6
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       7246  HIT:       7212  MISS:         34
cpu1_L1I LOAD      ACCESS:       7246  HIT:       7212  MISS:         34
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        310  HIT:        301  MISS:          9
cpu1_STLB LOAD      ACCESS:        264  HIT:        255  MISS:          9
cpu1_STLB RFO       ACCESS:         46  HIT:         46  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      22949  HIT:      22837  MISS:        112
cpu1_L1D LOAD      ACCESS:      13000  HIT:      12895  MISS:        105
cpu1_L1D RFO       ACCESS:       9940  HIT:       9933  MISS:          7
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        153  HIT:         71  MISS:         82
cpu1_L2C LOAD      ACCESS:        139  HIT:         64  MISS:         75
cpu1_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
LLC TOTAL     ACCESS:         82  HIT:          0  MISS:         82
LLC LOAD      ACCESS:         75  HIT:          0  MISS:         75
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.67736 instructions: 2516043 cycles: 1500000
cpu0_DTLB TOTAL     ACCESS:      18278  HIT:      17983  MISS:        295
cpu0_DTLB LOAD      ACCESS:      13915  HIT:      13664  MISS:        251
cpu0_DTLB RFO       ACCESS:       4363  HIT:       4319  MISS:         44
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.9627 cycles
cpu0_ITLB TOTAL     ACCESS:       9750  HIT:       9744  MISS:          6
cpu0_ITLB LOAD      ACCESS:       9750  HIT:       9744  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.33333 cycles
cpu0_L1I TOTAL     ACCESS:       6819  HIT:       6785  MISS:         34
cpu0_L1I LOAD      ACCESS:       6819  HIT:       6785  MISS:         34
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.5294 cycles
cpu0_STLB TOTAL     ACCESS:        301  HIT:        292  MISS:          9
cpu0_STLB LOAD      ACCESS:        257  HIT:        248  MISS:          9
cpu0_STLB RFO       ACCESS:         44  HIT:         44  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      22144  HIT:      22030  MISS:        114
cpu0_L1D LOAD      ACCESS:      12921  HIT:      12814  MISS:        107
cpu0_L1D RFO       ACCESS:       9214  HIT:       9207  MISS:          7
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 149.474 cycles
cpu0_L2C TOTAL     ACCESS:        156  HIT:         74  MISS:         82
cpu0_L2C LOAD      ACCESS:        141  HIT:         66  MISS:         75
cpu0_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 192.159 cycles
LLC TOTAL     ACCESS:         82  HIT:          0  MISS:         82
LLC LOAD      ACCESS:         75  HIT:          0  MISS:         75
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 331.317 cycles

CPU 1 cumulative IPC: 1.67334 instructions: 2510010 cycles: 1500000
cpu1_DTLB TOTAL     ACCESS:      18732  HIT:      18428  MISS:        304
cpu1_DTLB LOAD      ACCESS:      14106  HIT:      13848  MISS:        258
cpu1_DTLB RFO       ACCESS:       4626  HIT:       4580  MISS:         46
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 15.1316 cycles
cpu1_ITLB TOTAL     ACCESS:       9402  HIT:       9396  MISS:          6
cpu1_ITLB LOAD      ACCESS:       9402  HIT:       9396  MISS:          6
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu1_L1I TOTAL     ACCESS:       7246  HIT:       7212  MISS:         34
cpu1_L1I LOAD      ACCESS:       7246  HIT:       7212  MISS:         34
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.4118 cycles
cpu1_STLB TOTAL     ACCESS:        310  HIT:        301  MISS:          9
cpu1_STLB LOAD      ACCESS:        264  HIT:        255  MISS:          9
cpu1_STLB RFO       ACCESS:         46  HIT:         46  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.444 cycles
cpu1_L1D TOTAL     ACCESS:      22949  HIT:      22837  MISS:        112
cpu1_L1D LOAD      ACCESS:      13000  HIT:      12895  MISS:        105
cpu1_L1D RFO       ACCESS:       9940  HIT:       9933  MISS:          7
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 144 cycles
cpu1_L2C TOTAL     ACCESS:        153  HIT:         71  MISS:         82
cpu1_L2C LOAD      ACCESS:        139  HIT:         64  MISS:         75
cpu1_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 181.415 cycles
LLC TOTAL     ACCESS:         82  HIT:          0  MISS:         82
LLC LOAD      ACCESS:         75  HIT:          0  MISS:         75
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 331.317 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         12  ROW_BUFFER_MISS:        152
 DBUS AVG_CONGESTED_CYCLE:    3.76471
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.1859% MPKI: 0.513421 Average ROB Occupancy at Mispredict: 45.3731
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.512312
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00119235
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.2324% MPKI: 0.498404 Average ROB Occupancy at Mispredict: 47.6387
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.497209
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00119521
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 26 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.62808 instructions: 2604929 cycles: 1600000
cpu0_DTLB TOTAL     ACCESS:      15445  HIT:      15283  MISS:        162
cpu0_DTLB LOAD      ACCESS:      12209  HIT:      12058  MISS:        151
cpu0_DTLB RFO       ACCESS:       3236  HIT:       3225  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       7530  HIT:       7523  MISS:          7
cpu0_ITLB LOAD      ACCESS:       7530  HIT:       7523  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7441  HIT:       7356  MISS:         85
cpu0_L1I LOAD      ACCESS:       7441  HIT:       7356  MISS:         85
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        169  HIT:        144  MISS:         25
cpu0_STLB LOAD      ACCESS:        158  HIT:        136  MISS:         22
cpu0_STLB RFO       ACCESS:         11  HIT:          8  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      17989  HIT:      17842  MISS:        147
cpu0_L1D LOAD      ACCESS:      11952  HIT:      11818  MISS:        134
cpu0_L1D RFO       ACCESS:       6012  HIT:       6002  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        257  HIT:         71  MISS:        186
cpu0_L2C LOAD      ACCESS:        219  HIT:         42  MISS:        177
cpu0_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         25  HIT:         25  MISS:          0
LLC TOTAL     ACCESS:        186  HIT:          0  MISS:        186
LLC LOAD      ACCESS:        177  HIT:          0  MISS:        177
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62296 instructions: 2596744 cycles: 1600000
cpu1_DTLB TOTAL     ACCESS:      14894  HIT:      14717  MISS:        177
cpu1_DTLB LOAD      ACCESS:      11696  HIT:      11533  MISS:        163
cpu1_DTLB RFO       ACCESS:       3198  HIT:       3184  MISS:         14
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       7530  HIT:       7523  MISS:          7
cpu1_ITLB LOAD      ACCESS:       7530  HIT:       7523  MISS:          7
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6624  HIT:       6539  MISS:         85
cpu1_L1I LOAD      ACCESS:       6624  HIT:       6539  MISS:         85
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        184  HIT:        159  MISS:         25
cpu1_STLB LOAD      ACCESS:        170  HIT:        148  MISS:         22
cpu1_STLB RFO       ACCESS:         14  HIT:         11  MISS:          3
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      17118  HIT:      16970  MISS:        148
cpu1_L1D LOAD      ACCESS:      11182  HIT:      11047  MISS:        135
cpu1_L1D RFO       ACCESS:       5911  HIT:       5901  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        259  HIT:         74  MISS:        185
cpu1_L2C LOAD      ACCESS:        220  HIT:         44  MISS:        176
cpu1_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         26  HIT:         26  MISS:          0
LLC TOTAL     ACCESS:        185  HIT:          0  MISS:        185
LLC LOAD      ACCESS:        176  HIT:          0  MISS:        176
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.62808 instructions: 2604929 cycles: 1600000
cpu0_DTLB TOTAL     ACCESS:      15445  HIT:      15283  MISS:        162
cpu0_DTLB LOAD      ACCESS:      12209  HIT:      12058  MISS:        151
cpu0_DTLB RFO       ACCESS:       3236  HIT:       3225  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 33.3889 cycles
cpu0_ITLB TOTAL     ACCESS:       7530  HIT:       7523  MISS:          7
cpu0_ITLB LOAD      ACCESS:       7530  HIT:       7523  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 188.429 cycles
cpu0_L1I TOTAL     ACCESS:       7441  HIT:       7356  MISS:         85
cpu0_L1I LOAD      ACCESS:       7441  HIT:       7356  MISS:         85
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 177.624 cycles
cpu0_STLB TOTAL     ACCESS:        169  HIT:        144  MISS:         25
cpu0_STLB LOAD      ACCESS:        158  HIT:        136  MISS:         22
cpu0_STLB RFO       ACCESS:         11  HIT:          8  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.16 cycles
cpu0_L1D TOTAL     ACCESS:      17989  HIT:      17842  MISS:        147
cpu0_L1D LOAD      ACCESS:      11952  HIT:      11818  MISS:        134
cpu0_L1D RFO       ACCESS:       6012  HIT:       6002  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         25  HIT:         22  MISS:          3
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 159.646 cycles
cpu0_L2C TOTAL     ACCESS:        257  HIT:         71  MISS:        186
cpu0_L2C LOAD      ACCESS:        219  HIT:         42  MISS:        177
cpu0_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         25  HIT:         25  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 193.21 cycles
LLC TOTAL     ACCESS:        186  HIT:          0  MISS:        186
LLC LOAD      ACCESS:        177  HIT:          0  MISS:        177
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 337.753 cycles

CPU 1 cumulative IPC: 1.62296 instructions: 2596744 cycles: 1600000
cpu1_DTLB TOTAL     ACCESS:      14894  HIT:      14717  MISS:        177
cpu1_DTLB LOAD      ACCESS:      11696  HIT:      11533  MISS:        163
cpu1_DTLB RFO       ACCESS:       3198  HIT:       3184  MISS:         14
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 31.5537 cycles
cpu1_ITLB TOTAL     ACCESS:       7530  HIT:       7523  MISS:          7
cpu1_ITLB LOAD      ACCESS:       7530  HIT:       7523  MISS:          7
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 187.714 cycles
cpu1_L1I TOTAL     ACCESS:       6624  HIT:       6539  MISS:         85
cpu1_L1I LOAD      ACCESS:       6624  HIT:       6539  MISS:         85
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 166.4 cycles
cpu1_STLB TOTAL     ACCESS:        184  HIT:        159  MISS:         25
cpu1_STLB LOAD      ACCESS:        170  HIT:        148  MISS:         22
cpu1_STLB RFO       ACCESS:         14  HIT:         11  MISS:          3
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 209.44 cycles
cpu1_L1D TOTAL     ACCESS:      17118  HIT:      16970  MISS:        148
cpu1_L1D LOAD      ACCESS:      11182  HIT:      11047  MISS:        135
cpu1_L1D RFO       ACCESS:       5911  HIT:       5901  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         25  HIT:         22  MISS:          3
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 156.743 cycles
cpu1_L2C TOTAL     ACCESS:        259  HIT:         74  MISS:        185
cpu1_L2C LOAD      ACCESS:        220  HIT:         44  MISS:        176
cpu1_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         26  HIT:         26  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 187.789 cycles
LLC TOTAL     ACCESS:        185  HIT:          0  MISS:        185
LLC LOAD      ACCESS:        176  HIT:          0  MISS:        176
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 339.578 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         22  ROW_BUFFER_MISS:        349
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.7911% MPKI: 0.416453 Average ROB Occupancy at Mispredict: 36.2811
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0061422
BRANCH_INDIRECT: 0.00499054
BRANCH_CONDITIONAL: 0.393101
BRANCH_DIRECT_CALL: 0.0061422
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0061422


CPU 1 Branch Prediction Accuracy: 95.7418% MPKI: 0.422452 Average ROB Occupancy at Mispredict: 37.5251
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00616156
BRANCH_INDIRECT: 0.00500627
BRANCH_CONDITIONAL: 0.398961
BRANCH_DIRECT_CALL: 0.00616156
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00616156

(Simulation time: 0 hr 0 min 27 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.62621 instructions: 2764556 cycles: 1700000
cpu0_DTLB TOTAL     ACCESS:      32085  HIT:      32049  MISS:         36
cpu0_DTLB LOAD      ACCESS:      25317  HIT:      25283  MISS:         34
cpu0_DTLB RFO       ACCESS:       6768  HIT:       6766  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8937  HIT:       8937  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8937  HIT:       8937  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      25044  HIT:      25044  MISS:          0
cpu0_L1I LOAD      ACCESS:      25044  HIT:      25044  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         36  HIT:         36  MISS:          0
cpu0_STLB LOAD      ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      41243  HIT:      41241  MISS:          2
cpu0_L1D LOAD      ACCESS:      28699  HIT:      28697  MISS:          2
cpu0_L1D RFO       ACCESS:      12544  HIT:      12544  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62132 instructions: 2756236 cycles: 1700000
cpu1_DTLB TOTAL     ACCESS:      31169  HIT:      31145  MISS:         24
cpu1_DTLB LOAD      ACCESS:      24527  HIT:      24504  MISS:         23
cpu1_DTLB RFO       ACCESS:       6642  HIT:       6641  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9311  HIT:       9311  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9311  HIT:       9311  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      25081  HIT:      25081  MISS:          0
cpu1_L1I LOAD      ACCESS:      25081  HIT:      25081  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      40995  HIT:      40992  MISS:          3
cpu1_L1D LOAD      ACCESS:      28593  HIT:      28590  MISS:          3
cpu1_L1D RFO       ACCESS:      12402  HIT:      12402  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          2  MISS:          1
cpu1_L2C LOAD      ACCESS:          3  HIT:          2  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.62621 instructions: 2764556 cycles: 1700000
cpu0_DTLB TOTAL     ACCESS:      32085  HIT:      32049  MISS:         36
cpu0_DTLB LOAD      ACCESS:      25317  HIT:      25283  MISS:         34
cpu0_DTLB RFO       ACCESS:       6768  HIT:       6766  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.47222 cycles
cpu0_ITLB TOTAL     ACCESS:       8937  HIT:       8937  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8937  HIT:       8937  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      25044  HIT:      25044  MISS:          0
cpu0_L1I LOAD      ACCESS:      25044  HIT:      25044  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         36  HIT:         36  MISS:          0
cpu0_STLB LOAD      ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      41243  HIT:      41241  MISS:          2
cpu0_L1D LOAD      ACCESS:      28699  HIT:      28697  MISS:          2
cpu0_L1D RFO       ACCESS:      12544  HIT:      12544  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.62132 instructions: 2756236 cycles: 1700000
cpu1_DTLB TOTAL     ACCESS:      31169  HIT:      31145  MISS:         24
cpu1_DTLB LOAD      ACCESS:      24527  HIT:      24504  MISS:         23
cpu1_DTLB RFO       ACCESS:       6642  HIT:       6641  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.875 cycles
cpu1_ITLB TOTAL     ACCESS:       9311  HIT:       9311  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9311  HIT:       9311  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      25081  HIT:      25081  MISS:          0
cpu1_L1I LOAD      ACCESS:      25081  HIT:      25081  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      40995  HIT:      40992  MISS:          3
cpu1_L1D LOAD      ACCESS:      28593  HIT:      28590  MISS:          3
cpu1_L1D RFO       ACCESS:      12402  HIT:      12402  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 72 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          2  MISS:          1
cpu1_L2C LOAD      ACCESS:          3  HIT:          2  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          1
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.4272% MPKI: 0.45317 Average ROB Occupancy at Mispredict: 35.6353
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00289377
BRANCH_CONDITIONAL: 0.450344
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.4075% MPKI: 0.457145 Average ROB Occupancy at Mispredict: 35.7294
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00217688
BRANCH_CONDITIONAL: 0.454968
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 27 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.62285 instructions: 2921131 cycles: 1800000
cpu0_DTLB TOTAL     ACCESS:      31705  HIT:      31651  MISS:         54
cpu0_DTLB LOAD      ACCESS:      24907  HIT:      24853  MISS:         54
cpu0_DTLB RFO       ACCESS:       6798  HIT:       6798  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8854  HIT:       8854  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8854  HIT:       8854  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      24413  HIT:      24413  MISS:          0
cpu0_L1I LOAD      ACCESS:      24413  HIT:      24413  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         54  HIT:         54  MISS:          0
cpu0_STLB LOAD      ACCESS:         54  HIT:         54  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      40750  HIT:      40745  MISS:          5
cpu0_L1D LOAD      ACCESS:      28131  HIT:      28126  MISS:          5
cpu0_L1D RFO       ACCESS:      12619  HIT:      12619  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.61854 instructions: 2913378 cycles: 1800000
cpu1_DTLB TOTAL     ACCESS:      30963  HIT:      30919  MISS:         44
cpu1_DTLB LOAD      ACCESS:      24248  HIT:      24205  MISS:         43
cpu1_DTLB RFO       ACCESS:       6715  HIT:       6714  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9231  HIT:       9231  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9231  HIT:       9231  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      24435  HIT:      24435  MISS:          0
cpu1_L1I LOAD      ACCESS:      24435  HIT:      24435  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         44  HIT:         44  MISS:          0
cpu1_STLB LOAD      ACCESS:         43  HIT:         43  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      40652  HIT:      40647  MISS:          5
cpu1_L1D LOAD      ACCESS:      28160  HIT:      28155  MISS:          5
cpu1_L1D RFO       ACCESS:      12492  HIT:      12492  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.62285 instructions: 2921131 cycles: 1800000
cpu0_DTLB TOTAL     ACCESS:      31705  HIT:      31651  MISS:         54
cpu0_DTLB LOAD      ACCESS:      24907  HIT:      24853  MISS:         54
cpu0_DTLB RFO       ACCESS:       6798  HIT:       6798  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.44444 cycles
cpu0_ITLB TOTAL     ACCESS:       8854  HIT:       8854  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8854  HIT:       8854  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      24413  HIT:      24413  MISS:          0
cpu0_L1I LOAD      ACCESS:      24413  HIT:      24413  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         54  HIT:         54  MISS:          0
cpu0_STLB LOAD      ACCESS:         54  HIT:         54  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      40750  HIT:      40745  MISS:          5
cpu0_L1D LOAD      ACCESS:      28131  HIT:      28126  MISS:          5
cpu0_L1D RFO       ACCESS:      12619  HIT:      12619  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.4 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.61854 instructions: 2913378 cycles: 1800000
cpu1_DTLB TOTAL     ACCESS:      30963  HIT:      30919  MISS:         44
cpu1_DTLB LOAD      ACCESS:      24248  HIT:      24205  MISS:         43
cpu1_DTLB RFO       ACCESS:       6715  HIT:       6714  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.90909 cycles
cpu1_ITLB TOTAL     ACCESS:       9231  HIT:       9231  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9231  HIT:       9231  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      24435  HIT:      24435  MISS:          0
cpu1_L1I LOAD      ACCESS:      24435  HIT:      24435  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         44  HIT:         44  MISS:          0
cpu1_STLB LOAD      ACCESS:         43  HIT:         43  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      40652  HIT:      40647  MISS:          5
cpu1_L1D LOAD      ACCESS:      28160  HIT:      28155  MISS:          5
cpu1_L1D RFO       ACCESS:      12492  HIT:      12492  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.4 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.3737% MPKI: 0.427514 Average ROB Occupancy at Mispredict: 36.1817
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000342333
BRANCH_INDIRECT: 0.00445033
BRANCH_CONDITIONAL: 0.422781
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.3545% MPKI: 0.431458 Average ROB Occupancy at Mispredict: 36.3986
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000343244
BRANCH_INDIRECT: 0.00377569
BRANCH_CONDITIONAL: 0.427339
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 28 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.61833 instructions: 3074820 cycles: 1900000
cpu0_DTLB TOTAL     ACCESS:      31201  HIT:      31149  MISS:         52
cpu0_DTLB LOAD      ACCESS:      24594  HIT:      24542  MISS:         52
cpu0_DTLB RFO       ACCESS:       6607  HIT:       6607  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8804  HIT:       8804  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8804  HIT:       8804  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      23914  HIT:      23914  MISS:          0
cpu0_L1I LOAD      ACCESS:      23914  HIT:      23914  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu0_STLB LOAD      ACCESS:         52  HIT:         52  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      39932  HIT:      39932  MISS:          0
cpu0_L1D LOAD      ACCESS:      27664  HIT:      27664  MISS:          0
cpu0_L1D RFO       ACCESS:      12268  HIT:      12268  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.6133 instructions: 3065262 cycles: 1900000
cpu1_DTLB TOTAL     ACCESS:      30219  HIT:      30148  MISS:         71
cpu1_DTLB LOAD      ACCESS:      23554  HIT:      23483  MISS:         71
cpu1_DTLB RFO       ACCESS:       6665  HIT:       6665  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9027  HIT:       9027  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9027  HIT:       9027  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      23673  HIT:      23673  MISS:          0
cpu1_L1I LOAD      ACCESS:      23673  HIT:      23673  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         71  HIT:         71  MISS:          0
cpu1_STLB LOAD      ACCESS:         71  HIT:         71  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      39638  HIT:      39638  MISS:          0
cpu1_L1D LOAD      ACCESS:      27187  HIT:      27187  MISS:          0
cpu1_L1D RFO       ACCESS:      12451  HIT:      12451  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.61833 instructions: 3074820 cycles: 1900000
cpu0_DTLB TOTAL     ACCESS:      31201  HIT:      31149  MISS:         52
cpu0_DTLB LOAD      ACCESS:      24594  HIT:      24542  MISS:         52
cpu0_DTLB RFO       ACCESS:       6607  HIT:       6607  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.38462 cycles
cpu0_ITLB TOTAL     ACCESS:       8804  HIT:       8804  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8804  HIT:       8804  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      23914  HIT:      23914  MISS:          0
cpu0_L1I LOAD      ACCESS:      23914  HIT:      23914  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu0_STLB LOAD      ACCESS:         52  HIT:         52  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      39932  HIT:      39932  MISS:          0
cpu0_L1D LOAD      ACCESS:      27664  HIT:      27664  MISS:          0
cpu0_L1D RFO       ACCESS:      12268  HIT:      12268  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.6133 instructions: 3065262 cycles: 1900000
cpu1_DTLB TOTAL     ACCESS:      30219  HIT:      30148  MISS:         71
cpu1_DTLB LOAD      ACCESS:      23554  HIT:      23483  MISS:         71
cpu1_DTLB RFO       ACCESS:       6665  HIT:       6665  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.92958 cycles
cpu1_ITLB TOTAL     ACCESS:       9027  HIT:       9027  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9027  HIT:       9027  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      23673  HIT:      23673  MISS:          0
cpu1_L1I LOAD      ACCESS:      23673  HIT:      23673  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         71  HIT:         71  MISS:          0
cpu1_STLB LOAD      ACCESS:         71  HIT:         71  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      39638  HIT:      39638  MISS:          0
cpu1_L1D LOAD      ACCESS:      27187  HIT:      27187  MISS:          0
cpu1_L1D RFO       ACCESS:      12451  HIT:      12451  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.1504% MPKI: 0.422733 Average ROB Occupancy at Mispredict: 33.6585
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00325222
BRANCH_CONDITIONAL: 0.419537
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.1908% MPKI: 0.415951 Average ROB Occupancy at Mispredict: 35.0902
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00456731
BRANCH_CONDITIONAL: 0.411384
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 29 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.61453 instructions: 3229068 cycles: 2000000
cpu0_DTLB TOTAL     ACCESS:      31422  HIT:      31331  MISS:         91
cpu0_DTLB LOAD      ACCESS:      24429  HIT:      24339  MISS:         90
cpu0_DTLB RFO       ACCESS:       6993  HIT:       6992  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8673  HIT:       8673  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8673  HIT:       8673  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      24032  HIT:      24032  MISS:          0
cpu0_L1I LOAD      ACCESS:      24032  HIT:      24032  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         91  HIT:         91  MISS:          0
cpu0_STLB LOAD      ACCESS:         90  HIT:         90  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      40551  HIT:      40549  MISS:          2
cpu0_L1D LOAD      ACCESS:      27582  HIT:      27580  MISS:          2
cpu0_L1D RFO       ACCESS:      12969  HIT:      12969  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.6095 instructions: 3218991 cycles: 2000000
cpu1_DTLB TOTAL     ACCESS:      30518  HIT:      30430  MISS:         88
cpu1_DTLB LOAD      ACCESS:      23636  HIT:      23549  MISS:         87
cpu1_DTLB RFO       ACCESS:       6882  HIT:       6881  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       8986  HIT:       8986  MISS:          0
cpu1_ITLB LOAD      ACCESS:       8986  HIT:       8986  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      23894  HIT:      23894  MISS:          0
cpu1_L1I LOAD      ACCESS:      23894  HIT:      23894  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         88  HIT:         88  MISS:          0
cpu1_STLB LOAD      ACCESS:         87  HIT:         87  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      40323  HIT:      40321  MISS:          2
cpu1_L1D LOAD      ACCESS:      27395  HIT:      27393  MISS:          2
cpu1_L1D RFO       ACCESS:      12928  HIT:      12928  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.61453 instructions: 3229068 cycles: 2000000
cpu0_DTLB TOTAL     ACCESS:      31422  HIT:      31331  MISS:         91
cpu0_DTLB LOAD      ACCESS:      24429  HIT:      24339  MISS:         90
cpu0_DTLB RFO       ACCESS:       6993  HIT:       6992  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.51648 cycles
cpu0_ITLB TOTAL     ACCESS:       8673  HIT:       8673  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8673  HIT:       8673  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      24032  HIT:      24032  MISS:          0
cpu0_L1I LOAD      ACCESS:      24032  HIT:      24032  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         91  HIT:         91  MISS:          0
cpu0_STLB LOAD      ACCESS:         90  HIT:         90  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      40551  HIT:      40549  MISS:          2
cpu0_L1D LOAD      ACCESS:      27582  HIT:      27580  MISS:          2
cpu0_L1D RFO       ACCESS:      12969  HIT:      12969  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.6095 instructions: 3218991 cycles: 2000000
cpu1_DTLB TOTAL     ACCESS:      30518  HIT:      30430  MISS:         88
cpu1_DTLB LOAD      ACCESS:      23636  HIT:      23549  MISS:         87
cpu1_DTLB RFO       ACCESS:       6882  HIT:       6881  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.94318 cycles
cpu1_ITLB TOTAL     ACCESS:       8986  HIT:       8986  MISS:          0
cpu1_ITLB LOAD      ACCESS:       8986  HIT:       8986  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      23894  HIT:      23894  MISS:          0
cpu1_L1I LOAD      ACCESS:      23894  HIT:      23894  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         88  HIT:         88  MISS:          0
cpu1_STLB LOAD      ACCESS:         87  HIT:         87  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      40323  HIT:      40321  MISS:          2
cpu1_L1D LOAD      ACCESS:      27395  HIT:      27393  MISS:          2
cpu1_L1D RFO       ACCESS:      12928  HIT:      12928  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.4654% MPKI: 0.371268 Average ROB Occupancy at Mispredict: 38.3786
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00557436
BRANCH_CONDITIONAL: 0.36574
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.4475% MPKI: 0.372787 Average ROB Occupancy at Mispredict: 38.9508
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00559181
BRANCH_CONDITIONAL: 0.367196
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 30 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.61281 instructions: 3386898 cycles: 2100000
cpu0_DTLB TOTAL     ACCESS:      31905  HIT:      31842  MISS:         63
cpu0_DTLB LOAD      ACCESS:      24982  HIT:      24920  MISS:         62
cpu0_DTLB RFO       ACCESS:       6923  HIT:       6922  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8834  HIT:       8834  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8834  HIT:       8834  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      24777  HIT:      24777  MISS:          0
cpu0_L1I LOAD      ACCESS:      24777  HIT:      24777  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         63  HIT:         63  MISS:          0
cpu0_STLB LOAD      ACCESS:         62  HIT:         62  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      41192  HIT:      41188  MISS:          4
cpu0_L1D LOAD      ACCESS:      28278  HIT:      28274  MISS:          4
cpu0_L1D RFO       ACCESS:      12914  HIT:      12914  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.60842 instructions: 3377677 cycles: 2100000
cpu1_DTLB TOTAL     ACCESS:      31186  HIT:      31140  MISS:         46
cpu1_DTLB LOAD      ACCESS:      24396  HIT:      24351  MISS:         45
cpu1_DTLB RFO       ACCESS:       6790  HIT:       6789  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9226  HIT:       9226  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9226  HIT:       9226  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      24917  HIT:      24917  MISS:          0
cpu1_L1I LOAD      ACCESS:      24917  HIT:      24917  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         46  HIT:         46  MISS:          0
cpu1_STLB LOAD      ACCESS:         45  HIT:         45  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      41036  HIT:      41033  MISS:          3
cpu1_L1D LOAD      ACCESS:      28396  HIT:      28393  MISS:          3
cpu1_L1D RFO       ACCESS:      12640  HIT:      12640  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.61281 instructions: 3386898 cycles: 2100000
cpu0_DTLB TOTAL     ACCESS:      31905  HIT:      31842  MISS:         63
cpu0_DTLB LOAD      ACCESS:      24982  HIT:      24920  MISS:         62
cpu0_DTLB RFO       ACCESS:       6923  HIT:       6922  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.46032 cycles
cpu0_ITLB TOTAL     ACCESS:       8834  HIT:       8834  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8834  HIT:       8834  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      24777  HIT:      24777  MISS:          0
cpu0_L1I LOAD      ACCESS:      24777  HIT:      24777  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         63  HIT:         63  MISS:          0
cpu0_STLB LOAD      ACCESS:         62  HIT:         62  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      41192  HIT:      41188  MISS:          4
cpu0_L1D LOAD      ACCESS:      28278  HIT:      28274  MISS:          4
cpu0_L1D RFO       ACCESS:      12914  HIT:      12914  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.60842 instructions: 3377677 cycles: 2100000
cpu1_DTLB TOTAL     ACCESS:      31186  HIT:      31140  MISS:         46
cpu1_DTLB LOAD      ACCESS:      24396  HIT:      24351  MISS:         45
cpu1_DTLB RFO       ACCESS:       6790  HIT:       6789  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.97826 cycles
cpu1_ITLB TOTAL     ACCESS:       9226  HIT:       9226  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9226  HIT:       9226  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      24917  HIT:      24917  MISS:          0
cpu1_L1I LOAD      ACCESS:      24917  HIT:      24917  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         46  HIT:         46  MISS:          0
cpu1_STLB LOAD      ACCESS:         45  HIT:         45  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      41036  HIT:      41033  MISS:          3
cpu1_L1D LOAD      ACCESS:      28396  HIT:      28393  MISS:          3
cpu1_L1D RFO       ACCESS:      12640  HIT:      12640  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.4349% MPKI: 0.365777 Average ROB Occupancy at Mispredict: 35.908
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00442883
BRANCH_CONDITIONAL: 0.361393
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.4008% MPKI: 0.372149 Average ROB Occupancy at Mispredict: 35.4368
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00296061
BRANCH_CONDITIONAL: 0.369189
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 30 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.61152 instructions: 3545339 cycles: 2200000
cpu0_DTLB TOTAL     ACCESS:      31955  HIT:      31924  MISS:         31
cpu0_DTLB LOAD      ACCESS:      25095  HIT:      25067  MISS:         28
cpu0_DTLB RFO       ACCESS:       6860  HIT:       6857  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8950  HIT:       8950  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8950  HIT:       8950  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      25790  HIT:      25790  MISS:          0
cpu0_L1I LOAD      ACCESS:      25790  HIT:      25790  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      41341  HIT:      41338  MISS:          3
cpu0_L1D LOAD      ACCESS:      28453  HIT:      28450  MISS:          3
cpu0_L1D RFO       ACCESS:      12888  HIT:      12888  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.60728 instructions: 3536006 cycles: 2200000
cpu1_DTLB TOTAL     ACCESS:      31233  HIT:      31193  MISS:         40
cpu1_DTLB LOAD      ACCESS:      24172  HIT:      24135  MISS:         37
cpu1_DTLB RFO       ACCESS:       7061  HIT:       7058  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9244  HIT:       9244  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9244  HIT:       9244  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      25706  HIT:      25706  MISS:          0
cpu1_L1I LOAD      ACCESS:      25706  HIT:      25706  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         40  HIT:         40  MISS:          0
cpu1_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      41155  HIT:      41151  MISS:          4
cpu1_L1D LOAD      ACCESS:      28115  HIT:      28111  MISS:          4
cpu1_L1D RFO       ACCESS:      13040  HIT:      13040  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.61152 instructions: 3545339 cycles: 2200000
cpu0_DTLB TOTAL     ACCESS:      31955  HIT:      31924  MISS:         31
cpu0_DTLB LOAD      ACCESS:      25095  HIT:      25067  MISS:         28
cpu0_DTLB RFO       ACCESS:       6860  HIT:       6857  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.45161 cycles
cpu0_ITLB TOTAL     ACCESS:       8950  HIT:       8950  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8950  HIT:       8950  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      25790  HIT:      25790  MISS:          0
cpu0_L1I LOAD      ACCESS:      25790  HIT:      25790  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      41341  HIT:      41338  MISS:          3
cpu0_L1D LOAD      ACCESS:      28453  HIT:      28450  MISS:          3
cpu0_L1D RFO       ACCESS:      12888  HIT:      12888  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.60728 instructions: 3536006 cycles: 2200000
cpu1_DTLB TOTAL     ACCESS:      31233  HIT:      31193  MISS:         40
cpu1_DTLB LOAD      ACCESS:      24172  HIT:      24135  MISS:         37
cpu1_DTLB RFO       ACCESS:       7061  HIT:       7058  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.85 cycles
cpu1_ITLB TOTAL     ACCESS:       9244  HIT:       9244  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9244  HIT:       9244  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      25706  HIT:      25706  MISS:          0
cpu1_L1I LOAD      ACCESS:      25706  HIT:      25706  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         40  HIT:         40  MISS:          0
cpu1_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      41155  HIT:      41151  MISS:          4
cpu1_L1D LOAD      ACCESS:      28115  HIT:      28111  MISS:          4
cpu1_L1D RFO       ACCESS:      13040  HIT:      13040  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.25 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.5323% MPKI: 0.346612 Average ROB Occupancy at Mispredict: 34.1701
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00253854
BRANCH_CONDITIONAL: 0.344114
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.5763% MPKI: 0.342759 Average ROB Occupancy at Mispredict: 35.4868
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00339366
BRANCH_CONDITIONAL: 0.339366
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 31 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.60663 instructions: 3695246 cycles: 2300000
cpu0_DTLB TOTAL     ACCESS:      30579  HIT:      30552  MISS:         27
cpu0_DTLB LOAD      ACCESS:      24178  HIT:      24153  MISS:         25
cpu0_DTLB RFO       ACCESS:       6401  HIT:       6399  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8801  HIT:       8801  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8801  HIT:       8801  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      24147  HIT:      24147  MISS:          0
cpu0_L1I LOAD      ACCESS:      24147  HIT:      24147  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         27  HIT:         27  MISS:          0
cpu0_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      39082  HIT:      39077  MISS:          5
cpu0_L1D LOAD      ACCESS:      27145  HIT:      27140  MISS:          5
cpu0_L1D RFO       ACCESS:      11937  HIT:      11937  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.60178 instructions: 3684085 cycles: 2300000
cpu1_DTLB TOTAL     ACCESS:      29711  HIT:      29677  MISS:         34
cpu1_DTLB LOAD      ACCESS:      23184  HIT:      23152  MISS:         32
cpu1_DTLB RFO       ACCESS:       6527  HIT:       6525  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9058  HIT:       9058  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9058  HIT:       9058  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      23769  HIT:      23769  MISS:          0
cpu1_L1I LOAD      ACCESS:      23769  HIT:      23769  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         32  HIT:         32  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      38575  HIT:      38570  MISS:          5
cpu1_L1D LOAD      ACCESS:      26626  HIT:      26621  MISS:          5
cpu1_L1D RFO       ACCESS:      11949  HIT:      11949  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.60663 instructions: 3695246 cycles: 2300000
cpu0_DTLB TOTAL     ACCESS:      30579  HIT:      30552  MISS:         27
cpu0_DTLB LOAD      ACCESS:      24178  HIT:      24153  MISS:         25
cpu0_DTLB RFO       ACCESS:       6401  HIT:       6399  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.40741 cycles
cpu0_ITLB TOTAL     ACCESS:       8801  HIT:       8801  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8801  HIT:       8801  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      24147  HIT:      24147  MISS:          0
cpu0_L1I LOAD      ACCESS:      24147  HIT:      24147  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         27  HIT:         27  MISS:          0
cpu0_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      39082  HIT:      39077  MISS:          5
cpu0_L1D LOAD      ACCESS:      27145  HIT:      27140  MISS:          5
cpu0_L1D RFO       ACCESS:      11937  HIT:      11937  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.8 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.60178 instructions: 3684085 cycles: 2300000
cpu1_DTLB TOTAL     ACCESS:      29711  HIT:      29677  MISS:         34
cpu1_DTLB LOAD      ACCESS:      23184  HIT:      23152  MISS:         32
cpu1_DTLB RFO       ACCESS:       6527  HIT:       6525  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.91176 cycles
cpu1_ITLB TOTAL     ACCESS:       9058  HIT:       9058  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9058  HIT:       9058  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      23769  HIT:      23769  MISS:          0
cpu1_L1I LOAD      ACCESS:      23769  HIT:      23769  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         32  HIT:         32  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      38575  HIT:      38570  MISS:          5
cpu1_L1D LOAD      ACCESS:      26626  HIT:      26621  MISS:          5
cpu1_L1D RFO       ACCESS:      11949  HIT:      11949  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.4 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.0459% MPKI: 0.35907 Average ROB Occupancy at Mispredict: 30.3534
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00162371
BRANCH_CONDITIONAL: 0.357486
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 95.9998% MPKI: 0.359926 Average ROB Occupancy at Mispredict: 30.822
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0021715
BRANCH_CONDITIONAL: 0.357755
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 32 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.60272 instructions: 3846517 cycles: 2400000
cpu0_DTLB TOTAL     ACCESS:      30864  HIT:      30826  MISS:         38
cpu0_DTLB LOAD      ACCESS:      24197  HIT:      24160  MISS:         37
cpu0_DTLB RFO       ACCESS:       6667  HIT:       6666  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8740  HIT:       8740  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8740  HIT:       8740  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      24523  HIT:      24522  MISS:          1
cpu0_L1I LOAD      ACCESS:      24523  HIT:      24522  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu0_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      39717  HIT:      39711  MISS:          6
cpu0_L1D LOAD      ACCESS:      27289  HIT:      27283  MISS:          6
cpu0_L1D RFO       ACCESS:      12428  HIT:      12428  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          7  HIT:          5  MISS:          2
cpu0_L2C LOAD      ACCESS:          7  HIT:          5  MISS:          2
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          2  HIT:          0  MISS:          2
LLC LOAD      ACCESS:          2  HIT:          0  MISS:          2
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.59838 instructions: 3836118 cycles: 2400000
cpu1_DTLB TOTAL     ACCESS:      30314  HIT:      30277  MISS:         37
cpu1_DTLB LOAD      ACCESS:      23561  HIT:      23525  MISS:         36
cpu1_DTLB RFO       ACCESS:       6753  HIT:       6752  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9040  HIT:       9040  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9040  HIT:       9040  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      24651  HIT:      24651  MISS:          0
cpu1_L1I LOAD      ACCESS:      24651  HIT:      24651  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB LOAD      ACCESS:         36  HIT:         36  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      39670  HIT:      39666  MISS:          4
cpu1_L1D LOAD      ACCESS:      27240  HIT:      27236  MISS:          4
cpu1_L1D RFO       ACCESS:      12430  HIT:      12430  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.60272 instructions: 3846517 cycles: 2400000
cpu0_DTLB TOTAL     ACCESS:      30864  HIT:      30826  MISS:         38
cpu0_DTLB LOAD      ACCESS:      24197  HIT:      24160  MISS:         37
cpu0_DTLB RFO       ACCESS:       6667  HIT:       6666  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.44737 cycles
cpu0_ITLB TOTAL     ACCESS:       8740  HIT:       8740  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8740  HIT:       8740  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      24523  HIT:      24522  MISS:          1
cpu0_L1I LOAD      ACCESS:      24523  HIT:      24522  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 194 cycles
cpu0_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu0_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      39717  HIT:      39711  MISS:          6
cpu0_L1D LOAD      ACCESS:      27289  HIT:      27283  MISS:          6
cpu0_L1D RFO       ACCESS:      12428  HIT:      12428  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 41.1667 cycles
cpu0_L2C TOTAL     ACCESS:          7  HIT:          5  MISS:          2
cpu0_L2C LOAD      ACCESS:          7  HIT:          5  MISS:          2
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          2  HIT:          0  MISS:          2
LLC LOAD      ACCESS:          2  HIT:          0  MISS:          2
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162 cycles

CPU 1 cumulative IPC: 1.59838 instructions: 3836118 cycles: 2400000
cpu1_DTLB TOTAL     ACCESS:      30314  HIT:      30277  MISS:         37
cpu1_DTLB LOAD      ACCESS:      23561  HIT:      23525  MISS:         36
cpu1_DTLB RFO       ACCESS:       6753  HIT:       6752  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.97297 cycles
cpu1_ITLB TOTAL     ACCESS:       9040  HIT:       9040  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9040  HIT:       9040  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      24651  HIT:      24651  MISS:          0
cpu1_L1I LOAD      ACCESS:      24651  HIT:      24651  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB LOAD      ACCESS:         36  HIT:         36  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      39670  HIT:      39666  MISS:          4
cpu1_L1D LOAD      ACCESS:      27240  HIT:      27236  MISS:          4
cpu1_L1D RFO       ACCESS:      12430  HIT:      12430  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.75 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          2
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.256% MPKI: 0.329874 Average ROB Occupancy at Mispredict: 31.7762
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00259975
BRANCH_CONDITIONAL: 0.327309
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.2877% MPKI: 0.330021 Average ROB Occupancy at Mispredict: 32.1991
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0026068
BRANCH_CONDITIONAL: 0.327414
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 32 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.6036 instructions: 4008998 cycles: 2500000
cpu0_DTLB TOTAL     ACCESS:      29053  HIT:      28935  MISS:        118
cpu0_DTLB LOAD      ACCESS:      16878  HIT:      16770  MISS:        108
cpu0_DTLB RFO       ACCESS:      12175  HIT:      12165  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12120  HIT:      12118  MISS:          2
cpu0_ITLB LOAD      ACCESS:      12120  HIT:      12118  MISS:          2
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       8597  HIT:       8537  MISS:         60
cpu0_L1I LOAD      ACCESS:       8597  HIT:       8537  MISS:         60
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        120  HIT:        112  MISS:          8
cpu0_STLB LOAD      ACCESS:        110  HIT:        103  MISS:          7
cpu0_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      51459  HIT:      51374  MISS:         85
cpu0_L1D LOAD      ACCESS:      19825  HIT:      19750  MISS:         75
cpu0_L1D RFO       ACCESS:      31626  HIT:      31616  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        155  HIT:         87  MISS:         68
cpu0_L2C LOAD      ACCESS:        135  HIT:         75  MISS:         60
cpu0_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
LLC TOTAL     ACCESS:         68  HIT:          0  MISS:         68
LLC LOAD      ACCESS:         60  HIT:          0  MISS:         60
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.59812 instructions: 3995288 cycles: 2500000
cpu1_DTLB TOTAL     ACCESS:      27421  HIT:      27302  MISS:        119
cpu1_DTLB LOAD      ACCESS:      16146  HIT:      16037  MISS:        109
cpu1_DTLB RFO       ACCESS:      11275  HIT:      11265  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      11630  HIT:      11628  MISS:          2
cpu1_ITLB LOAD      ACCESS:      11630  HIT:      11628  MISS:          2
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       9221  HIT:       9159  MISS:         62
cpu1_L1I LOAD      ACCESS:       9221  HIT:       9159  MISS:         62
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        121  HIT:        113  MISS:          8
cpu1_STLB LOAD      ACCESS:        111  HIT:        104  MISS:          7
cpu1_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      49635  HIT:      49548  MISS:         87
cpu1_L1D LOAD      ACCESS:      20114  HIT:      20037  MISS:         77
cpu1_L1D RFO       ACCESS:      29513  HIT:      29503  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        160  HIT:         90  MISS:         70
cpu1_L2C LOAD      ACCESS:        139  HIT:         77  MISS:         62
cpu1_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.6036 instructions: 4008998 cycles: 2500000
cpu0_DTLB TOTAL     ACCESS:      29053  HIT:      28935  MISS:        118
cpu0_DTLB LOAD      ACCESS:      16878  HIT:      16770  MISS:        108
cpu0_DTLB RFO       ACCESS:      12175  HIT:      12165  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 21.3898 cycles
cpu0_ITLB TOTAL     ACCESS:      12120  HIT:      12118  MISS:          2
cpu0_ITLB LOAD      ACCESS:      12120  HIT:      12118  MISS:          2
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_L1I TOTAL     ACCESS:       8597  HIT:       8537  MISS:         60
cpu0_L1I LOAD      ACCESS:       8597  HIT:       8537  MISS:         60
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.85 cycles
cpu0_STLB TOTAL     ACCESS:        120  HIT:        112  MISS:          8
cpu0_STLB LOAD      ACCESS:        110  HIT:        103  MISS:          7
cpu0_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 186.75 cycles
cpu0_L1D TOTAL     ACCESS:      51459  HIT:      51374  MISS:         85
cpu0_L1D LOAD      ACCESS:      19825  HIT:      19750  MISS:         75
cpu0_L1D RFO       ACCESS:      31626  HIT:      31616  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          8  HIT:          8  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 156 cycles
cpu0_L2C TOTAL     ACCESS:        155  HIT:         87  MISS:         68
cpu0_L2C LOAD      ACCESS:        135  HIT:         75  MISS:         60
cpu0_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 180.868 cycles
LLC TOTAL     ACCESS:         68  HIT:          0  MISS:         68
LLC LOAD      ACCESS:         60  HIT:          0  MISS:         60
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 321.868 cycles

CPU 1 cumulative IPC: 1.59812 instructions: 3995288 cycles: 2500000
cpu1_DTLB TOTAL     ACCESS:      27421  HIT:      27302  MISS:        119
cpu1_DTLB LOAD      ACCESS:      16146  HIT:      16037  MISS:        109
cpu1_DTLB RFO       ACCESS:      11275  HIT:      11265  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 21.4286 cycles
cpu1_ITLB TOTAL     ACCESS:      11630  HIT:      11628  MISS:          2
cpu1_ITLB LOAD      ACCESS:      11630  HIT:      11628  MISS:          2
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.5 cycles
cpu1_L1I TOTAL     ACCESS:       9221  HIT:       9159  MISS:         62
cpu1_L1I LOAD      ACCESS:       9221  HIT:       9159  MISS:         62
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 13.6129 cycles
cpu1_STLB TOTAL     ACCESS:        121  HIT:        113  MISS:          8
cpu1_STLB LOAD      ACCESS:        111  HIT:        104  MISS:          7
cpu1_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 185 cycles
cpu1_L1D TOTAL     ACCESS:      49635  HIT:      49548  MISS:         87
cpu1_L1D LOAD      ACCESS:      20114  HIT:      20037  MISS:         77
cpu1_L1D RFO       ACCESS:      29513  HIT:      29503  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          8  HIT:          8  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 152.931 cycles
cpu1_L2C TOTAL     ACCESS:        160  HIT:         90  MISS:         70
cpu1_L2C LOAD      ACCESS:        139  HIT:         77  MISS:         62
cpu1_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 178.7 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 312.671 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          8  ROW_BUFFER_MISS:        130
 DBUS AVG_CONGESTED_CYCLE:    3.75419
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5471% MPKI: 0.149399 Average ROB Occupancy at Mispredict: 136.905
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000498878
BRANCH_CONDITIONAL: 0.148915
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4013% MPKI: 0.161941 Average ROB Occupancy at Mispredict: 119.369
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00050059
BRANCH_CONDITIONAL: 0.16144
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 33 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.61782 instructions: 4206321 cycles: 2600000
cpu0_DTLB TOTAL     ACCESS:      33824  HIT:      33816  MISS:          8
cpu0_DTLB LOAD      ACCESS:      18217  HIT:      18210  MISS:          7
cpu0_DTLB RFO       ACCESS:      15607  HIT:      15606  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14888  HIT:      14888  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14888  HIT:      14888  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7232  HIT:       7232  MISS:          0
cpu0_L1I LOAD      ACCESS:       7232  HIT:       7232  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64201  HIT:      64200  MISS:          1
cpu0_L1D LOAD      ACCESS:      21945  HIT:      21944  MISS:          1
cpu0_L1D RFO       ACCESS:      42256  HIT:      42256  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.61239 instructions: 4192215 cycles: 2600000
cpu1_DTLB TOTAL     ACCESS:      31807  HIT:      31799  MISS:          8
cpu1_DTLB LOAD      ACCESS:      16671  HIT:      16664  MISS:          7
cpu1_DTLB RFO       ACCESS:      15136  HIT:      15135  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14674  HIT:      14674  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14674  HIT:      14674  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6132  HIT:       6132  MISS:          0
cpu1_L1I LOAD      ACCESS:       6132  HIT:       6132  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63985  HIT:      63984  MISS:          1
cpu1_L1D LOAD      ACCESS:      21824  HIT:      21823  MISS:          1
cpu1_L1D RFO       ACCESS:      42161  HIT:      42161  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.61782 instructions: 4206321 cycles: 2600000
cpu0_DTLB TOTAL     ACCESS:      33824  HIT:      33816  MISS:          8
cpu0_DTLB LOAD      ACCESS:      18217  HIT:      18210  MISS:          7
cpu0_DTLB RFO       ACCESS:      15607  HIT:      15606  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.25 cycles
cpu0_ITLB TOTAL     ACCESS:      14888  HIT:      14888  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14888  HIT:      14888  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7232  HIT:       7232  MISS:          0
cpu0_L1I LOAD      ACCESS:       7232  HIT:       7232  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64201  HIT:      64200  MISS:          1
cpu0_L1D LOAD      ACCESS:      21945  HIT:      21944  MISS:          1
cpu0_L1D RFO       ACCESS:      42256  HIT:      42256  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.61239 instructions: 4192215 cycles: 2600000
cpu1_DTLB TOTAL     ACCESS:      31807  HIT:      31799  MISS:          8
cpu1_DTLB LOAD      ACCESS:      16671  HIT:      16664  MISS:          7
cpu1_DTLB RFO       ACCESS:      15136  HIT:      15135  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.75 cycles
cpu1_ITLB TOTAL     ACCESS:      14674  HIT:      14674  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14674  HIT:      14674  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6132  HIT:       6132  MISS:          0
cpu1_L1I LOAD      ACCESS:       6132  HIT:       6132  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63985  HIT:      63984  MISS:          1
cpu1_L1D LOAD      ACCESS:      21824  HIT:      21823  MISS:          1
cpu1_L1D RFO       ACCESS:      42161  HIT:      42161  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.75419
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0826% MPKI: 0.122661 Average ROB Occupancy at Mispredict: 193.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.122673
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0844% MPKI: 0.122608 Average ROB Occupancy at Mispredict: 193.932
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.122608
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 35 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.62893 instructions: 4398100 cycles: 2700000
cpu0_DTLB TOTAL     ACCESS:      33211  HIT:      33187  MISS:         24
cpu0_DTLB LOAD      ACCESS:      18023  HIT:      17999  MISS:         24
cpu0_DTLB RFO       ACCESS:      15188  HIT:      15188  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14297  HIT:      14297  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14297  HIT:      14297  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7624  HIT:       7624  MISS:          0
cpu0_L1I LOAD      ACCESS:       7624  HIT:       7624  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62558  HIT:      62557  MISS:          1
cpu0_L1D LOAD      ACCESS:      21602  HIT:      21601  MISS:          1
cpu0_L1D RFO       ACCESS:      40956  HIT:      40956  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62349 instructions: 4383411 cycles: 2700000
cpu1_DTLB TOTAL     ACCESS:      31294  HIT:      31271  MISS:         23
cpu1_DTLB LOAD      ACCESS:      16556  HIT:      16533  MISS:         23
cpu1_DTLB RFO       ACCESS:      14738  HIT:      14738  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14146  HIT:      14146  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14146  HIT:      14146  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6502  HIT:       6502  MISS:          0
cpu1_L1I LOAD      ACCESS:       6502  HIT:       6502  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62363  HIT:      62362  MISS:          1
cpu1_L1D LOAD      ACCESS:      21495  HIT:      21494  MISS:          1
cpu1_L1D RFO       ACCESS:      40868  HIT:      40868  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.62893 instructions: 4398100 cycles: 2700000
cpu0_DTLB TOTAL     ACCESS:      33211  HIT:      33187  MISS:         24
cpu0_DTLB LOAD      ACCESS:      18023  HIT:      17999  MISS:         24
cpu0_DTLB RFO       ACCESS:      15188  HIT:      15188  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.33333 cycles
cpu0_ITLB TOTAL     ACCESS:      14297  HIT:      14297  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14297  HIT:      14297  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7624  HIT:       7624  MISS:          0
cpu0_L1I LOAD      ACCESS:       7624  HIT:       7624  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62558  HIT:      62557  MISS:          1
cpu0_L1D LOAD      ACCESS:      21602  HIT:      21601  MISS:          1
cpu0_L1D RFO       ACCESS:      40956  HIT:      40956  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.62349 instructions: 4383411 cycles: 2700000
cpu1_DTLB TOTAL     ACCESS:      31294  HIT:      31271  MISS:         23
cpu1_DTLB LOAD      ACCESS:      16556  HIT:      16533  MISS:         23
cpu1_DTLB RFO       ACCESS:      14738  HIT:      14738  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.78261 cycles
cpu1_ITLB TOTAL     ACCESS:      14146  HIT:      14146  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14146  HIT:      14146  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6502  HIT:       6502  MISS:          0
cpu1_L1I LOAD      ACCESS:       6502  HIT:       6502  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62363  HIT:      62362  MISS:          1
cpu1_L1D LOAD      ACCESS:      21495  HIT:      21494  MISS:          1
cpu1_L1D RFO       ACCESS:      40868  HIT:      40868  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.75419
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0179% MPKI: 0.119359 Average ROB Occupancy at Mispredict: 185.023
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.11937
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.021% MPKI: 0.119313 Average ROB Occupancy at Mispredict: 184.013
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.119313
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 36 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.64014 instructions: 4592390 cycles: 2800000
cpu0_DTLB TOTAL     ACCESS:      33366  HIT:      33343  MISS:         23
cpu0_DTLB LOAD      ACCESS:      18082  HIT:      18060  MISS:         22
cpu0_DTLB RFO       ACCESS:      15284  HIT:      15283  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14827  HIT:      14827  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14827  HIT:      14827  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7027  HIT:       7027  MISS:          0
cpu0_L1I LOAD      ACCESS:       7027  HIT:       7027  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63028  HIT:      63026  MISS:          2
cpu0_L1D LOAD      ACCESS:      21742  HIT:      21740  MISS:          2
cpu0_L1D RFO       ACCESS:      41286  HIT:      41286  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.6349 instructions: 4577723 cycles: 2800000
cpu1_DTLB TOTAL     ACCESS:      31467  HIT:      31448  MISS:         19
cpu1_DTLB LOAD      ACCESS:      16644  HIT:      16626  MISS:         18
cpu1_DTLB RFO       ACCESS:      14823  HIT:      14822  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14701  HIT:      14701  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14701  HIT:      14701  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5900  HIT:       5900  MISS:          0
cpu1_L1I LOAD      ACCESS:       5900  HIT:       5900  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         19  HIT:         19  MISS:          0
cpu1_STLB LOAD      ACCESS:         18  HIT:         18  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62884  HIT:      62882  MISS:          2
cpu1_L1D LOAD      ACCESS:      21634  HIT:      21632  MISS:          2
cpu1_L1D RFO       ACCESS:      41250  HIT:      41250  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.64014 instructions: 4592390 cycles: 2800000
cpu0_DTLB TOTAL     ACCESS:      33366  HIT:      33343  MISS:         23
cpu0_DTLB LOAD      ACCESS:      18082  HIT:      18060  MISS:         22
cpu0_DTLB RFO       ACCESS:      15284  HIT:      15283  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.43478 cycles
cpu0_ITLB TOTAL     ACCESS:      14827  HIT:      14827  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14827  HIT:      14827  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7027  HIT:       7027  MISS:          0
cpu0_L1I LOAD      ACCESS:       7027  HIT:       7027  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63028  HIT:      63026  MISS:          2
cpu0_L1D LOAD      ACCESS:      21742  HIT:      21740  MISS:          2
cpu0_L1D RFO       ACCESS:      41286  HIT:      41286  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.6349 instructions: 4577723 cycles: 2800000
cpu1_DTLB TOTAL     ACCESS:      31467  HIT:      31448  MISS:         19
cpu1_DTLB LOAD      ACCESS:      16644  HIT:      16626  MISS:         18
cpu1_DTLB RFO       ACCESS:      14823  HIT:      14822  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.89474 cycles
cpu1_ITLB TOTAL     ACCESS:      14701  HIT:      14701  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14701  HIT:      14701  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5900  HIT:       5900  MISS:          0
cpu1_L1I LOAD      ACCESS:       5900  HIT:       5900  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         19  HIT:         19  MISS:          0
cpu1_STLB LOAD      ACCESS:         18  HIT:         18  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62884  HIT:      62882  MISS:          2
cpu1_L1D LOAD      ACCESS:      21634  HIT:      21632  MISS:          2
cpu1_L1D RFO       ACCESS:      41250  HIT:      41250  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.75419
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9508% MPKI: 0.1191 Average ROB Occupancy at Mispredict: 186.179
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.11911
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9519% MPKI: 0.119492 Average ROB Occupancy at Mispredict: 187.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.119492
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 38 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.64902 instructions: 4782145 cycles: 2900000
cpu0_DTLB TOTAL     ACCESS:      33072  HIT:      33042  MISS:         30
cpu0_DTLB LOAD      ACCESS:      18043  HIT:      18017  MISS:         26
cpu0_DTLB RFO       ACCESS:      15029  HIT:      15025  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14326  HIT:      14326  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14326  HIT:      14326  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7329  HIT:       7329  MISS:          0
cpu0_L1I LOAD      ACCESS:       7329  HIT:       7329  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62046  HIT:      62045  MISS:          1
cpu0_L1D LOAD      ACCESS:      21563  HIT:      21562  MISS:          1
cpu0_L1D RFO       ACCESS:      40483  HIT:      40483  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.64362 instructions: 4766504 cycles: 2900000
cpu1_DTLB TOTAL     ACCESS:      31049  HIT:      31017  MISS:         32
cpu1_DTLB LOAD      ACCESS:      16515  HIT:      16487  MISS:         28
cpu1_DTLB RFO       ACCESS:      14534  HIT:      14530  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14023  HIT:      14023  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14023  HIT:      14023  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6310  HIT:       6310  MISS:          0
cpu1_L1I LOAD      ACCESS:       6310  HIT:       6310  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         32  HIT:         32  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61666  HIT:      61665  MISS:          1
cpu1_L1D LOAD      ACCESS:      21364  HIT:      21363  MISS:          1
cpu1_L1D RFO       ACCESS:      40302  HIT:      40302  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.64902 instructions: 4782145 cycles: 2900000
cpu0_DTLB TOTAL     ACCESS:      33072  HIT:      33042  MISS:         30
cpu0_DTLB LOAD      ACCESS:      18043  HIT:      18017  MISS:         26
cpu0_DTLB RFO       ACCESS:      15029  HIT:      15025  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:      14326  HIT:      14326  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14326  HIT:      14326  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7329  HIT:       7329  MISS:          0
cpu0_L1I LOAD      ACCESS:       7329  HIT:       7329  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62046  HIT:      62045  MISS:          1
cpu0_L1D LOAD      ACCESS:      21563  HIT:      21562  MISS:          1
cpu0_L1D RFO       ACCESS:      40483  HIT:      40483  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.64362 instructions: 4766504 cycles: 2900000
cpu1_DTLB TOTAL     ACCESS:      31049  HIT:      31017  MISS:         32
cpu1_DTLB LOAD      ACCESS:      16515  HIT:      16487  MISS:         28
cpu1_DTLB RFO       ACCESS:      14534  HIT:      14530  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.84375 cycles
cpu1_ITLB TOTAL     ACCESS:      14023  HIT:      14023  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14023  HIT:      14023  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6310  HIT:       6310  MISS:          0
cpu1_L1I LOAD      ACCESS:       6310  HIT:       6310  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         32  HIT:         32  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61666  HIT:      61665  MISS:          1
cpu1_L1D LOAD      ACCESS:      21364  HIT:      21363  MISS:          1
cpu1_L1D RFO       ACCESS:      40302  HIT:      40302  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.75419
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9286% MPKI: 0.113956 Average ROB Occupancy at Mispredict: 176.824
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.113966
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9124% MPKI: 0.11434 Average ROB Occupancy at Mispredict: 174.719
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.11434
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 39 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.65799 instructions: 4973976 cycles: 3000000
cpu0_DTLB TOTAL     ACCESS:      33158  HIT:      33141  MISS:         17
cpu0_DTLB LOAD      ACCESS:      18069  HIT:      18052  MISS:         17
cpu0_DTLB RFO       ACCESS:      15089  HIT:      15089  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14664  HIT:      14664  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14664  HIT:      14664  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7001  HIT:       7001  MISS:          0
cpu0_L1I LOAD      ACCESS:       7001  HIT:       7001  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62262  HIT:      62261  MISS:          1
cpu0_L1D LOAD      ACCESS:      21571  HIT:      21570  MISS:          1
cpu0_L1D RFO       ACCESS:      40691  HIT:      40691  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.65356 instructions: 4960691 cycles: 3000000
cpu1_DTLB TOTAL     ACCESS:      31443  HIT:      31429  MISS:         14
cpu1_DTLB LOAD      ACCESS:      16636  HIT:      16622  MISS:         14
cpu1_DTLB RFO       ACCESS:      14807  HIT:      14807  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14761  HIT:      14761  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14761  HIT:      14761  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5796  HIT:       5796  MISS:          0
cpu1_L1I LOAD      ACCESS:       5796  HIT:       5796  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62889  HIT:      62888  MISS:          1
cpu1_L1D LOAD      ACCESS:      21634  HIT:      21633  MISS:          1
cpu1_L1D RFO       ACCESS:      41255  HIT:      41255  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          59555559

Region of Interest Statistics

CPU 0 cumulative IPC: 1.65799 instructions: 4973976 cycles: 3000000
cpu0_DTLB TOTAL     ACCESS:      33158  HIT:      33141  MISS:         17
cpu0_DTLB LOAD      ACCESS:      18069  HIT:      18052  MISS:         17
cpu0_DTLB RFO       ACCESS:      15089  HIT:      15089  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.41176 cycles
cpu0_ITLB TOTAL     ACCESS:      14664  HIT:      14664  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14664  HIT:      14664  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7001  HIT:       7001  MISS:          0
cpu0_L1I LOAD      ACCESS:       7001  HIT:       7001  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62262  HIT:      62261  MISS:          1
cpu0_L1D LOAD      ACCESS:      21571  HIT:      21570  MISS:          1
cpu0_L1D RFO       ACCESS:      40691  HIT:      40691  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.65356 instructions: 4960691 cycles: 3000000
cpu1_DTLB TOTAL     ACCESS:      31443  HIT:      31429  MISS:         14
cpu1_DTLB LOAD      ACCESS:      16636  HIT:      16622  MISS:         14
cpu1_DTLB RFO       ACCESS:      14807  HIT:      14807  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.92857 cycles
cpu1_ITLB TOTAL     ACCESS:      14761  HIT:      14761  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14761  HIT:      14761  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5796  HIT:       5796  MISS:          0
cpu1_L1I LOAD      ACCESS:       5796  HIT:       5796  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62889  HIT:      62888  MISS:          1
cpu1_L1D LOAD      ACCESS:      21634  HIT:      21633  MISS:          1
cpu1_L1D RFO       ACCESS:      41255  HIT:      41255  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.75419
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9379% MPKI: 0.109963 Average ROB Occupancy at Mispredict: 185.695
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.109972
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9874% MPKI: 0.108453 Average ROB Occupancy at Mispredict: 189.805
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.108453
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 41 sec) 
Finished CPU 0 instructions: 5000002 cycles: 3013560 cumulative IPC: 1.65917 (Simulation time: 0 hr 0 min 41 sec) 
Finished CPU 1 instructions: 5000003 cycles: 3021789 cumulative IPC: 1.65465 (Simulation time: 0 hr 0 min 41 sec) 
