-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_core_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4 : IN STD_LOGIC_VECTOR (11 downto 0);
    void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3 : IN STD_LOGIC_VECTOR (11 downto 0);
    void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2 : IN STD_LOGIC_VECTOR (11 downto 0);
    void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1 : IN STD_LOGIC_VECTOR (11 downto 0);
    void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data : IN STD_LOGIC_VECTOR (11 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (16 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (16 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (16 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (16 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (16 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of cnn_core_dense_latency_ap_fixed_12_6_5_3_0_ap_fixed_17_9_5_3_0_config4_mult_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv20_76 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001110110";
    constant ap_const_lv19_35 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000110101";
    constant ap_const_lv19_7FFCD : STD_LOGIC_VECTOR (18 downto 0) := "1111111111111001101";
    constant ap_const_lv19_23 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100011";
    constant ap_const_lv19_36 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000110110";
    constant ap_const_lv20_B7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010110111";
    constant ap_const_lv20_FFFB4 : STD_LOGIC_VECTOR (19 downto 0) := "11111111111110110100";
    constant ap_const_lv20_64 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001100100";
    constant ap_const_lv20_9E : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010011110";
    constant ap_const_lv20_FFF8B : STD_LOGIC_VECTOR (19 downto 0) := "11111111111110001011";
    constant ap_const_lv20_FFF9A : STD_LOGIC_VECTOR (19 downto 0) := "11111111111110011010";
    constant ap_const_lv20_FFF7B : STD_LOGIC_VECTOR (19 downto 0) := "11111111111101111011";
    constant ap_const_lv20_FFFB1 : STD_LOGIC_VECTOR (19 downto 0) := "11111111111110110001";
    constant ap_const_lv20_75 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001110101";
    constant ap_const_lv20_FFF9F : STD_LOGIC_VECTOR (19 downto 0) := "11111111111110011111";
    constant ap_const_lv20_FFFAE : STD_LOGIC_VECTOR (19 downto 0) := "11111111111110101110";
    constant ap_const_lv20_8E : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010001110";
    constant ap_const_lv18_3FFEA : STD_LOGIC_VECTOR (17 downto 0) := "111111111111101010";
    constant ap_const_lv20_54 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001010100";
    constant ap_const_lv18_3FFED : STD_LOGIC_VECTOR (17 downto 0) := "111111111111101101";
    constant ap_const_lv19_39 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000111001";
    constant ap_const_lv20_66 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001100110";
    constant ap_const_lv20_5C : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001011100";
    constant ap_const_lv19_7FFD6 : STD_LOGIC_VECTOR (18 downto 0) := "1111111111111010110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv16_FCC8 : STD_LOGIC_VECTOR (15 downto 0) := "1111110011001000";
    constant ap_const_lv15_7C54 : STD_LOGIC_VECTOR (14 downto 0) := "111110001010100";
    constant ap_const_lv12_E04 : STD_LOGIC_VECTOR (11 downto 0) := "111000000100";
    constant ap_const_lv16_FBF8 : STD_LOGIC_VECTOR (15 downto 0) := "1111101111111000";
    constant ap_const_lv12_C18 : STD_LOGIC_VECTOR (11 downto 0) := "110000011000";
    constant ap_const_lv15_15C : STD_LOGIC_VECTOR (14 downto 0) := "000000101011100";
    constant ap_const_lv15_1DC : STD_LOGIC_VECTOR (14 downto 0) := "000000111011100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";

attribute shreg_extract : string;
    signal trunc_ln42_2_reg_4461 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln42_3_reg_4466 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln42_120_fu_3546_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln42_120_reg_4471 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln42_20_reg_4477 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_22_reg_4482 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_23_reg_4487 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_27_reg_4492 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln42_29_reg_4497 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_30_reg_4502 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_1162_fu_3902_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1162_reg_4507 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1165_fu_3914_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1165_reg_4512 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1167_fu_3920_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1167_reg_4517 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1172_fu_3926_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1172_reg_4522 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1175_fu_3942_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1175_reg_4527 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1186_fu_3948_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1186_reg_4532 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1189_fu_3964_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_1189_reg_4537 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_1191_fu_3970_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1191_reg_4542 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1194_fu_3982_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1194_reg_4547 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln73_176_fu_148_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln42_118_fu_3998_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln73_176_fu_148_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mul_ln73_192_fu_149_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln73_1009_fu_3746_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln73_192_fu_149_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln73_174_fu_150_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln73_993_fu_3412_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln73_174_fu_150_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln73_187_fu_151_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln73_1003_fu_3609_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln73_187_fu_151_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln73_fu_154_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_fu_154_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln42_41_fu_155_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln42_41_fu_155_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln73_183_fu_156_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_183_fu_156_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln73_175_fu_157_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_175_fu_157_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln42_42_fu_159_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln73_1004_fu_3615_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln42_42_fu_159_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln73_181_fu_160_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_181_fu_160_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln73_186_fu_161_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_186_fu_161_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln42_43_fu_162_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln42_43_fu_162_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln73_182_fu_164_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_182_fu_164_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln73_177_fu_166_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_177_fu_166_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln73_184_fu_168_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_184_fu_168_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln73_190_fu_169_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln73_1007_fu_3735_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln73_190_fu_169_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln42_fu_170_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln42_fu_170_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln73_188_fu_171_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_180_fu_172_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_180_fu_172_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln73_173_fu_173_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_185_fu_176_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_185_fu_176_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln73_189_fu_177_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_189_fu_177_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln73_179_fu_178_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_179_fu_178_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln73_191_fu_179_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_191_fu_179_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln73_178_fu_180_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_178_fu_180_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln73_993_fu_3412_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_fu_154_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln_fu_3418_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln_fu_3432_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln_fu_3432_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln73_s_fu_3444_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln73_s_fu_3444_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln73_994_fu_3440_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln73_995_fu_3452_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln73_fu_3456_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln42_1_fu_3462_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln42_2_fu_3476_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_173_fu_173_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln73_994_fu_3496_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln73_994_fu_3496_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln73_997_fu_3504_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln73_fu_3508_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_4_fu_3514_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln73_174_fu_150_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln42_5_fu_3528_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_178_fu_180_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln73_179_fu_178_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln42_41_fu_155_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln73_182_fu_164_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln73_183_fu_156_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln73_1003_fu_3609_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln73_1004_fu_3615_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_184_fu_168_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln73_185_fu_176_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal mul_ln42_42_fu_159_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln42_43_fu_162_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln73_186_fu_161_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln73_999_fu_3673_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln73_999_fu_3673_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln73_1000_fu_3685_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln73_1000_fu_3685_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln73_1005_fu_3681_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln73_1006_fu_3693_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln73_850_fu_3697_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln42_24_fu_3703_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_187_fu_151_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln42_25_fu_3717_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln73_1007_fu_3735_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln73_1009_fu_3746_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln73_1001_fu_3752_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln73_1001_fu_3752_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln73_1010_fu_3760_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln73_1002_fu_3770_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln73_1002_fu_3770_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln73_851_fu_3764_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln73_1011_fu_3778_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln73_852_fu_3782_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln73_188_fu_171_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln73_189_fu_177_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln73_190_fu_169_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln73_191_fu_179_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln73_1003_fu_3838_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln73_1003_fu_3838_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln73_1012_fu_3846_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln73_1004_fu_3856_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln73_1004_fu_3856_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln73_853_fu_3850_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln73_1013_fu_3864_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln73_854_fu_3868_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln42_31_fu_3874_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln73_192_fu_149_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln42_32_fu_3888_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_12_fu_3555_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_19_fu_3623_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_fu_3428_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1164_fu_3908_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_26_fu_3788_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_13_fu_3565_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_14_fu_3575_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_21_fu_3643_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_116_fu_3472_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_1174_fu_3932_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_782_fu_3938_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_28_fu_3808_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_17_fu_3585_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_122_fu_3713_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_1015_fu_3524_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_1188_fu_3954_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln58_784_fu_3960_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln73_1017_fu_3884_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln42_18_fu_3595_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_117_fu_3538_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_125_fu_3898_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1193_fu_3976_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_123_fu_3727_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_118_fu_3998_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln73_995_fu_4006_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln73_995_fu_4006_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln73_998_fu_4014_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln73_996_fu_4024_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln73_996_fu_4024_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln73_846_fu_4018_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln73_1000_fu_4036_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln73_847_fu_4040_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln73_175_fu_157_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln42_fu_170_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln73_176_fu_148_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln73_997_fu_4086_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln73_997_fu_4086_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln73_999_fu_4032_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln73_1001_fu_4094_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln73_848_fu_4098_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln42_s_fu_4104_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln73_177_fu_166_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln73_998_fu_4128_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln73_998_fu_4128_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln73_1002_fu_4136_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln73_849_fu_4140_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln73_180_fu_172_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_ln73_181_fu_160_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln73_996_fu_3988_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_fu_4185_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln42_6_fu_4046_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1163_fu_4195_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_7_fu_4056_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_1016_fu_4179_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_1169_fu_4210_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_781_fu_4216_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_121_fu_4176_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1170_fu_4220_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1168_fu_4205_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_8_fu_4066_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1173_fu_4232_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_15_fu_4156_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_9_fu_4076_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln58_fu_4191_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1178_fu_4247_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1179_fu_4253_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1177_fu_4242_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_119_fu_4114_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1181_fu_4264_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_16_fu_4166_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln73_1014_fu_3991_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_1183_fu_4275_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_783_fu_4281_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln42_124_fu_4182_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1184_fu_4285_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1182_fu_4269_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_10_fu_4118_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln58_785_fu_4302_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1187_fu_4297_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln42_11_fu_4146_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_1192_fu_4311_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_fu_4200_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln2_fu_4321_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal x_1_fu_4226_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln111_1_fu_4335_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal x_2_fu_4237_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln111_2_fu_4349_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal x_3_fu_4258_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln111_3_fu_4363_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal x_4_fu_4291_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln111_4_fu_4377_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal x_5_fu_4305_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln111_5_fu_4391_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal x_6_fu_4316_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln111_6_fu_4405_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln111_fu_4331_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln111_1_fu_4345_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln111_2_fu_4359_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln111_3_fu_4373_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln111_4_fu_4387_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln111_5_fu_4401_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln111_6_fu_4415_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_return_4_int_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_return_5_int_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_return_6_int_reg : STD_LOGIC_VECTOR (16 downto 0);

    component cnn_core_mul_12s_8ns_20_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component cnn_core_mul_12s_7ns_19_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component cnn_core_mul_12s_7s_19_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component cnn_core_mul_12s_9ns_20_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component cnn_core_mul_12s_8s_20_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component cnn_core_mul_12s_9s_20_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component cnn_core_mul_12s_6s_18_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (11 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;



begin
    mul_12s_8ns_20_1_0_U2316 : component cnn_core_mul_12s_8ns_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln73_176_fu_148_p0,
        din1 => mul_ln73_176_fu_148_p1,
        dout => mul_ln73_176_fu_148_p2);

    mul_12s_7ns_19_1_0_U2317 : component cnn_core_mul_12s_7ns_19_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln73_192_fu_149_p0,
        din1 => mul_ln73_192_fu_149_p1,
        dout => mul_ln73_192_fu_149_p2);

    mul_12s_7s_19_1_0_U2318 : component cnn_core_mul_12s_7s_19_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln73_174_fu_150_p0,
        din1 => mul_ln73_174_fu_150_p1,
        dout => mul_ln73_174_fu_150_p2);

    mul_12s_7ns_19_1_0_U2319 : component cnn_core_mul_12s_7ns_19_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln73_187_fu_151_p0,
        din1 => mul_ln73_187_fu_151_p1,
        dout => mul_ln73_187_fu_151_p2);

    mul_12s_7ns_19_1_0_U2320 : component cnn_core_mul_12s_7ns_19_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln73_fu_154_p0,
        din1 => mul_ln73_fu_154_p1,
        dout => mul_ln73_fu_154_p2);

    mul_12s_9ns_20_1_0_U2321 : component cnn_core_mul_12s_9ns_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 9,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln42_41_fu_155_p0,
        din1 => mul_ln42_41_fu_155_p1,
        dout => mul_ln42_41_fu_155_p2);

    mul_12s_8s_20_1_0_U2322 : component cnn_core_mul_12s_8s_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln73_183_fu_156_p0,
        din1 => mul_ln73_183_fu_156_p1,
        dout => mul_ln73_183_fu_156_p2);

    mul_12s_8ns_20_1_0_U2323 : component cnn_core_mul_12s_8ns_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln73_175_fu_157_p0,
        din1 => mul_ln73_175_fu_157_p1,
        dout => mul_ln73_175_fu_157_p2);

    mul_12s_9ns_20_1_0_U2324 : component cnn_core_mul_12s_9ns_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 9,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln42_42_fu_159_p0,
        din1 => mul_ln42_42_fu_159_p1,
        dout => mul_ln42_42_fu_159_p2);

    mul_12s_8s_20_1_0_U2325 : component cnn_core_mul_12s_8s_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln73_181_fu_160_p0,
        din1 => mul_ln73_181_fu_160_p1,
        dout => mul_ln73_181_fu_160_p2);

    mul_12s_8s_20_1_0_U2326 : component cnn_core_mul_12s_8s_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln73_186_fu_161_p0,
        din1 => mul_ln73_186_fu_161_p1,
        dout => mul_ln73_186_fu_161_p2);

    mul_12s_9s_20_1_0_U2327 : component cnn_core_mul_12s_9s_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 9,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln42_43_fu_162_p0,
        din1 => mul_ln42_43_fu_162_p1,
        dout => mul_ln42_43_fu_162_p2);

    mul_12s_8s_20_1_0_U2328 : component cnn_core_mul_12s_8s_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln73_182_fu_164_p0,
        din1 => mul_ln73_182_fu_164_p1,
        dout => mul_ln73_182_fu_164_p2);

    mul_12s_8ns_20_1_0_U2329 : component cnn_core_mul_12s_8ns_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln73_177_fu_166_p0,
        din1 => mul_ln73_177_fu_166_p1,
        dout => mul_ln73_177_fu_166_p2);

    mul_12s_8s_20_1_0_U2330 : component cnn_core_mul_12s_8s_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln73_184_fu_168_p0,
        din1 => mul_ln73_184_fu_168_p1,
        dout => mul_ln73_184_fu_168_p2);

    mul_12s_8s_20_1_0_U2331 : component cnn_core_mul_12s_8s_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln73_190_fu_169_p0,
        din1 => mul_ln73_190_fu_169_p1,
        dout => mul_ln73_190_fu_169_p2);

    mul_12s_9ns_20_1_0_U2332 : component cnn_core_mul_12s_9ns_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 9,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln42_fu_170_p0,
        din1 => mul_ln42_fu_170_p1,
        dout => mul_ln42_fu_170_p2);

    mul_12s_6s_18_1_0_U2333 : component cnn_core_mul_12s_6s_18_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 6,
        dout_WIDTH => 18)
    port map (
        din0 => void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data,
        din1 => mul_ln73_188_fu_171_p1,
        dout => mul_ln73_188_fu_171_p2);

    mul_12s_8ns_20_1_0_U2334 : component cnn_core_mul_12s_8ns_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln73_180_fu_172_p0,
        din1 => mul_ln73_180_fu_172_p1,
        dout => mul_ln73_180_fu_172_p2);

    mul_12s_6s_18_1_0_U2335 : component cnn_core_mul_12s_6s_18_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 6,
        dout_WIDTH => 18)
    port map (
        din0 => void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4,
        din1 => mul_ln73_173_fu_173_p1,
        dout => mul_ln73_173_fu_173_p2);

    mul_12s_7ns_19_1_0_U2336 : component cnn_core_mul_12s_7ns_19_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln73_185_fu_176_p0,
        din1 => mul_ln73_185_fu_176_p1,
        dout => mul_ln73_185_fu_176_p2);

    mul_12s_8ns_20_1_0_U2337 : component cnn_core_mul_12s_8ns_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln73_189_fu_177_p0,
        din1 => mul_ln73_189_fu_177_p1,
        dout => mul_ln73_189_fu_177_p2);

    mul_12s_8ns_20_1_0_U2338 : component cnn_core_mul_12s_8ns_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln73_179_fu_178_p0,
        din1 => mul_ln73_179_fu_178_p1,
        dout => mul_ln73_179_fu_178_p2);

    mul_12s_7s_19_1_0_U2339 : component cnn_core_mul_12s_7s_19_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 7,
        dout_WIDTH => 19)
    port map (
        din0 => mul_ln73_191_fu_179_p0,
        din1 => mul_ln73_191_fu_179_p1,
        dout => mul_ln73_191_fu_179_p2);

    mul_12s_8s_20_1_0_U2340 : component cnn_core_mul_12s_8s_20_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 12,
        din1_WIDTH => 8,
        dout_WIDTH => 20)
    port map (
        din0 => mul_ln73_178_fu_180_p0,
        din1 => mul_ln73_178_fu_180_p1,
        dout => mul_ln73_178_fu_180_p2);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln58_1162_reg_4507 <= add_ln58_1162_fu_3902_p2;
                add_ln58_1165_reg_4512 <= add_ln58_1165_fu_3914_p2;
                add_ln58_1167_reg_4517 <= add_ln58_1167_fu_3920_p2;
                add_ln58_1172_reg_4522 <= add_ln58_1172_fu_3926_p2;
                add_ln58_1175_reg_4527 <= add_ln58_1175_fu_3942_p2;
                add_ln58_1186_reg_4532 <= add_ln58_1186_fu_3948_p2;
                add_ln58_1189_reg_4537 <= add_ln58_1189_fu_3964_p2;
                add_ln58_1191_reg_4542 <= add_ln58_1191_fu_3970_p2;
                add_ln58_1194_reg_4547 <= add_ln58_1194_fu_3982_p2;
                sext_ln42_120_reg_4471 <= sext_ln42_120_fu_3546_p1;
                trunc_ln42_20_reg_4477 <= mul_ln73_185_fu_176_p2(18 downto 4);
                trunc_ln42_22_reg_4482 <= mul_ln42_43_fu_162_p2(19 downto 4);
                trunc_ln42_23_reg_4487 <= mul_ln73_186_fu_161_p2(19 downto 4);
                trunc_ln42_27_reg_4492 <= mul_ln73_188_fu_171_p2(17 downto 4);
                trunc_ln42_29_reg_4497 <= mul_ln73_190_fu_169_p2(19 downto 4);
                trunc_ln42_2_reg_4461 <= trunc_ln42_2_fu_3476_p1(11 downto 3);
                trunc_ln42_30_reg_4502 <= mul_ln73_191_fu_179_p2(18 downto 4);
                trunc_ln42_3_reg_4466 <= mul_ln73_173_fu_173_p2(17 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= sext_ln111_fu_4331_p1;
                ap_return_1_int_reg <= sext_ln111_1_fu_4345_p1;
                ap_return_2_int_reg <= sext_ln111_2_fu_4359_p1;
                ap_return_3_int_reg <= sext_ln111_3_fu_4373_p1;
                ap_return_4_int_reg <= sext_ln111_4_fu_4387_p1;
                ap_return_5_int_reg <= sext_ln111_5_fu_4401_p1;
                ap_return_6_int_reg <= sext_ln111_6_fu_4415_p1;
            end if;
        end if;
    end process;
    add_ln58_1162_fu_3902_p2 <= std_logic_vector(unsigned(trunc_ln42_12_fu_3555_p4) + unsigned(trunc_ln42_19_fu_3623_p4));
    add_ln58_1163_fu_4195_p2 <= std_logic_vector(unsigned(add_ln58_1162_reg_4507) + unsigned(trunc_ln42_6_fu_4046_p4));
    add_ln58_1164_fu_3908_p2 <= std_logic_vector(signed(sext_ln42_fu_3428_p1) + signed(ap_const_lv16_FCC8));
    add_ln58_1165_fu_3914_p2 <= std_logic_vector(unsigned(add_ln58_1164_fu_3908_p2) + unsigned(trunc_ln42_26_fu_3788_p4));
    add_ln58_1167_fu_3920_p2 <= std_logic_vector(unsigned(trunc_ln42_13_fu_3565_p4) + unsigned(sext_ln42_fu_3428_p1));
    add_ln58_1168_fu_4205_p2 <= std_logic_vector(unsigned(add_ln58_1167_reg_4517) + unsigned(trunc_ln42_7_fu_4056_p4));
    add_ln58_1169_fu_4210_p2 <= std_logic_vector(signed(sext_ln73_1016_fu_4179_p1) + signed(ap_const_lv15_15C));
    add_ln58_1170_fu_4220_p2 <= std_logic_vector(signed(sext_ln58_781_fu_4216_p1) + signed(sext_ln42_121_fu_4176_p1));
    add_ln58_1172_fu_3926_p2 <= std_logic_vector(unsigned(trunc_ln42_14_fu_3575_p4) + unsigned(trunc_ln42_21_fu_3643_p4));
    add_ln58_1173_fu_4232_p2 <= std_logic_vector(unsigned(add_ln58_1172_reg_4522) + unsigned(trunc_ln42_8_fu_4066_p4));
    add_ln58_1174_fu_3932_p2 <= std_logic_vector(signed(sext_ln42_116_fu_3472_p1) + signed(ap_const_lv15_7C54));
    add_ln58_1175_fu_3942_p2 <= std_logic_vector(signed(sext_ln58_782_fu_3938_p1) + signed(trunc_ln42_28_fu_3808_p4));
    add_ln58_1177_fu_4242_p2 <= std_logic_vector(unsigned(trunc_ln42_15_fu_4156_p4) + unsigned(trunc_ln42_22_reg_4482));
    add_ln58_1178_fu_4247_p2 <= std_logic_vector(unsigned(trunc_ln42_9_fu_4076_p4) + unsigned(sext_ln58_fu_4191_p1));
    add_ln58_1179_fu_4253_p2 <= std_logic_vector(unsigned(add_ln58_1178_fu_4247_p2) + unsigned(trunc_ln42_29_reg_4497));
    add_ln58_1181_fu_4264_p2 <= std_logic_vector(unsigned(trunc_ln42_23_reg_4487) + unsigned(sext_ln42_119_fu_4114_p1));
    add_ln58_1182_fu_4269_p2 <= std_logic_vector(unsigned(add_ln58_1181_fu_4264_p2) + unsigned(trunc_ln42_16_fu_4166_p4));
    add_ln58_1183_fu_4275_p2 <= std_logic_vector(signed(sext_ln73_1014_fu_3991_p1) + signed(ap_const_lv15_1DC));
    add_ln58_1184_fu_4285_p2 <= std_logic_vector(signed(sext_ln58_783_fu_4281_p1) + signed(sext_ln42_124_fu_4182_p1));
    add_ln58_1186_fu_3948_p2 <= std_logic_vector(unsigned(trunc_ln42_17_fu_3585_p4) + unsigned(sext_ln42_122_fu_3713_p1));
    add_ln58_1187_fu_4297_p2 <= std_logic_vector(unsigned(add_ln58_1186_reg_4532) + unsigned(trunc_ln42_10_fu_4118_p4));
    add_ln58_1188_fu_3954_p2 <= std_logic_vector(signed(sext_ln73_1015_fu_3524_p1) + signed(ap_const_lv12_E04));
    add_ln58_1189_fu_3964_p2 <= std_logic_vector(signed(sext_ln58_784_fu_3960_p1) + signed(sext_ln73_1017_fu_3884_p1));
    add_ln58_1191_fu_3970_p2 <= std_logic_vector(unsigned(trunc_ln42_18_fu_3595_p4) + unsigned(sext_ln42_117_fu_3538_p1));
    add_ln58_1192_fu_4311_p2 <= std_logic_vector(unsigned(add_ln58_1191_reg_4542) + unsigned(trunc_ln42_11_fu_4146_p4));
    add_ln58_1193_fu_3976_p2 <= std_logic_vector(signed(sext_ln42_125_fu_3898_p1) + signed(ap_const_lv16_FBF8));
    add_ln58_1194_fu_3982_p2 <= std_logic_vector(unsigned(add_ln58_1193_fu_3976_p2) + unsigned(sext_ln42_123_fu_3727_p1));
    add_ln58_fu_4185_p2 <= std_logic_vector(signed(sext_ln73_996_fu_3988_p1) + signed(ap_const_lv12_C18));
    add_ln73_fu_3456_p2 <= std_logic_vector(signed(sext_ln73_994_fu_3440_p1) + signed(sext_ln73_995_fu_3452_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(sext_ln111_fu_4331_p1, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= sext_ln111_fu_4331_p1;
        else 
            ap_return_0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_1_assign_proc : process(sext_ln111_1_fu_4345_p1, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= sext_ln111_1_fu_4345_p1;
        else 
            ap_return_1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_2_assign_proc : process(sext_ln111_2_fu_4359_p1, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= sext_ln111_2_fu_4359_p1;
        else 
            ap_return_2 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_3_assign_proc : process(sext_ln111_3_fu_4373_p1, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= sext_ln111_3_fu_4373_p1;
        else 
            ap_return_3 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_4_assign_proc : process(sext_ln111_4_fu_4387_p1, ap_ce_reg, ap_return_4_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_4 <= ap_return_4_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_4 <= sext_ln111_4_fu_4387_p1;
        else 
            ap_return_4 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_5_assign_proc : process(sext_ln111_5_fu_4401_p1, ap_ce_reg, ap_return_5_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_5 <= ap_return_5_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_5 <= sext_ln111_5_fu_4401_p1;
        else 
            ap_return_5 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_6_assign_proc : process(sext_ln111_6_fu_4415_p1, ap_ce_reg, ap_return_6_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_6 <= ap_return_6_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_6 <= sext_ln111_6_fu_4415_p1;
        else 
            ap_return_6 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    mul_ln42_41_fu_155_p0 <= sext_ln42_120_fu_3546_p1(12 - 1 downto 0);
    mul_ln42_41_fu_155_p1 <= ap_const_lv20_B7(9 - 1 downto 0);
    mul_ln42_42_fu_159_p0 <= sext_ln73_1004_fu_3615_p1(12 - 1 downto 0);
    mul_ln42_42_fu_159_p1 <= ap_const_lv20_9E(9 - 1 downto 0);
    mul_ln42_43_fu_162_p0 <= sext_ln73_1004_fu_3615_p1(12 - 1 downto 0);
    mul_ln42_43_fu_162_p1 <= ap_const_lv20_FFF7B(9 - 1 downto 0);
    mul_ln42_fu_170_p0 <= sext_ln42_118_fu_3998_p1(12 - 1 downto 0);
    mul_ln42_fu_170_p1 <= ap_const_lv20_8E(9 - 1 downto 0);
    mul_ln73_173_fu_173_p1 <= ap_const_lv18_3FFED(6 - 1 downto 0);
    mul_ln73_174_fu_150_p0 <= sext_ln73_993_fu_3412_p1(12 - 1 downto 0);
    mul_ln73_174_fu_150_p1 <= ap_const_lv19_7FFCD(7 - 1 downto 0);
    mul_ln73_175_fu_157_p0 <= sext_ln42_118_fu_3998_p1(12 - 1 downto 0);
    mul_ln73_175_fu_157_p1 <= ap_const_lv20_64(8 - 1 downto 0);
    mul_ln73_176_fu_148_p0 <= sext_ln42_118_fu_3998_p1(12 - 1 downto 0);
    mul_ln73_176_fu_148_p1 <= ap_const_lv20_76(8 - 1 downto 0);
    mul_ln73_177_fu_166_p0 <= sext_ln42_118_fu_3998_p1(12 - 1 downto 0);
    mul_ln73_177_fu_166_p1 <= ap_const_lv20_75(8 - 1 downto 0);
    mul_ln73_178_fu_180_p0 <= sext_ln42_120_fu_3546_p1(12 - 1 downto 0);
    mul_ln73_178_fu_180_p1 <= ap_const_lv20_FFF9A(8 - 1 downto 0);
    mul_ln73_179_fu_178_p0 <= sext_ln42_120_fu_3546_p1(12 - 1 downto 0);
    mul_ln73_179_fu_178_p1 <= ap_const_lv20_5C(8 - 1 downto 0);
    mul_ln73_180_fu_172_p0 <= sext_ln42_120_reg_4471(12 - 1 downto 0);
    mul_ln73_180_fu_172_p1 <= ap_const_lv20_54(8 - 1 downto 0);
    mul_ln73_181_fu_160_p0 <= sext_ln42_120_reg_4471(12 - 1 downto 0);
    mul_ln73_181_fu_160_p1 <= ap_const_lv20_FFF8B(8 - 1 downto 0);
    mul_ln73_182_fu_164_p0 <= sext_ln42_120_fu_3546_p1(12 - 1 downto 0);
    mul_ln73_182_fu_164_p1 <= ap_const_lv20_FFFB1(8 - 1 downto 0);
    mul_ln73_183_fu_156_p0 <= sext_ln42_120_fu_3546_p1(12 - 1 downto 0);
    mul_ln73_183_fu_156_p1 <= ap_const_lv20_FFFB4(8 - 1 downto 0);
    mul_ln73_184_fu_168_p0 <= sext_ln73_1004_fu_3615_p1(12 - 1 downto 0);
    mul_ln73_184_fu_168_p1 <= ap_const_lv20_FFF9F(8 - 1 downto 0);
    mul_ln73_185_fu_176_p0 <= sext_ln73_1003_fu_3609_p1(12 - 1 downto 0);
    mul_ln73_185_fu_176_p1 <= ap_const_lv19_39(7 - 1 downto 0);
    mul_ln73_186_fu_161_p0 <= sext_ln73_1004_fu_3615_p1(12 - 1 downto 0);
    mul_ln73_186_fu_161_p1 <= ap_const_lv20_FFF9A(8 - 1 downto 0);
    mul_ln73_187_fu_151_p0 <= sext_ln73_1003_fu_3609_p1(12 - 1 downto 0);
    mul_ln73_187_fu_151_p1 <= ap_const_lv19_23(7 - 1 downto 0);
    mul_ln73_188_fu_171_p1 <= ap_const_lv18_3FFEA(6 - 1 downto 0);
    mul_ln73_189_fu_177_p0 <= sext_ln73_1007_fu_3735_p1(12 - 1 downto 0);
    mul_ln73_189_fu_177_p1 <= ap_const_lv20_66(8 - 1 downto 0);
    mul_ln73_190_fu_169_p0 <= sext_ln73_1007_fu_3735_p1(12 - 1 downto 0);
    mul_ln73_190_fu_169_p1 <= ap_const_lv20_FFFAE(8 - 1 downto 0);
    mul_ln73_191_fu_179_p0 <= sext_ln73_1009_fu_3746_p1(12 - 1 downto 0);
    mul_ln73_191_fu_179_p1 <= ap_const_lv19_7FFD6(7 - 1 downto 0);
    mul_ln73_192_fu_149_p0 <= sext_ln73_1009_fu_3746_p1(12 - 1 downto 0);
    mul_ln73_192_fu_149_p1 <= ap_const_lv19_35(7 - 1 downto 0);
    mul_ln73_fu_154_p0 <= sext_ln73_993_fu_3412_p1(12 - 1 downto 0);
    mul_ln73_fu_154_p1 <= ap_const_lv19_36(7 - 1 downto 0);
        sext_ln111_1_fu_4345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln111_1_fu_4335_p4),17));

        sext_ln111_2_fu_4359_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln111_2_fu_4349_p4),17));

        sext_ln111_3_fu_4373_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln111_3_fu_4363_p4),17));

        sext_ln111_4_fu_4387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln111_4_fu_4377_p4),17));

        sext_ln111_5_fu_4401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln111_5_fu_4391_p4),17));

        sext_ln111_6_fu_4415_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln111_6_fu_4405_p4),17));

        sext_ln111_fu_4331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln2_fu_4321_p4),17));

        sext_ln42_116_fu_3472_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_1_fu_3462_p4),15));

        sext_ln42_117_fu_3538_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_5_fu_3528_p4),16));

    sext_ln42_118_fu_3998_p0 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3;
        sext_ln42_118_fu_3998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln42_118_fu_3998_p0),20));

        sext_ln42_119_fu_4114_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_s_fu_4104_p4),16));

        sext_ln42_120_fu_3546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2),20));

        sext_ln42_121_fu_4176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_20_reg_4477),16));

        sext_ln42_122_fu_3713_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_24_fu_3703_p4),16));

        sext_ln42_123_fu_3727_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_25_fu_3717_p4),16));

        sext_ln42_124_fu_4182_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_30_reg_4502),16));

        sext_ln42_125_fu_3898_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_32_fu_3888_p4),16));

        sext_ln42_fu_3428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_3418_p4),16));

        sext_ln58_781_fu_4216_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_1169_fu_4210_p2),16));

        sext_ln58_782_fu_3938_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_1174_fu_3932_p2),16));

        sext_ln58_783_fu_4281_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_1183_fu_4275_p2),16));

        sext_ln58_784_fu_3960_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_1188_fu_3954_p2),15));

        sext_ln58_785_fu_4302_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_1189_reg_4537),16));

        sext_ln58_fu_4191_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_fu_4185_p2),16));

        sext_ln73_1000_fu_4036_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln73_996_fu_4024_p3),20));

        sext_ln73_1001_fu_4094_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln73_997_fu_4086_p3),19));

        sext_ln73_1002_fu_4136_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln73_998_fu_4128_p3),20));

    sext_ln73_1003_fu_3609_p0 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1;
        sext_ln73_1003_fu_3609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln73_1003_fu_3609_p0),19));

    sext_ln73_1004_fu_3615_p0 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1;
        sext_ln73_1004_fu_3615_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln73_1004_fu_3615_p0),20));

        sext_ln73_1005_fu_3681_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln73_999_fu_3673_p3),19));

        sext_ln73_1006_fu_3693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln73_1000_fu_3685_p3),19));

    sext_ln73_1007_fu_3735_p0 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data;
        sext_ln73_1007_fu_3735_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln73_1007_fu_3735_p0),20));

    sext_ln73_1009_fu_3746_p0 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data;
        sext_ln73_1009_fu_3746_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln73_1009_fu_3746_p0),19));

        sext_ln73_1010_fu_3760_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln73_1001_fu_3752_p3),20));

        sext_ln73_1011_fu_3778_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln73_1002_fu_3770_p3),20));

        sext_ln73_1012_fu_3846_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln73_1003_fu_3838_p3),18));

        sext_ln73_1013_fu_3864_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln73_1004_fu_3856_p3),18));

        sext_ln73_1014_fu_3991_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_3_reg_4466),15));

        sext_ln73_1015_fu_3524_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_4_fu_3514_p4),12));

        sext_ln73_1016_fu_4179_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_27_reg_4492),15));

        sext_ln73_1017_fu_3884_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_31_fu_3874_p4),15));

    sext_ln73_993_fu_3412_p0 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4;
        sext_ln73_993_fu_3412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln73_993_fu_3412_p0),19));

        sext_ln73_994_fu_3440_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_3432_p3),18));

        sext_ln73_995_fu_3452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln73_s_fu_3444_p3),18));

        sext_ln73_996_fu_3988_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln42_2_reg_4461),12));

        sext_ln73_997_fu_3504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln73_994_fu_3496_p3),15));

        sext_ln73_998_fu_4014_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln73_995_fu_4006_p3),20));

        sext_ln73_999_fu_4032_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln73_996_fu_4024_p3),19));

    shl_ln73_1000_fu_3685_p1 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1;
    shl_ln73_1000_fu_3685_p3 <= (shl_ln73_1000_fu_3685_p1 & ap_const_lv3_0);
    shl_ln73_1001_fu_3752_p1 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data;
    shl_ln73_1001_fu_3752_p3 <= (shl_ln73_1001_fu_3752_p1 & ap_const_lv7_0);
    shl_ln73_1002_fu_3770_p1 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data;
    shl_ln73_1002_fu_3770_p3 <= (shl_ln73_1002_fu_3770_p1 & ap_const_lv1_0);
    shl_ln73_1003_fu_3838_p1 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data;
    shl_ln73_1003_fu_3838_p3 <= (shl_ln73_1003_fu_3838_p1 & ap_const_lv5_0);
    shl_ln73_1004_fu_3856_p1 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data;
    shl_ln73_1004_fu_3856_p3 <= (shl_ln73_1004_fu_3856_p1 & ap_const_lv2_0);
    shl_ln73_994_fu_3496_p1 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4;
    shl_ln73_994_fu_3496_p3 <= (shl_ln73_994_fu_3496_p1 & ap_const_lv2_0);
    shl_ln73_995_fu_4006_p1 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3;
    shl_ln73_995_fu_4006_p3 <= (shl_ln73_995_fu_4006_p1 & ap_const_lv7_0);
    shl_ln73_996_fu_4024_p1 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3;
    shl_ln73_996_fu_4024_p3 <= (shl_ln73_996_fu_4024_p1 & ap_const_lv1_0);
    shl_ln73_997_fu_4086_p1 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3;
    shl_ln73_997_fu_4086_p3 <= (shl_ln73_997_fu_4086_p1 & ap_const_lv6_0);
    shl_ln73_998_fu_4128_p1 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3;
    shl_ln73_998_fu_4128_p3 <= (shl_ln73_998_fu_4128_p1 & ap_const_lv2_0);
    shl_ln73_999_fu_3673_p1 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1;
    shl_ln73_999_fu_3673_p3 <= (shl_ln73_999_fu_3673_p1 & ap_const_lv6_0);
    shl_ln73_s_fu_3444_p1 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4;
    shl_ln73_s_fu_3444_p3 <= (shl_ln73_s_fu_3444_p1 & ap_const_lv1_0);
    shl_ln_fu_3432_p1 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4;
    shl_ln_fu_3432_p3 <= (shl_ln_fu_3432_p1 & ap_const_lv5_0);
    sub_ln73_846_fu_4018_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(sext_ln73_998_fu_4014_p1));
    sub_ln73_847_fu_4040_p2 <= std_logic_vector(unsigned(sub_ln73_846_fu_4018_p2) - unsigned(sext_ln73_1000_fu_4036_p1));
    sub_ln73_848_fu_4098_p2 <= std_logic_vector(signed(sext_ln73_999_fu_4032_p1) - signed(sext_ln73_1001_fu_4094_p1));
    sub_ln73_849_fu_4140_p2 <= std_logic_vector(unsigned(sub_ln73_846_fu_4018_p2) - unsigned(sext_ln73_1002_fu_4136_p1));
    sub_ln73_850_fu_3697_p2 <= std_logic_vector(signed(sext_ln73_1005_fu_3681_p1) - signed(sext_ln73_1006_fu_3693_p1));
    sub_ln73_851_fu_3764_p2 <= std_logic_vector(unsigned(ap_const_lv20_0) - unsigned(sext_ln73_1010_fu_3760_p1));
    sub_ln73_852_fu_3782_p2 <= std_logic_vector(unsigned(sub_ln73_851_fu_3764_p2) - unsigned(sext_ln73_1011_fu_3778_p1));
    sub_ln73_853_fu_3850_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(sext_ln73_1012_fu_3846_p1));
    sub_ln73_854_fu_3868_p2 <= std_logic_vector(unsigned(sub_ln73_853_fu_3850_p2) - unsigned(sext_ln73_1013_fu_3864_p1));
    sub_ln73_fu_3508_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(sext_ln73_997_fu_3504_p1));
    trunc_ln111_1_fu_4335_p4 <= x_1_fu_4226_p2(15 downto 2);
    trunc_ln111_2_fu_4349_p4 <= x_2_fu_4237_p2(15 downto 2);
    trunc_ln111_3_fu_4363_p4 <= x_3_fu_4258_p2(15 downto 2);
    trunc_ln111_4_fu_4377_p4 <= x_4_fu_4291_p2(15 downto 2);
    trunc_ln111_5_fu_4391_p4 <= x_5_fu_4305_p2(15 downto 2);
    trunc_ln111_6_fu_4405_p4 <= x_6_fu_4316_p2(15 downto 2);
    trunc_ln2_fu_4321_p4 <= x_fu_4200_p2(15 downto 2);
    trunc_ln42_10_fu_4118_p4 <= mul_ln73_177_fu_166_p2(19 downto 4);
    trunc_ln42_11_fu_4146_p4 <= sub_ln73_849_fu_4140_p2(19 downto 4);
    trunc_ln42_12_fu_3555_p4 <= mul_ln73_178_fu_180_p2(19 downto 4);
    trunc_ln42_13_fu_3565_p4 <= mul_ln73_179_fu_178_p2(19 downto 4);
    trunc_ln42_14_fu_3575_p4 <= mul_ln42_41_fu_155_p2(19 downto 4);
    trunc_ln42_15_fu_4156_p4 <= mul_ln73_180_fu_172_p2(19 downto 4);
    trunc_ln42_16_fu_4166_p4 <= mul_ln73_181_fu_160_p2(19 downto 4);
    trunc_ln42_17_fu_3585_p4 <= mul_ln73_182_fu_164_p2(19 downto 4);
    trunc_ln42_18_fu_3595_p4 <= mul_ln73_183_fu_156_p2(19 downto 4);
    trunc_ln42_19_fu_3623_p4 <= mul_ln73_184_fu_168_p2(19 downto 4);
    trunc_ln42_1_fu_3462_p4 <= add_ln73_fu_3456_p2(17 downto 4);
    trunc_ln42_21_fu_3643_p4 <= mul_ln42_42_fu_159_p2(19 downto 4);
    trunc_ln42_24_fu_3703_p4 <= sub_ln73_850_fu_3697_p2(18 downto 4);
    trunc_ln42_25_fu_3717_p4 <= mul_ln73_187_fu_151_p2(18 downto 4);
    trunc_ln42_26_fu_3788_p4 <= sub_ln73_852_fu_3782_p2(19 downto 4);
    trunc_ln42_28_fu_3808_p4 <= mul_ln73_189_fu_177_p2(19 downto 4);
    trunc_ln42_2_fu_3476_p1 <= void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4;
    trunc_ln42_31_fu_3874_p4 <= sub_ln73_854_fu_3868_p2(17 downto 4);
    trunc_ln42_32_fu_3888_p4 <= mul_ln73_192_fu_149_p2(18 downto 4);
    trunc_ln42_4_fu_3514_p4 <= sub_ln73_fu_3508_p2(14 downto 4);
    trunc_ln42_5_fu_3528_p4 <= mul_ln73_174_fu_150_p2(18 downto 4);
    trunc_ln42_6_fu_4046_p4 <= sub_ln73_847_fu_4040_p2(19 downto 4);
    trunc_ln42_7_fu_4056_p4 <= mul_ln73_175_fu_157_p2(19 downto 4);
    trunc_ln42_8_fu_4066_p4 <= mul_ln42_fu_170_p2(19 downto 4);
    trunc_ln42_9_fu_4076_p4 <= mul_ln73_176_fu_148_p2(19 downto 4);
    trunc_ln42_s_fu_4104_p4 <= sub_ln73_848_fu_4098_p2(18 downto 4);
    trunc_ln_fu_3418_p4 <= mul_ln73_fu_154_p2(18 downto 4);
    x_1_fu_4226_p2 <= std_logic_vector(unsigned(add_ln58_1170_fu_4220_p2) + unsigned(add_ln58_1168_fu_4205_p2));
    x_2_fu_4237_p2 <= std_logic_vector(unsigned(add_ln58_1175_reg_4527) + unsigned(add_ln58_1173_fu_4232_p2));
    x_3_fu_4258_p2 <= std_logic_vector(unsigned(add_ln58_1179_fu_4253_p2) + unsigned(add_ln58_1177_fu_4242_p2));
    x_4_fu_4291_p2 <= std_logic_vector(unsigned(add_ln58_1184_fu_4285_p2) + unsigned(add_ln58_1182_fu_4269_p2));
    x_5_fu_4305_p2 <= std_logic_vector(signed(sext_ln58_785_fu_4302_p1) + signed(add_ln58_1187_fu_4297_p2));
    x_6_fu_4316_p2 <= std_logic_vector(unsigned(add_ln58_1194_reg_4547) + unsigned(add_ln58_1192_fu_4311_p2));
    x_fu_4200_p2 <= std_logic_vector(unsigned(add_ln58_1165_reg_4512) + unsigned(add_ln58_1163_fu_4195_p2));
end behav;
