/*
 * Copyright 2022-2023 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef _MEMORY_H_
#define _MEMORY_H_

#ifdef CONFIG_BOARD_IMX8MP_EVK

#define	HYPERVISOR_COMM_BASE	0x80000000
#define	PCI_MMIO_BASE		0xff000000

#elif defined (CONFIG_BOARD_IMX8MN_EVK)

#define	HYPERVISOR_COMM_BASE	0x80000000
#define	PCI_MMIO_BASE		0xff000000

#elif defined (CONFIG_BOARD_IMX8MM_EVK)

#define	HYPERVISOR_COMM_BASE	0x80000000
#define	PCI_MMIO_BASE		0xff000000

#elif defined (CONFIG_BOARD_IMX93_EVK)

#define	HYPERVISOR_COMM_BASE	0x80000000
#define	PCI_MMIO_BASE		0xff000000

#endif

#endif /* _MEMORY_H_ */
