#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jun 17 18:00:27 2024
# Process ID: 17783
# Current directory: /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code
# Command line: vivado
# Log file: /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/vivado.log
# Journal file: /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 6270.602 ; gain = 131.637 ; free physical = 9976 ; free virtual = 21969
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
[Mon Jun 17 18:02:00 2024] Launched synth_1...
Run output will be captured here: /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project/project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Jun 17 18:03:15 2024] Launched impl_1...
Run output will be captured here: /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project/project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Jun 17 18:05:19 2024] Launched impl_1...
Run output will be captured here: /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project/project.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Jun 17 18:08:11 2024] Launched impl_1...
Run output will be captured here: /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Jun 17 18:20:24 2024] Launched synth_1...
Run output will be captured here: /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project/project.runs/synth_1/runme.log
[Mon Jun 17 18:20:24 2024] Launched impl_1...
Run output will be captured here: /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project/project.runs/impl_1/runme.log
close_project
create_project project_1 /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/data/ip'.
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files -norecurse /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project.vhd
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project.xdc
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/testbench.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 6
[Mon Jun 17 18:26:43 2024] Launched synth_1...
Run output will be captured here: /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Jun 17 18:28:38 2024] Launched impl_1...
Run output will be captured here: /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj project_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/sources_1/imports/Code/project.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project
INFO: [VRFC 10-163] Analyzing VHDL file "/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/sim_1/imports/Code/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 567e9b2c58194df3ae3eef851bc0d3e3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavior of entity xil_defaultlib.project [project_default]
Compiling architecture behavior of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/project_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 17 18:29:11 2024...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 6402.145 ; gain = 0.000 ; free physical = 9374 ; free virtual = 21569
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'add_wave' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 6470.957 ; gain = 68.812 ; free physical = 9349 ; free virtual = 21552
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Jun 17 18:30:43 2024] Launched impl_1...
Run output will be captured here: /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj project_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 567e9b2c58194df3ae3eef851bc0d3e3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_hw
close_hw
run 3000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj project_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 567e9b2c58194df3ae3eef851bc0d3e3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 3000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj project_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 567e9b2c58194df3ae3eef851bc0d3e3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 2000 ns
reset_run impl_1
launch_runs impl_1 -jobs 6
[Mon Jun 17 18:40:14 2024] Launched impl_1...
Run output will be captured here: /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 6
[Mon Jun 17 18:40:36 2024] Launched impl_1...
Run output will be captured here: /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7175.137 ; gain = 0.000 ; free physical = 8979 ; free virtual = 21178
Restored from archive | CPU: 0.010000 secs | Memory: 0.041687 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7175.137 ; gain = 0.000 ; free physical = 8979 ; free virtual = 21178
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:01:09 . Memory (MB): peak = 7339.734 ; gain = 850.277 ; free physical = 8910 ; free virtual = 21108
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc]
WARNING: [Vivado 12-584] No ports matched 'max_occupancy[0]'. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'max_occupancy[1]'. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'max_occupancy[2]'. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'max_occupancy[3]'. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_schematic -format pdf -orientation landscape -force /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/synthesized_project.pdf
/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/synthesized_project.pdf
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: project
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 7528.395 ; gain = 45.418 ; free physical = 8698 ; free virtual = 20901
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project' [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/sources_1/imports/Code/project.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'project' (1#1) [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/sources_1/imports/Code/project.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 7552.402 ; gain = 69.426 ; free physical = 8714 ; free virtual = 20917
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7552.402 ; gain = 69.426 ; free physical = 8714 ; free virtual = 20917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7552.402 ; gain = 69.426 ; free physical = 8714 ; free virtual = 20917
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc]
WARNING: [Vivado 12-584] No ports matched 'max_occupancy[0]'. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'max_occupancy[1]'. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'max_occupancy[2]'. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'max_occupancy[3]'. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/project_1/project_1.srcs/constrs_1/imports/Code/project.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7702.492 ; gain = 219.516 ; free physical = 8611 ; free virtual = 20814
5 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
write_schematic -format pdf -orientation landscape -force /nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/elaborated_project.pdf
/nfs/home/k/k_mandio/COEN313/Project/Modelsim/Code/elaborated_project.pdf
