// Seed: 3137709344
module module_0 (
    output logic id_0,
    input id_1,
    input id_2
);
  assign id_0 = 1;
  logic id_3 = id_2;
  initial id_0 = id_1[1'b0];
endmodule
`define pp_3 0
`define pp_4 0
