# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../FullAdder/FullAdder.srcs/sources_1/new/FullAdder.vhd" \
"../../../../FullAdderSimFile.srcs/sim_1/new/test_Full_Adder_3.vhd" \

# Do not sort compile order
nosort
