INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeong_M/Desktop/computer composition/Experiment1_Adder/Experiment1_Adder.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-311] analyzing module Adder16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeong_M/Desktop/computer composition/Experiment1_Adder/Experiment1_Adder.srcs/sim_1/new/tb_adder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yeong_M/Desktop/computer composition/Experiment1_Adder/Experiment1_Adder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
