<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NEORV32 - Software Framework Documentation: sw/example/bit_manipulation/neorv32_b_extension_intrinsics.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="neorv32_logo_transparent_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NEORV32 - Software Framework Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_f0f9b27afba2e8cc2da6e5fddcc1a8c9.html">example</a></li><li class="navelem"><a class="el" href="dir_ca76764dbdf722d8ff26537410b7d7cc.html">bit_manipulation</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">neorv32_b_extension_intrinsics.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>"Intrinsic" library for the NEORV32 bit manipulation B extension. Also provides emulation functions for all intrinsics (functionality re-built in pure software).  
<a href="#details">More...</a></p>

<p><a href="neorv32__b__extension__intrinsics_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a0587da51a61e102573d287ed155eb191"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a0587da51a61e102573d287ed155eb191">riscv_intrinsic_clz</a> (uint32_t rs1)</td></tr>
<tr class="separator:a0587da51a61e102573d287ed155eb191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3642ea67049c55c8bbfef6baf7e6d29"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ad3642ea67049c55c8bbfef6baf7e6d29">riscv_intrinsic_ctz</a> (uint32_t rs1)</td></tr>
<tr class="separator:ad3642ea67049c55c8bbfef6baf7e6d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97c070e03b910a0482282abf91ea54f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ad97c070e03b910a0482282abf91ea54f">riscv_intrinsic_cpop</a> (uint32_t rs1)</td></tr>
<tr class="separator:ad97c070e03b910a0482282abf91ea54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07299caa102ec15f5a2d70bdc7b178c5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a07299caa102ec15f5a2d70bdc7b178c5">riscv_intrinsic_sextb</a> (uint32_t rs1)</td></tr>
<tr class="separator:a07299caa102ec15f5a2d70bdc7b178c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06a03f1c541c04ff40165e9dac5cece"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ae06a03f1c541c04ff40165e9dac5cece">riscv_intrinsic_sexth</a> (uint32_t rs1)</td></tr>
<tr class="separator:ae06a03f1c541c04ff40165e9dac5cece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf9fcb8b8abfce28d8c360b20519fa8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aebf9fcb8b8abfce28d8c360b20519fa8">riscv_intrinsic_min</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:aebf9fcb8b8abfce28d8c360b20519fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f2c6379cc26601ad65e22fd9ba7366"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#af7f2c6379cc26601ad65e22fd9ba7366">riscv_intrinsic_minu</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:af7f2c6379cc26601ad65e22fd9ba7366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c60f2cf4bcc94064b8c842b3e5e9409"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a9c60f2cf4bcc94064b8c842b3e5e9409">riscv_intrinsic_max</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a9c60f2cf4bcc94064b8c842b3e5e9409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb83f978bd81607e4134c8178e37e5e0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#afb83f978bd81607e4134c8178e37e5e0">riscv_intrinsic_maxu</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:afb83f978bd81607e4134c8178e37e5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f752788a72fde86fea8cbafafff9ab"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a88f752788a72fde86fea8cbafafff9ab">riscv_intrinsic_pack</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a88f752788a72fde86fea8cbafafff9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c1f1a213fbef1d3ba368d4a7827d52"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aa7c1f1a213fbef1d3ba368d4a7827d52">riscv_intrinsic_andn</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:aa7c1f1a213fbef1d3ba368d4a7827d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b79c4aab93a2df5d72e033ac572af62"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a5b79c4aab93a2df5d72e033ac572af62">riscv_intrinsic_orn</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a5b79c4aab93a2df5d72e033ac572af62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1b7f718c65ac2679ee4597f5576500"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ada1b7f718c65ac2679ee4597f5576500">riscv_intrinsic_xnor</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:ada1b7f718c65ac2679ee4597f5576500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a416e63fe0c0ec465007ca8955e50e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a60a416e63fe0c0ec465007ca8955e50e">riscv_intrinsic_rol</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a60a416e63fe0c0ec465007ca8955e50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41380d9ff38b7c13d7dd59aac7493ae3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a41380d9ff38b7c13d7dd59aac7493ae3">riscv_intrinsic_ror</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a41380d9ff38b7c13d7dd59aac7493ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a604be6f0aba2fb66ffb4ce05c5312e8f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a604be6f0aba2fb66ffb4ce05c5312e8f">riscv_intrinsic_rori20</a> (uint32_t rs1)</td></tr>
<tr class="separator:a604be6f0aba2fb66ffb4ce05c5312e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8303293b4dea9fa86400a0337e2bb4fa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a8303293b4dea9fa86400a0337e2bb4fa">riscv_intrinsic_orcb</a> (uint32_t rs1)</td></tr>
<tr class="separator:a8303293b4dea9fa86400a0337e2bb4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e32bd0a34fdb6a26b95e293bcf1695"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a38e32bd0a34fdb6a26b95e293bcf1695">riscv_intrinsic_rev8</a> (uint32_t rs1)</td></tr>
<tr class="separator:a38e32bd0a34fdb6a26b95e293bcf1695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb4d0fdd42bbff897fec41328b28cbf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#acfb4d0fdd42bbff897fec41328b28cbf">riscv_intrinsic_sbclr</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:acfb4d0fdd42bbff897fec41328b28cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bedd8d5949415498996a8367608cdf1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a9bedd8d5949415498996a8367608cdf1">riscv_intrinsic_sbset</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a9bedd8d5949415498996a8367608cdf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6304145a3ccb338e42226bcd183a0beb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a6304145a3ccb338e42226bcd183a0beb">riscv_intrinsic_sbinv</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a6304145a3ccb338e42226bcd183a0beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c691ba562df53f83e7fcd02350c407"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a32c691ba562df53f83e7fcd02350c407">riscv_intrinsic_sbext</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a32c691ba562df53f83e7fcd02350c407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900b661e90e1a5f9927e59d9c15fb899"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a900b661e90e1a5f9927e59d9c15fb899">riscv_intrinsic_sbclri20</a> (uint32_t rs1)</td></tr>
<tr class="separator:a900b661e90e1a5f9927e59d9c15fb899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c892bc92a53b573d3313190149cfd8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a28c892bc92a53b573d3313190149cfd8">riscv_intrinsic_sbseti20</a> (uint32_t rs1)</td></tr>
<tr class="separator:a28c892bc92a53b573d3313190149cfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad856e3227addb6a8796f914e96721fb2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ad856e3227addb6a8796f914e96721fb2">riscv_intrinsic_sbinvi20</a> (uint32_t rs1)</td></tr>
<tr class="separator:ad856e3227addb6a8796f914e96721fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b35ff72ddcbf92aa7ef1af82bcc311"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a95b35ff72ddcbf92aa7ef1af82bcc311">riscv_intrinsic_sbexti20</a> (uint32_t rs1)</td></tr>
<tr class="separator:a95b35ff72ddcbf92aa7ef1af82bcc311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60cc372a541034b6189e972a02cac205"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a60cc372a541034b6189e972a02cac205">riscv_intrinsic_sh1add</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a60cc372a541034b6189e972a02cac205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa92c7213703bbf759d22aa564f58c0d4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aa92c7213703bbf759d22aa564f58c0d4">riscv_intrinsic_sh2add</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:aa92c7213703bbf759d22aa564f58c0d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aeea97fa7dfd6aebecbd82a8ba5c54c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a4aeea97fa7dfd6aebecbd82a8ba5c54c">riscv_intrinsic_sh3add</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a4aeea97fa7dfd6aebecbd82a8ba5c54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9755f1969427bcffa5aaed4843376698"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a9755f1969427bcffa5aaed4843376698">riscv_emulate_clz</a> (uint32_t rs1)</td></tr>
<tr class="separator:a9755f1969427bcffa5aaed4843376698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac809501c70627d6fd8ba72f904fd3dc1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ac809501c70627d6fd8ba72f904fd3dc1">riscv_emulate_ctz</a> (uint32_t rs1)</td></tr>
<tr class="separator:ac809501c70627d6fd8ba72f904fd3dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b2270eb366e1d366c56d15d438a861"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ac3b2270eb366e1d366c56d15d438a861">riscv_emulate_cpop</a> (uint32_t rs1)</td></tr>
<tr class="separator:ac3b2270eb366e1d366c56d15d438a861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528514b6c24fb84d79c600c2e521ad38"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a528514b6c24fb84d79c600c2e521ad38">riscv_emulate_sextb</a> (uint32_t rs1)</td></tr>
<tr class="separator:a528514b6c24fb84d79c600c2e521ad38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1cc93e42bc84209500928bf4d38a17"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a5b1cc93e42bc84209500928bf4d38a17">riscv_emulate_sexth</a> (uint32_t rs1)</td></tr>
<tr class="separator:a5b1cc93e42bc84209500928bf4d38a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e68cd5ffbc1accc907708aa6a5f2b3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ac4e68cd5ffbc1accc907708aa6a5f2b3">riscv_emulate_min</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:ac4e68cd5ffbc1accc907708aa6a5f2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d8fbea2fa82e1d86304a51d7af70e91"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a8d8fbea2fa82e1d86304a51d7af70e91">riscv_emulate_minu</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a8d8fbea2fa82e1d86304a51d7af70e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86857428180d19ba115534cfd11366aa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a86857428180d19ba115534cfd11366aa">riscv_emulate_max</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a86857428180d19ba115534cfd11366aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62f65ded7c91ad6bd5b296f53f945ad3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a62f65ded7c91ad6bd5b296f53f945ad3">riscv_emulate_maxu</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a62f65ded7c91ad6bd5b296f53f945ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd0f7ed218622df7bec3ff630f76240"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a9cd0f7ed218622df7bec3ff630f76240">riscv_emulate_pack</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a9cd0f7ed218622df7bec3ff630f76240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d85ff612fc7c38edcc0f4d5795de036"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a7d85ff612fc7c38edcc0f4d5795de036">riscv_emulate_andn</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a7d85ff612fc7c38edcc0f4d5795de036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267ebddfdb5ae859cfafb6c918a7764c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a267ebddfdb5ae859cfafb6c918a7764c">riscv_emulate_orn</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a267ebddfdb5ae859cfafb6c918a7764c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f938b0871d4006abda4e9847750efe"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a17f938b0871d4006abda4e9847750efe">riscv_emulate_xnor</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a17f938b0871d4006abda4e9847750efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade30a3bcfd7873fcf1f5f378fc0d9f7b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#ade30a3bcfd7873fcf1f5f378fc0d9f7b">riscv_emulate_rol</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:ade30a3bcfd7873fcf1f5f378fc0d9f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599dc2f9b237aac6720ab6382e5837d9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a599dc2f9b237aac6720ab6382e5837d9">riscv_emulate_ror</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a599dc2f9b237aac6720ab6382e5837d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04fe6e658ee1f12e9789beeed5bfa01b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a04fe6e658ee1f12e9789beeed5bfa01b">riscv_emulate_rev8</a> (uint32_t rs1)</td></tr>
<tr class="separator:a04fe6e658ee1f12e9789beeed5bfa01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456a5ad819e5d1cb672fb927a76b5d36"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a456a5ad819e5d1cb672fb927a76b5d36">riscv_emulate_orcb</a> (uint32_t rs1)</td></tr>
<tr class="separator:a456a5ad819e5d1cb672fb927a76b5d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0468fec082340e06bef060ca814c4d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a0f0468fec082340e06bef060ca814c4d">riscv_emulate_sbclr</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a0f0468fec082340e06bef060ca814c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70454eda0124003f565329dfb6ae9fc5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a70454eda0124003f565329dfb6ae9fc5">riscv_emulate_sbset</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a70454eda0124003f565329dfb6ae9fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8716ae310425fd88d7462474ea31fa42"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a8716ae310425fd88d7462474ea31fa42">riscv_emulate_sbinv</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a8716ae310425fd88d7462474ea31fa42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44000ff539f48c35d47259080e86c747"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a44000ff539f48c35d47259080e86c747">riscv_emulate_sbext</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a44000ff539f48c35d47259080e86c747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a103cd5b372ab5c78ad14178a8134b60f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a103cd5b372ab5c78ad14178a8134b60f">riscv_emulate_sh1add</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a103cd5b372ab5c78ad14178a8134b60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248fa03544ee45cadd1202e20e45858d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#a248fa03544ee45cadd1202e20e45858d">riscv_emulate_sh2add</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:a248fa03544ee45cadd1202e20e45858d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac9706719eee90ef1945101f17c26710"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="neorv32__b__extension__intrinsics_8h.html#aac9706719eee90ef1945101f17c26710">riscv_emulate_sh3add</a> (uint32_t rs1, uint32_t rs2)</td></tr>
<tr class="separator:aac9706719eee90ef1945101f17c26710"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>"Intrinsic" library for the NEORV32 bit manipulation B extension. Also provides emulation functions for all intrinsics (functionality re-built in pure software). </p>
<dl class="section author"><dt>Author</dt><dd>Stephan Nolting</dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>This library is just a temporary fall-back until the B extensions are supported by the upstream RISC-V GCC port. </dd></dl>
</div><h2 class="groupheader">Function Documentation</h2>
<a id="a7d85ff612fc7c38edcc0f4d5795de036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d85ff612fc7c38edcc0f4d5795de036">&#9670;&nbsp;</a></span>riscv_emulate_andn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_andn </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ANDN (logical and-negate) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 AND NOT operand 2. </dd></dl>

</div>
</div>
<a id="a9755f1969427bcffa5aaed4843376698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9755f1969427bcffa5aaed4843376698">&#9670;&nbsp;</a></span>riscv_emulate_clz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_clz </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation CLZ (count leading zeros) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of leading zeros in source operand. </dd></dl>

</div>
</div>
<a id="ac3b2270eb366e1d366c56d15d438a861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3b2270eb366e1d366c56d15d438a861">&#9670;&nbsp;</a></span>riscv_emulate_cpop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_cpop </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation CPOP (population count) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of set bits in source operand. </dd></dl>

</div>
</div>
<a id="ac809501c70627d6fd8ba72f904fd3dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac809501c70627d6fd8ba72f904fd3dc1">&#9670;&nbsp;</a></span>riscv_emulate_ctz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_ctz </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation CTZ (count trailing zeros) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of trailing zeros in source operand. </dd></dl>

</div>
</div>
<a id="a86857428180d19ba115534cfd11366aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86857428180d19ba115534cfd11366aa">&#9670;&nbsp;</a></span>riscv_emulate_max()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_max </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MAX (select signed maximum) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Signed maximum. </dd></dl>

</div>
</div>
<a id="a62f65ded7c91ad6bd5b296f53f945ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62f65ded7c91ad6bd5b296f53f945ad3">&#9670;&nbsp;</a></span>riscv_emulate_maxu()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_maxu </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MAXU (select unsigned maximum) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned maximum. </dd></dl>

</div>
</div>
<a id="ac4e68cd5ffbc1accc907708aa6a5f2b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4e68cd5ffbc1accc907708aa6a5f2b3">&#9670;&nbsp;</a></span>riscv_emulate_min()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_min </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MIN (select signed minimum) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Signed minimum. </dd></dl>

</div>
</div>
<a id="a8d8fbea2fa82e1d86304a51d7af70e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d8fbea2fa82e1d86304a51d7af70e91">&#9670;&nbsp;</a></span>riscv_emulate_minu()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_minu </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MINU (select unsigned minimum) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned minimum. </dd></dl>

</div>
</div>
<a id="a456a5ad819e5d1cb672fb927a76b5d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a456a5ad819e5d1cb672fb927a76b5d36">&#9670;&nbsp;</a></span>riscv_emulate_orcb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_orcb </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ORCB (or-combine bytes) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>OR-combined bytes of operand 1. </dd></dl>

</div>
</div>
<a id="a267ebddfdb5ae859cfafb6c918a7764c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267ebddfdb5ae859cfafb6c918a7764c">&#9670;&nbsp;</a></span>riscv_emulate_orn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_orn </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ORN (logical or-negate) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 OR NOT operand 2. </dd></dl>

</div>
</div>
<a id="a9cd0f7ed218622df7bec3ff630f76240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cd0f7ed218622df7bec3ff630f76240">&#9670;&nbsp;</a></span>riscv_emulate_pack()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_pack </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation PACK (pack lower words) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned maximum. </dd></dl>

</div>
</div>
<a id="a04fe6e658ee1f12e9789beeed5bfa01b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04fe6e658ee1f12e9789beeed5bfa01b">&#9670;&nbsp;</a></span>riscv_emulate_rev8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_rev8 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation REV8 (byte swap) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 byte swapped. </dd></dl>

</div>
</div>
<a id="ade30a3bcfd7873fcf1f5f378fc0d9f7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade30a3bcfd7873fcf1f5f378fc0d9f7b">&#9670;&nbsp;</a></span>riscv_emulate_rol()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_rol </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ROL (rotate-left) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 rotated left by operand_2(4:0) positions. </dd></dl>

</div>
</div>
<a id="a599dc2f9b237aac6720ab6382e5837d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599dc2f9b237aac6720ab6382e5837d9">&#9670;&nbsp;</a></span>riscv_emulate_ror()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_ror </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ROR (rotate-right) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 rotated right by operand_2(4:0) positions. </dd></dl>

</div>
</div>
<a id="a0f0468fec082340e06bef060ca814c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0468fec082340e06bef060ca814c4d">&#9670;&nbsp;</a></span>riscv_emulate_sbclr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_sbclr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBCLR (clear single bit) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit [operand2] cleared in operand 1. </dd></dl>

</div>
</div>
<a id="a44000ff539f48c35d47259080e86c747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44000ff539f48c35d47259080e86c747">&#9670;&nbsp;</a></span>riscv_emulate_sbext()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_sbext </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBEXT (extract single bit) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Extracted bit (indexed by operand 2) from operand 1 in bit 0. </dd></dl>

</div>
</div>
<a id="a8716ae310425fd88d7462474ea31fa42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8716ae310425fd88d7462474ea31fa42">&#9670;&nbsp;</a></span>riscv_emulate_sbinv()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_sbinv </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBINV (invert single bit) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit [operand2] inverted in operand 1. </dd></dl>

</div>
</div>
<a id="a70454eda0124003f565329dfb6ae9fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70454eda0124003f565329dfb6ae9fc5">&#9670;&nbsp;</a></span>riscv_emulate_sbset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_sbset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBSET (set single bit) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit [operand2] set in operand 1. </dd></dl>

</div>
</div>
<a id="a528514b6c24fb84d79c600c2e521ad38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a528514b6c24fb84d79c600c2e521ad38">&#9670;&nbsp;</a></span>riscv_emulate_sextb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_sextb </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SEXT.B (sign-extend byte) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Sign-extended byte (operand(7:0)). </dd></dl>

</div>
</div>
<a id="a5b1cc93e42bc84209500928bf4d38a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b1cc93e42bc84209500928bf4d38a17">&#9670;&nbsp;</a></span>riscv_emulate_sexth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_sexth </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SEXT.H (sign-extend half-word) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Sign-extended half-word (operand(15:0)). </dd></dl>

</div>
</div>
<a id="a103cd5b372ab5c78ad14178a8134b60f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a103cd5b372ab5c78ad14178a8134b60f">&#9670;&nbsp;</a></span>riscv_emulate_sh1add()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_sh1add </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SH1ADD (shifted-add &lt;&lt; 1) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>(rs1 &lt;&lt; 1) + rs2 </dd></dl>

</div>
</div>
<a id="a248fa03544ee45cadd1202e20e45858d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248fa03544ee45cadd1202e20e45858d">&#9670;&nbsp;</a></span>riscv_emulate_sh2add()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_sh2add </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SH2ADD (shifted-add &lt;&lt; 2) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>(rs1 &lt;&lt; 2) + rs2 </dd></dl>

</div>
</div>
<a id="aac9706719eee90ef1945101f17c26710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac9706719eee90ef1945101f17c26710">&#9670;&nbsp;</a></span>riscv_emulate_sh3add()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_sh3add </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SH3ADD (shifted-add &lt;&lt; 3) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>(rs1 &lt;&lt; 3) + rs2 </dd></dl>

</div>
</div>
<a id="a17f938b0871d4006abda4e9847750efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f938b0871d4006abda4e9847750efe">&#9670;&nbsp;</a></span>riscv_emulate_xnor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_emulate_xnor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation XNOR (logical xor-negate) [emulation]</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 XOR NOT operand 2. </dd></dl>

</div>
</div>
<a id="aa7c1f1a213fbef1d3ba368d4a7827d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c1f1a213fbef1d3ba368d4a7827d52">&#9670;&nbsp;</a></span>riscv_intrinsic_andn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_andn </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ANDN (logical and-negate) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 AND NOT operand 2. </dd></dl>

</div>
</div>
<a id="a0587da51a61e102573d287ed155eb191"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0587da51a61e102573d287ed155eb191">&#9670;&nbsp;</a></span>riscv_intrinsic_clz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_clz </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation CLZ (count leading zeros) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of leading zeros in source operand. </dd></dl>

</div>
</div>
<a id="ad97c070e03b910a0482282abf91ea54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97c070e03b910a0482282abf91ea54f">&#9670;&nbsp;</a></span>riscv_intrinsic_cpop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_cpop </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation CPOP (count set bits) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of set bits in source operand. </dd></dl>

</div>
</div>
<a id="ad3642ea67049c55c8bbfef6baf7e6d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3642ea67049c55c8bbfef6baf7e6d29">&#9670;&nbsp;</a></span>riscv_intrinsic_ctz()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_ctz </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation CTZ (count trailing zeros) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of trailing zeros in source operand. </dd></dl>

</div>
</div>
<a id="a9c60f2cf4bcc94064b8c842b3e5e9409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c60f2cf4bcc94064b8c842b3e5e9409">&#9670;&nbsp;</a></span>riscv_intrinsic_max()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_max </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MAX (select signed maximum) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Signed maximum. </dd></dl>

</div>
</div>
<a id="afb83f978bd81607e4134c8178e37e5e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb83f978bd81607e4134c8178e37e5e0">&#9670;&nbsp;</a></span>riscv_intrinsic_maxu()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_maxu </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MAXU (select unsigned maximum) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned maximum. </dd></dl>

</div>
</div>
<a id="aebf9fcb8b8abfce28d8c360b20519fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf9fcb8b8abfce28d8c360b20519fa8">&#9670;&nbsp;</a></span>riscv_intrinsic_min()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_min </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MIN (select signed minimum) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Signed minimum. </dd></dl>

</div>
</div>
<a id="af7f2c6379cc26601ad65e22fd9ba7366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f2c6379cc26601ad65e22fd9ba7366">&#9670;&nbsp;</a></span>riscv_intrinsic_minu()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_minu </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation MINU (select unsigned minimum) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Unsigned minimum. </dd></dl>

</div>
</div>
<a id="a8303293b4dea9fa86400a0337e2bb4fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8303293b4dea9fa86400a0337e2bb4fa">&#9670;&nbsp;</a></span>riscv_intrinsic_orcb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_orcb </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ORC.B (or-combine byte) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>OR-combined bytes of operand 1. </dd></dl>

</div>
</div>
<a id="a5b79c4aab93a2df5d72e033ac572af62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b79c4aab93a2df5d72e033ac572af62">&#9670;&nbsp;</a></span>riscv_intrinsic_orn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_orn </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ORN (logical or-negate) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 OR NOT operand 2. </dd></dl>

</div>
</div>
<a id="a88f752788a72fde86fea8cbafafff9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88f752788a72fde86fea8cbafafff9ab">&#9670;&nbsp;</a></span>riscv_intrinsic_pack()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_pack </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation PACK (pack lower words) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Packed lower words. </dd></dl>

</div>
</div>
<a id="a38e32bd0a34fdb6a26b95e293bcf1695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e32bd0a34fdb6a26b95e293bcf1695">&#9670;&nbsp;</a></span>riscv_intrinsic_rev8()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_rev8 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation REV8 (byte-swap) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Byte swap of operand 1 </dd></dl>

</div>
</div>
<a id="a60a416e63fe0c0ec465007ca8955e50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a416e63fe0c0ec465007ca8955e50e">&#9670;&nbsp;</a></span>riscv_intrinsic_rol()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_rol </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ROL (rotate-left) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 rotated left by operand_2(4:0) positions. </dd></dl>

</div>
</div>
<a id="a41380d9ff38b7c13d7dd59aac7493ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41380d9ff38b7c13d7dd59aac7493ae3">&#9670;&nbsp;</a></span>riscv_intrinsic_ror()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_ror </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation ROR (rotate-right) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 rotated right by operand_2(4:0) positions. </dd></dl>

</div>
</div>
<a id="a604be6f0aba2fb66ffb4ce05c5312e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a604be6f0aba2fb66ffb4ce05c5312e8f">&#9670;&nbsp;</a></span>riscv_intrinsic_rori20()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_rori20 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation RORI (rotate-right) by 20 positions. [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Fixed shift amount (20) for now.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 rotated right by 20 positions. </dd></dl>

</div>
</div>
<a id="acfb4d0fdd42bbff897fec41328b28cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb4d0fdd42bbff897fec41328b28cbf">&#9670;&nbsp;</a></span>riscv_intrinsic_sbclr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbclr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBCLR (clear single bit) [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit [operand2] cleared in operand 1. </dd></dl>

</div>
</div>
<a id="a900b661e90e1a5f9927e59d9c15fb899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a900b661e90e1a5f9927e59d9c15fb899">&#9670;&nbsp;</a></span>riscv_intrinsic_sbclri20()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbclri20 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBCLR (clear single bit), bit 20 [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Fixed shift amount (20) for now.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit 20 cleared in operand 1. </dd></dl>

</div>
</div>
<a id="a32c691ba562df53f83e7fcd02350c407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c691ba562df53f83e7fcd02350c407">&#9670;&nbsp;</a></span>riscv_intrinsic_sbext()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbext </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBEXT (extract single bit) [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Extracted bit (indexed by operand 2) from operand 1 in bit 0. </dd></dl>

</div>
</div>
<a id="a95b35ff72ddcbf92aa7ef1af82bcc311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b35ff72ddcbf92aa7ef1af82bcc311">&#9670;&nbsp;</a></span>riscv_intrinsic_sbexti20()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbexti20 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBEXT (extract single bit) [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Fixed shift amount (20) for now.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Extracted bit (20) from operand 1 in bit 0. </dd></dl>

</div>
</div>
<a id="a6304145a3ccb338e42226bcd183a0beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6304145a3ccb338e42226bcd183a0beb">&#9670;&nbsp;</a></span>riscv_intrinsic_sbinv()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbinv </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBINV (invert single bit) [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit [operand2] inverted in operand 1. </dd></dl>

</div>
</div>
<a id="ad856e3227addb6a8796f914e96721fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad856e3227addb6a8796f914e96721fb2">&#9670;&nbsp;</a></span>riscv_intrinsic_sbinvi20()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbinvi20 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBINV (invert single bit) [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Fixed shift amount (20) for now.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit 20 inverted in operand 1. </dd></dl>

</div>
</div>
<a id="a9bedd8d5949415498996a8367608cdf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bedd8d5949415498996a8367608cdf1">&#9670;&nbsp;</a></span>riscv_intrinsic_sbset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBSET (set single bit) [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit [operand2] set in operand 1. </dd></dl>

</div>
</div>
<a id="a28c892bc92a53b573d3313190149cfd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28c892bc92a53b573d3313190149cfd8">&#9670;&nbsp;</a></span>riscv_intrinsic_sbseti20()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sbseti20 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SBSET (set single bit), bit 20 [B.Zbs]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>Fixed shift amount (20) for now.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit 20 set in operand 1. </dd></dl>

</div>
</div>
<a id="a07299caa102ec15f5a2d70bdc7b178c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07299caa102ec15f5a2d70bdc7b178c5">&#9670;&nbsp;</a></span>riscv_intrinsic_sextb()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sextb </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SEXT.B (sign-extend byte) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Sign extended byte (operand(7:0)). </dd></dl>

</div>
</div>
<a id="ae06a03f1c541c04ff40165e9dac5cece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae06a03f1c541c04ff40165e9dac5cece">&#9670;&nbsp;</a></span>riscv_intrinsic_sexth()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sexth </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SEXT.H (sign-extend half-word) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Sign extended half-word (operand(15:0)). </dd></dl>

</div>
</div>
<a id="a60cc372a541034b6189e972a02cac205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60cc372a541034b6189e972a02cac205">&#9670;&nbsp;</a></span>riscv_intrinsic_sh1add()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sh1add </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SH1ADD (shifted-add &lt;&lt; 1) [B.Zba]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>(rs1 &lt;&lt; 1) + rs2 </dd></dl>

</div>
</div>
<a id="aa92c7213703bbf759d22aa564f58c0d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa92c7213703bbf759d22aa564f58c0d4">&#9670;&nbsp;</a></span>riscv_intrinsic_sh2add()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sh2add </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SH2ADD (shifted-add &lt;&lt; 2) [B.Zba]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>(rs1 &lt;&lt; 2) + rs2 </dd></dl>

</div>
</div>
<a id="a4aeea97fa7dfd6aebecbd82a8ba5c54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aeea97fa7dfd6aebecbd82a8ba5c54c">&#9670;&nbsp;</a></span>riscv_intrinsic_sh3add()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_sh3add </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation SH3ADD (shifted-add &lt;&lt; 3) [B.Zba]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>(rs1 &lt;&lt; 3) + rs2 </dd></dl>

</div>
</div>
<a id="ada1b7f718c65ac2679ee4597f5576500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1b7f718c65ac2679ee4597f5576500">&#9670;&nbsp;</a></span>riscv_intrinsic_xnor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t riscv_intrinsic_xnor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rs2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Intrinsic: Bit manipulation XNOR (logical xor-negate) [B.Zbb]</p>
<dl class="section note"><dt>Note</dt><dd>"noinline" attributed to make sure arguments/return values are in a0 and a1.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rs1</td><td>Source operand 1 (a0). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rs2</td><td>Source operand 2 (a0). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Operand 1 XOR NOT operand 2. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
