
*** Running vivado
    with args -log pid_vco_pid_only_wrapper_xlslice_dds1_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_pid_only_wrapper_xlslice_dds1_1.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pid_vco_pid_only_wrapper_xlslice_dds1_1.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1116.266 ; gain = 185.086 ; free physical = 1282 ; free virtual = 12038
INFO: [Synth 8-638] synthesizing module 'pid_vco_pid_only_wrapper_xlslice_dds1_1' [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ip/pid_vco_pid_only_wrapper_xlslice_dds1_1/synth/pid_vco_pid_only_wrapper_xlslice_dds1_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_pid_only_wrapper_xlslice_dds1_1' (2#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/ip/pid_vco_pid_only_wrapper_xlslice_dds1_1/synth/pid_vco_pid_only_wrapper_xlslice_dds1_1.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1157.734 ; gain = 226.555 ; free physical = 1198 ; free virtual = 11955
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1157.734 ; gain = 226.555 ; free physical = 1195 ; free virtual = 11952
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1400.887 ; gain = 1.000 ; free physical = 819 ; free virtual = 11577
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1400.887 ; gain = 469.707 ; free physical = 754 ; free virtual = 11511
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1400.887 ; gain = 469.707 ; free physical = 754 ; free virtual = 11511
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1400.887 ; gain = 469.707 ; free physical = 754 ; free virtual = 11511
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1400.887 ; gain = 469.707 ; free physical = 754 ; free virtual = 11511
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1400.887 ; gain = 469.707 ; free physical = 754 ; free virtual = 11510
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 1439.887 ; gain = 508.707 ; free physical = 1152 ; free virtual = 11909
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 1439.887 ; gain = 508.707 ; free physical = 1152 ; free virtual = 11909
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 1448.902 ; gain = 517.723 ; free physical = 1143 ; free virtual = 11900
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1448.902 ; gain = 517.723 ; free physical = 1138 ; free virtual = 11898
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1448.902 ; gain = 517.723 ; free physical = 1138 ; free virtual = 11898
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1448.902 ; gain = 517.723 ; free physical = 1138 ; free virtual = 11897
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1448.902 ; gain = 517.723 ; free physical = 1138 ; free virtual = 11897
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1448.902 ; gain = 517.723 ; free physical = 1135 ; free virtual = 11895
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1448.902 ; gain = 517.723 ; free physical = 1135 ; free virtual = 11895

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1448.902 ; gain = 517.723 ; free physical = 1135 ; free virtual = 11894
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1453.902 ; gain = 420.219 ; free physical = 1709 ; free virtual = 12468
