{
  "design": {
    "design_info": {
      "boundary_crc": "0x1DE9B641F9B310BF",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../AXIS-I2S-Receiver.gen/sources_1/bd/Simulation",
      "name": "Simulation",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "AXI_Stream_Reader": ""
    },
    "interface_ports": {
      "S_AXIS": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Simulation_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      }
    },
    "ports": {
      "ACLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXIS",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "ARESETN"
          },
          "CLK_DOMAIN": {
            "value": "Simulation_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ARESETn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "AXI_Stream_Reader": {
        "vlnv": "xilinx.com:ip:axi4stream_vip:1.1",
        "xci_name": "Simulation_axi4stream_vip_0_0",
        "xci_path": "ip\\Simulation_axi4stream_vip_0_0\\Simulation_axi4stream_vip_0_0.xci",
        "inst_hier_path": "AXI_Stream_Reader",
        "parameters": {
          "INTERFACE_MODE": {
            "value": "SLAVE"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXIS_0_1": {
        "interface_ports": [
          "S_AXIS",
          "AXI_Stream_Reader/S_AXIS"
        ]
      }
    },
    "nets": {
      "aclk_0_1": {
        "ports": [
          "ACLK",
          "AXI_Stream_Reader/aclk"
        ]
      },
      "aresetn_0_1": {
        "ports": [
          "ARESETn",
          "AXI_Stream_Reader/aresetn"
        ]
      }
    }
  }
}