circuit PackageHandler :
  module ReduceAddSync :
    input clock : Clock
    input reset : Reset
    output io : { flip in_vec : UInt<32>[10], out_sum : UInt<32>}

    wire cal_vec : UInt<32>[4][4] @[Misc.scala 31:21]
    reg cal_reg : UInt<32>[4], clock with :
      reset => (UInt<1>("h0"), cal_reg) @[Misc.scala 32:20]
    cal_vec[0][0] <= io.in_vec[0] @[Misc.scala 38:23]
    cal_vec[0][1] <= io.in_vec[1] @[Misc.scala 38:23]
    cal_vec[0][2] <= io.in_vec[2] @[Misc.scala 38:23]
    cal_vec[0][3] <= io.in_vec[3] @[Misc.scala 38:23]
    cal_vec[1][0] <= io.in_vec[4] @[Misc.scala 38:23]
    cal_vec[1][1] <= io.in_vec[5] @[Misc.scala 38:23]
    cal_vec[1][2] <= io.in_vec[6] @[Misc.scala 38:23]
    cal_vec[1][3] <= io.in_vec[7] @[Misc.scala 38:23]
    cal_vec[2][0] <= io.in_vec[8] @[Misc.scala 38:23]
    cal_vec[2][1] <= io.in_vec[9] @[Misc.scala 38:23]
    cal_vec[2][2] <= UInt<1>("h0") @[Misc.scala 41:26]
    cal_vec[2][3] <= UInt<1>("h0") @[Misc.scala 41:26]
    cal_vec[3][0] <= UInt<1>("h0") @[Misc.scala 41:26]
    cal_vec[3][1] <= UInt<1>("h0") @[Misc.scala 41:26]
    cal_vec[3][2] <= UInt<1>("h0") @[Misc.scala 41:26]
    cal_vec[3][3] <= UInt<1>("h0") @[Misc.scala 41:26]
    node _cal_reg_0_T = add(cal_vec[0][0], cal_vec[0][1]) @[Misc.scala 44:44]
    node _cal_reg_0_T_1 = tail(_cal_reg_0_T, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_2 = add(cal_vec[0][2], cal_vec[0][3]) @[Misc.scala 44:44]
    node _cal_reg_0_T_3 = tail(_cal_reg_0_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_4 = add(_cal_reg_0_T_1, _cal_reg_0_T_3) @[Misc.scala 44:44]
    node _cal_reg_0_T_5 = tail(_cal_reg_0_T_4, 1) @[Misc.scala 44:44]
    cal_reg[0] <= _cal_reg_0_T_5 @[Misc.scala 44:18]
    node _cal_reg_1_T = add(cal_vec[1][0], cal_vec[1][1]) @[Misc.scala 44:44]
    node _cal_reg_1_T_1 = tail(_cal_reg_1_T, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_2 = add(cal_vec[1][2], cal_vec[1][3]) @[Misc.scala 44:44]
    node _cal_reg_1_T_3 = tail(_cal_reg_1_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_4 = add(_cal_reg_1_T_1, _cal_reg_1_T_3) @[Misc.scala 44:44]
    node _cal_reg_1_T_5 = tail(_cal_reg_1_T_4, 1) @[Misc.scala 44:44]
    cal_reg[1] <= _cal_reg_1_T_5 @[Misc.scala 44:18]
    node _cal_reg_2_T = add(cal_vec[2][0], cal_vec[2][1]) @[Misc.scala 44:44]
    node _cal_reg_2_T_1 = tail(_cal_reg_2_T, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_2 = add(cal_vec[2][2], cal_vec[2][3]) @[Misc.scala 44:44]
    node _cal_reg_2_T_3 = tail(_cal_reg_2_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_4 = add(_cal_reg_2_T_1, _cal_reg_2_T_3) @[Misc.scala 44:44]
    node _cal_reg_2_T_5 = tail(_cal_reg_2_T_4, 1) @[Misc.scala 44:44]
    cal_reg[2] <= _cal_reg_2_T_5 @[Misc.scala 44:18]
    node _cal_reg_3_T = add(cal_vec[3][0], cal_vec[3][1]) @[Misc.scala 44:44]
    node _cal_reg_3_T_1 = tail(_cal_reg_3_T, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_2 = add(cal_vec[3][2], cal_vec[3][3]) @[Misc.scala 44:44]
    node _cal_reg_3_T_3 = tail(_cal_reg_3_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_4 = add(_cal_reg_3_T_1, _cal_reg_3_T_3) @[Misc.scala 44:44]
    node _cal_reg_3_T_5 = tail(_cal_reg_3_T_4, 1) @[Misc.scala 44:44]
    cal_reg[3] <= _cal_reg_3_T_5 @[Misc.scala 44:18]
    node _io_out_sum_T = add(cal_reg[0], cal_reg[1]) @[Misc.scala 47:37]
    node _io_out_sum_T_1 = tail(_io_out_sum_T, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_2 = add(cal_reg[2], cal_reg[3]) @[Misc.scala 47:37]
    node _io_out_sum_T_3 = tail(_io_out_sum_T_2, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_4 = add(_io_out_sum_T_1, _io_out_sum_T_3) @[Misc.scala 47:37]
    node _io_out_sum_T_5 = tail(_io_out_sum_T_4, 1) @[Misc.scala 47:37]
    io.out_sum <= _io_out_sum_T_5 @[Misc.scala 47:14]

  module ReduceAddSync_1 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_vec : UInt<32>[32], out_sum : UInt<32>}

    wire cal_vec : UInt<32>[8][4] @[Misc.scala 31:21]
    reg cal_reg : UInt<32>[4], clock with :
      reset => (UInt<1>("h0"), cal_reg) @[Misc.scala 32:20]
    cal_vec[0][0] <= io.in_vec[0] @[Misc.scala 38:23]
    cal_vec[0][1] <= io.in_vec[1] @[Misc.scala 38:23]
    cal_vec[0][2] <= io.in_vec[2] @[Misc.scala 38:23]
    cal_vec[0][3] <= io.in_vec[3] @[Misc.scala 38:23]
    cal_vec[0][4] <= io.in_vec[4] @[Misc.scala 38:23]
    cal_vec[0][5] <= io.in_vec[5] @[Misc.scala 38:23]
    cal_vec[0][6] <= io.in_vec[6] @[Misc.scala 38:23]
    cal_vec[0][7] <= io.in_vec[7] @[Misc.scala 38:23]
    cal_vec[1][0] <= io.in_vec[8] @[Misc.scala 38:23]
    cal_vec[1][1] <= io.in_vec[9] @[Misc.scala 38:23]
    cal_vec[1][2] <= io.in_vec[10] @[Misc.scala 38:23]
    cal_vec[1][3] <= io.in_vec[11] @[Misc.scala 38:23]
    cal_vec[1][4] <= io.in_vec[12] @[Misc.scala 38:23]
    cal_vec[1][5] <= io.in_vec[13] @[Misc.scala 38:23]
    cal_vec[1][6] <= io.in_vec[14] @[Misc.scala 38:23]
    cal_vec[1][7] <= io.in_vec[15] @[Misc.scala 38:23]
    cal_vec[2][0] <= io.in_vec[16] @[Misc.scala 38:23]
    cal_vec[2][1] <= io.in_vec[17] @[Misc.scala 38:23]
    cal_vec[2][2] <= io.in_vec[18] @[Misc.scala 38:23]
    cal_vec[2][3] <= io.in_vec[19] @[Misc.scala 38:23]
    cal_vec[2][4] <= io.in_vec[20] @[Misc.scala 38:23]
    cal_vec[2][5] <= io.in_vec[21] @[Misc.scala 38:23]
    cal_vec[2][6] <= io.in_vec[22] @[Misc.scala 38:23]
    cal_vec[2][7] <= io.in_vec[23] @[Misc.scala 38:23]
    cal_vec[3][0] <= io.in_vec[24] @[Misc.scala 38:23]
    cal_vec[3][1] <= io.in_vec[25] @[Misc.scala 38:23]
    cal_vec[3][2] <= io.in_vec[26] @[Misc.scala 38:23]
    cal_vec[3][3] <= io.in_vec[27] @[Misc.scala 38:23]
    cal_vec[3][4] <= io.in_vec[28] @[Misc.scala 38:23]
    cal_vec[3][5] <= io.in_vec[29] @[Misc.scala 38:23]
    cal_vec[3][6] <= io.in_vec[30] @[Misc.scala 38:23]
    cal_vec[3][7] <= io.in_vec[31] @[Misc.scala 38:23]
    node _cal_reg_0_T = add(cal_vec[0][0], cal_vec[0][1]) @[Misc.scala 44:44]
    node _cal_reg_0_T_1 = tail(_cal_reg_0_T, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_2 = add(cal_vec[0][2], cal_vec[0][3]) @[Misc.scala 44:44]
    node _cal_reg_0_T_3 = tail(_cal_reg_0_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_4 = add(cal_vec[0][4], cal_vec[0][5]) @[Misc.scala 44:44]
    node _cal_reg_0_T_5 = tail(_cal_reg_0_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_6 = add(cal_vec[0][6], cal_vec[0][7]) @[Misc.scala 44:44]
    node _cal_reg_0_T_7 = tail(_cal_reg_0_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_8 = add(_cal_reg_0_T_1, _cal_reg_0_T_3) @[Misc.scala 44:44]
    node _cal_reg_0_T_9 = tail(_cal_reg_0_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_10 = add(_cal_reg_0_T_5, _cal_reg_0_T_7) @[Misc.scala 44:44]
    node _cal_reg_0_T_11 = tail(_cal_reg_0_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_12 = add(_cal_reg_0_T_9, _cal_reg_0_T_11) @[Misc.scala 44:44]
    node _cal_reg_0_T_13 = tail(_cal_reg_0_T_12, 1) @[Misc.scala 44:44]
    cal_reg[0] <= _cal_reg_0_T_13 @[Misc.scala 44:18]
    node _cal_reg_1_T = add(cal_vec[1][0], cal_vec[1][1]) @[Misc.scala 44:44]
    node _cal_reg_1_T_1 = tail(_cal_reg_1_T, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_2 = add(cal_vec[1][2], cal_vec[1][3]) @[Misc.scala 44:44]
    node _cal_reg_1_T_3 = tail(_cal_reg_1_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_4 = add(cal_vec[1][4], cal_vec[1][5]) @[Misc.scala 44:44]
    node _cal_reg_1_T_5 = tail(_cal_reg_1_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_6 = add(cal_vec[1][6], cal_vec[1][7]) @[Misc.scala 44:44]
    node _cal_reg_1_T_7 = tail(_cal_reg_1_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_8 = add(_cal_reg_1_T_1, _cal_reg_1_T_3) @[Misc.scala 44:44]
    node _cal_reg_1_T_9 = tail(_cal_reg_1_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_10 = add(_cal_reg_1_T_5, _cal_reg_1_T_7) @[Misc.scala 44:44]
    node _cal_reg_1_T_11 = tail(_cal_reg_1_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_12 = add(_cal_reg_1_T_9, _cal_reg_1_T_11) @[Misc.scala 44:44]
    node _cal_reg_1_T_13 = tail(_cal_reg_1_T_12, 1) @[Misc.scala 44:44]
    cal_reg[1] <= _cal_reg_1_T_13 @[Misc.scala 44:18]
    node _cal_reg_2_T = add(cal_vec[2][0], cal_vec[2][1]) @[Misc.scala 44:44]
    node _cal_reg_2_T_1 = tail(_cal_reg_2_T, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_2 = add(cal_vec[2][2], cal_vec[2][3]) @[Misc.scala 44:44]
    node _cal_reg_2_T_3 = tail(_cal_reg_2_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_4 = add(cal_vec[2][4], cal_vec[2][5]) @[Misc.scala 44:44]
    node _cal_reg_2_T_5 = tail(_cal_reg_2_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_6 = add(cal_vec[2][6], cal_vec[2][7]) @[Misc.scala 44:44]
    node _cal_reg_2_T_7 = tail(_cal_reg_2_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_8 = add(_cal_reg_2_T_1, _cal_reg_2_T_3) @[Misc.scala 44:44]
    node _cal_reg_2_T_9 = tail(_cal_reg_2_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_10 = add(_cal_reg_2_T_5, _cal_reg_2_T_7) @[Misc.scala 44:44]
    node _cal_reg_2_T_11 = tail(_cal_reg_2_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_12 = add(_cal_reg_2_T_9, _cal_reg_2_T_11) @[Misc.scala 44:44]
    node _cal_reg_2_T_13 = tail(_cal_reg_2_T_12, 1) @[Misc.scala 44:44]
    cal_reg[2] <= _cal_reg_2_T_13 @[Misc.scala 44:18]
    node _cal_reg_3_T = add(cal_vec[3][0], cal_vec[3][1]) @[Misc.scala 44:44]
    node _cal_reg_3_T_1 = tail(_cal_reg_3_T, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_2 = add(cal_vec[3][2], cal_vec[3][3]) @[Misc.scala 44:44]
    node _cal_reg_3_T_3 = tail(_cal_reg_3_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_4 = add(cal_vec[3][4], cal_vec[3][5]) @[Misc.scala 44:44]
    node _cal_reg_3_T_5 = tail(_cal_reg_3_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_6 = add(cal_vec[3][6], cal_vec[3][7]) @[Misc.scala 44:44]
    node _cal_reg_3_T_7 = tail(_cal_reg_3_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_8 = add(_cal_reg_3_T_1, _cal_reg_3_T_3) @[Misc.scala 44:44]
    node _cal_reg_3_T_9 = tail(_cal_reg_3_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_10 = add(_cal_reg_3_T_5, _cal_reg_3_T_7) @[Misc.scala 44:44]
    node _cal_reg_3_T_11 = tail(_cal_reg_3_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_12 = add(_cal_reg_3_T_9, _cal_reg_3_T_11) @[Misc.scala 44:44]
    node _cal_reg_3_T_13 = tail(_cal_reg_3_T_12, 1) @[Misc.scala 44:44]
    cal_reg[3] <= _cal_reg_3_T_13 @[Misc.scala 44:18]
    node _io_out_sum_T = add(cal_reg[0], cal_reg[1]) @[Misc.scala 47:37]
    node _io_out_sum_T_1 = tail(_io_out_sum_T, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_2 = add(cal_reg[2], cal_reg[3]) @[Misc.scala 47:37]
    node _io_out_sum_T_3 = tail(_io_out_sum_T_2, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_4 = add(_io_out_sum_T_1, _io_out_sum_T_3) @[Misc.scala 47:37]
    node _io_out_sum_T_5 = tail(_io_out_sum_T_4, 1) @[Misc.scala 47:37]
    io.out_sum <= _io_out_sum_T_5 @[Misc.scala 47:14]

  module ReduceAddSync_2 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_vec : UInt<32>[32], out_sum : UInt<32>}

    wire cal_vec : UInt<32>[8][4] @[Misc.scala 31:21]
    reg cal_reg : UInt<32>[4], clock with :
      reset => (UInt<1>("h0"), cal_reg) @[Misc.scala 32:20]
    cal_vec[0][0] <= io.in_vec[0] @[Misc.scala 38:23]
    cal_vec[0][1] <= io.in_vec[1] @[Misc.scala 38:23]
    cal_vec[0][2] <= io.in_vec[2] @[Misc.scala 38:23]
    cal_vec[0][3] <= io.in_vec[3] @[Misc.scala 38:23]
    cal_vec[0][4] <= io.in_vec[4] @[Misc.scala 38:23]
    cal_vec[0][5] <= io.in_vec[5] @[Misc.scala 38:23]
    cal_vec[0][6] <= io.in_vec[6] @[Misc.scala 38:23]
    cal_vec[0][7] <= io.in_vec[7] @[Misc.scala 38:23]
    cal_vec[1][0] <= io.in_vec[8] @[Misc.scala 38:23]
    cal_vec[1][1] <= io.in_vec[9] @[Misc.scala 38:23]
    cal_vec[1][2] <= io.in_vec[10] @[Misc.scala 38:23]
    cal_vec[1][3] <= io.in_vec[11] @[Misc.scala 38:23]
    cal_vec[1][4] <= io.in_vec[12] @[Misc.scala 38:23]
    cal_vec[1][5] <= io.in_vec[13] @[Misc.scala 38:23]
    cal_vec[1][6] <= io.in_vec[14] @[Misc.scala 38:23]
    cal_vec[1][7] <= io.in_vec[15] @[Misc.scala 38:23]
    cal_vec[2][0] <= io.in_vec[16] @[Misc.scala 38:23]
    cal_vec[2][1] <= io.in_vec[17] @[Misc.scala 38:23]
    cal_vec[2][2] <= io.in_vec[18] @[Misc.scala 38:23]
    cal_vec[2][3] <= io.in_vec[19] @[Misc.scala 38:23]
    cal_vec[2][4] <= io.in_vec[20] @[Misc.scala 38:23]
    cal_vec[2][5] <= io.in_vec[21] @[Misc.scala 38:23]
    cal_vec[2][6] <= io.in_vec[22] @[Misc.scala 38:23]
    cal_vec[2][7] <= io.in_vec[23] @[Misc.scala 38:23]
    cal_vec[3][0] <= io.in_vec[24] @[Misc.scala 38:23]
    cal_vec[3][1] <= io.in_vec[25] @[Misc.scala 38:23]
    cal_vec[3][2] <= io.in_vec[26] @[Misc.scala 38:23]
    cal_vec[3][3] <= io.in_vec[27] @[Misc.scala 38:23]
    cal_vec[3][4] <= io.in_vec[28] @[Misc.scala 38:23]
    cal_vec[3][5] <= io.in_vec[29] @[Misc.scala 38:23]
    cal_vec[3][6] <= io.in_vec[30] @[Misc.scala 38:23]
    cal_vec[3][7] <= io.in_vec[31] @[Misc.scala 38:23]
    node _cal_reg_0_T = add(cal_vec[0][0], cal_vec[0][1]) @[Misc.scala 44:44]
    node _cal_reg_0_T_1 = tail(_cal_reg_0_T, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_2 = add(cal_vec[0][2], cal_vec[0][3]) @[Misc.scala 44:44]
    node _cal_reg_0_T_3 = tail(_cal_reg_0_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_4 = add(cal_vec[0][4], cal_vec[0][5]) @[Misc.scala 44:44]
    node _cal_reg_0_T_5 = tail(_cal_reg_0_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_6 = add(cal_vec[0][6], cal_vec[0][7]) @[Misc.scala 44:44]
    node _cal_reg_0_T_7 = tail(_cal_reg_0_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_8 = add(_cal_reg_0_T_1, _cal_reg_0_T_3) @[Misc.scala 44:44]
    node _cal_reg_0_T_9 = tail(_cal_reg_0_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_10 = add(_cal_reg_0_T_5, _cal_reg_0_T_7) @[Misc.scala 44:44]
    node _cal_reg_0_T_11 = tail(_cal_reg_0_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_12 = add(_cal_reg_0_T_9, _cal_reg_0_T_11) @[Misc.scala 44:44]
    node _cal_reg_0_T_13 = tail(_cal_reg_0_T_12, 1) @[Misc.scala 44:44]
    cal_reg[0] <= _cal_reg_0_T_13 @[Misc.scala 44:18]
    node _cal_reg_1_T = add(cal_vec[1][0], cal_vec[1][1]) @[Misc.scala 44:44]
    node _cal_reg_1_T_1 = tail(_cal_reg_1_T, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_2 = add(cal_vec[1][2], cal_vec[1][3]) @[Misc.scala 44:44]
    node _cal_reg_1_T_3 = tail(_cal_reg_1_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_4 = add(cal_vec[1][4], cal_vec[1][5]) @[Misc.scala 44:44]
    node _cal_reg_1_T_5 = tail(_cal_reg_1_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_6 = add(cal_vec[1][6], cal_vec[1][7]) @[Misc.scala 44:44]
    node _cal_reg_1_T_7 = tail(_cal_reg_1_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_8 = add(_cal_reg_1_T_1, _cal_reg_1_T_3) @[Misc.scala 44:44]
    node _cal_reg_1_T_9 = tail(_cal_reg_1_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_10 = add(_cal_reg_1_T_5, _cal_reg_1_T_7) @[Misc.scala 44:44]
    node _cal_reg_1_T_11 = tail(_cal_reg_1_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_12 = add(_cal_reg_1_T_9, _cal_reg_1_T_11) @[Misc.scala 44:44]
    node _cal_reg_1_T_13 = tail(_cal_reg_1_T_12, 1) @[Misc.scala 44:44]
    cal_reg[1] <= _cal_reg_1_T_13 @[Misc.scala 44:18]
    node _cal_reg_2_T = add(cal_vec[2][0], cal_vec[2][1]) @[Misc.scala 44:44]
    node _cal_reg_2_T_1 = tail(_cal_reg_2_T, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_2 = add(cal_vec[2][2], cal_vec[2][3]) @[Misc.scala 44:44]
    node _cal_reg_2_T_3 = tail(_cal_reg_2_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_4 = add(cal_vec[2][4], cal_vec[2][5]) @[Misc.scala 44:44]
    node _cal_reg_2_T_5 = tail(_cal_reg_2_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_6 = add(cal_vec[2][6], cal_vec[2][7]) @[Misc.scala 44:44]
    node _cal_reg_2_T_7 = tail(_cal_reg_2_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_8 = add(_cal_reg_2_T_1, _cal_reg_2_T_3) @[Misc.scala 44:44]
    node _cal_reg_2_T_9 = tail(_cal_reg_2_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_10 = add(_cal_reg_2_T_5, _cal_reg_2_T_7) @[Misc.scala 44:44]
    node _cal_reg_2_T_11 = tail(_cal_reg_2_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_12 = add(_cal_reg_2_T_9, _cal_reg_2_T_11) @[Misc.scala 44:44]
    node _cal_reg_2_T_13 = tail(_cal_reg_2_T_12, 1) @[Misc.scala 44:44]
    cal_reg[2] <= _cal_reg_2_T_13 @[Misc.scala 44:18]
    node _cal_reg_3_T = add(cal_vec[3][0], cal_vec[3][1]) @[Misc.scala 44:44]
    node _cal_reg_3_T_1 = tail(_cal_reg_3_T, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_2 = add(cal_vec[3][2], cal_vec[3][3]) @[Misc.scala 44:44]
    node _cal_reg_3_T_3 = tail(_cal_reg_3_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_4 = add(cal_vec[3][4], cal_vec[3][5]) @[Misc.scala 44:44]
    node _cal_reg_3_T_5 = tail(_cal_reg_3_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_6 = add(cal_vec[3][6], cal_vec[3][7]) @[Misc.scala 44:44]
    node _cal_reg_3_T_7 = tail(_cal_reg_3_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_8 = add(_cal_reg_3_T_1, _cal_reg_3_T_3) @[Misc.scala 44:44]
    node _cal_reg_3_T_9 = tail(_cal_reg_3_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_10 = add(_cal_reg_3_T_5, _cal_reg_3_T_7) @[Misc.scala 44:44]
    node _cal_reg_3_T_11 = tail(_cal_reg_3_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_12 = add(_cal_reg_3_T_9, _cal_reg_3_T_11) @[Misc.scala 44:44]
    node _cal_reg_3_T_13 = tail(_cal_reg_3_T_12, 1) @[Misc.scala 44:44]
    cal_reg[3] <= _cal_reg_3_T_13 @[Misc.scala 44:18]
    node _io_out_sum_T = add(cal_reg[0], cal_reg[1]) @[Misc.scala 47:37]
    node _io_out_sum_T_1 = tail(_io_out_sum_T, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_2 = add(cal_reg[2], cal_reg[3]) @[Misc.scala 47:37]
    node _io_out_sum_T_3 = tail(_io_out_sum_T_2, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_4 = add(_io_out_sum_T_1, _io_out_sum_T_3) @[Misc.scala 47:37]
    node _io_out_sum_T_5 = tail(_io_out_sum_T_4, 1) @[Misc.scala 47:37]
    io.out_sum <= _io_out_sum_T_5 @[Misc.scala 47:14]

  module TxBufferFifo :
    input clock : Clock
    input reset : Reset
    output io : { in : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>}, flip out : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>, flip tkeep : UInt<64>}, flip reset_counter : UInt<1>, h2c_pack_counter : UInt<32>, h2c_err_counter : UInt<32>}

    node _true_tvalid_T = eq(io.in.tuser, UInt<1>("h0")) @[TxBufferFifo.scala 35:36]
    node true_tvalid = and(io.in.tvalid, _true_tvalid_T) @[TxBufferFifo.scala 35:34]
    node in_shake_hand = and(true_tvalid, io.in.tready) @[TxBufferFifo.scala 37:35]
    reg in_tdata_reg : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tdata_reg <= io.in.tdata @[Reg.scala 29:22]
    reg in_tlast_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tlast_reg <= io.in.tlast @[Reg.scala 29:22]
    reg in_tvalid_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tvalid_reg <= true_tvalid @[Reg.scala 29:22]
    smem data_buf_reg : UInt<512> [64] @[TxBufferFifo.scala 44:33]
    wire _info_buf_reg_WIRE : { used : UInt<1>, valid : UInt<1>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[TxBufferFifo.scala 47:62]
    _info_buf_reg_WIRE.burst <= UInt<6>("h0") @[TxBufferFifo.scala 47:62]
    _info_buf_reg_WIRE.tcp_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 47:62]
    _info_buf_reg_WIRE.ip_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 47:62]
    _info_buf_reg_WIRE.valid <= UInt<1>("h0") @[TxBufferFifo.scala 47:62]
    _info_buf_reg_WIRE.used <= UInt<1>("h0") @[TxBufferFifo.scala 47:62]
    wire _info_buf_reg_WIRE_1 : { used : UInt<1>, valid : UInt<1>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[TxBufferFifo.scala 47:62]
    _info_buf_reg_WIRE_1.burst <= UInt<6>("h0") @[TxBufferFifo.scala 47:62]
    _info_buf_reg_WIRE_1.tcp_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 47:62]
    _info_buf_reg_WIRE_1.ip_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 47:62]
    _info_buf_reg_WIRE_1.valid <= UInt<1>("h0") @[TxBufferFifo.scala 47:62]
    _info_buf_reg_WIRE_1.used <= UInt<1>("h0") @[TxBufferFifo.scala 47:62]
    wire _info_buf_reg_WIRE_2 : { used : UInt<1>, valid : UInt<1>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>}[2] @[TxBufferFifo.scala 47:49]
    _info_buf_reg_WIRE_2[0].burst <= _info_buf_reg_WIRE.burst @[TxBufferFifo.scala 47:49]
    _info_buf_reg_WIRE_2[0].tcp_chksum <= _info_buf_reg_WIRE.tcp_chksum @[TxBufferFifo.scala 47:49]
    _info_buf_reg_WIRE_2[0].ip_chksum <= _info_buf_reg_WIRE.ip_chksum @[TxBufferFifo.scala 47:49]
    _info_buf_reg_WIRE_2[0].valid <= _info_buf_reg_WIRE.valid @[TxBufferFifo.scala 47:49]
    _info_buf_reg_WIRE_2[0].used <= _info_buf_reg_WIRE.used @[TxBufferFifo.scala 47:49]
    _info_buf_reg_WIRE_2[1].burst <= _info_buf_reg_WIRE_1.burst @[TxBufferFifo.scala 47:49]
    _info_buf_reg_WIRE_2[1].tcp_chksum <= _info_buf_reg_WIRE_1.tcp_chksum @[TxBufferFifo.scala 47:49]
    _info_buf_reg_WIRE_2[1].ip_chksum <= _info_buf_reg_WIRE_1.ip_chksum @[TxBufferFifo.scala 47:49]
    _info_buf_reg_WIRE_2[1].valid <= _info_buf_reg_WIRE_1.valid @[TxBufferFifo.scala 47:49]
    _info_buf_reg_WIRE_2[1].used <= _info_buf_reg_WIRE_1.used @[TxBufferFifo.scala 47:49]
    reg info_buf_reg : { used : UInt<1>, valid : UInt<1>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>}[2], clock with :
      reset => (reset, _info_buf_reg_WIRE_2) @[TxBufferFifo.scala 47:29]
    reg wr_index_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[TxBufferFifo.scala 48:29]
    reg rd_index_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[TxBufferFifo.scala 49:29]
    reg wr_pos_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[TxBufferFifo.scala 50:29]
    reg rd_pos_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[TxBufferFifo.scala 51:29]
    wire rd_pos_next : UInt<7>
    rd_pos_next <= UInt<7>("h0")
    wire valid_vec : UInt<1>[2] @[TxBufferFifo.scala 54:23]
    valid_vec[0] <= info_buf_reg[0].valid @[TxBufferFifo.scala 55:41]
    valid_vec[1] <= info_buf_reg[1].valid @[TxBufferFifo.scala 55:41]
    node buf_full = and(valid_vec[0], valid_vec[1]) @[TxBufferFifo.scala 56:40]
    node _io_in_tready_T = eq(buf_full, UInt<1>("h0")) @[TxBufferFifo.scala 58:19]
    io.in.tready <= _io_in_tready_T @[TxBufferFifo.scala 58:16]
    reg pack_counter : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[TxBufferFifo.scala 59:29]
    reg err_counter : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[TxBufferFifo.scala 60:28]
    io.h2c_pack_counter <= pack_counter @[TxBufferFifo.scala 62:23]
    io.h2c_err_counter <= err_counter @[TxBufferFifo.scala 63:22]
    reg is_overflowed : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[TxBufferFifo.scala 67:30]
    node cal_tdata = mux(in_shake_hand, io.in.tdata, in_tdata_reg) @[TxBufferFifo.scala 71:22]
    inst ip_chksum_cal of ReduceAddSync @[TxBufferFifo.scala 74:29]
    ip_chksum_cal.clock <= clock
    ip_chksum_cal.reset <= reset
    node _ip_chksum_cal_io_in_vec_0_T = bits(cal_tdata, 127, 112) @[TxBufferFifo.scala 77:65]
    node _ip_chksum_cal_io_in_vec_0_T_1 = bits(_ip_chksum_cal_io_in_vec_0_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_0_T_2 = bits(_ip_chksum_cal_io_in_vec_0_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_0_T_3 = cat(_ip_chksum_cal_io_in_vec_0_T_1, _ip_chksum_cal_io_in_vec_0_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[0] <= _ip_chksum_cal_io_in_vec_0_T_3 @[TxBufferFifo.scala 77:37]
    node _ip_chksum_cal_io_in_vec_1_T = bits(cal_tdata, 143, 128) @[TxBufferFifo.scala 77:65]
    node _ip_chksum_cal_io_in_vec_1_T_1 = bits(_ip_chksum_cal_io_in_vec_1_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_1_T_2 = bits(_ip_chksum_cal_io_in_vec_1_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_1_T_3 = cat(_ip_chksum_cal_io_in_vec_1_T_1, _ip_chksum_cal_io_in_vec_1_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[1] <= _ip_chksum_cal_io_in_vec_1_T_3 @[TxBufferFifo.scala 77:37]
    node _ip_chksum_cal_io_in_vec_2_T = bits(cal_tdata, 159, 144) @[TxBufferFifo.scala 77:65]
    node _ip_chksum_cal_io_in_vec_2_T_1 = bits(_ip_chksum_cal_io_in_vec_2_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_2_T_2 = bits(_ip_chksum_cal_io_in_vec_2_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_2_T_3 = cat(_ip_chksum_cal_io_in_vec_2_T_1, _ip_chksum_cal_io_in_vec_2_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[2] <= _ip_chksum_cal_io_in_vec_2_T_3 @[TxBufferFifo.scala 77:37]
    node _ip_chksum_cal_io_in_vec_3_T = bits(cal_tdata, 175, 160) @[TxBufferFifo.scala 77:65]
    node _ip_chksum_cal_io_in_vec_3_T_1 = bits(_ip_chksum_cal_io_in_vec_3_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_3_T_2 = bits(_ip_chksum_cal_io_in_vec_3_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_3_T_3 = cat(_ip_chksum_cal_io_in_vec_3_T_1, _ip_chksum_cal_io_in_vec_3_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[3] <= _ip_chksum_cal_io_in_vec_3_T_3 @[TxBufferFifo.scala 77:37]
    node _ip_chksum_cal_io_in_vec_4_T = bits(cal_tdata, 191, 176) @[TxBufferFifo.scala 77:65]
    node _ip_chksum_cal_io_in_vec_4_T_1 = bits(_ip_chksum_cal_io_in_vec_4_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_4_T_2 = bits(_ip_chksum_cal_io_in_vec_4_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_4_T_3 = cat(_ip_chksum_cal_io_in_vec_4_T_1, _ip_chksum_cal_io_in_vec_4_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[4] <= _ip_chksum_cal_io_in_vec_4_T_3 @[TxBufferFifo.scala 77:37]
    ip_chksum_cal.io.in_vec[5] <= UInt<1>("h0") @[TxBufferFifo.scala 76:44]
    node _ip_chksum_cal_io_in_vec_6_T = bits(cal_tdata, 223, 208) @[TxBufferFifo.scala 77:65]
    node _ip_chksum_cal_io_in_vec_6_T_1 = bits(_ip_chksum_cal_io_in_vec_6_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_6_T_2 = bits(_ip_chksum_cal_io_in_vec_6_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_6_T_3 = cat(_ip_chksum_cal_io_in_vec_6_T_1, _ip_chksum_cal_io_in_vec_6_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[6] <= _ip_chksum_cal_io_in_vec_6_T_3 @[TxBufferFifo.scala 77:37]
    node _ip_chksum_cal_io_in_vec_7_T = bits(cal_tdata, 239, 224) @[TxBufferFifo.scala 77:65]
    node _ip_chksum_cal_io_in_vec_7_T_1 = bits(_ip_chksum_cal_io_in_vec_7_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_7_T_2 = bits(_ip_chksum_cal_io_in_vec_7_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_7_T_3 = cat(_ip_chksum_cal_io_in_vec_7_T_1, _ip_chksum_cal_io_in_vec_7_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[7] <= _ip_chksum_cal_io_in_vec_7_T_3 @[TxBufferFifo.scala 77:37]
    node _ip_chksum_cal_io_in_vec_8_T = bits(cal_tdata, 255, 240) @[TxBufferFifo.scala 77:65]
    node _ip_chksum_cal_io_in_vec_8_T_1 = bits(_ip_chksum_cal_io_in_vec_8_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_8_T_2 = bits(_ip_chksum_cal_io_in_vec_8_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_8_T_3 = cat(_ip_chksum_cal_io_in_vec_8_T_1, _ip_chksum_cal_io_in_vec_8_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[8] <= _ip_chksum_cal_io_in_vec_8_T_3 @[TxBufferFifo.scala 77:37]
    node _ip_chksum_cal_io_in_vec_9_T = bits(cal_tdata, 271, 256) @[TxBufferFifo.scala 77:65]
    node _ip_chksum_cal_io_in_vec_9_T_1 = bits(_ip_chksum_cal_io_in_vec_9_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_9_T_2 = bits(_ip_chksum_cal_io_in_vec_9_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_9_T_3 = cat(_ip_chksum_cal_io_in_vec_9_T_1, _ip_chksum_cal_io_in_vec_9_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[9] <= _ip_chksum_cal_io_in_vec_9_T_3 @[TxBufferFifo.scala 77:37]
    inst tcp_pld_chksum_cal of ReduceAddSync_1 @[TxBufferFifo.scala 82:34]
    tcp_pld_chksum_cal.clock <= clock
    tcp_pld_chksum_cal.reset <= reset
    node _tcp_pld_chksum_cal_io_in_vec_0_T = bits(cal_tdata, 15, 0) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_0_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_0_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_0_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_0_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_0_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_0_T_1, _tcp_pld_chksum_cal_io_in_vec_0_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[0] <= _tcp_pld_chksum_cal_io_in_vec_0_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_1_T = bits(cal_tdata, 31, 16) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_1_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_1_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_1_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_1_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_1_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_1_T_1, _tcp_pld_chksum_cal_io_in_vec_1_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[1] <= _tcp_pld_chksum_cal_io_in_vec_1_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_2_T = bits(cal_tdata, 47, 32) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_2_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_2_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_2_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_2_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_2_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_2_T_1, _tcp_pld_chksum_cal_io_in_vec_2_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[2] <= _tcp_pld_chksum_cal_io_in_vec_2_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_3_T = bits(cal_tdata, 63, 48) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_3_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_3_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_3_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_3_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_3_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_3_T_1, _tcp_pld_chksum_cal_io_in_vec_3_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[3] <= _tcp_pld_chksum_cal_io_in_vec_3_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_4_T = bits(cal_tdata, 79, 64) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_4_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_4_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_4_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_4_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_4_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_4_T_1, _tcp_pld_chksum_cal_io_in_vec_4_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[4] <= _tcp_pld_chksum_cal_io_in_vec_4_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_5_T = bits(cal_tdata, 95, 80) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_5_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_5_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_5_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_5_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_5_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_5_T_1, _tcp_pld_chksum_cal_io_in_vec_5_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[5] <= _tcp_pld_chksum_cal_io_in_vec_5_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_6_T = bits(cal_tdata, 111, 96) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_6_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_6_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_6_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_6_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_6_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_6_T_1, _tcp_pld_chksum_cal_io_in_vec_6_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[6] <= _tcp_pld_chksum_cal_io_in_vec_6_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_7_T = bits(cal_tdata, 127, 112) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_7_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_7_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_7_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_7_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_7_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_7_T_1, _tcp_pld_chksum_cal_io_in_vec_7_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[7] <= _tcp_pld_chksum_cal_io_in_vec_7_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_8_T = bits(cal_tdata, 143, 128) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_8_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_8_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_8_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_8_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_8_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_8_T_1, _tcp_pld_chksum_cal_io_in_vec_8_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[8] <= _tcp_pld_chksum_cal_io_in_vec_8_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_9_T = bits(cal_tdata, 159, 144) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_9_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_9_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_9_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_9_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_9_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_9_T_1, _tcp_pld_chksum_cal_io_in_vec_9_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[9] <= _tcp_pld_chksum_cal_io_in_vec_9_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_10_T = bits(cal_tdata, 175, 160) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_10_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_10_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_10_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_10_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_10_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_10_T_1, _tcp_pld_chksum_cal_io_in_vec_10_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[10] <= _tcp_pld_chksum_cal_io_in_vec_10_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_11_T = bits(cal_tdata, 191, 176) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_11_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_11_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_11_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_11_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_11_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_11_T_1, _tcp_pld_chksum_cal_io_in_vec_11_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[11] <= _tcp_pld_chksum_cal_io_in_vec_11_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_12_T = bits(cal_tdata, 207, 192) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_12_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_12_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_12_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_12_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_12_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_12_T_1, _tcp_pld_chksum_cal_io_in_vec_12_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[12] <= _tcp_pld_chksum_cal_io_in_vec_12_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_13_T = bits(cal_tdata, 223, 208) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_13_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_13_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_13_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_13_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_13_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_13_T_1, _tcp_pld_chksum_cal_io_in_vec_13_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[13] <= _tcp_pld_chksum_cal_io_in_vec_13_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_14_T = bits(cal_tdata, 239, 224) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_14_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_14_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_14_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_14_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_14_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_14_T_1, _tcp_pld_chksum_cal_io_in_vec_14_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[14] <= _tcp_pld_chksum_cal_io_in_vec_14_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_15_T = bits(cal_tdata, 255, 240) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_15_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_15_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_15_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_15_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_15_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_15_T_1, _tcp_pld_chksum_cal_io_in_vec_15_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[15] <= _tcp_pld_chksum_cal_io_in_vec_15_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_16_T = bits(cal_tdata, 271, 256) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_16_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_16_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_16_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_16_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_16_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_16_T_1, _tcp_pld_chksum_cal_io_in_vec_16_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[16] <= _tcp_pld_chksum_cal_io_in_vec_16_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_17_T = bits(cal_tdata, 287, 272) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_17_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_17_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_17_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_17_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_17_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_17_T_1, _tcp_pld_chksum_cal_io_in_vec_17_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[17] <= _tcp_pld_chksum_cal_io_in_vec_17_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_18_T = bits(cal_tdata, 303, 288) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_18_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_18_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_18_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_18_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_18_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_18_T_1, _tcp_pld_chksum_cal_io_in_vec_18_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[18] <= _tcp_pld_chksum_cal_io_in_vec_18_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_19_T = bits(cal_tdata, 319, 304) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_19_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_19_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_19_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_19_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_19_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_19_T_1, _tcp_pld_chksum_cal_io_in_vec_19_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[19] <= _tcp_pld_chksum_cal_io_in_vec_19_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_20_T = bits(cal_tdata, 335, 320) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_20_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_20_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_20_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_20_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_20_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_20_T_1, _tcp_pld_chksum_cal_io_in_vec_20_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[20] <= _tcp_pld_chksum_cal_io_in_vec_20_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_21_T = bits(cal_tdata, 351, 336) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_21_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_21_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_21_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_21_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_21_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_21_T_1, _tcp_pld_chksum_cal_io_in_vec_21_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[21] <= _tcp_pld_chksum_cal_io_in_vec_21_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_22_T = bits(cal_tdata, 367, 352) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_22_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_22_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_22_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_22_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_22_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_22_T_1, _tcp_pld_chksum_cal_io_in_vec_22_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[22] <= _tcp_pld_chksum_cal_io_in_vec_22_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_23_T = bits(cal_tdata, 383, 368) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_23_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_23_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_23_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_23_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_23_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_23_T_1, _tcp_pld_chksum_cal_io_in_vec_23_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[23] <= _tcp_pld_chksum_cal_io_in_vec_23_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_24_T = bits(cal_tdata, 399, 384) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_24_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_24_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_24_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_24_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_24_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_24_T_1, _tcp_pld_chksum_cal_io_in_vec_24_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[24] <= _tcp_pld_chksum_cal_io_in_vec_24_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_25_T = bits(cal_tdata, 415, 400) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_25_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_25_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_25_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_25_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_25_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_25_T_1, _tcp_pld_chksum_cal_io_in_vec_25_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[25] <= _tcp_pld_chksum_cal_io_in_vec_25_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_26_T = bits(cal_tdata, 431, 416) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_26_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_26_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_26_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_26_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_26_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_26_T_1, _tcp_pld_chksum_cal_io_in_vec_26_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[26] <= _tcp_pld_chksum_cal_io_in_vec_26_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_27_T = bits(cal_tdata, 447, 432) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_27_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_27_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_27_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_27_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_27_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_27_T_1, _tcp_pld_chksum_cal_io_in_vec_27_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[27] <= _tcp_pld_chksum_cal_io_in_vec_27_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_28_T = bits(cal_tdata, 463, 448) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_28_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_28_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_28_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_28_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_28_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_28_T_1, _tcp_pld_chksum_cal_io_in_vec_28_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[28] <= _tcp_pld_chksum_cal_io_in_vec_28_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_29_T = bits(cal_tdata, 479, 464) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_29_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_29_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_29_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_29_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_29_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_29_T_1, _tcp_pld_chksum_cal_io_in_vec_29_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[29] <= _tcp_pld_chksum_cal_io_in_vec_29_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_30_T = bits(cal_tdata, 495, 480) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_30_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_30_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_30_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_30_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_30_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_30_T_1, _tcp_pld_chksum_cal_io_in_vec_30_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[30] <= _tcp_pld_chksum_cal_io_in_vec_30_T_3 @[TxBufferFifo.scala 84:37]
    node _tcp_pld_chksum_cal_io_in_vec_31_T = bits(cal_tdata, 511, 496) @[TxBufferFifo.scala 84:65]
    node _tcp_pld_chksum_cal_io_in_vec_31_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_31_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_31_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_31_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_31_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_31_T_1, _tcp_pld_chksum_cal_io_in_vec_31_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[31] <= _tcp_pld_chksum_cal_io_in_vec_31_T_3 @[TxBufferFifo.scala 84:37]
    inst tcp_hdr_chksum_cal of ReduceAddSync_2 @[TxBufferFifo.scala 89:34]
    tcp_hdr_chksum_cal.clock <= clock
    tcp_hdr_chksum_cal.reset <= reset
    tcp_hdr_chksum_cal.io.in_vec[0] <= UInt<1>("h0") @[TxBufferFifo.scala 93:42]
    tcp_hdr_chksum_cal.io.in_vec[1] <= UInt<1>("h0") @[TxBufferFifo.scala 93:42]
    tcp_hdr_chksum_cal.io.in_vec[2] <= UInt<1>("h0") @[TxBufferFifo.scala 93:42]
    tcp_hdr_chksum_cal.io.in_vec[3] <= UInt<1>("h0") @[TxBufferFifo.scala 93:42]
    tcp_hdr_chksum_cal.io.in_vec[4] <= UInt<1>("h0") @[TxBufferFifo.scala 93:42]
    tcp_hdr_chksum_cal.io.in_vec[5] <= UInt<1>("h0") @[TxBufferFifo.scala 93:42]
    tcp_hdr_chksum_cal.io.in_vec[6] <= UInt<1>("h0") @[TxBufferFifo.scala 93:42]
    tcp_hdr_chksum_cal.io.in_vec[7] <= UInt<1>("h0") @[TxBufferFifo.scala 93:42]
    node _tcp_hdr_chksum_cal_io_in_vec_8_T = bits(cal_tdata, 143, 128) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_8_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_8_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_8_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_8_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_8_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_8_T_1, _tcp_hdr_chksum_cal_io_in_vec_8_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[8] <= _tcp_hdr_chksum_cal_io_in_vec_8_T_3 @[TxBufferFifo.scala 91:67]
    tcp_hdr_chksum_cal.io.in_vec[9] <= UInt<1>("h0") @[TxBufferFifo.scala 93:42]
    tcp_hdr_chksum_cal.io.in_vec[10] <= UInt<1>("h0") @[TxBufferFifo.scala 93:42]
    node _tcp_hdr_chksum_cal_io_in_vec_11_T = bits(cal_tdata, 191, 184) @[TxBufferFifo.scala 92:65]
    tcp_hdr_chksum_cal.io.in_vec[11] <= _tcp_hdr_chksum_cal_io_in_vec_11_T @[TxBufferFifo.scala 92:53]
    tcp_hdr_chksum_cal.io.in_vec[12] <= UInt<1>("h0") @[TxBufferFifo.scala 93:42]
    node _tcp_hdr_chksum_cal_io_in_vec_13_T = bits(cal_tdata, 223, 208) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_13_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_13_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_13_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_13_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_13_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_13_T_1, _tcp_hdr_chksum_cal_io_in_vec_13_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[13] <= _tcp_hdr_chksum_cal_io_in_vec_13_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_14_T = bits(cal_tdata, 239, 224) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_14_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_14_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_14_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_14_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_14_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_14_T_1, _tcp_hdr_chksum_cal_io_in_vec_14_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[14] <= _tcp_hdr_chksum_cal_io_in_vec_14_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_15_T = bits(cal_tdata, 255, 240) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_15_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_15_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_15_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_15_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_15_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_15_T_1, _tcp_hdr_chksum_cal_io_in_vec_15_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[15] <= _tcp_hdr_chksum_cal_io_in_vec_15_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_16_T = bits(cal_tdata, 271, 256) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_16_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_16_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_16_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_16_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_16_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_16_T_1, _tcp_hdr_chksum_cal_io_in_vec_16_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[16] <= _tcp_hdr_chksum_cal_io_in_vec_16_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_17_T = bits(cal_tdata, 287, 272) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_17_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_17_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_17_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_17_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_17_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_17_T_1, _tcp_hdr_chksum_cal_io_in_vec_17_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[17] <= _tcp_hdr_chksum_cal_io_in_vec_17_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_18_T = bits(cal_tdata, 303, 288) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_18_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_18_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_18_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_18_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_18_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_18_T_1, _tcp_hdr_chksum_cal_io_in_vec_18_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[18] <= _tcp_hdr_chksum_cal_io_in_vec_18_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_19_T = bits(cal_tdata, 319, 304) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_19_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_19_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_19_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_19_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_19_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_19_T_1, _tcp_hdr_chksum_cal_io_in_vec_19_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[19] <= _tcp_hdr_chksum_cal_io_in_vec_19_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_20_T = bits(cal_tdata, 335, 320) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_20_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_20_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_20_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_20_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_20_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_20_T_1, _tcp_hdr_chksum_cal_io_in_vec_20_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[20] <= _tcp_hdr_chksum_cal_io_in_vec_20_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_21_T = bits(cal_tdata, 351, 336) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_21_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_21_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_21_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_21_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_21_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_21_T_1, _tcp_hdr_chksum_cal_io_in_vec_21_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[21] <= _tcp_hdr_chksum_cal_io_in_vec_21_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_22_T = bits(cal_tdata, 367, 352) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_22_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_22_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_22_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_22_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_22_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_22_T_1, _tcp_hdr_chksum_cal_io_in_vec_22_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[22] <= _tcp_hdr_chksum_cal_io_in_vec_22_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_23_T = bits(cal_tdata, 383, 368) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_23_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_23_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_23_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_23_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_23_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_23_T_1, _tcp_hdr_chksum_cal_io_in_vec_23_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[23] <= _tcp_hdr_chksum_cal_io_in_vec_23_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_24_T = bits(cal_tdata, 399, 384) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_24_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_24_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_24_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_24_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_24_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_24_T_1, _tcp_hdr_chksum_cal_io_in_vec_24_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[24] <= _tcp_hdr_chksum_cal_io_in_vec_24_T_3 @[TxBufferFifo.scala 91:67]
    tcp_hdr_chksum_cal.io.in_vec[25] <= UInt<1>("h0") @[TxBufferFifo.scala 93:42]
    node _tcp_hdr_chksum_cal_io_in_vec_26_T = bits(cal_tdata, 431, 416) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_26_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_26_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_26_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_26_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_26_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_26_T_1, _tcp_hdr_chksum_cal_io_in_vec_26_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[26] <= _tcp_hdr_chksum_cal_io_in_vec_26_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_27_T = bits(cal_tdata, 447, 432) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_27_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_27_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_27_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_27_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_27_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_27_T_1, _tcp_hdr_chksum_cal_io_in_vec_27_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[27] <= _tcp_hdr_chksum_cal_io_in_vec_27_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_28_T = bits(cal_tdata, 463, 448) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_28_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_28_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_28_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_28_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_28_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_28_T_1, _tcp_hdr_chksum_cal_io_in_vec_28_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[28] <= _tcp_hdr_chksum_cal_io_in_vec_28_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_29_T = bits(cal_tdata, 479, 464) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_29_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_29_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_29_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_29_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_29_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_29_T_1, _tcp_hdr_chksum_cal_io_in_vec_29_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[29] <= _tcp_hdr_chksum_cal_io_in_vec_29_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_30_T = bits(cal_tdata, 495, 480) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_30_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_30_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_30_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_30_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_30_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_30_T_1, _tcp_hdr_chksum_cal_io_in_vec_30_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[30] <= _tcp_hdr_chksum_cal_io_in_vec_30_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_cal_io_in_vec_31_T = bits(cal_tdata, 511, 496) @[TxBufferFifo.scala 91:95]
    node _tcp_hdr_chksum_cal_io_in_vec_31_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_31_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_31_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_31_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_31_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_31_T_1, _tcp_hdr_chksum_cal_io_in_vec_31_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[31] <= _tcp_hdr_chksum_cal_io_in_vec_31_T_3 @[TxBufferFifo.scala 91:67]
    node _tcp_hdr_chksum_result_T = sub(tcp_hdr_chksum_cal.io.out_sum, UInt<5>("h14")) @[TxBufferFifo.scala 95:61]
    node tcp_hdr_chksum_result = tail(_tcp_hdr_chksum_result_T, 1) @[TxBufferFifo.scala 95:61]
    when io.reset_counter : @[TxBufferFifo.scala 98:26]
      pack_counter <= UInt<1>("h0") @[TxBufferFifo.scala 99:18]
      err_counter <= UInt<1>("h0") @[TxBufferFifo.scala 100:17]
    else :
      when in_shake_hand : @[TxBufferFifo.scala 102:31]
        when in_tlast_reg : @[TxBufferFifo.scala 103:27]
          node _pack_counter_T = add(pack_counter, UInt<1>("h1")) @[TxBufferFifo.scala 104:38]
          node _pack_counter_T_1 = tail(_pack_counter_T, 1) @[TxBufferFifo.scala 104:38]
          pack_counter <= _pack_counter_T_1 @[TxBufferFifo.scala 104:22]
        node _T = bits(wr_index_reg, 0, 0)
        node _T_1 = eq(info_buf_reg[_T].burst, UInt<6>("h20")) @[TxBufferFifo.scala 106:46]
        when _T_1 : @[TxBufferFifo.scala 106:63]
          node _T_2 = eq(in_tlast_reg, UInt<1>("h0")) @[TxBufferFifo.scala 108:15]
          when _T_2 : @[TxBufferFifo.scala 108:30]
            is_overflowed <= UInt<1>("h1") @[TxBufferFifo.scala 109:25]
          else :
            node _wr_pos_reg_T = dshl(wr_index_reg, UInt<3>("h5")) @[TxBufferFifo.scala 115:40]
            wr_pos_reg <= _wr_pos_reg_T @[TxBufferFifo.scala 115:24]
          node _err_counter_T = add(err_counter, UInt<1>("h1")) @[TxBufferFifo.scala 118:36]
          node _err_counter_T_1 = tail(_err_counter_T, 1) @[TxBufferFifo.scala 118:36]
          err_counter <= _err_counter_T_1 @[TxBufferFifo.scala 118:21]
          node _T_3 = bits(wr_index_reg, 0, 0)
          wire _info_buf_reg_WIRE_3 : { used : UInt<1>, valid : UInt<1>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[TxBufferFifo.scala 119:51]
          _info_buf_reg_WIRE_3.burst <= UInt<6>("h0") @[TxBufferFifo.scala 119:51]
          _info_buf_reg_WIRE_3.tcp_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 119:51]
          _info_buf_reg_WIRE_3.ip_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 119:51]
          _info_buf_reg_WIRE_3.valid <= UInt<1>("h0") @[TxBufferFifo.scala 119:51]
          _info_buf_reg_WIRE_3.used <= UInt<1>("h0") @[TxBufferFifo.scala 119:51]
          info_buf_reg[_T_3].burst <= _info_buf_reg_WIRE_3.burst @[TxBufferFifo.scala 119:36]
          info_buf_reg[_T_3].tcp_chksum <= _info_buf_reg_WIRE_3.tcp_chksum @[TxBufferFifo.scala 119:36]
          info_buf_reg[_T_3].ip_chksum <= _info_buf_reg_WIRE_3.ip_chksum @[TxBufferFifo.scala 119:36]
          info_buf_reg[_T_3].valid <= _info_buf_reg_WIRE_3.valid @[TxBufferFifo.scala 119:36]
          info_buf_reg[_T_3].used <= _info_buf_reg_WIRE_3.used @[TxBufferFifo.scala 119:36]
        else :
          when in_tvalid_reg : @[TxBufferFifo.scala 121:32]
            node _T_4 = eq(is_overflowed, UInt<1>("h0")) @[TxBufferFifo.scala 123:15]
            when _T_4 : @[TxBufferFifo.scala 123:30]
              node _T_5 = bits(wr_index_reg, 0, 0)
              node _T_6 = eq(info_buf_reg[_T_5].used, UInt<1>("h0")) @[TxBufferFifo.scala 125:17]
              when _T_6 : @[TxBufferFifo.scala 125:51]
                node _T_7 = bits(wr_index_reg, 0, 0)
                info_buf_reg[_T_7].used <= UInt<1>("h1") @[TxBufferFifo.scala 126:45]
                node _T_8 = bits(wr_index_reg, 0, 0)
                info_buf_reg[_T_8].ip_chksum <= ip_chksum_cal.io.out_sum @[TxBufferFifo.scala 127:50]
                node _T_9 = bits(wr_index_reg, 0, 0)
                info_buf_reg[_T_9].tcp_chksum <= tcp_hdr_chksum_result @[TxBufferFifo.scala 128:51]
              else :
                node _T_10 = bits(wr_index_reg, 0, 0)
                node _info_buf_reg_tcp_chksum_T = bits(wr_index_reg, 0, 0)
                node _info_buf_reg_tcp_chksum_T_1 = add(info_buf_reg[_info_buf_reg_tcp_chksum_T].tcp_chksum, tcp_pld_chksum_cal.io.out_sum) @[TxBufferFifo.scala 130:92]
                node _info_buf_reg_tcp_chksum_T_2 = tail(_info_buf_reg_tcp_chksum_T_1, 1) @[TxBufferFifo.scala 130:92]
                info_buf_reg[_T_10].tcp_chksum <= _info_buf_reg_tcp_chksum_T_2 @[TxBufferFifo.scala 130:51]
              node _T_11 = bits(wr_pos_reg, 5, 0) @[TxBufferFifo.scala 132:23]
              infer mport MPORT = data_buf_reg[_T_11], clock @[TxBufferFifo.scala 132:23]
              MPORT <= in_tdata_reg @[TxBufferFifo.scala 132:36]
              node _T_12 = bits(wr_index_reg, 0, 0)
              node _info_buf_reg_burst_T = bits(wr_index_reg, 0, 0)
              node _info_buf_reg_burst_T_1 = add(info_buf_reg[_info_buf_reg_burst_T].burst, UInt<1>("h1")) @[TxBufferFifo.scala 133:80]
              node _info_buf_reg_burst_T_2 = tail(_info_buf_reg_burst_T_1, 1) @[TxBufferFifo.scala 133:80]
              info_buf_reg[_T_12].burst <= _info_buf_reg_burst_T_2 @[TxBufferFifo.scala 133:44]
              when in_tlast_reg : @[TxBufferFifo.scala 134:31]
                node _T_13 = bits(wr_index_reg, 0, 0)
                info_buf_reg[_T_13].valid <= UInt<1>("h1") @[TxBufferFifo.scala 135:46]
                node _wr_index_reg_T = add(wr_index_reg, UInt<1>("h1")) @[TxBufferFifo.scala 30:12]
                node _wr_index_reg_T_1 = tail(_wr_index_reg_T, 1) @[TxBufferFifo.scala 30:12]
                node _wr_index_reg_T_2 = and(_wr_index_reg_T_1, UInt<1>("h1")) @[TxBufferFifo.scala 30:19]
                wr_index_reg <= _wr_index_reg_T_2 @[TxBufferFifo.scala 136:26]
                node _wr_pos_reg_T_1 = add(wr_index_reg, UInt<1>("h1")) @[TxBufferFifo.scala 30:12]
                node _wr_pos_reg_T_2 = tail(_wr_pos_reg_T_1, 1) @[TxBufferFifo.scala 30:12]
                node _wr_pos_reg_T_3 = and(_wr_pos_reg_T_2, UInt<1>("h1")) @[TxBufferFifo.scala 30:19]
                node _wr_pos_reg_T_4 = dshl(_wr_pos_reg_T_3, UInt<3>("h5")) @[TxBufferFifo.scala 137:51]
                wr_pos_reg <= _wr_pos_reg_T_4 @[TxBufferFifo.scala 137:24]
              else :
                node _wr_pos_reg_T_5 = add(wr_pos_reg, UInt<1>("h1")) @[TxBufferFifo.scala 139:38]
                node _wr_pos_reg_T_6 = tail(_wr_pos_reg_T_5, 1) @[TxBufferFifo.scala 139:38]
                wr_pos_reg <= _wr_pos_reg_T_6 @[TxBufferFifo.scala 139:24]
            else :
              when in_tlast_reg : @[TxBufferFifo.scala 141:35]
                is_overflowed <= UInt<1>("h0") @[TxBufferFifo.scala 143:25]
                node _wr_pos_reg_T_7 = dshl(wr_index_reg, UInt<3>("h5")) @[TxBufferFifo.scala 144:38]
                wr_pos_reg <= _wr_pos_reg_T_7 @[TxBufferFifo.scala 144:22]
    node out_shake_hand = and(io.out.tready, io.out.tvalid) @[TxBufferFifo.scala 150:38]
    node _io_out_tkeep_T = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[Bitwise.scala 74:12]
    io.out.tkeep <= _io_out_tkeep_T @[TxBufferFifo.scala 152:16]
    io.out.tuser <= UInt<1>("h0") @[TxBufferFifo.scala 153:16]
    node _io_out_tvalid_T = bits(rd_index_reg, 0, 0)
    io.out.tvalid <= info_buf_reg[_io_out_tvalid_T].valid @[TxBufferFifo.scala 154:17]
    node _io_out_tlast_T = bits(rd_index_reg, 0, 0)
    node _io_out_tlast_T_1 = eq(info_buf_reg[_io_out_tlast_T].burst, UInt<1>("h1")) @[TxBufferFifo.scala 155:70]
    node _io_out_tlast_T_2 = and(io.out.tvalid, _io_out_tlast_T_1) @[TxBufferFifo.scala 155:34]
    io.out.tlast <= _io_out_tlast_T_2 @[TxBufferFifo.scala 155:17]
    node _rd_data_T = mux(out_shake_hand, rd_pos_next, rd_pos_reg) @[TxBufferFifo.scala 158:33]
    node _rd_data_T_1 = bits(_rd_data_T, 5, 0) @[TxBufferFifo.scala 158:29]
    infer mport rd_data = data_buf_reg[_rd_data_T_1], clock @[TxBufferFifo.scala 158:29]
    wire mid_ip_chksum : UInt<32> @[TxBufferFifo.scala 161:27]
    node _mid_ip_chksum_T = bits(rd_index_reg, 0, 0)
    node _mid_ip_chksum_T_1 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 31, 16) @[Misc.scala 14:10]
    node _mid_ip_chksum_T_2 = gt(_mid_ip_chksum_T_1, UInt<1>("h0")) @[Misc.scala 14:18]
    node _mid_ip_chksum_T_3 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 31, 16) @[Misc.scala 15:8]
    node _mid_ip_chksum_T_4 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 15, 0) @[Misc.scala 15:19]
    node _mid_ip_chksum_T_5 = add(_mid_ip_chksum_T_3, _mid_ip_chksum_T_4) @[Misc.scala 15:16]
    node _mid_ip_chksum_T_6 = tail(_mid_ip_chksum_T_5, 1) @[Misc.scala 15:16]
    node _mid_ip_chksum_T_7 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 15, 0) @[Misc.scala 15:28]
    node _mid_ip_chksum_T_8 = mux(_mid_ip_chksum_T_2, _mid_ip_chksum_T_6, _mid_ip_chksum_T_7) @[Misc.scala 14:8]
    mid_ip_chksum <= _mid_ip_chksum_T_8 @[TxBufferFifo.scala 162:17]
    wire mid_tcp_chksum : UInt<32> @[TxBufferFifo.scala 163:28]
    node _mid_tcp_chksum_T = bits(rd_index_reg, 0, 0)
    node _mid_tcp_chksum_T_1 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 31, 16) @[Misc.scala 14:10]
    node _mid_tcp_chksum_T_2 = gt(_mid_tcp_chksum_T_1, UInt<1>("h0")) @[Misc.scala 14:18]
    node _mid_tcp_chksum_T_3 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 31, 16) @[Misc.scala 15:8]
    node _mid_tcp_chksum_T_4 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 15, 0) @[Misc.scala 15:19]
    node _mid_tcp_chksum_T_5 = add(_mid_tcp_chksum_T_3, _mid_tcp_chksum_T_4) @[Misc.scala 15:16]
    node _mid_tcp_chksum_T_6 = tail(_mid_tcp_chksum_T_5, 1) @[Misc.scala 15:16]
    node _mid_tcp_chksum_T_7 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 15, 0) @[Misc.scala 15:28]
    node _mid_tcp_chksum_T_8 = mux(_mid_tcp_chksum_T_2, _mid_tcp_chksum_T_6, _mid_tcp_chksum_T_7) @[Misc.scala 14:8]
    mid_tcp_chksum <= _mid_tcp_chksum_T_8 @[TxBufferFifo.scala 164:18]
    wire end_ip_chksum : UInt<16> @[TxBufferFifo.scala 166:28]
    node _end_ip_chksum_T = bits(mid_ip_chksum, 31, 16) @[Misc.scala 14:10]
    node _end_ip_chksum_T_1 = gt(_end_ip_chksum_T, UInt<1>("h0")) @[Misc.scala 14:18]
    node _end_ip_chksum_T_2 = bits(mid_ip_chksum, 31, 16) @[Misc.scala 15:8]
    node _end_ip_chksum_T_3 = bits(mid_ip_chksum, 15, 0) @[Misc.scala 15:19]
    node _end_ip_chksum_T_4 = add(_end_ip_chksum_T_2, _end_ip_chksum_T_3) @[Misc.scala 15:16]
    node _end_ip_chksum_T_5 = tail(_end_ip_chksum_T_4, 1) @[Misc.scala 15:16]
    node _end_ip_chksum_T_6 = bits(mid_ip_chksum, 15, 0) @[Misc.scala 15:28]
    node _end_ip_chksum_T_7 = mux(_end_ip_chksum_T_1, _end_ip_chksum_T_5, _end_ip_chksum_T_6) @[Misc.scala 14:8]
    node _end_ip_chksum_T_8 = not(_end_ip_chksum_T_7) @[TxBufferFifo.scala 167:20]
    end_ip_chksum <= _end_ip_chksum_T_8 @[TxBufferFifo.scala 167:17]
    wire end_tcp_chksum : UInt<16> @[TxBufferFifo.scala 168:28]
    node _end_tcp_chksum_T = bits(mid_tcp_chksum, 31, 16) @[Misc.scala 14:10]
    node _end_tcp_chksum_T_1 = gt(_end_tcp_chksum_T, UInt<1>("h0")) @[Misc.scala 14:18]
    node _end_tcp_chksum_T_2 = bits(mid_tcp_chksum, 31, 16) @[Misc.scala 15:8]
    node _end_tcp_chksum_T_3 = bits(mid_tcp_chksum, 15, 0) @[Misc.scala 15:19]
    node _end_tcp_chksum_T_4 = add(_end_tcp_chksum_T_2, _end_tcp_chksum_T_3) @[Misc.scala 15:16]
    node _end_tcp_chksum_T_5 = tail(_end_tcp_chksum_T_4, 1) @[Misc.scala 15:16]
    node _end_tcp_chksum_T_6 = bits(mid_tcp_chksum, 15, 0) @[Misc.scala 15:28]
    node _end_tcp_chksum_T_7 = mux(_end_tcp_chksum_T_1, _end_tcp_chksum_T_5, _end_tcp_chksum_T_6) @[Misc.scala 14:8]
    node _end_tcp_chksum_T_8 = not(_end_tcp_chksum_T_7) @[TxBufferFifo.scala 169:21]
    end_tcp_chksum <= _end_tcp_chksum_T_8 @[TxBufferFifo.scala 169:18]
    node _rev_ip_chksum_T = bits(end_ip_chksum, 15, 0) @[TxBufferFifo.scala 171:52]
    node _rev_ip_chksum_T_1 = bits(_rev_ip_chksum_T, 7, 0) @[Misc.scala 8:10]
    node _rev_ip_chksum_T_2 = bits(_rev_ip_chksum_T, 15, 8) @[Misc.scala 8:17]
    node rev_ip_chksum = cat(_rev_ip_chksum_T_1, _rev_ip_chksum_T_2) @[Cat.scala 31:58]
    node _rev_tcp_chksum_T = bits(end_tcp_chksum, 15, 0) @[TxBufferFifo.scala 172:54]
    node _rev_tcp_chksum_T_1 = bits(_rev_tcp_chksum_T, 7, 0) @[Misc.scala 8:10]
    node _rev_tcp_chksum_T_2 = bits(_rev_tcp_chksum_T, 15, 8) @[Misc.scala 8:17]
    node rev_tcp_chksum = cat(_rev_tcp_chksum_T_1, _rev_tcp_chksum_T_2) @[Cat.scala 31:58]
    node _io_out_tdata_T = dshl(rd_index_reg, UInt<3>("h5")) @[TxBufferFifo.scala 174:52]
    node _io_out_tdata_T_1 = eq(rd_pos_reg, _io_out_tdata_T) @[TxBufferFifo.scala 174:34]
    node _io_out_tdata_T_2 = bits(rd_data, 511, 416) @[TxBufferFifo.scala 175:34]
    node _io_out_tdata_T_3 = bits(rd_data, 399, 208) @[TxBufferFifo.scala 175:68]
    node _io_out_tdata_T_4 = bits(rd_data, 191, 0) @[TxBufferFifo.scala 175:101]
    node io_out_tdata_lo = cat(rev_ip_chksum, _io_out_tdata_T_4) @[Cat.scala 31:58]
    node io_out_tdata_hi_hi = cat(_io_out_tdata_T_2, rev_tcp_chksum) @[Cat.scala 31:58]
    node io_out_tdata_hi = cat(io_out_tdata_hi_hi, _io_out_tdata_T_3) @[Cat.scala 31:58]
    node _io_out_tdata_T_5 = cat(io_out_tdata_hi, io_out_tdata_lo) @[Cat.scala 31:58]
    node _io_out_tdata_T_6 = mux(_io_out_tdata_T_1, _io_out_tdata_T_5, rd_data) @[TxBufferFifo.scala 174:22]
    io.out.tdata <= _io_out_tdata_T_6 @[TxBufferFifo.scala 174:16]
    when out_shake_hand : @[TxBufferFifo.scala 177:24]
      rd_pos_reg <= rd_pos_next @[TxBufferFifo.scala 179:16]
      node _T_14 = bits(rd_index_reg, 0, 0)
      node _T_15 = eq(info_buf_reg[_T_14].burst, UInt<1>("h1")) @[TxBufferFifo.scala 181:44]
      when _T_15 : @[TxBufferFifo.scala 181:53]
        node _T_16 = bits(rd_index_reg, 0, 0)
        wire _info_buf_reg_WIRE_4 : { used : UInt<1>, valid : UInt<1>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[TxBufferFifo.scala 182:49]
        _info_buf_reg_WIRE_4.burst <= UInt<6>("h0") @[TxBufferFifo.scala 182:49]
        _info_buf_reg_WIRE_4.tcp_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 182:49]
        _info_buf_reg_WIRE_4.ip_chksum <= UInt<32>("h0") @[TxBufferFifo.scala 182:49]
        _info_buf_reg_WIRE_4.valid <= UInt<1>("h0") @[TxBufferFifo.scala 182:49]
        _info_buf_reg_WIRE_4.used <= UInt<1>("h0") @[TxBufferFifo.scala 182:49]
        info_buf_reg[_T_16].burst <= _info_buf_reg_WIRE_4.burst @[TxBufferFifo.scala 182:34]
        info_buf_reg[_T_16].tcp_chksum <= _info_buf_reg_WIRE_4.tcp_chksum @[TxBufferFifo.scala 182:34]
        info_buf_reg[_T_16].ip_chksum <= _info_buf_reg_WIRE_4.ip_chksum @[TxBufferFifo.scala 182:34]
        info_buf_reg[_T_16].valid <= _info_buf_reg_WIRE_4.valid @[TxBufferFifo.scala 182:34]
        info_buf_reg[_T_16].used <= _info_buf_reg_WIRE_4.used @[TxBufferFifo.scala 182:34]
        node _rd_index_reg_T = add(rd_index_reg, UInt<1>("h1")) @[TxBufferFifo.scala 30:12]
        node _rd_index_reg_T_1 = tail(_rd_index_reg_T, 1) @[TxBufferFifo.scala 30:12]
        node _rd_index_reg_T_2 = and(_rd_index_reg_T_1, UInt<1>("h1")) @[TxBufferFifo.scala 30:19]
        rd_index_reg <= _rd_index_reg_T_2 @[TxBufferFifo.scala 183:20]
      else :
        node _T_17 = bits(rd_index_reg, 0, 0)
        node _info_buf_reg_burst_T_3 = bits(rd_index_reg, 0, 0)
        node _info_buf_reg_burst_T_4 = sub(info_buf_reg[_info_buf_reg_burst_T_3].burst, UInt<1>("h1")) @[TxBufferFifo.scala 185:76]
        node _info_buf_reg_burst_T_5 = tail(_info_buf_reg_burst_T_4, 1) @[TxBufferFifo.scala 185:76]
        info_buf_reg[_T_17].burst <= _info_buf_reg_burst_T_5 @[TxBufferFifo.scala 185:40]
    node _T_18 = bits(rd_index_reg, 0, 0)
    node _T_19 = eq(info_buf_reg[_T_18].burst, UInt<1>("h1")) @[TxBufferFifo.scala 188:42]
    when _T_19 : @[TxBufferFifo.scala 188:51]
      node _rd_pos_next_T = add(rd_index_reg, UInt<1>("h1")) @[TxBufferFifo.scala 30:12]
      node _rd_pos_next_T_1 = tail(_rd_pos_next_T, 1) @[TxBufferFifo.scala 30:12]
      node _rd_pos_next_T_2 = and(_rd_pos_next_T_1, UInt<1>("h1")) @[TxBufferFifo.scala 30:19]
      node _rd_pos_next_T_3 = dshl(_rd_pos_next_T_2, UInt<3>("h5")) @[TxBufferFifo.scala 189:44]
      rd_pos_next <= _rd_pos_next_T_3 @[TxBufferFifo.scala 189:17]
    else :
      node _rd_pos_next_T_4 = add(rd_pos_reg, UInt<1>("h1")) @[TxBufferFifo.scala 191:31]
      node _rd_pos_next_T_5 = tail(_rd_pos_next_T_4, 1) @[TxBufferFifo.scala 191:31]
      rd_pos_next <= _rd_pos_next_T_5 @[TxBufferFifo.scala 191:17]

  module TxHandler :
    input clock : Clock
    input reset : Reset
    output io : { QDMA_h2c_stub_out : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>}, flip CMAC_in : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>, flip tkeep : UInt<64>}, flip reset_counter : UInt<1>, h2c_pack_counter : UInt<32>, h2c_err_counter : UInt<32>}

    inst tx_buffer_fifo of TxBufferFifo @[TxHandler.scala 20:30]
    tx_buffer_fifo.clock <= clock
    tx_buffer_fifo.reset <= reset
    tx_buffer_fifo.io.in.tuser <= io.QDMA_h2c_stub_out.tuser @[TxHandler.scala 22:24]
    tx_buffer_fifo.io.in.tlast <= io.QDMA_h2c_stub_out.tlast @[TxHandler.scala 22:24]
    io.QDMA_h2c_stub_out.tready <= tx_buffer_fifo.io.in.tready @[TxHandler.scala 22:24]
    tx_buffer_fifo.io.in.tvalid <= io.QDMA_h2c_stub_out.tvalid @[TxHandler.scala 22:24]
    tx_buffer_fifo.io.in.tdata <= io.QDMA_h2c_stub_out.tdata @[TxHandler.scala 22:24]
    io.CMAC_in.tkeep <= tx_buffer_fifo.io.out.tkeep @[TxHandler.scala 23:24]
    io.CMAC_in.tuser <= tx_buffer_fifo.io.out.tuser @[TxHandler.scala 23:24]
    io.CMAC_in.tlast <= tx_buffer_fifo.io.out.tlast @[TxHandler.scala 23:24]
    tx_buffer_fifo.io.out.tready <= io.CMAC_in.tready @[TxHandler.scala 23:24]
    io.CMAC_in.tvalid <= tx_buffer_fifo.io.out.tvalid @[TxHandler.scala 23:24]
    io.CMAC_in.tdata <= tx_buffer_fifo.io.out.tdata @[TxHandler.scala 23:24]
    tx_buffer_fifo.io.reset_counter <= io.reset_counter @[TxHandler.scala 24:35]
    io.h2c_pack_counter <= tx_buffer_fifo.io.h2c_pack_counter @[TxHandler.scala 25:35]
    io.h2c_err_counter <= tx_buffer_fifo.io.h2c_err_counter @[TxHandler.scala 26:35]

  module ReduceAddSync_3 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_vec : UInt<8>[64], out_sum : UInt<8>}

    wire cal_vec : UInt<8>[8][8] @[Misc.scala 31:21]
    reg cal_reg : UInt<8>[8], clock with :
      reset => (UInt<1>("h0"), cal_reg) @[Misc.scala 32:20]
    cal_vec[0][0] <= io.in_vec[0] @[Misc.scala 38:23]
    cal_vec[0][1] <= io.in_vec[1] @[Misc.scala 38:23]
    cal_vec[0][2] <= io.in_vec[2] @[Misc.scala 38:23]
    cal_vec[0][3] <= io.in_vec[3] @[Misc.scala 38:23]
    cal_vec[0][4] <= io.in_vec[4] @[Misc.scala 38:23]
    cal_vec[0][5] <= io.in_vec[5] @[Misc.scala 38:23]
    cal_vec[0][6] <= io.in_vec[6] @[Misc.scala 38:23]
    cal_vec[0][7] <= io.in_vec[7] @[Misc.scala 38:23]
    cal_vec[1][0] <= io.in_vec[8] @[Misc.scala 38:23]
    cal_vec[1][1] <= io.in_vec[9] @[Misc.scala 38:23]
    cal_vec[1][2] <= io.in_vec[10] @[Misc.scala 38:23]
    cal_vec[1][3] <= io.in_vec[11] @[Misc.scala 38:23]
    cal_vec[1][4] <= io.in_vec[12] @[Misc.scala 38:23]
    cal_vec[1][5] <= io.in_vec[13] @[Misc.scala 38:23]
    cal_vec[1][6] <= io.in_vec[14] @[Misc.scala 38:23]
    cal_vec[1][7] <= io.in_vec[15] @[Misc.scala 38:23]
    cal_vec[2][0] <= io.in_vec[16] @[Misc.scala 38:23]
    cal_vec[2][1] <= io.in_vec[17] @[Misc.scala 38:23]
    cal_vec[2][2] <= io.in_vec[18] @[Misc.scala 38:23]
    cal_vec[2][3] <= io.in_vec[19] @[Misc.scala 38:23]
    cal_vec[2][4] <= io.in_vec[20] @[Misc.scala 38:23]
    cal_vec[2][5] <= io.in_vec[21] @[Misc.scala 38:23]
    cal_vec[2][6] <= io.in_vec[22] @[Misc.scala 38:23]
    cal_vec[2][7] <= io.in_vec[23] @[Misc.scala 38:23]
    cal_vec[3][0] <= io.in_vec[24] @[Misc.scala 38:23]
    cal_vec[3][1] <= io.in_vec[25] @[Misc.scala 38:23]
    cal_vec[3][2] <= io.in_vec[26] @[Misc.scala 38:23]
    cal_vec[3][3] <= io.in_vec[27] @[Misc.scala 38:23]
    cal_vec[3][4] <= io.in_vec[28] @[Misc.scala 38:23]
    cal_vec[3][5] <= io.in_vec[29] @[Misc.scala 38:23]
    cal_vec[3][6] <= io.in_vec[30] @[Misc.scala 38:23]
    cal_vec[3][7] <= io.in_vec[31] @[Misc.scala 38:23]
    cal_vec[4][0] <= io.in_vec[32] @[Misc.scala 38:23]
    cal_vec[4][1] <= io.in_vec[33] @[Misc.scala 38:23]
    cal_vec[4][2] <= io.in_vec[34] @[Misc.scala 38:23]
    cal_vec[4][3] <= io.in_vec[35] @[Misc.scala 38:23]
    cal_vec[4][4] <= io.in_vec[36] @[Misc.scala 38:23]
    cal_vec[4][5] <= io.in_vec[37] @[Misc.scala 38:23]
    cal_vec[4][6] <= io.in_vec[38] @[Misc.scala 38:23]
    cal_vec[4][7] <= io.in_vec[39] @[Misc.scala 38:23]
    cal_vec[5][0] <= io.in_vec[40] @[Misc.scala 38:23]
    cal_vec[5][1] <= io.in_vec[41] @[Misc.scala 38:23]
    cal_vec[5][2] <= io.in_vec[42] @[Misc.scala 38:23]
    cal_vec[5][3] <= io.in_vec[43] @[Misc.scala 38:23]
    cal_vec[5][4] <= io.in_vec[44] @[Misc.scala 38:23]
    cal_vec[5][5] <= io.in_vec[45] @[Misc.scala 38:23]
    cal_vec[5][6] <= io.in_vec[46] @[Misc.scala 38:23]
    cal_vec[5][7] <= io.in_vec[47] @[Misc.scala 38:23]
    cal_vec[6][0] <= io.in_vec[48] @[Misc.scala 38:23]
    cal_vec[6][1] <= io.in_vec[49] @[Misc.scala 38:23]
    cal_vec[6][2] <= io.in_vec[50] @[Misc.scala 38:23]
    cal_vec[6][3] <= io.in_vec[51] @[Misc.scala 38:23]
    cal_vec[6][4] <= io.in_vec[52] @[Misc.scala 38:23]
    cal_vec[6][5] <= io.in_vec[53] @[Misc.scala 38:23]
    cal_vec[6][6] <= io.in_vec[54] @[Misc.scala 38:23]
    cal_vec[6][7] <= io.in_vec[55] @[Misc.scala 38:23]
    cal_vec[7][0] <= io.in_vec[56] @[Misc.scala 38:23]
    cal_vec[7][1] <= io.in_vec[57] @[Misc.scala 38:23]
    cal_vec[7][2] <= io.in_vec[58] @[Misc.scala 38:23]
    cal_vec[7][3] <= io.in_vec[59] @[Misc.scala 38:23]
    cal_vec[7][4] <= io.in_vec[60] @[Misc.scala 38:23]
    cal_vec[7][5] <= io.in_vec[61] @[Misc.scala 38:23]
    cal_vec[7][6] <= io.in_vec[62] @[Misc.scala 38:23]
    cal_vec[7][7] <= io.in_vec[63] @[Misc.scala 38:23]
    node _cal_reg_0_T = add(cal_vec[0][0], cal_vec[0][1]) @[Misc.scala 44:44]
    node _cal_reg_0_T_1 = tail(_cal_reg_0_T, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_2 = add(cal_vec[0][2], cal_vec[0][3]) @[Misc.scala 44:44]
    node _cal_reg_0_T_3 = tail(_cal_reg_0_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_4 = add(cal_vec[0][4], cal_vec[0][5]) @[Misc.scala 44:44]
    node _cal_reg_0_T_5 = tail(_cal_reg_0_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_6 = add(cal_vec[0][6], cal_vec[0][7]) @[Misc.scala 44:44]
    node _cal_reg_0_T_7 = tail(_cal_reg_0_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_8 = add(_cal_reg_0_T_1, _cal_reg_0_T_3) @[Misc.scala 44:44]
    node _cal_reg_0_T_9 = tail(_cal_reg_0_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_10 = add(_cal_reg_0_T_5, _cal_reg_0_T_7) @[Misc.scala 44:44]
    node _cal_reg_0_T_11 = tail(_cal_reg_0_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_12 = add(_cal_reg_0_T_9, _cal_reg_0_T_11) @[Misc.scala 44:44]
    node _cal_reg_0_T_13 = tail(_cal_reg_0_T_12, 1) @[Misc.scala 44:44]
    cal_reg[0] <= _cal_reg_0_T_13 @[Misc.scala 44:18]
    node _cal_reg_1_T = add(cal_vec[1][0], cal_vec[1][1]) @[Misc.scala 44:44]
    node _cal_reg_1_T_1 = tail(_cal_reg_1_T, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_2 = add(cal_vec[1][2], cal_vec[1][3]) @[Misc.scala 44:44]
    node _cal_reg_1_T_3 = tail(_cal_reg_1_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_4 = add(cal_vec[1][4], cal_vec[1][5]) @[Misc.scala 44:44]
    node _cal_reg_1_T_5 = tail(_cal_reg_1_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_6 = add(cal_vec[1][6], cal_vec[1][7]) @[Misc.scala 44:44]
    node _cal_reg_1_T_7 = tail(_cal_reg_1_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_8 = add(_cal_reg_1_T_1, _cal_reg_1_T_3) @[Misc.scala 44:44]
    node _cal_reg_1_T_9 = tail(_cal_reg_1_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_10 = add(_cal_reg_1_T_5, _cal_reg_1_T_7) @[Misc.scala 44:44]
    node _cal_reg_1_T_11 = tail(_cal_reg_1_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_12 = add(_cal_reg_1_T_9, _cal_reg_1_T_11) @[Misc.scala 44:44]
    node _cal_reg_1_T_13 = tail(_cal_reg_1_T_12, 1) @[Misc.scala 44:44]
    cal_reg[1] <= _cal_reg_1_T_13 @[Misc.scala 44:18]
    node _cal_reg_2_T = add(cal_vec[2][0], cal_vec[2][1]) @[Misc.scala 44:44]
    node _cal_reg_2_T_1 = tail(_cal_reg_2_T, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_2 = add(cal_vec[2][2], cal_vec[2][3]) @[Misc.scala 44:44]
    node _cal_reg_2_T_3 = tail(_cal_reg_2_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_4 = add(cal_vec[2][4], cal_vec[2][5]) @[Misc.scala 44:44]
    node _cal_reg_2_T_5 = tail(_cal_reg_2_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_6 = add(cal_vec[2][6], cal_vec[2][7]) @[Misc.scala 44:44]
    node _cal_reg_2_T_7 = tail(_cal_reg_2_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_8 = add(_cal_reg_2_T_1, _cal_reg_2_T_3) @[Misc.scala 44:44]
    node _cal_reg_2_T_9 = tail(_cal_reg_2_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_10 = add(_cal_reg_2_T_5, _cal_reg_2_T_7) @[Misc.scala 44:44]
    node _cal_reg_2_T_11 = tail(_cal_reg_2_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_12 = add(_cal_reg_2_T_9, _cal_reg_2_T_11) @[Misc.scala 44:44]
    node _cal_reg_2_T_13 = tail(_cal_reg_2_T_12, 1) @[Misc.scala 44:44]
    cal_reg[2] <= _cal_reg_2_T_13 @[Misc.scala 44:18]
    node _cal_reg_3_T = add(cal_vec[3][0], cal_vec[3][1]) @[Misc.scala 44:44]
    node _cal_reg_3_T_1 = tail(_cal_reg_3_T, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_2 = add(cal_vec[3][2], cal_vec[3][3]) @[Misc.scala 44:44]
    node _cal_reg_3_T_3 = tail(_cal_reg_3_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_4 = add(cal_vec[3][4], cal_vec[3][5]) @[Misc.scala 44:44]
    node _cal_reg_3_T_5 = tail(_cal_reg_3_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_6 = add(cal_vec[3][6], cal_vec[3][7]) @[Misc.scala 44:44]
    node _cal_reg_3_T_7 = tail(_cal_reg_3_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_8 = add(_cal_reg_3_T_1, _cal_reg_3_T_3) @[Misc.scala 44:44]
    node _cal_reg_3_T_9 = tail(_cal_reg_3_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_10 = add(_cal_reg_3_T_5, _cal_reg_3_T_7) @[Misc.scala 44:44]
    node _cal_reg_3_T_11 = tail(_cal_reg_3_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_12 = add(_cal_reg_3_T_9, _cal_reg_3_T_11) @[Misc.scala 44:44]
    node _cal_reg_3_T_13 = tail(_cal_reg_3_T_12, 1) @[Misc.scala 44:44]
    cal_reg[3] <= _cal_reg_3_T_13 @[Misc.scala 44:18]
    node _cal_reg_4_T = add(cal_vec[4][0], cal_vec[4][1]) @[Misc.scala 44:44]
    node _cal_reg_4_T_1 = tail(_cal_reg_4_T, 1) @[Misc.scala 44:44]
    node _cal_reg_4_T_2 = add(cal_vec[4][2], cal_vec[4][3]) @[Misc.scala 44:44]
    node _cal_reg_4_T_3 = tail(_cal_reg_4_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_4_T_4 = add(cal_vec[4][4], cal_vec[4][5]) @[Misc.scala 44:44]
    node _cal_reg_4_T_5 = tail(_cal_reg_4_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_4_T_6 = add(cal_vec[4][6], cal_vec[4][7]) @[Misc.scala 44:44]
    node _cal_reg_4_T_7 = tail(_cal_reg_4_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_4_T_8 = add(_cal_reg_4_T_1, _cal_reg_4_T_3) @[Misc.scala 44:44]
    node _cal_reg_4_T_9 = tail(_cal_reg_4_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_4_T_10 = add(_cal_reg_4_T_5, _cal_reg_4_T_7) @[Misc.scala 44:44]
    node _cal_reg_4_T_11 = tail(_cal_reg_4_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_4_T_12 = add(_cal_reg_4_T_9, _cal_reg_4_T_11) @[Misc.scala 44:44]
    node _cal_reg_4_T_13 = tail(_cal_reg_4_T_12, 1) @[Misc.scala 44:44]
    cal_reg[4] <= _cal_reg_4_T_13 @[Misc.scala 44:18]
    node _cal_reg_5_T = add(cal_vec[5][0], cal_vec[5][1]) @[Misc.scala 44:44]
    node _cal_reg_5_T_1 = tail(_cal_reg_5_T, 1) @[Misc.scala 44:44]
    node _cal_reg_5_T_2 = add(cal_vec[5][2], cal_vec[5][3]) @[Misc.scala 44:44]
    node _cal_reg_5_T_3 = tail(_cal_reg_5_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_5_T_4 = add(cal_vec[5][4], cal_vec[5][5]) @[Misc.scala 44:44]
    node _cal_reg_5_T_5 = tail(_cal_reg_5_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_5_T_6 = add(cal_vec[5][6], cal_vec[5][7]) @[Misc.scala 44:44]
    node _cal_reg_5_T_7 = tail(_cal_reg_5_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_5_T_8 = add(_cal_reg_5_T_1, _cal_reg_5_T_3) @[Misc.scala 44:44]
    node _cal_reg_5_T_9 = tail(_cal_reg_5_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_5_T_10 = add(_cal_reg_5_T_5, _cal_reg_5_T_7) @[Misc.scala 44:44]
    node _cal_reg_5_T_11 = tail(_cal_reg_5_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_5_T_12 = add(_cal_reg_5_T_9, _cal_reg_5_T_11) @[Misc.scala 44:44]
    node _cal_reg_5_T_13 = tail(_cal_reg_5_T_12, 1) @[Misc.scala 44:44]
    cal_reg[5] <= _cal_reg_5_T_13 @[Misc.scala 44:18]
    node _cal_reg_6_T = add(cal_vec[6][0], cal_vec[6][1]) @[Misc.scala 44:44]
    node _cal_reg_6_T_1 = tail(_cal_reg_6_T, 1) @[Misc.scala 44:44]
    node _cal_reg_6_T_2 = add(cal_vec[6][2], cal_vec[6][3]) @[Misc.scala 44:44]
    node _cal_reg_6_T_3 = tail(_cal_reg_6_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_6_T_4 = add(cal_vec[6][4], cal_vec[6][5]) @[Misc.scala 44:44]
    node _cal_reg_6_T_5 = tail(_cal_reg_6_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_6_T_6 = add(cal_vec[6][6], cal_vec[6][7]) @[Misc.scala 44:44]
    node _cal_reg_6_T_7 = tail(_cal_reg_6_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_6_T_8 = add(_cal_reg_6_T_1, _cal_reg_6_T_3) @[Misc.scala 44:44]
    node _cal_reg_6_T_9 = tail(_cal_reg_6_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_6_T_10 = add(_cal_reg_6_T_5, _cal_reg_6_T_7) @[Misc.scala 44:44]
    node _cal_reg_6_T_11 = tail(_cal_reg_6_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_6_T_12 = add(_cal_reg_6_T_9, _cal_reg_6_T_11) @[Misc.scala 44:44]
    node _cal_reg_6_T_13 = tail(_cal_reg_6_T_12, 1) @[Misc.scala 44:44]
    cal_reg[6] <= _cal_reg_6_T_13 @[Misc.scala 44:18]
    node _cal_reg_7_T = add(cal_vec[7][0], cal_vec[7][1]) @[Misc.scala 44:44]
    node _cal_reg_7_T_1 = tail(_cal_reg_7_T, 1) @[Misc.scala 44:44]
    node _cal_reg_7_T_2 = add(cal_vec[7][2], cal_vec[7][3]) @[Misc.scala 44:44]
    node _cal_reg_7_T_3 = tail(_cal_reg_7_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_7_T_4 = add(cal_vec[7][4], cal_vec[7][5]) @[Misc.scala 44:44]
    node _cal_reg_7_T_5 = tail(_cal_reg_7_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_7_T_6 = add(cal_vec[7][6], cal_vec[7][7]) @[Misc.scala 44:44]
    node _cal_reg_7_T_7 = tail(_cal_reg_7_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_7_T_8 = add(_cal_reg_7_T_1, _cal_reg_7_T_3) @[Misc.scala 44:44]
    node _cal_reg_7_T_9 = tail(_cal_reg_7_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_7_T_10 = add(_cal_reg_7_T_5, _cal_reg_7_T_7) @[Misc.scala 44:44]
    node _cal_reg_7_T_11 = tail(_cal_reg_7_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_7_T_12 = add(_cal_reg_7_T_9, _cal_reg_7_T_11) @[Misc.scala 44:44]
    node _cal_reg_7_T_13 = tail(_cal_reg_7_T_12, 1) @[Misc.scala 44:44]
    cal_reg[7] <= _cal_reg_7_T_13 @[Misc.scala 44:18]
    node _io_out_sum_T = add(cal_reg[0], cal_reg[1]) @[Misc.scala 47:37]
    node _io_out_sum_T_1 = tail(_io_out_sum_T, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_2 = add(cal_reg[2], cal_reg[3]) @[Misc.scala 47:37]
    node _io_out_sum_T_3 = tail(_io_out_sum_T_2, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_4 = add(cal_reg[4], cal_reg[5]) @[Misc.scala 47:37]
    node _io_out_sum_T_5 = tail(_io_out_sum_T_4, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_6 = add(cal_reg[6], cal_reg[7]) @[Misc.scala 47:37]
    node _io_out_sum_T_7 = tail(_io_out_sum_T_6, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_8 = add(_io_out_sum_T_1, _io_out_sum_T_3) @[Misc.scala 47:37]
    node _io_out_sum_T_9 = tail(_io_out_sum_T_8, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_10 = add(_io_out_sum_T_5, _io_out_sum_T_7) @[Misc.scala 47:37]
    node _io_out_sum_T_11 = tail(_io_out_sum_T_10, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_12 = add(_io_out_sum_T_9, _io_out_sum_T_11) @[Misc.scala 47:37]
    node _io_out_sum_T_13 = tail(_io_out_sum_T_12, 1) @[Misc.scala 47:37]
    io.out_sum <= _io_out_sum_T_13 @[Misc.scala 47:14]

  module ReduceAddSync_4 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_vec : UInt<32>[10], out_sum : UInt<32>}

    wire cal_vec : UInt<32>[4][4] @[Misc.scala 31:21]
    reg cal_reg : UInt<32>[4], clock with :
      reset => (UInt<1>("h0"), cal_reg) @[Misc.scala 32:20]
    cal_vec[0][0] <= io.in_vec[0] @[Misc.scala 38:23]
    cal_vec[0][1] <= io.in_vec[1] @[Misc.scala 38:23]
    cal_vec[0][2] <= io.in_vec[2] @[Misc.scala 38:23]
    cal_vec[0][3] <= io.in_vec[3] @[Misc.scala 38:23]
    cal_vec[1][0] <= io.in_vec[4] @[Misc.scala 38:23]
    cal_vec[1][1] <= io.in_vec[5] @[Misc.scala 38:23]
    cal_vec[1][2] <= io.in_vec[6] @[Misc.scala 38:23]
    cal_vec[1][3] <= io.in_vec[7] @[Misc.scala 38:23]
    cal_vec[2][0] <= io.in_vec[8] @[Misc.scala 38:23]
    cal_vec[2][1] <= io.in_vec[9] @[Misc.scala 38:23]
    cal_vec[2][2] <= UInt<1>("h0") @[Misc.scala 41:26]
    cal_vec[2][3] <= UInt<1>("h0") @[Misc.scala 41:26]
    cal_vec[3][0] <= UInt<1>("h0") @[Misc.scala 41:26]
    cal_vec[3][1] <= UInt<1>("h0") @[Misc.scala 41:26]
    cal_vec[3][2] <= UInt<1>("h0") @[Misc.scala 41:26]
    cal_vec[3][3] <= UInt<1>("h0") @[Misc.scala 41:26]
    node _cal_reg_0_T = add(cal_vec[0][0], cal_vec[0][1]) @[Misc.scala 44:44]
    node _cal_reg_0_T_1 = tail(_cal_reg_0_T, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_2 = add(cal_vec[0][2], cal_vec[0][3]) @[Misc.scala 44:44]
    node _cal_reg_0_T_3 = tail(_cal_reg_0_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_4 = add(_cal_reg_0_T_1, _cal_reg_0_T_3) @[Misc.scala 44:44]
    node _cal_reg_0_T_5 = tail(_cal_reg_0_T_4, 1) @[Misc.scala 44:44]
    cal_reg[0] <= _cal_reg_0_T_5 @[Misc.scala 44:18]
    node _cal_reg_1_T = add(cal_vec[1][0], cal_vec[1][1]) @[Misc.scala 44:44]
    node _cal_reg_1_T_1 = tail(_cal_reg_1_T, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_2 = add(cal_vec[1][2], cal_vec[1][3]) @[Misc.scala 44:44]
    node _cal_reg_1_T_3 = tail(_cal_reg_1_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_4 = add(_cal_reg_1_T_1, _cal_reg_1_T_3) @[Misc.scala 44:44]
    node _cal_reg_1_T_5 = tail(_cal_reg_1_T_4, 1) @[Misc.scala 44:44]
    cal_reg[1] <= _cal_reg_1_T_5 @[Misc.scala 44:18]
    node _cal_reg_2_T = add(cal_vec[2][0], cal_vec[2][1]) @[Misc.scala 44:44]
    node _cal_reg_2_T_1 = tail(_cal_reg_2_T, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_2 = add(cal_vec[2][2], cal_vec[2][3]) @[Misc.scala 44:44]
    node _cal_reg_2_T_3 = tail(_cal_reg_2_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_4 = add(_cal_reg_2_T_1, _cal_reg_2_T_3) @[Misc.scala 44:44]
    node _cal_reg_2_T_5 = tail(_cal_reg_2_T_4, 1) @[Misc.scala 44:44]
    cal_reg[2] <= _cal_reg_2_T_5 @[Misc.scala 44:18]
    node _cal_reg_3_T = add(cal_vec[3][0], cal_vec[3][1]) @[Misc.scala 44:44]
    node _cal_reg_3_T_1 = tail(_cal_reg_3_T, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_2 = add(cal_vec[3][2], cal_vec[3][3]) @[Misc.scala 44:44]
    node _cal_reg_3_T_3 = tail(_cal_reg_3_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_4 = add(_cal_reg_3_T_1, _cal_reg_3_T_3) @[Misc.scala 44:44]
    node _cal_reg_3_T_5 = tail(_cal_reg_3_T_4, 1) @[Misc.scala 44:44]
    cal_reg[3] <= _cal_reg_3_T_5 @[Misc.scala 44:18]
    node _io_out_sum_T = add(cal_reg[0], cal_reg[1]) @[Misc.scala 47:37]
    node _io_out_sum_T_1 = tail(_io_out_sum_T, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_2 = add(cal_reg[2], cal_reg[3]) @[Misc.scala 47:37]
    node _io_out_sum_T_3 = tail(_io_out_sum_T_2, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_4 = add(_io_out_sum_T_1, _io_out_sum_T_3) @[Misc.scala 47:37]
    node _io_out_sum_T_5 = tail(_io_out_sum_T_4, 1) @[Misc.scala 47:37]
    io.out_sum <= _io_out_sum_T_5 @[Misc.scala 47:14]

  module ReduceAddSync_5 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_vec : UInt<32>[32], out_sum : UInt<32>}

    wire cal_vec : UInt<32>[8][4] @[Misc.scala 31:21]
    reg cal_reg : UInt<32>[4], clock with :
      reset => (UInt<1>("h0"), cal_reg) @[Misc.scala 32:20]
    cal_vec[0][0] <= io.in_vec[0] @[Misc.scala 38:23]
    cal_vec[0][1] <= io.in_vec[1] @[Misc.scala 38:23]
    cal_vec[0][2] <= io.in_vec[2] @[Misc.scala 38:23]
    cal_vec[0][3] <= io.in_vec[3] @[Misc.scala 38:23]
    cal_vec[0][4] <= io.in_vec[4] @[Misc.scala 38:23]
    cal_vec[0][5] <= io.in_vec[5] @[Misc.scala 38:23]
    cal_vec[0][6] <= io.in_vec[6] @[Misc.scala 38:23]
    cal_vec[0][7] <= io.in_vec[7] @[Misc.scala 38:23]
    cal_vec[1][0] <= io.in_vec[8] @[Misc.scala 38:23]
    cal_vec[1][1] <= io.in_vec[9] @[Misc.scala 38:23]
    cal_vec[1][2] <= io.in_vec[10] @[Misc.scala 38:23]
    cal_vec[1][3] <= io.in_vec[11] @[Misc.scala 38:23]
    cal_vec[1][4] <= io.in_vec[12] @[Misc.scala 38:23]
    cal_vec[1][5] <= io.in_vec[13] @[Misc.scala 38:23]
    cal_vec[1][6] <= io.in_vec[14] @[Misc.scala 38:23]
    cal_vec[1][7] <= io.in_vec[15] @[Misc.scala 38:23]
    cal_vec[2][0] <= io.in_vec[16] @[Misc.scala 38:23]
    cal_vec[2][1] <= io.in_vec[17] @[Misc.scala 38:23]
    cal_vec[2][2] <= io.in_vec[18] @[Misc.scala 38:23]
    cal_vec[2][3] <= io.in_vec[19] @[Misc.scala 38:23]
    cal_vec[2][4] <= io.in_vec[20] @[Misc.scala 38:23]
    cal_vec[2][5] <= io.in_vec[21] @[Misc.scala 38:23]
    cal_vec[2][6] <= io.in_vec[22] @[Misc.scala 38:23]
    cal_vec[2][7] <= io.in_vec[23] @[Misc.scala 38:23]
    cal_vec[3][0] <= io.in_vec[24] @[Misc.scala 38:23]
    cal_vec[3][1] <= io.in_vec[25] @[Misc.scala 38:23]
    cal_vec[3][2] <= io.in_vec[26] @[Misc.scala 38:23]
    cal_vec[3][3] <= io.in_vec[27] @[Misc.scala 38:23]
    cal_vec[3][4] <= io.in_vec[28] @[Misc.scala 38:23]
    cal_vec[3][5] <= io.in_vec[29] @[Misc.scala 38:23]
    cal_vec[3][6] <= io.in_vec[30] @[Misc.scala 38:23]
    cal_vec[3][7] <= io.in_vec[31] @[Misc.scala 38:23]
    node _cal_reg_0_T = add(cal_vec[0][0], cal_vec[0][1]) @[Misc.scala 44:44]
    node _cal_reg_0_T_1 = tail(_cal_reg_0_T, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_2 = add(cal_vec[0][2], cal_vec[0][3]) @[Misc.scala 44:44]
    node _cal_reg_0_T_3 = tail(_cal_reg_0_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_4 = add(cal_vec[0][4], cal_vec[0][5]) @[Misc.scala 44:44]
    node _cal_reg_0_T_5 = tail(_cal_reg_0_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_6 = add(cal_vec[0][6], cal_vec[0][7]) @[Misc.scala 44:44]
    node _cal_reg_0_T_7 = tail(_cal_reg_0_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_8 = add(_cal_reg_0_T_1, _cal_reg_0_T_3) @[Misc.scala 44:44]
    node _cal_reg_0_T_9 = tail(_cal_reg_0_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_10 = add(_cal_reg_0_T_5, _cal_reg_0_T_7) @[Misc.scala 44:44]
    node _cal_reg_0_T_11 = tail(_cal_reg_0_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_12 = add(_cal_reg_0_T_9, _cal_reg_0_T_11) @[Misc.scala 44:44]
    node _cal_reg_0_T_13 = tail(_cal_reg_0_T_12, 1) @[Misc.scala 44:44]
    cal_reg[0] <= _cal_reg_0_T_13 @[Misc.scala 44:18]
    node _cal_reg_1_T = add(cal_vec[1][0], cal_vec[1][1]) @[Misc.scala 44:44]
    node _cal_reg_1_T_1 = tail(_cal_reg_1_T, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_2 = add(cal_vec[1][2], cal_vec[1][3]) @[Misc.scala 44:44]
    node _cal_reg_1_T_3 = tail(_cal_reg_1_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_4 = add(cal_vec[1][4], cal_vec[1][5]) @[Misc.scala 44:44]
    node _cal_reg_1_T_5 = tail(_cal_reg_1_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_6 = add(cal_vec[1][6], cal_vec[1][7]) @[Misc.scala 44:44]
    node _cal_reg_1_T_7 = tail(_cal_reg_1_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_8 = add(_cal_reg_1_T_1, _cal_reg_1_T_3) @[Misc.scala 44:44]
    node _cal_reg_1_T_9 = tail(_cal_reg_1_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_10 = add(_cal_reg_1_T_5, _cal_reg_1_T_7) @[Misc.scala 44:44]
    node _cal_reg_1_T_11 = tail(_cal_reg_1_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_12 = add(_cal_reg_1_T_9, _cal_reg_1_T_11) @[Misc.scala 44:44]
    node _cal_reg_1_T_13 = tail(_cal_reg_1_T_12, 1) @[Misc.scala 44:44]
    cal_reg[1] <= _cal_reg_1_T_13 @[Misc.scala 44:18]
    node _cal_reg_2_T = add(cal_vec[2][0], cal_vec[2][1]) @[Misc.scala 44:44]
    node _cal_reg_2_T_1 = tail(_cal_reg_2_T, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_2 = add(cal_vec[2][2], cal_vec[2][3]) @[Misc.scala 44:44]
    node _cal_reg_2_T_3 = tail(_cal_reg_2_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_4 = add(cal_vec[2][4], cal_vec[2][5]) @[Misc.scala 44:44]
    node _cal_reg_2_T_5 = tail(_cal_reg_2_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_6 = add(cal_vec[2][6], cal_vec[2][7]) @[Misc.scala 44:44]
    node _cal_reg_2_T_7 = tail(_cal_reg_2_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_8 = add(_cal_reg_2_T_1, _cal_reg_2_T_3) @[Misc.scala 44:44]
    node _cal_reg_2_T_9 = tail(_cal_reg_2_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_10 = add(_cal_reg_2_T_5, _cal_reg_2_T_7) @[Misc.scala 44:44]
    node _cal_reg_2_T_11 = tail(_cal_reg_2_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_12 = add(_cal_reg_2_T_9, _cal_reg_2_T_11) @[Misc.scala 44:44]
    node _cal_reg_2_T_13 = tail(_cal_reg_2_T_12, 1) @[Misc.scala 44:44]
    cal_reg[2] <= _cal_reg_2_T_13 @[Misc.scala 44:18]
    node _cal_reg_3_T = add(cal_vec[3][0], cal_vec[3][1]) @[Misc.scala 44:44]
    node _cal_reg_3_T_1 = tail(_cal_reg_3_T, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_2 = add(cal_vec[3][2], cal_vec[3][3]) @[Misc.scala 44:44]
    node _cal_reg_3_T_3 = tail(_cal_reg_3_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_4 = add(cal_vec[3][4], cal_vec[3][5]) @[Misc.scala 44:44]
    node _cal_reg_3_T_5 = tail(_cal_reg_3_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_6 = add(cal_vec[3][6], cal_vec[3][7]) @[Misc.scala 44:44]
    node _cal_reg_3_T_7 = tail(_cal_reg_3_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_8 = add(_cal_reg_3_T_1, _cal_reg_3_T_3) @[Misc.scala 44:44]
    node _cal_reg_3_T_9 = tail(_cal_reg_3_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_10 = add(_cal_reg_3_T_5, _cal_reg_3_T_7) @[Misc.scala 44:44]
    node _cal_reg_3_T_11 = tail(_cal_reg_3_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_12 = add(_cal_reg_3_T_9, _cal_reg_3_T_11) @[Misc.scala 44:44]
    node _cal_reg_3_T_13 = tail(_cal_reg_3_T_12, 1) @[Misc.scala 44:44]
    cal_reg[3] <= _cal_reg_3_T_13 @[Misc.scala 44:18]
    node _io_out_sum_T = add(cal_reg[0], cal_reg[1]) @[Misc.scala 47:37]
    node _io_out_sum_T_1 = tail(_io_out_sum_T, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_2 = add(cal_reg[2], cal_reg[3]) @[Misc.scala 47:37]
    node _io_out_sum_T_3 = tail(_io_out_sum_T_2, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_4 = add(_io_out_sum_T_1, _io_out_sum_T_3) @[Misc.scala 47:37]
    node _io_out_sum_T_5 = tail(_io_out_sum_T_4, 1) @[Misc.scala 47:37]
    io.out_sum <= _io_out_sum_T_5 @[Misc.scala 47:14]

  module ReduceAddSync_6 :
    input clock : Clock
    input reset : Reset
    output io : { flip in_vec : UInt<32>[32], out_sum : UInt<32>}

    wire cal_vec : UInt<32>[8][4] @[Misc.scala 31:21]
    reg cal_reg : UInt<32>[4], clock with :
      reset => (UInt<1>("h0"), cal_reg) @[Misc.scala 32:20]
    cal_vec[0][0] <= io.in_vec[0] @[Misc.scala 38:23]
    cal_vec[0][1] <= io.in_vec[1] @[Misc.scala 38:23]
    cal_vec[0][2] <= io.in_vec[2] @[Misc.scala 38:23]
    cal_vec[0][3] <= io.in_vec[3] @[Misc.scala 38:23]
    cal_vec[0][4] <= io.in_vec[4] @[Misc.scala 38:23]
    cal_vec[0][5] <= io.in_vec[5] @[Misc.scala 38:23]
    cal_vec[0][6] <= io.in_vec[6] @[Misc.scala 38:23]
    cal_vec[0][7] <= io.in_vec[7] @[Misc.scala 38:23]
    cal_vec[1][0] <= io.in_vec[8] @[Misc.scala 38:23]
    cal_vec[1][1] <= io.in_vec[9] @[Misc.scala 38:23]
    cal_vec[1][2] <= io.in_vec[10] @[Misc.scala 38:23]
    cal_vec[1][3] <= io.in_vec[11] @[Misc.scala 38:23]
    cal_vec[1][4] <= io.in_vec[12] @[Misc.scala 38:23]
    cal_vec[1][5] <= io.in_vec[13] @[Misc.scala 38:23]
    cal_vec[1][6] <= io.in_vec[14] @[Misc.scala 38:23]
    cal_vec[1][7] <= io.in_vec[15] @[Misc.scala 38:23]
    cal_vec[2][0] <= io.in_vec[16] @[Misc.scala 38:23]
    cal_vec[2][1] <= io.in_vec[17] @[Misc.scala 38:23]
    cal_vec[2][2] <= io.in_vec[18] @[Misc.scala 38:23]
    cal_vec[2][3] <= io.in_vec[19] @[Misc.scala 38:23]
    cal_vec[2][4] <= io.in_vec[20] @[Misc.scala 38:23]
    cal_vec[2][5] <= io.in_vec[21] @[Misc.scala 38:23]
    cal_vec[2][6] <= io.in_vec[22] @[Misc.scala 38:23]
    cal_vec[2][7] <= io.in_vec[23] @[Misc.scala 38:23]
    cal_vec[3][0] <= io.in_vec[24] @[Misc.scala 38:23]
    cal_vec[3][1] <= io.in_vec[25] @[Misc.scala 38:23]
    cal_vec[3][2] <= io.in_vec[26] @[Misc.scala 38:23]
    cal_vec[3][3] <= io.in_vec[27] @[Misc.scala 38:23]
    cal_vec[3][4] <= io.in_vec[28] @[Misc.scala 38:23]
    cal_vec[3][5] <= io.in_vec[29] @[Misc.scala 38:23]
    cal_vec[3][6] <= io.in_vec[30] @[Misc.scala 38:23]
    cal_vec[3][7] <= io.in_vec[31] @[Misc.scala 38:23]
    node _cal_reg_0_T = add(cal_vec[0][0], cal_vec[0][1]) @[Misc.scala 44:44]
    node _cal_reg_0_T_1 = tail(_cal_reg_0_T, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_2 = add(cal_vec[0][2], cal_vec[0][3]) @[Misc.scala 44:44]
    node _cal_reg_0_T_3 = tail(_cal_reg_0_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_4 = add(cal_vec[0][4], cal_vec[0][5]) @[Misc.scala 44:44]
    node _cal_reg_0_T_5 = tail(_cal_reg_0_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_6 = add(cal_vec[0][6], cal_vec[0][7]) @[Misc.scala 44:44]
    node _cal_reg_0_T_7 = tail(_cal_reg_0_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_8 = add(_cal_reg_0_T_1, _cal_reg_0_T_3) @[Misc.scala 44:44]
    node _cal_reg_0_T_9 = tail(_cal_reg_0_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_10 = add(_cal_reg_0_T_5, _cal_reg_0_T_7) @[Misc.scala 44:44]
    node _cal_reg_0_T_11 = tail(_cal_reg_0_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_0_T_12 = add(_cal_reg_0_T_9, _cal_reg_0_T_11) @[Misc.scala 44:44]
    node _cal_reg_0_T_13 = tail(_cal_reg_0_T_12, 1) @[Misc.scala 44:44]
    cal_reg[0] <= _cal_reg_0_T_13 @[Misc.scala 44:18]
    node _cal_reg_1_T = add(cal_vec[1][0], cal_vec[1][1]) @[Misc.scala 44:44]
    node _cal_reg_1_T_1 = tail(_cal_reg_1_T, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_2 = add(cal_vec[1][2], cal_vec[1][3]) @[Misc.scala 44:44]
    node _cal_reg_1_T_3 = tail(_cal_reg_1_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_4 = add(cal_vec[1][4], cal_vec[1][5]) @[Misc.scala 44:44]
    node _cal_reg_1_T_5 = tail(_cal_reg_1_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_6 = add(cal_vec[1][6], cal_vec[1][7]) @[Misc.scala 44:44]
    node _cal_reg_1_T_7 = tail(_cal_reg_1_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_8 = add(_cal_reg_1_T_1, _cal_reg_1_T_3) @[Misc.scala 44:44]
    node _cal_reg_1_T_9 = tail(_cal_reg_1_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_10 = add(_cal_reg_1_T_5, _cal_reg_1_T_7) @[Misc.scala 44:44]
    node _cal_reg_1_T_11 = tail(_cal_reg_1_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_1_T_12 = add(_cal_reg_1_T_9, _cal_reg_1_T_11) @[Misc.scala 44:44]
    node _cal_reg_1_T_13 = tail(_cal_reg_1_T_12, 1) @[Misc.scala 44:44]
    cal_reg[1] <= _cal_reg_1_T_13 @[Misc.scala 44:18]
    node _cal_reg_2_T = add(cal_vec[2][0], cal_vec[2][1]) @[Misc.scala 44:44]
    node _cal_reg_2_T_1 = tail(_cal_reg_2_T, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_2 = add(cal_vec[2][2], cal_vec[2][3]) @[Misc.scala 44:44]
    node _cal_reg_2_T_3 = tail(_cal_reg_2_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_4 = add(cal_vec[2][4], cal_vec[2][5]) @[Misc.scala 44:44]
    node _cal_reg_2_T_5 = tail(_cal_reg_2_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_6 = add(cal_vec[2][6], cal_vec[2][7]) @[Misc.scala 44:44]
    node _cal_reg_2_T_7 = tail(_cal_reg_2_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_8 = add(_cal_reg_2_T_1, _cal_reg_2_T_3) @[Misc.scala 44:44]
    node _cal_reg_2_T_9 = tail(_cal_reg_2_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_10 = add(_cal_reg_2_T_5, _cal_reg_2_T_7) @[Misc.scala 44:44]
    node _cal_reg_2_T_11 = tail(_cal_reg_2_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_2_T_12 = add(_cal_reg_2_T_9, _cal_reg_2_T_11) @[Misc.scala 44:44]
    node _cal_reg_2_T_13 = tail(_cal_reg_2_T_12, 1) @[Misc.scala 44:44]
    cal_reg[2] <= _cal_reg_2_T_13 @[Misc.scala 44:18]
    node _cal_reg_3_T = add(cal_vec[3][0], cal_vec[3][1]) @[Misc.scala 44:44]
    node _cal_reg_3_T_1 = tail(_cal_reg_3_T, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_2 = add(cal_vec[3][2], cal_vec[3][3]) @[Misc.scala 44:44]
    node _cal_reg_3_T_3 = tail(_cal_reg_3_T_2, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_4 = add(cal_vec[3][4], cal_vec[3][5]) @[Misc.scala 44:44]
    node _cal_reg_3_T_5 = tail(_cal_reg_3_T_4, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_6 = add(cal_vec[3][6], cal_vec[3][7]) @[Misc.scala 44:44]
    node _cal_reg_3_T_7 = tail(_cal_reg_3_T_6, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_8 = add(_cal_reg_3_T_1, _cal_reg_3_T_3) @[Misc.scala 44:44]
    node _cal_reg_3_T_9 = tail(_cal_reg_3_T_8, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_10 = add(_cal_reg_3_T_5, _cal_reg_3_T_7) @[Misc.scala 44:44]
    node _cal_reg_3_T_11 = tail(_cal_reg_3_T_10, 1) @[Misc.scala 44:44]
    node _cal_reg_3_T_12 = add(_cal_reg_3_T_9, _cal_reg_3_T_11) @[Misc.scala 44:44]
    node _cal_reg_3_T_13 = tail(_cal_reg_3_T_12, 1) @[Misc.scala 44:44]
    cal_reg[3] <= _cal_reg_3_T_13 @[Misc.scala 44:18]
    node _io_out_sum_T = add(cal_reg[0], cal_reg[1]) @[Misc.scala 47:37]
    node _io_out_sum_T_1 = tail(_io_out_sum_T, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_2 = add(cal_reg[2], cal_reg[3]) @[Misc.scala 47:37]
    node _io_out_sum_T_3 = tail(_io_out_sum_T_2, 1) @[Misc.scala 47:37]
    node _io_out_sum_T_4 = add(_io_out_sum_T_1, _io_out_sum_T_3) @[Misc.scala 47:37]
    node _io_out_sum_T_5 = tail(_io_out_sum_T_4, 1) @[Misc.scala 47:37]
    io.out_sum <= _io_out_sum_T_5 @[Misc.scala 47:14]

  module RxBufferFifo :
    input clock : Clock
    input reset : Reset
    output io : { in : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>, flip tkeep : UInt<64>}, flip out : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tlen : UInt<16>}, flip reset_counter : UInt<1>, c2h_pack_counter : UInt<32>, c2h_err_counter : UInt<32>}

    node in_shake_hand = and(io.in.tvalid, io.in.tready) @[RxBufferFifo.scala 36:36]
    reg in_tdata_reg : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tdata_reg <= io.in.tdata @[Reg.scala 29:22]
    reg in_tkeep_reg : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tkeep_reg <= io.in.tkeep @[Reg.scala 29:22]
    reg in_tuser_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tuser_reg <= io.in.tuser @[Reg.scala 29:22]
    reg in_tlast_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tlast_reg <= io.in.tlast @[Reg.scala 29:22]
    reg in_tvalid_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_tvalid_reg <= io.in.tvalid @[Reg.scala 29:22]
    smem data_buf_reg : UInt<512> [64] @[RxBufferFifo.scala 46:33]
    wire _info_buf_reg_WIRE : { used : UInt<1>, valid : UInt<1>, len : UInt<16>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[RxBufferFifo.scala 49:62]
    _info_buf_reg_WIRE.burst <= UInt<6>("h0") @[RxBufferFifo.scala 49:62]
    _info_buf_reg_WIRE.tcp_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 49:62]
    _info_buf_reg_WIRE.ip_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 49:62]
    _info_buf_reg_WIRE.len <= UInt<16>("h0") @[RxBufferFifo.scala 49:62]
    _info_buf_reg_WIRE.valid <= UInt<1>("h0") @[RxBufferFifo.scala 49:62]
    _info_buf_reg_WIRE.used <= UInt<1>("h0") @[RxBufferFifo.scala 49:62]
    wire _info_buf_reg_WIRE_1 : { used : UInt<1>, valid : UInt<1>, len : UInt<16>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[RxBufferFifo.scala 49:62]
    _info_buf_reg_WIRE_1.burst <= UInt<6>("h0") @[RxBufferFifo.scala 49:62]
    _info_buf_reg_WIRE_1.tcp_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 49:62]
    _info_buf_reg_WIRE_1.ip_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 49:62]
    _info_buf_reg_WIRE_1.len <= UInt<16>("h0") @[RxBufferFifo.scala 49:62]
    _info_buf_reg_WIRE_1.valid <= UInt<1>("h0") @[RxBufferFifo.scala 49:62]
    _info_buf_reg_WIRE_1.used <= UInt<1>("h0") @[RxBufferFifo.scala 49:62]
    wire _info_buf_reg_WIRE_2 : { used : UInt<1>, valid : UInt<1>, len : UInt<16>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>}[2] @[RxBufferFifo.scala 49:49]
    _info_buf_reg_WIRE_2[0].burst <= _info_buf_reg_WIRE.burst @[RxBufferFifo.scala 49:49]
    _info_buf_reg_WIRE_2[0].tcp_chksum <= _info_buf_reg_WIRE.tcp_chksum @[RxBufferFifo.scala 49:49]
    _info_buf_reg_WIRE_2[0].ip_chksum <= _info_buf_reg_WIRE.ip_chksum @[RxBufferFifo.scala 49:49]
    _info_buf_reg_WIRE_2[0].len <= _info_buf_reg_WIRE.len @[RxBufferFifo.scala 49:49]
    _info_buf_reg_WIRE_2[0].valid <= _info_buf_reg_WIRE.valid @[RxBufferFifo.scala 49:49]
    _info_buf_reg_WIRE_2[0].used <= _info_buf_reg_WIRE.used @[RxBufferFifo.scala 49:49]
    _info_buf_reg_WIRE_2[1].burst <= _info_buf_reg_WIRE_1.burst @[RxBufferFifo.scala 49:49]
    _info_buf_reg_WIRE_2[1].tcp_chksum <= _info_buf_reg_WIRE_1.tcp_chksum @[RxBufferFifo.scala 49:49]
    _info_buf_reg_WIRE_2[1].ip_chksum <= _info_buf_reg_WIRE_1.ip_chksum @[RxBufferFifo.scala 49:49]
    _info_buf_reg_WIRE_2[1].len <= _info_buf_reg_WIRE_1.len @[RxBufferFifo.scala 49:49]
    _info_buf_reg_WIRE_2[1].valid <= _info_buf_reg_WIRE_1.valid @[RxBufferFifo.scala 49:49]
    _info_buf_reg_WIRE_2[1].used <= _info_buf_reg_WIRE_1.used @[RxBufferFifo.scala 49:49]
    reg info_buf_reg : { used : UInt<1>, valid : UInt<1>, len : UInt<16>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>}[2], clock with :
      reset => (reset, _info_buf_reg_WIRE_2) @[RxBufferFifo.scala 49:29]
    reg wr_index_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[RxBufferFifo.scala 50:29]
    reg rd_index_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[RxBufferFifo.scala 51:29]
    reg wr_pos_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[RxBufferFifo.scala 52:29]
    reg rd_pos_reg : UInt<7>, clock with :
      reset => (reset, UInt<7>("h0")) @[RxBufferFifo.scala 53:29]
    wire rd_pos_next : UInt<7>
    rd_pos_next <= UInt<7>("h0")
    node cal_tkeep = mux(in_shake_hand, io.in.tkeep, in_tkeep_reg) @[RxBufferFifo.scala 56:22]
    inst burst_size_cal of ReduceAddSync_3 @[RxBufferFifo.scala 57:30]
    burst_size_cal.clock <= clock
    burst_size_cal.reset <= reset
    node _burst_size_cal_io_in_vec_0_T = bits(cal_tkeep, 0, 0) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[0] <= _burst_size_cal_io_in_vec_0_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_1_T = bits(cal_tkeep, 1, 1) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[1] <= _burst_size_cal_io_in_vec_1_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_2_T = bits(cal_tkeep, 2, 2) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[2] <= _burst_size_cal_io_in_vec_2_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_3_T = bits(cal_tkeep, 3, 3) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[3] <= _burst_size_cal_io_in_vec_3_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_4_T = bits(cal_tkeep, 4, 4) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[4] <= _burst_size_cal_io_in_vec_4_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_5_T = bits(cal_tkeep, 5, 5) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[5] <= _burst_size_cal_io_in_vec_5_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_6_T = bits(cal_tkeep, 6, 6) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[6] <= _burst_size_cal_io_in_vec_6_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_7_T = bits(cal_tkeep, 7, 7) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[7] <= _burst_size_cal_io_in_vec_7_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_8_T = bits(cal_tkeep, 8, 8) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[8] <= _burst_size_cal_io_in_vec_8_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_9_T = bits(cal_tkeep, 9, 9) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[9] <= _burst_size_cal_io_in_vec_9_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_10_T = bits(cal_tkeep, 10, 10) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[10] <= _burst_size_cal_io_in_vec_10_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_11_T = bits(cal_tkeep, 11, 11) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[11] <= _burst_size_cal_io_in_vec_11_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_12_T = bits(cal_tkeep, 12, 12) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[12] <= _burst_size_cal_io_in_vec_12_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_13_T = bits(cal_tkeep, 13, 13) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[13] <= _burst_size_cal_io_in_vec_13_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_14_T = bits(cal_tkeep, 14, 14) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[14] <= _burst_size_cal_io_in_vec_14_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_15_T = bits(cal_tkeep, 15, 15) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[15] <= _burst_size_cal_io_in_vec_15_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_16_T = bits(cal_tkeep, 16, 16) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[16] <= _burst_size_cal_io_in_vec_16_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_17_T = bits(cal_tkeep, 17, 17) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[17] <= _burst_size_cal_io_in_vec_17_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_18_T = bits(cal_tkeep, 18, 18) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[18] <= _burst_size_cal_io_in_vec_18_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_19_T = bits(cal_tkeep, 19, 19) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[19] <= _burst_size_cal_io_in_vec_19_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_20_T = bits(cal_tkeep, 20, 20) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[20] <= _burst_size_cal_io_in_vec_20_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_21_T = bits(cal_tkeep, 21, 21) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[21] <= _burst_size_cal_io_in_vec_21_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_22_T = bits(cal_tkeep, 22, 22) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[22] <= _burst_size_cal_io_in_vec_22_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_23_T = bits(cal_tkeep, 23, 23) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[23] <= _burst_size_cal_io_in_vec_23_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_24_T = bits(cal_tkeep, 24, 24) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[24] <= _burst_size_cal_io_in_vec_24_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_25_T = bits(cal_tkeep, 25, 25) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[25] <= _burst_size_cal_io_in_vec_25_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_26_T = bits(cal_tkeep, 26, 26) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[26] <= _burst_size_cal_io_in_vec_26_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_27_T = bits(cal_tkeep, 27, 27) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[27] <= _burst_size_cal_io_in_vec_27_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_28_T = bits(cal_tkeep, 28, 28) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[28] <= _burst_size_cal_io_in_vec_28_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_29_T = bits(cal_tkeep, 29, 29) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[29] <= _burst_size_cal_io_in_vec_29_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_30_T = bits(cal_tkeep, 30, 30) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[30] <= _burst_size_cal_io_in_vec_30_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_31_T = bits(cal_tkeep, 31, 31) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[31] <= _burst_size_cal_io_in_vec_31_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_32_T = bits(cal_tkeep, 32, 32) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[32] <= _burst_size_cal_io_in_vec_32_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_33_T = bits(cal_tkeep, 33, 33) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[33] <= _burst_size_cal_io_in_vec_33_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_34_T = bits(cal_tkeep, 34, 34) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[34] <= _burst_size_cal_io_in_vec_34_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_35_T = bits(cal_tkeep, 35, 35) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[35] <= _burst_size_cal_io_in_vec_35_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_36_T = bits(cal_tkeep, 36, 36) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[36] <= _burst_size_cal_io_in_vec_36_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_37_T = bits(cal_tkeep, 37, 37) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[37] <= _burst_size_cal_io_in_vec_37_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_38_T = bits(cal_tkeep, 38, 38) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[38] <= _burst_size_cal_io_in_vec_38_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_39_T = bits(cal_tkeep, 39, 39) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[39] <= _burst_size_cal_io_in_vec_39_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_40_T = bits(cal_tkeep, 40, 40) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[40] <= _burst_size_cal_io_in_vec_40_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_41_T = bits(cal_tkeep, 41, 41) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[41] <= _burst_size_cal_io_in_vec_41_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_42_T = bits(cal_tkeep, 42, 42) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[42] <= _burst_size_cal_io_in_vec_42_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_43_T = bits(cal_tkeep, 43, 43) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[43] <= _burst_size_cal_io_in_vec_43_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_44_T = bits(cal_tkeep, 44, 44) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[44] <= _burst_size_cal_io_in_vec_44_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_45_T = bits(cal_tkeep, 45, 45) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[45] <= _burst_size_cal_io_in_vec_45_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_46_T = bits(cal_tkeep, 46, 46) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[46] <= _burst_size_cal_io_in_vec_46_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_47_T = bits(cal_tkeep, 47, 47) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[47] <= _burst_size_cal_io_in_vec_47_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_48_T = bits(cal_tkeep, 48, 48) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[48] <= _burst_size_cal_io_in_vec_48_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_49_T = bits(cal_tkeep, 49, 49) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[49] <= _burst_size_cal_io_in_vec_49_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_50_T = bits(cal_tkeep, 50, 50) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[50] <= _burst_size_cal_io_in_vec_50_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_51_T = bits(cal_tkeep, 51, 51) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[51] <= _burst_size_cal_io_in_vec_51_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_52_T = bits(cal_tkeep, 52, 52) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[52] <= _burst_size_cal_io_in_vec_52_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_53_T = bits(cal_tkeep, 53, 53) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[53] <= _burst_size_cal_io_in_vec_53_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_54_T = bits(cal_tkeep, 54, 54) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[54] <= _burst_size_cal_io_in_vec_54_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_55_T = bits(cal_tkeep, 55, 55) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[55] <= _burst_size_cal_io_in_vec_55_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_56_T = bits(cal_tkeep, 56, 56) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[56] <= _burst_size_cal_io_in_vec_56_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_57_T = bits(cal_tkeep, 57, 57) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[57] <= _burst_size_cal_io_in_vec_57_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_58_T = bits(cal_tkeep, 58, 58) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[58] <= _burst_size_cal_io_in_vec_58_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_59_T = bits(cal_tkeep, 59, 59) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[59] <= _burst_size_cal_io_in_vec_59_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_60_T = bits(cal_tkeep, 60, 60) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[60] <= _burst_size_cal_io_in_vec_60_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_61_T = bits(cal_tkeep, 61, 61) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[61] <= _burst_size_cal_io_in_vec_61_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_62_T = bits(cal_tkeep, 62, 62) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[62] <= _burst_size_cal_io_in_vec_62_T @[RxBufferFifo.scala 58:53]
    node _burst_size_cal_io_in_vec_63_T = bits(cal_tkeep, 63, 63) @[RxBufferFifo.scala 58:65]
    burst_size_cal.io.in_vec[63] <= _burst_size_cal_io_in_vec_63_T @[RxBufferFifo.scala 58:53]
    wire valid_vec : UInt<1>[2] @[RxBufferFifo.scala 61:23]
    valid_vec[0] <= info_buf_reg[0].valid @[RxBufferFifo.scala 62:41]
    valid_vec[1] <= info_buf_reg[1].valid @[RxBufferFifo.scala 62:41]
    node buf_full = and(valid_vec[0], valid_vec[1]) @[RxBufferFifo.scala 63:40]
    node _io_in_tready_T = eq(buf_full, UInt<1>("h0")) @[RxBufferFifo.scala 65:19]
    io.in.tready <= _io_in_tready_T @[RxBufferFifo.scala 65:16]
    reg pack_counter : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[RxBufferFifo.scala 66:29]
    reg err_counter : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[RxBufferFifo.scala 67:28]
    reg wrong_chksum_counter : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[RxBufferFifo.scala 68:37]
    io.c2h_pack_counter <= pack_counter @[RxBufferFifo.scala 70:23]
    node _io_c2h_err_counter_T = add(err_counter, wrong_chksum_counter) @[RxBufferFifo.scala 71:37]
    node _io_c2h_err_counter_T_1 = tail(_io_c2h_err_counter_T, 1) @[RxBufferFifo.scala 71:37]
    io.c2h_err_counter <= _io_c2h_err_counter_T_1 @[RxBufferFifo.scala 71:22]
    reg is_overflowed : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[RxBufferFifo.scala 73:30]
    node cal_tdata = mux(in_shake_hand, io.in.tdata, in_tdata_reg) @[RxBufferFifo.scala 78:22]
    inst ip_chksum_cal of ReduceAddSync_4 @[RxBufferFifo.scala 81:29]
    ip_chksum_cal.clock <= clock
    ip_chksum_cal.reset <= reset
    node _ip_chksum_cal_io_in_vec_0_T = bits(cal_tdata, 127, 112) @[RxBufferFifo.scala 83:60]
    node _ip_chksum_cal_io_in_vec_0_T_1 = bits(_ip_chksum_cal_io_in_vec_0_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_0_T_2 = bits(_ip_chksum_cal_io_in_vec_0_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_0_T_3 = cat(_ip_chksum_cal_io_in_vec_0_T_1, _ip_chksum_cal_io_in_vec_0_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[0] <= _ip_chksum_cal_io_in_vec_0_T_3 @[RxBufferFifo.scala 83:32]
    node _ip_chksum_cal_io_in_vec_1_T = bits(cal_tdata, 143, 128) @[RxBufferFifo.scala 83:60]
    node _ip_chksum_cal_io_in_vec_1_T_1 = bits(_ip_chksum_cal_io_in_vec_1_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_1_T_2 = bits(_ip_chksum_cal_io_in_vec_1_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_1_T_3 = cat(_ip_chksum_cal_io_in_vec_1_T_1, _ip_chksum_cal_io_in_vec_1_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[1] <= _ip_chksum_cal_io_in_vec_1_T_3 @[RxBufferFifo.scala 83:32]
    node _ip_chksum_cal_io_in_vec_2_T = bits(cal_tdata, 159, 144) @[RxBufferFifo.scala 83:60]
    node _ip_chksum_cal_io_in_vec_2_T_1 = bits(_ip_chksum_cal_io_in_vec_2_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_2_T_2 = bits(_ip_chksum_cal_io_in_vec_2_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_2_T_3 = cat(_ip_chksum_cal_io_in_vec_2_T_1, _ip_chksum_cal_io_in_vec_2_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[2] <= _ip_chksum_cal_io_in_vec_2_T_3 @[RxBufferFifo.scala 83:32]
    node _ip_chksum_cal_io_in_vec_3_T = bits(cal_tdata, 175, 160) @[RxBufferFifo.scala 83:60]
    node _ip_chksum_cal_io_in_vec_3_T_1 = bits(_ip_chksum_cal_io_in_vec_3_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_3_T_2 = bits(_ip_chksum_cal_io_in_vec_3_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_3_T_3 = cat(_ip_chksum_cal_io_in_vec_3_T_1, _ip_chksum_cal_io_in_vec_3_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[3] <= _ip_chksum_cal_io_in_vec_3_T_3 @[RxBufferFifo.scala 83:32]
    node _ip_chksum_cal_io_in_vec_4_T = bits(cal_tdata, 191, 176) @[RxBufferFifo.scala 83:60]
    node _ip_chksum_cal_io_in_vec_4_T_1 = bits(_ip_chksum_cal_io_in_vec_4_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_4_T_2 = bits(_ip_chksum_cal_io_in_vec_4_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_4_T_3 = cat(_ip_chksum_cal_io_in_vec_4_T_1, _ip_chksum_cal_io_in_vec_4_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[4] <= _ip_chksum_cal_io_in_vec_4_T_3 @[RxBufferFifo.scala 83:32]
    node _ip_chksum_cal_io_in_vec_5_T = bits(cal_tdata, 207, 192) @[RxBufferFifo.scala 83:60]
    node _ip_chksum_cal_io_in_vec_5_T_1 = bits(_ip_chksum_cal_io_in_vec_5_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_5_T_2 = bits(_ip_chksum_cal_io_in_vec_5_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_5_T_3 = cat(_ip_chksum_cal_io_in_vec_5_T_1, _ip_chksum_cal_io_in_vec_5_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[5] <= _ip_chksum_cal_io_in_vec_5_T_3 @[RxBufferFifo.scala 83:32]
    node _ip_chksum_cal_io_in_vec_6_T = bits(cal_tdata, 223, 208) @[RxBufferFifo.scala 83:60]
    node _ip_chksum_cal_io_in_vec_6_T_1 = bits(_ip_chksum_cal_io_in_vec_6_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_6_T_2 = bits(_ip_chksum_cal_io_in_vec_6_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_6_T_3 = cat(_ip_chksum_cal_io_in_vec_6_T_1, _ip_chksum_cal_io_in_vec_6_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[6] <= _ip_chksum_cal_io_in_vec_6_T_3 @[RxBufferFifo.scala 83:32]
    node _ip_chksum_cal_io_in_vec_7_T = bits(cal_tdata, 239, 224) @[RxBufferFifo.scala 83:60]
    node _ip_chksum_cal_io_in_vec_7_T_1 = bits(_ip_chksum_cal_io_in_vec_7_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_7_T_2 = bits(_ip_chksum_cal_io_in_vec_7_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_7_T_3 = cat(_ip_chksum_cal_io_in_vec_7_T_1, _ip_chksum_cal_io_in_vec_7_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[7] <= _ip_chksum_cal_io_in_vec_7_T_3 @[RxBufferFifo.scala 83:32]
    node _ip_chksum_cal_io_in_vec_8_T = bits(cal_tdata, 255, 240) @[RxBufferFifo.scala 83:60]
    node _ip_chksum_cal_io_in_vec_8_T_1 = bits(_ip_chksum_cal_io_in_vec_8_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_8_T_2 = bits(_ip_chksum_cal_io_in_vec_8_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_8_T_3 = cat(_ip_chksum_cal_io_in_vec_8_T_1, _ip_chksum_cal_io_in_vec_8_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[8] <= _ip_chksum_cal_io_in_vec_8_T_3 @[RxBufferFifo.scala 83:32]
    node _ip_chksum_cal_io_in_vec_9_T = bits(cal_tdata, 271, 256) @[RxBufferFifo.scala 83:60]
    node _ip_chksum_cal_io_in_vec_9_T_1 = bits(_ip_chksum_cal_io_in_vec_9_T, 7, 0) @[Misc.scala 8:10]
    node _ip_chksum_cal_io_in_vec_9_T_2 = bits(_ip_chksum_cal_io_in_vec_9_T, 15, 8) @[Misc.scala 8:17]
    node _ip_chksum_cal_io_in_vec_9_T_3 = cat(_ip_chksum_cal_io_in_vec_9_T_1, _ip_chksum_cal_io_in_vec_9_T_2) @[Cat.scala 31:58]
    ip_chksum_cal.io.in_vec[9] <= _ip_chksum_cal_io_in_vec_9_T_3 @[RxBufferFifo.scala 83:32]
    inst tcp_pld_chksum_cal of ReduceAddSync_5 @[RxBufferFifo.scala 88:34]
    tcp_pld_chksum_cal.clock <= clock
    tcp_pld_chksum_cal.reset <= reset
    node _tcp_pld_chksum_cal_io_in_vec_0_T = bits(cal_tdata, 15, 0) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_0_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_0_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_0_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_0_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_0_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_0_T_1, _tcp_pld_chksum_cal_io_in_vec_0_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[0] <= _tcp_pld_chksum_cal_io_in_vec_0_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_1_T = bits(cal_tdata, 31, 16) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_1_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_1_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_1_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_1_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_1_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_1_T_1, _tcp_pld_chksum_cal_io_in_vec_1_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[1] <= _tcp_pld_chksum_cal_io_in_vec_1_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_2_T = bits(cal_tdata, 47, 32) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_2_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_2_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_2_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_2_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_2_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_2_T_1, _tcp_pld_chksum_cal_io_in_vec_2_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[2] <= _tcp_pld_chksum_cal_io_in_vec_2_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_3_T = bits(cal_tdata, 63, 48) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_3_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_3_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_3_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_3_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_3_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_3_T_1, _tcp_pld_chksum_cal_io_in_vec_3_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[3] <= _tcp_pld_chksum_cal_io_in_vec_3_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_4_T = bits(cal_tdata, 79, 64) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_4_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_4_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_4_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_4_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_4_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_4_T_1, _tcp_pld_chksum_cal_io_in_vec_4_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[4] <= _tcp_pld_chksum_cal_io_in_vec_4_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_5_T = bits(cal_tdata, 95, 80) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_5_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_5_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_5_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_5_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_5_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_5_T_1, _tcp_pld_chksum_cal_io_in_vec_5_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[5] <= _tcp_pld_chksum_cal_io_in_vec_5_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_6_T = bits(cal_tdata, 111, 96) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_6_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_6_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_6_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_6_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_6_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_6_T_1, _tcp_pld_chksum_cal_io_in_vec_6_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[6] <= _tcp_pld_chksum_cal_io_in_vec_6_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_7_T = bits(cal_tdata, 127, 112) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_7_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_7_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_7_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_7_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_7_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_7_T_1, _tcp_pld_chksum_cal_io_in_vec_7_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[7] <= _tcp_pld_chksum_cal_io_in_vec_7_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_8_T = bits(cal_tdata, 143, 128) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_8_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_8_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_8_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_8_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_8_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_8_T_1, _tcp_pld_chksum_cal_io_in_vec_8_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[8] <= _tcp_pld_chksum_cal_io_in_vec_8_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_9_T = bits(cal_tdata, 159, 144) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_9_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_9_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_9_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_9_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_9_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_9_T_1, _tcp_pld_chksum_cal_io_in_vec_9_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[9] <= _tcp_pld_chksum_cal_io_in_vec_9_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_10_T = bits(cal_tdata, 175, 160) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_10_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_10_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_10_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_10_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_10_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_10_T_1, _tcp_pld_chksum_cal_io_in_vec_10_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[10] <= _tcp_pld_chksum_cal_io_in_vec_10_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_11_T = bits(cal_tdata, 191, 176) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_11_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_11_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_11_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_11_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_11_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_11_T_1, _tcp_pld_chksum_cal_io_in_vec_11_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[11] <= _tcp_pld_chksum_cal_io_in_vec_11_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_12_T = bits(cal_tdata, 207, 192) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_12_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_12_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_12_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_12_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_12_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_12_T_1, _tcp_pld_chksum_cal_io_in_vec_12_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[12] <= _tcp_pld_chksum_cal_io_in_vec_12_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_13_T = bits(cal_tdata, 223, 208) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_13_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_13_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_13_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_13_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_13_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_13_T_1, _tcp_pld_chksum_cal_io_in_vec_13_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[13] <= _tcp_pld_chksum_cal_io_in_vec_13_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_14_T = bits(cal_tdata, 239, 224) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_14_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_14_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_14_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_14_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_14_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_14_T_1, _tcp_pld_chksum_cal_io_in_vec_14_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[14] <= _tcp_pld_chksum_cal_io_in_vec_14_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_15_T = bits(cal_tdata, 255, 240) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_15_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_15_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_15_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_15_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_15_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_15_T_1, _tcp_pld_chksum_cal_io_in_vec_15_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[15] <= _tcp_pld_chksum_cal_io_in_vec_15_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_16_T = bits(cal_tdata, 271, 256) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_16_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_16_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_16_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_16_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_16_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_16_T_1, _tcp_pld_chksum_cal_io_in_vec_16_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[16] <= _tcp_pld_chksum_cal_io_in_vec_16_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_17_T = bits(cal_tdata, 287, 272) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_17_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_17_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_17_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_17_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_17_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_17_T_1, _tcp_pld_chksum_cal_io_in_vec_17_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[17] <= _tcp_pld_chksum_cal_io_in_vec_17_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_18_T = bits(cal_tdata, 303, 288) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_18_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_18_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_18_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_18_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_18_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_18_T_1, _tcp_pld_chksum_cal_io_in_vec_18_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[18] <= _tcp_pld_chksum_cal_io_in_vec_18_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_19_T = bits(cal_tdata, 319, 304) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_19_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_19_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_19_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_19_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_19_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_19_T_1, _tcp_pld_chksum_cal_io_in_vec_19_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[19] <= _tcp_pld_chksum_cal_io_in_vec_19_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_20_T = bits(cal_tdata, 335, 320) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_20_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_20_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_20_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_20_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_20_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_20_T_1, _tcp_pld_chksum_cal_io_in_vec_20_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[20] <= _tcp_pld_chksum_cal_io_in_vec_20_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_21_T = bits(cal_tdata, 351, 336) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_21_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_21_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_21_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_21_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_21_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_21_T_1, _tcp_pld_chksum_cal_io_in_vec_21_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[21] <= _tcp_pld_chksum_cal_io_in_vec_21_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_22_T = bits(cal_tdata, 367, 352) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_22_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_22_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_22_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_22_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_22_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_22_T_1, _tcp_pld_chksum_cal_io_in_vec_22_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[22] <= _tcp_pld_chksum_cal_io_in_vec_22_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_23_T = bits(cal_tdata, 383, 368) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_23_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_23_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_23_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_23_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_23_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_23_T_1, _tcp_pld_chksum_cal_io_in_vec_23_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[23] <= _tcp_pld_chksum_cal_io_in_vec_23_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_24_T = bits(cal_tdata, 399, 384) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_24_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_24_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_24_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_24_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_24_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_24_T_1, _tcp_pld_chksum_cal_io_in_vec_24_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[24] <= _tcp_pld_chksum_cal_io_in_vec_24_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_25_T = bits(cal_tdata, 415, 400) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_25_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_25_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_25_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_25_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_25_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_25_T_1, _tcp_pld_chksum_cal_io_in_vec_25_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[25] <= _tcp_pld_chksum_cal_io_in_vec_25_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_26_T = bits(cal_tdata, 431, 416) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_26_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_26_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_26_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_26_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_26_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_26_T_1, _tcp_pld_chksum_cal_io_in_vec_26_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[26] <= _tcp_pld_chksum_cal_io_in_vec_26_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_27_T = bits(cal_tdata, 447, 432) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_27_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_27_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_27_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_27_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_27_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_27_T_1, _tcp_pld_chksum_cal_io_in_vec_27_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[27] <= _tcp_pld_chksum_cal_io_in_vec_27_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_28_T = bits(cal_tdata, 463, 448) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_28_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_28_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_28_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_28_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_28_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_28_T_1, _tcp_pld_chksum_cal_io_in_vec_28_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[28] <= _tcp_pld_chksum_cal_io_in_vec_28_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_29_T = bits(cal_tdata, 479, 464) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_29_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_29_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_29_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_29_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_29_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_29_T_1, _tcp_pld_chksum_cal_io_in_vec_29_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[29] <= _tcp_pld_chksum_cal_io_in_vec_29_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_30_T = bits(cal_tdata, 495, 480) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_30_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_30_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_30_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_30_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_30_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_30_T_1, _tcp_pld_chksum_cal_io_in_vec_30_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[30] <= _tcp_pld_chksum_cal_io_in_vec_30_T_3 @[RxBufferFifo.scala 90:37]
    node _tcp_pld_chksum_cal_io_in_vec_31_T = bits(cal_tdata, 511, 496) @[RxBufferFifo.scala 90:65]
    node _tcp_pld_chksum_cal_io_in_vec_31_T_1 = bits(_tcp_pld_chksum_cal_io_in_vec_31_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_pld_chksum_cal_io_in_vec_31_T_2 = bits(_tcp_pld_chksum_cal_io_in_vec_31_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_pld_chksum_cal_io_in_vec_31_T_3 = cat(_tcp_pld_chksum_cal_io_in_vec_31_T_1, _tcp_pld_chksum_cal_io_in_vec_31_T_2) @[Cat.scala 31:58]
    tcp_pld_chksum_cal.io.in_vec[31] <= _tcp_pld_chksum_cal_io_in_vec_31_T_3 @[RxBufferFifo.scala 90:37]
    inst tcp_hdr_chksum_cal of ReduceAddSync_6 @[RxBufferFifo.scala 95:34]
    tcp_hdr_chksum_cal.clock <= clock
    tcp_hdr_chksum_cal.reset <= reset
    tcp_hdr_chksum_cal.io.in_vec[0] <= UInt<1>("h0") @[RxBufferFifo.scala 99:42]
    tcp_hdr_chksum_cal.io.in_vec[1] <= UInt<1>("h0") @[RxBufferFifo.scala 99:42]
    tcp_hdr_chksum_cal.io.in_vec[2] <= UInt<1>("h0") @[RxBufferFifo.scala 99:42]
    tcp_hdr_chksum_cal.io.in_vec[3] <= UInt<1>("h0") @[RxBufferFifo.scala 99:42]
    tcp_hdr_chksum_cal.io.in_vec[4] <= UInt<1>("h0") @[RxBufferFifo.scala 99:42]
    tcp_hdr_chksum_cal.io.in_vec[5] <= UInt<1>("h0") @[RxBufferFifo.scala 99:42]
    tcp_hdr_chksum_cal.io.in_vec[6] <= UInt<1>("h0") @[RxBufferFifo.scala 99:42]
    tcp_hdr_chksum_cal.io.in_vec[7] <= UInt<1>("h0") @[RxBufferFifo.scala 99:42]
    node _tcp_hdr_chksum_cal_io_in_vec_8_T = bits(cal_tdata, 143, 128) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_8_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_8_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_8_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_8_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_8_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_8_T_1, _tcp_hdr_chksum_cal_io_in_vec_8_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[8] <= _tcp_hdr_chksum_cal_io_in_vec_8_T_3 @[RxBufferFifo.scala 97:56]
    tcp_hdr_chksum_cal.io.in_vec[9] <= UInt<1>("h0") @[RxBufferFifo.scala 99:42]
    tcp_hdr_chksum_cal.io.in_vec[10] <= UInt<1>("h0") @[RxBufferFifo.scala 99:42]
    node _tcp_hdr_chksum_cal_io_in_vec_11_T = bits(cal_tdata, 191, 184) @[RxBufferFifo.scala 98:65]
    tcp_hdr_chksum_cal.io.in_vec[11] <= _tcp_hdr_chksum_cal_io_in_vec_11_T @[RxBufferFifo.scala 98:53]
    tcp_hdr_chksum_cal.io.in_vec[12] <= UInt<1>("h0") @[RxBufferFifo.scala 99:42]
    node _tcp_hdr_chksum_cal_io_in_vec_13_T = bits(cal_tdata, 223, 208) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_13_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_13_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_13_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_13_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_13_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_13_T_1, _tcp_hdr_chksum_cal_io_in_vec_13_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[13] <= _tcp_hdr_chksum_cal_io_in_vec_13_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_14_T = bits(cal_tdata, 239, 224) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_14_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_14_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_14_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_14_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_14_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_14_T_1, _tcp_hdr_chksum_cal_io_in_vec_14_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[14] <= _tcp_hdr_chksum_cal_io_in_vec_14_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_15_T = bits(cal_tdata, 255, 240) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_15_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_15_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_15_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_15_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_15_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_15_T_1, _tcp_hdr_chksum_cal_io_in_vec_15_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[15] <= _tcp_hdr_chksum_cal_io_in_vec_15_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_16_T = bits(cal_tdata, 271, 256) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_16_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_16_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_16_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_16_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_16_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_16_T_1, _tcp_hdr_chksum_cal_io_in_vec_16_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[16] <= _tcp_hdr_chksum_cal_io_in_vec_16_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_17_T = bits(cal_tdata, 287, 272) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_17_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_17_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_17_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_17_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_17_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_17_T_1, _tcp_hdr_chksum_cal_io_in_vec_17_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[17] <= _tcp_hdr_chksum_cal_io_in_vec_17_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_18_T = bits(cal_tdata, 303, 288) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_18_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_18_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_18_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_18_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_18_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_18_T_1, _tcp_hdr_chksum_cal_io_in_vec_18_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[18] <= _tcp_hdr_chksum_cal_io_in_vec_18_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_19_T = bits(cal_tdata, 319, 304) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_19_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_19_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_19_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_19_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_19_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_19_T_1, _tcp_hdr_chksum_cal_io_in_vec_19_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[19] <= _tcp_hdr_chksum_cal_io_in_vec_19_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_20_T = bits(cal_tdata, 335, 320) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_20_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_20_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_20_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_20_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_20_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_20_T_1, _tcp_hdr_chksum_cal_io_in_vec_20_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[20] <= _tcp_hdr_chksum_cal_io_in_vec_20_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_21_T = bits(cal_tdata, 351, 336) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_21_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_21_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_21_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_21_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_21_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_21_T_1, _tcp_hdr_chksum_cal_io_in_vec_21_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[21] <= _tcp_hdr_chksum_cal_io_in_vec_21_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_22_T = bits(cal_tdata, 367, 352) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_22_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_22_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_22_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_22_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_22_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_22_T_1, _tcp_hdr_chksum_cal_io_in_vec_22_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[22] <= _tcp_hdr_chksum_cal_io_in_vec_22_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_23_T = bits(cal_tdata, 383, 368) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_23_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_23_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_23_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_23_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_23_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_23_T_1, _tcp_hdr_chksum_cal_io_in_vec_23_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[23] <= _tcp_hdr_chksum_cal_io_in_vec_23_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_24_T = bits(cal_tdata, 399, 384) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_24_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_24_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_24_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_24_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_24_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_24_T_1, _tcp_hdr_chksum_cal_io_in_vec_24_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[24] <= _tcp_hdr_chksum_cal_io_in_vec_24_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_25_T = bits(cal_tdata, 415, 400) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_25_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_25_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_25_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_25_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_25_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_25_T_1, _tcp_hdr_chksum_cal_io_in_vec_25_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[25] <= _tcp_hdr_chksum_cal_io_in_vec_25_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_26_T = bits(cal_tdata, 431, 416) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_26_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_26_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_26_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_26_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_26_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_26_T_1, _tcp_hdr_chksum_cal_io_in_vec_26_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[26] <= _tcp_hdr_chksum_cal_io_in_vec_26_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_27_T = bits(cal_tdata, 447, 432) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_27_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_27_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_27_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_27_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_27_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_27_T_1, _tcp_hdr_chksum_cal_io_in_vec_27_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[27] <= _tcp_hdr_chksum_cal_io_in_vec_27_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_28_T = bits(cal_tdata, 463, 448) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_28_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_28_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_28_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_28_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_28_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_28_T_1, _tcp_hdr_chksum_cal_io_in_vec_28_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[28] <= _tcp_hdr_chksum_cal_io_in_vec_28_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_29_T = bits(cal_tdata, 479, 464) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_29_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_29_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_29_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_29_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_29_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_29_T_1, _tcp_hdr_chksum_cal_io_in_vec_29_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[29] <= _tcp_hdr_chksum_cal_io_in_vec_29_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_30_T = bits(cal_tdata, 495, 480) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_30_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_30_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_30_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_30_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_30_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_30_T_1, _tcp_hdr_chksum_cal_io_in_vec_30_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[30] <= _tcp_hdr_chksum_cal_io_in_vec_30_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_cal_io_in_vec_31_T = bits(cal_tdata, 511, 496) @[RxBufferFifo.scala 97:84]
    node _tcp_hdr_chksum_cal_io_in_vec_31_T_1 = bits(_tcp_hdr_chksum_cal_io_in_vec_31_T, 7, 0) @[Misc.scala 8:10]
    node _tcp_hdr_chksum_cal_io_in_vec_31_T_2 = bits(_tcp_hdr_chksum_cal_io_in_vec_31_T, 15, 8) @[Misc.scala 8:17]
    node _tcp_hdr_chksum_cal_io_in_vec_31_T_3 = cat(_tcp_hdr_chksum_cal_io_in_vec_31_T_1, _tcp_hdr_chksum_cal_io_in_vec_31_T_2) @[Cat.scala 31:58]
    tcp_hdr_chksum_cal.io.in_vec[31] <= _tcp_hdr_chksum_cal_io_in_vec_31_T_3 @[RxBufferFifo.scala 97:56]
    node _tcp_hdr_chksum_result_T = sub(tcp_hdr_chksum_cal.io.out_sum, UInt<5>("h14")) @[RxBufferFifo.scala 101:61]
    node tcp_hdr_chksum_result = tail(_tcp_hdr_chksum_result_T, 1) @[RxBufferFifo.scala 101:61]
    when io.reset_counter : @[RxBufferFifo.scala 104:26]
      pack_counter <= UInt<1>("h0") @[RxBufferFifo.scala 105:18]
      err_counter <= UInt<1>("h0") @[RxBufferFifo.scala 106:17]
    else :
      when in_shake_hand : @[RxBufferFifo.scala 108:29]
        when in_tlast_reg : @[RxBufferFifo.scala 109:25]
          node _pack_counter_T = add(pack_counter, UInt<1>("h1")) @[RxBufferFifo.scala 110:36]
          node _pack_counter_T_1 = tail(_pack_counter_T, 1) @[RxBufferFifo.scala 110:36]
          pack_counter <= _pack_counter_T_1 @[RxBufferFifo.scala 110:20]
        node _T = bits(wr_index_reg, 0, 0)
        node _T_1 = eq(info_buf_reg[_T].burst, UInt<6>("h20")) @[RxBufferFifo.scala 112:44]
        when _T_1 : @[RxBufferFifo.scala 112:61]
          node _T_2 = eq(in_tlast_reg, UInt<1>("h0")) @[RxBufferFifo.scala 114:13]
          when _T_2 : @[RxBufferFifo.scala 114:28]
            is_overflowed <= UInt<1>("h1") @[RxBufferFifo.scala 115:23]
          else :
            node _wr_pos_reg_T = dshl(wr_index_reg, UInt<3>("h5")) @[RxBufferFifo.scala 121:38]
            wr_pos_reg <= _wr_pos_reg_T @[RxBufferFifo.scala 121:22]
          node _err_counter_T = add(err_counter, UInt<1>("h1")) @[RxBufferFifo.scala 124:34]
          node _err_counter_T_1 = tail(_err_counter_T, 1) @[RxBufferFifo.scala 124:34]
          err_counter <= _err_counter_T_1 @[RxBufferFifo.scala 124:19]
          node _T_3 = bits(wr_index_reg, 0, 0)
          wire _info_buf_reg_WIRE_3 : { used : UInt<1>, valid : UInt<1>, len : UInt<16>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[RxBufferFifo.scala 125:49]
          _info_buf_reg_WIRE_3.burst <= UInt<6>("h0") @[RxBufferFifo.scala 125:49]
          _info_buf_reg_WIRE_3.tcp_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 125:49]
          _info_buf_reg_WIRE_3.ip_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 125:49]
          _info_buf_reg_WIRE_3.len <= UInt<16>("h0") @[RxBufferFifo.scala 125:49]
          _info_buf_reg_WIRE_3.valid <= UInt<1>("h0") @[RxBufferFifo.scala 125:49]
          _info_buf_reg_WIRE_3.used <= UInt<1>("h0") @[RxBufferFifo.scala 125:49]
          info_buf_reg[_T_3].burst <= _info_buf_reg_WIRE_3.burst @[RxBufferFifo.scala 125:34]
          info_buf_reg[_T_3].tcp_chksum <= _info_buf_reg_WIRE_3.tcp_chksum @[RxBufferFifo.scala 125:34]
          info_buf_reg[_T_3].ip_chksum <= _info_buf_reg_WIRE_3.ip_chksum @[RxBufferFifo.scala 125:34]
          info_buf_reg[_T_3].len <= _info_buf_reg_WIRE_3.len @[RxBufferFifo.scala 125:34]
          info_buf_reg[_T_3].valid <= _info_buf_reg_WIRE_3.valid @[RxBufferFifo.scala 125:34]
          info_buf_reg[_T_3].used <= _info_buf_reg_WIRE_3.used @[RxBufferFifo.scala 125:34]
        else :
          node _T_4 = and(in_tlast_reg, in_tuser_reg) @[RxBufferFifo.scala 127:30]
          when _T_4 : @[RxBufferFifo.scala 127:47]
            node _err_counter_T_2 = add(err_counter, UInt<1>("h1")) @[RxBufferFifo.scala 128:34]
            node _err_counter_T_3 = tail(_err_counter_T_2, 1) @[RxBufferFifo.scala 128:34]
            err_counter <= _err_counter_T_3 @[RxBufferFifo.scala 128:19]
            node _wr_pos_reg_T_1 = dshl(wr_index_reg, UInt<3>("h5")) @[RxBufferFifo.scala 129:34]
            wr_pos_reg <= _wr_pos_reg_T_1 @[RxBufferFifo.scala 129:18]
            node _T_5 = bits(wr_index_reg, 0, 0)
            wire _info_buf_reg_WIRE_4 : { used : UInt<1>, valid : UInt<1>, len : UInt<16>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[RxBufferFifo.scala 130:49]
            _info_buf_reg_WIRE_4.burst <= UInt<6>("h0") @[RxBufferFifo.scala 130:49]
            _info_buf_reg_WIRE_4.tcp_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 130:49]
            _info_buf_reg_WIRE_4.ip_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 130:49]
            _info_buf_reg_WIRE_4.len <= UInt<16>("h0") @[RxBufferFifo.scala 130:49]
            _info_buf_reg_WIRE_4.valid <= UInt<1>("h0") @[RxBufferFifo.scala 130:49]
            _info_buf_reg_WIRE_4.used <= UInt<1>("h0") @[RxBufferFifo.scala 130:49]
            info_buf_reg[_T_5].burst <= _info_buf_reg_WIRE_4.burst @[RxBufferFifo.scala 130:34]
            info_buf_reg[_T_5].tcp_chksum <= _info_buf_reg_WIRE_4.tcp_chksum @[RxBufferFifo.scala 130:34]
            info_buf_reg[_T_5].ip_chksum <= _info_buf_reg_WIRE_4.ip_chksum @[RxBufferFifo.scala 130:34]
            info_buf_reg[_T_5].len <= _info_buf_reg_WIRE_4.len @[RxBufferFifo.scala 130:34]
            info_buf_reg[_T_5].valid <= _info_buf_reg_WIRE_4.valid @[RxBufferFifo.scala 130:34]
            info_buf_reg[_T_5].used <= _info_buf_reg_WIRE_4.used @[RxBufferFifo.scala 130:34]
          else :
            when in_tvalid_reg : @[RxBufferFifo.scala 131:30]
              node _T_6 = eq(is_overflowed, UInt<1>("h0")) @[RxBufferFifo.scala 133:13]
              when _T_6 : @[RxBufferFifo.scala 133:28]
                node _T_7 = bits(wr_index_reg, 0, 0)
                node _T_8 = eq(info_buf_reg[_T_7].used, UInt<1>("h0")) @[RxBufferFifo.scala 135:15]
                when _T_8 : @[RxBufferFifo.scala 135:49]
                  node _T_9 = bits(wr_index_reg, 0, 0)
                  info_buf_reg[_T_9].used <= UInt<1>("h1") @[RxBufferFifo.scala 136:43]
                  node _T_10 = bits(wr_index_reg, 0, 0)
                  info_buf_reg[_T_10].ip_chksum <= ip_chksum_cal.io.out_sum @[RxBufferFifo.scala 137:48]
                  node _T_11 = bits(wr_index_reg, 0, 0)
                  info_buf_reg[_T_11].tcp_chksum <= tcp_hdr_chksum_result @[RxBufferFifo.scala 138:49]
                else :
                  node _T_12 = bits(wr_index_reg, 0, 0)
                  node _info_buf_reg_tcp_chksum_T = bits(wr_index_reg, 0, 0)
                  node _info_buf_reg_tcp_chksum_T_1 = add(info_buf_reg[_info_buf_reg_tcp_chksum_T].tcp_chksum, tcp_pld_chksum_cal.io.out_sum) @[RxBufferFifo.scala 140:90]
                  node _info_buf_reg_tcp_chksum_T_2 = tail(_info_buf_reg_tcp_chksum_T_1, 1) @[RxBufferFifo.scala 140:90]
                  info_buf_reg[_T_12].tcp_chksum <= _info_buf_reg_tcp_chksum_T_2 @[RxBufferFifo.scala 140:49]
                node _T_13 = bits(wr_pos_reg, 5, 0) @[RxBufferFifo.scala 143:21]
                infer mport MPORT = data_buf_reg[_T_13], clock @[RxBufferFifo.scala 143:21]
                MPORT <= in_tdata_reg @[RxBufferFifo.scala 143:34]
                node _T_14 = bits(wr_index_reg, 0, 0)
                node _info_buf_reg_burst_T = bits(wr_index_reg, 0, 0)
                node _info_buf_reg_burst_T_1 = add(info_buf_reg[_info_buf_reg_burst_T].burst, UInt<1>("h1")) @[RxBufferFifo.scala 144:78]
                node _info_buf_reg_burst_T_2 = tail(_info_buf_reg_burst_T_1, 1) @[RxBufferFifo.scala 144:78]
                info_buf_reg[_T_14].burst <= _info_buf_reg_burst_T_2 @[RxBufferFifo.scala 144:42]
                node _T_15 = bits(wr_index_reg, 0, 0)
                node _info_buf_reg_len_T = bits(wr_index_reg, 0, 0)
                node _info_buf_reg_len_T_1 = add(info_buf_reg[_info_buf_reg_len_T].len, burst_size_cal.io.out_sum) @[RxBufferFifo.scala 145:74]
                node _info_buf_reg_len_T_2 = tail(_info_buf_reg_len_T_1, 1) @[RxBufferFifo.scala 145:74]
                info_buf_reg[_T_15].len <= _info_buf_reg_len_T_2 @[RxBufferFifo.scala 145:40]
                when in_tlast_reg : @[RxBufferFifo.scala 146:29]
                  node _T_16 = bits(wr_index_reg, 0, 0)
                  info_buf_reg[_T_16].valid <= UInt<1>("h1") @[RxBufferFifo.scala 147:44]
                  node _wr_index_reg_T = add(wr_index_reg, UInt<1>("h1")) @[RxBufferFifo.scala 31:12]
                  node _wr_index_reg_T_1 = tail(_wr_index_reg_T, 1) @[RxBufferFifo.scala 31:12]
                  node _wr_index_reg_T_2 = and(_wr_index_reg_T_1, UInt<1>("h1")) @[RxBufferFifo.scala 31:19]
                  wr_index_reg <= _wr_index_reg_T_2 @[RxBufferFifo.scala 148:24]
                  node _wr_pos_reg_T_2 = add(wr_index_reg, UInt<1>("h1")) @[RxBufferFifo.scala 31:12]
                  node _wr_pos_reg_T_3 = tail(_wr_pos_reg_T_2, 1) @[RxBufferFifo.scala 31:12]
                  node _wr_pos_reg_T_4 = and(_wr_pos_reg_T_3, UInt<1>("h1")) @[RxBufferFifo.scala 31:19]
                  node _wr_pos_reg_T_5 = dshl(_wr_pos_reg_T_4, UInt<3>("h5")) @[RxBufferFifo.scala 149:49]
                  wr_pos_reg <= _wr_pos_reg_T_5 @[RxBufferFifo.scala 149:22]
                else :
                  node _wr_pos_reg_T_6 = add(wr_pos_reg, UInt<1>("h1")) @[RxBufferFifo.scala 151:36]
                  node _wr_pos_reg_T_7 = tail(_wr_pos_reg_T_6, 1) @[RxBufferFifo.scala 151:36]
                  wr_pos_reg <= _wr_pos_reg_T_7 @[RxBufferFifo.scala 151:22]
              else :
                when in_tlast_reg : @[RxBufferFifo.scala 153:33]
                  is_overflowed <= UInt<1>("h0") @[RxBufferFifo.scala 155:25]
                  node _wr_pos_reg_T_8 = dshl(wr_index_reg, UInt<3>("h5")) @[RxBufferFifo.scala 156:38]
                  wr_pos_reg <= _wr_pos_reg_T_8 @[RxBufferFifo.scala 156:22]
    node _out_shake_hand_T = bits(rd_index_reg, 0, 0)
    node out_shake_hand = and(io.out.tready, info_buf_reg[_out_shake_hand_T].valid) @[RxBufferFifo.scala 162:38]
    wire mid_ip_chksum : UInt<32> @[RxBufferFifo.scala 165:27]
    node _mid_ip_chksum_T = bits(rd_index_reg, 0, 0)
    node _mid_ip_chksum_T_1 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 31, 16) @[Misc.scala 14:10]
    node _mid_ip_chksum_T_2 = gt(_mid_ip_chksum_T_1, UInt<1>("h0")) @[Misc.scala 14:18]
    node _mid_ip_chksum_T_3 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 31, 16) @[Misc.scala 15:8]
    node _mid_ip_chksum_T_4 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 15, 0) @[Misc.scala 15:19]
    node _mid_ip_chksum_T_5 = add(_mid_ip_chksum_T_3, _mid_ip_chksum_T_4) @[Misc.scala 15:16]
    node _mid_ip_chksum_T_6 = tail(_mid_ip_chksum_T_5, 1) @[Misc.scala 15:16]
    node _mid_ip_chksum_T_7 = bits(info_buf_reg[_mid_ip_chksum_T].ip_chksum, 15, 0) @[Misc.scala 15:28]
    node _mid_ip_chksum_T_8 = mux(_mid_ip_chksum_T_2, _mid_ip_chksum_T_6, _mid_ip_chksum_T_7) @[Misc.scala 14:8]
    mid_ip_chksum <= _mid_ip_chksum_T_8 @[RxBufferFifo.scala 166:17]
    wire mid_tcp_chksum : UInt<32> @[RxBufferFifo.scala 167:28]
    node _mid_tcp_chksum_T = bits(rd_index_reg, 0, 0)
    node _mid_tcp_chksum_T_1 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 31, 16) @[Misc.scala 14:10]
    node _mid_tcp_chksum_T_2 = gt(_mid_tcp_chksum_T_1, UInt<1>("h0")) @[Misc.scala 14:18]
    node _mid_tcp_chksum_T_3 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 31, 16) @[Misc.scala 15:8]
    node _mid_tcp_chksum_T_4 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 15, 0) @[Misc.scala 15:19]
    node _mid_tcp_chksum_T_5 = add(_mid_tcp_chksum_T_3, _mid_tcp_chksum_T_4) @[Misc.scala 15:16]
    node _mid_tcp_chksum_T_6 = tail(_mid_tcp_chksum_T_5, 1) @[Misc.scala 15:16]
    node _mid_tcp_chksum_T_7 = bits(info_buf_reg[_mid_tcp_chksum_T].tcp_chksum, 15, 0) @[Misc.scala 15:28]
    node _mid_tcp_chksum_T_8 = mux(_mid_tcp_chksum_T_2, _mid_tcp_chksum_T_6, _mid_tcp_chksum_T_7) @[Misc.scala 14:8]
    mid_tcp_chksum <= _mid_tcp_chksum_T_8 @[RxBufferFifo.scala 168:18]
    wire end_ip_chksum : UInt<16> @[RxBufferFifo.scala 170:28]
    node _end_ip_chksum_T = bits(mid_ip_chksum, 31, 16) @[Misc.scala 14:10]
    node _end_ip_chksum_T_1 = gt(_end_ip_chksum_T, UInt<1>("h0")) @[Misc.scala 14:18]
    node _end_ip_chksum_T_2 = bits(mid_ip_chksum, 31, 16) @[Misc.scala 15:8]
    node _end_ip_chksum_T_3 = bits(mid_ip_chksum, 15, 0) @[Misc.scala 15:19]
    node _end_ip_chksum_T_4 = add(_end_ip_chksum_T_2, _end_ip_chksum_T_3) @[Misc.scala 15:16]
    node _end_ip_chksum_T_5 = tail(_end_ip_chksum_T_4, 1) @[Misc.scala 15:16]
    node _end_ip_chksum_T_6 = bits(mid_ip_chksum, 15, 0) @[Misc.scala 15:28]
    node _end_ip_chksum_T_7 = mux(_end_ip_chksum_T_1, _end_ip_chksum_T_5, _end_ip_chksum_T_6) @[Misc.scala 14:8]
    node _end_ip_chksum_T_8 = not(_end_ip_chksum_T_7) @[RxBufferFifo.scala 171:20]
    end_ip_chksum <= _end_ip_chksum_T_8 @[RxBufferFifo.scala 171:17]
    wire end_tcp_chksum : UInt<16> @[RxBufferFifo.scala 172:28]
    node _end_tcp_chksum_T = bits(mid_tcp_chksum, 31, 16) @[Misc.scala 14:10]
    node _end_tcp_chksum_T_1 = gt(_end_tcp_chksum_T, UInt<1>("h0")) @[Misc.scala 14:18]
    node _end_tcp_chksum_T_2 = bits(mid_tcp_chksum, 31, 16) @[Misc.scala 15:8]
    node _end_tcp_chksum_T_3 = bits(mid_tcp_chksum, 15, 0) @[Misc.scala 15:19]
    node _end_tcp_chksum_T_4 = add(_end_tcp_chksum_T_2, _end_tcp_chksum_T_3) @[Misc.scala 15:16]
    node _end_tcp_chksum_T_5 = tail(_end_tcp_chksum_T_4, 1) @[Misc.scala 15:16]
    node _end_tcp_chksum_T_6 = bits(mid_tcp_chksum, 15, 0) @[Misc.scala 15:28]
    node _end_tcp_chksum_T_7 = mux(_end_tcp_chksum_T_1, _end_tcp_chksum_T_5, _end_tcp_chksum_T_6) @[Misc.scala 14:8]
    node _end_tcp_chksum_T_8 = not(_end_tcp_chksum_T_7) @[RxBufferFifo.scala 173:21]
    end_tcp_chksum <= _end_tcp_chksum_T_8 @[RxBufferFifo.scala 173:18]
    node _io_out_tvalid_T = bits(rd_index_reg, 0, 0)
    node _io_out_tvalid_T_1 = eq(end_ip_chksum, UInt<1>("h0")) @[RxBufferFifo.scala 175:71]
    node _io_out_tvalid_T_2 = and(info_buf_reg[_io_out_tvalid_T].valid, _io_out_tvalid_T_1) @[RxBufferFifo.scala 175:53]
    node _io_out_tvalid_T_3 = eq(end_tcp_chksum, UInt<1>("h0")) @[RxBufferFifo.scala 175:99]
    node _io_out_tvalid_T_4 = and(_io_out_tvalid_T_2, _io_out_tvalid_T_3) @[RxBufferFifo.scala 175:80]
    io.out.tvalid <= _io_out_tvalid_T_4 @[RxBufferFifo.scala 175:17]
    node _io_out_tlen_T = bits(rd_index_reg, 0, 0)
    io.out.tlen <= info_buf_reg[_io_out_tlen_T].len @[RxBufferFifo.scala 176:17]
    node _io_out_tlast_T = bits(rd_index_reg, 0, 0)
    node _io_out_tlast_T_1 = bits(rd_index_reg, 0, 0)
    node _io_out_tlast_T_2 = eq(info_buf_reg[_io_out_tlast_T_1].burst, UInt<1>("h1")) @[RxBufferFifo.scala 177:89]
    node _io_out_tlast_T_3 = and(info_buf_reg[_io_out_tlast_T].valid, _io_out_tlast_T_2) @[RxBufferFifo.scala 177:53]
    io.out.tlast <= _io_out_tlast_T_3 @[RxBufferFifo.scala 177:17]
    node _wrong_chksum_counter_T = eq(end_ip_chksum, UInt<1>("h0")) @[RxBufferFifo.scala 178:84]
    node _wrong_chksum_counter_T_1 = eq(end_tcp_chksum, UInt<1>("h0")) @[RxBufferFifo.scala 178:112]
    node _wrong_chksum_counter_T_2 = and(_wrong_chksum_counter_T, _wrong_chksum_counter_T_1) @[RxBufferFifo.scala 178:93]
    node _wrong_chksum_counter_T_3 = eq(_wrong_chksum_counter_T_2, UInt<1>("h0")) @[RxBufferFifo.scala 178:67]
    node _wrong_chksum_counter_T_4 = and(io.out.tlast, _wrong_chksum_counter_T_3) @[RxBufferFifo.scala 178:64]
    node _wrong_chksum_counter_T_5 = add(wrong_chksum_counter, _wrong_chksum_counter_T_4) @[RxBufferFifo.scala 178:48]
    node _wrong_chksum_counter_T_6 = tail(_wrong_chksum_counter_T_5, 1) @[RxBufferFifo.scala 178:48]
    wrong_chksum_counter <= _wrong_chksum_counter_T_6 @[RxBufferFifo.scala 178:24]
    node _io_out_tdata_T = mux(out_shake_hand, rd_pos_next, rd_pos_reg) @[RxBufferFifo.scala 181:36]
    node _io_out_tdata_T_1 = bits(_io_out_tdata_T, 5, 0) @[RxBufferFifo.scala 181:32]
    infer mport io_out_tdata_MPORT = data_buf_reg[_io_out_tdata_T_1], clock @[RxBufferFifo.scala 181:32]
    io.out.tdata <= io_out_tdata_MPORT @[RxBufferFifo.scala 181:17]
    when out_shake_hand : @[RxBufferFifo.scala 183:24]
      rd_pos_reg <= rd_pos_next @[RxBufferFifo.scala 185:18]
      node _T_17 = bits(rd_index_reg, 0, 0)
      node _T_18 = eq(info_buf_reg[_T_17].burst, UInt<1>("h1")) @[RxBufferFifo.scala 187:46]
      when _T_18 : @[RxBufferFifo.scala 187:55]
        node _T_19 = bits(rd_index_reg, 0, 0)
        wire _info_buf_reg_WIRE_5 : { used : UInt<1>, valid : UInt<1>, len : UInt<16>, ip_chksum : UInt<32>, tcp_chksum : UInt<32>, burst : UInt<6>} @[RxBufferFifo.scala 188:51]
        _info_buf_reg_WIRE_5.burst <= UInt<6>("h0") @[RxBufferFifo.scala 188:51]
        _info_buf_reg_WIRE_5.tcp_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 188:51]
        _info_buf_reg_WIRE_5.ip_chksum <= UInt<32>("h0") @[RxBufferFifo.scala 188:51]
        _info_buf_reg_WIRE_5.len <= UInt<16>("h0") @[RxBufferFifo.scala 188:51]
        _info_buf_reg_WIRE_5.valid <= UInt<1>("h0") @[RxBufferFifo.scala 188:51]
        _info_buf_reg_WIRE_5.used <= UInt<1>("h0") @[RxBufferFifo.scala 188:51]
        info_buf_reg[_T_19].burst <= _info_buf_reg_WIRE_5.burst @[RxBufferFifo.scala 188:36]
        info_buf_reg[_T_19].tcp_chksum <= _info_buf_reg_WIRE_5.tcp_chksum @[RxBufferFifo.scala 188:36]
        info_buf_reg[_T_19].ip_chksum <= _info_buf_reg_WIRE_5.ip_chksum @[RxBufferFifo.scala 188:36]
        info_buf_reg[_T_19].len <= _info_buf_reg_WIRE_5.len @[RxBufferFifo.scala 188:36]
        info_buf_reg[_T_19].valid <= _info_buf_reg_WIRE_5.valid @[RxBufferFifo.scala 188:36]
        info_buf_reg[_T_19].used <= _info_buf_reg_WIRE_5.used @[RxBufferFifo.scala 188:36]
        node _rd_index_reg_T = add(rd_index_reg, UInt<1>("h1")) @[RxBufferFifo.scala 31:12]
        node _rd_index_reg_T_1 = tail(_rd_index_reg_T, 1) @[RxBufferFifo.scala 31:12]
        node _rd_index_reg_T_2 = and(_rd_index_reg_T_1, UInt<1>("h1")) @[RxBufferFifo.scala 31:19]
        rd_index_reg <= _rd_index_reg_T_2 @[RxBufferFifo.scala 189:22]
      else :
        node _T_20 = bits(rd_index_reg, 0, 0)
        node _info_buf_reg_burst_T_3 = bits(rd_index_reg, 0, 0)
        node _info_buf_reg_burst_T_4 = sub(info_buf_reg[_info_buf_reg_burst_T_3].burst, UInt<1>("h1")) @[RxBufferFifo.scala 191:78]
        node _info_buf_reg_burst_T_5 = tail(_info_buf_reg_burst_T_4, 1) @[RxBufferFifo.scala 191:78]
        info_buf_reg[_T_20].burst <= _info_buf_reg_burst_T_5 @[RxBufferFifo.scala 191:42]
    node _T_21 = bits(rd_index_reg, 0, 0)
    node _T_22 = eq(info_buf_reg[_T_21].burst, UInt<1>("h1")) @[RxBufferFifo.scala 195:42]
    when _T_22 : @[RxBufferFifo.scala 195:51]
      node _rd_pos_next_T = add(rd_index_reg, UInt<1>("h1")) @[RxBufferFifo.scala 31:12]
      node _rd_pos_next_T_1 = tail(_rd_pos_next_T, 1) @[RxBufferFifo.scala 31:12]
      node _rd_pos_next_T_2 = and(_rd_pos_next_T_1, UInt<1>("h1")) @[RxBufferFifo.scala 31:19]
      node _rd_pos_next_T_3 = dshl(_rd_pos_next_T_2, UInt<3>("h5")) @[RxBufferFifo.scala 196:44]
      rd_pos_next <= _rd_pos_next_T_3 @[RxBufferFifo.scala 196:17]
    else :
      node _rd_pos_next_T_4 = add(rd_pos_reg, UInt<1>("h1")) @[RxBufferFifo.scala 198:31]
      node _rd_pos_next_T_5 = tail(_rd_pos_next_T_4, 1) @[RxBufferFifo.scala 198:31]
      rd_pos_next <= _rd_pos_next_T_5 @[RxBufferFifo.scala 198:17]

  module ArbitDecoder :
    input clock : Clock
    input reset : Reset
    output io : { flip in_mask : UInt<32>, out_dec : UInt<6>}

    wire grant : UInt<1>[32] @[Misc.scala 96:34]
    grant[0] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[1] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[2] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[3] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[4] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[5] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[6] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[7] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[8] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[9] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[10] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[11] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[12] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[13] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[14] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[15] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[16] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[17] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[18] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[19] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[20] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[21] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[22] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[23] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[24] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[25] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[26] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[27] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[28] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[29] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[30] <= UInt<1>("h0") @[Misc.scala 96:34]
    grant[31] <= UInt<1>("h0") @[Misc.scala 96:34]
    wire notgranted : UInt<1>[32] @[Misc.scala 97:39]
    notgranted[0] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[1] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[2] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[3] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[4] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[5] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[6] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[7] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[8] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[9] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[10] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[11] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[12] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[13] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[14] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[15] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[16] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[17] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[18] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[19] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[20] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[21] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[22] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[23] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[24] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[25] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[26] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[27] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[28] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[29] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[30] <= UInt<1>("h0") @[Misc.scala 97:39]
    notgranted[31] <= UInt<1>("h0") @[Misc.scala 97:39]
    node _grant_0_T = bits(io.in_mask, 0, 0) @[Misc.scala 98:25]
    grant[0] <= _grant_0_T @[Misc.scala 98:12]
    node _notgranted_0_T = eq(grant[0], UInt<1>("h0")) @[Misc.scala 99:20]
    notgranted[0] <= _notgranted_0_T @[Misc.scala 99:17]
    node _grant_1_T = bits(io.in_mask, 1, 1) @[Misc.scala 101:45]
    node _grant_1_T_1 = and(notgranted[0], _grant_1_T) @[Misc.scala 101:33]
    grant[1] <= _grant_1_T_1 @[Misc.scala 101:14]
    node _notgranted_1_T = bits(io.in_mask, 1, 1) @[Misc.scala 102:51]
    node _notgranted_1_T_1 = eq(_notgranted_1_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_1_T_2 = and(notgranted[0], _notgranted_1_T_1) @[Misc.scala 102:38]
    notgranted[1] <= _notgranted_1_T_2 @[Misc.scala 102:19]
    node _grant_2_T = bits(io.in_mask, 2, 2) @[Misc.scala 101:45]
    node _grant_2_T_1 = and(notgranted[1], _grant_2_T) @[Misc.scala 101:33]
    grant[2] <= _grant_2_T_1 @[Misc.scala 101:14]
    node _notgranted_2_T = bits(io.in_mask, 2, 2) @[Misc.scala 102:51]
    node _notgranted_2_T_1 = eq(_notgranted_2_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_2_T_2 = and(notgranted[1], _notgranted_2_T_1) @[Misc.scala 102:38]
    notgranted[2] <= _notgranted_2_T_2 @[Misc.scala 102:19]
    node _grant_3_T = bits(io.in_mask, 3, 3) @[Misc.scala 101:45]
    node _grant_3_T_1 = and(notgranted[2], _grant_3_T) @[Misc.scala 101:33]
    grant[3] <= _grant_3_T_1 @[Misc.scala 101:14]
    node _notgranted_3_T = bits(io.in_mask, 3, 3) @[Misc.scala 102:51]
    node _notgranted_3_T_1 = eq(_notgranted_3_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_3_T_2 = and(notgranted[2], _notgranted_3_T_1) @[Misc.scala 102:38]
    notgranted[3] <= _notgranted_3_T_2 @[Misc.scala 102:19]
    node _grant_4_T = bits(io.in_mask, 4, 4) @[Misc.scala 101:45]
    node _grant_4_T_1 = and(notgranted[3], _grant_4_T) @[Misc.scala 101:33]
    grant[4] <= _grant_4_T_1 @[Misc.scala 101:14]
    node _notgranted_4_T = bits(io.in_mask, 4, 4) @[Misc.scala 102:51]
    node _notgranted_4_T_1 = eq(_notgranted_4_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_4_T_2 = and(notgranted[3], _notgranted_4_T_1) @[Misc.scala 102:38]
    notgranted[4] <= _notgranted_4_T_2 @[Misc.scala 102:19]
    node _grant_5_T = bits(io.in_mask, 5, 5) @[Misc.scala 101:45]
    node _grant_5_T_1 = and(notgranted[4], _grant_5_T) @[Misc.scala 101:33]
    grant[5] <= _grant_5_T_1 @[Misc.scala 101:14]
    node _notgranted_5_T = bits(io.in_mask, 5, 5) @[Misc.scala 102:51]
    node _notgranted_5_T_1 = eq(_notgranted_5_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_5_T_2 = and(notgranted[4], _notgranted_5_T_1) @[Misc.scala 102:38]
    notgranted[5] <= _notgranted_5_T_2 @[Misc.scala 102:19]
    node _grant_6_T = bits(io.in_mask, 6, 6) @[Misc.scala 101:45]
    node _grant_6_T_1 = and(notgranted[5], _grant_6_T) @[Misc.scala 101:33]
    grant[6] <= _grant_6_T_1 @[Misc.scala 101:14]
    node _notgranted_6_T = bits(io.in_mask, 6, 6) @[Misc.scala 102:51]
    node _notgranted_6_T_1 = eq(_notgranted_6_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_6_T_2 = and(notgranted[5], _notgranted_6_T_1) @[Misc.scala 102:38]
    notgranted[6] <= _notgranted_6_T_2 @[Misc.scala 102:19]
    node _grant_7_T = bits(io.in_mask, 7, 7) @[Misc.scala 101:45]
    node _grant_7_T_1 = and(notgranted[6], _grant_7_T) @[Misc.scala 101:33]
    grant[7] <= _grant_7_T_1 @[Misc.scala 101:14]
    node _notgranted_7_T = bits(io.in_mask, 7, 7) @[Misc.scala 102:51]
    node _notgranted_7_T_1 = eq(_notgranted_7_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_7_T_2 = and(notgranted[6], _notgranted_7_T_1) @[Misc.scala 102:38]
    notgranted[7] <= _notgranted_7_T_2 @[Misc.scala 102:19]
    node _grant_8_T = bits(io.in_mask, 8, 8) @[Misc.scala 101:45]
    node _grant_8_T_1 = and(notgranted[7], _grant_8_T) @[Misc.scala 101:33]
    grant[8] <= _grant_8_T_1 @[Misc.scala 101:14]
    node _notgranted_8_T = bits(io.in_mask, 8, 8) @[Misc.scala 102:51]
    node _notgranted_8_T_1 = eq(_notgranted_8_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_8_T_2 = and(notgranted[7], _notgranted_8_T_1) @[Misc.scala 102:38]
    notgranted[8] <= _notgranted_8_T_2 @[Misc.scala 102:19]
    node _grant_9_T = bits(io.in_mask, 9, 9) @[Misc.scala 101:45]
    node _grant_9_T_1 = and(notgranted[8], _grant_9_T) @[Misc.scala 101:33]
    grant[9] <= _grant_9_T_1 @[Misc.scala 101:14]
    node _notgranted_9_T = bits(io.in_mask, 9, 9) @[Misc.scala 102:51]
    node _notgranted_9_T_1 = eq(_notgranted_9_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_9_T_2 = and(notgranted[8], _notgranted_9_T_1) @[Misc.scala 102:38]
    notgranted[9] <= _notgranted_9_T_2 @[Misc.scala 102:19]
    node _grant_10_T = bits(io.in_mask, 10, 10) @[Misc.scala 101:45]
    node _grant_10_T_1 = and(notgranted[9], _grant_10_T) @[Misc.scala 101:33]
    grant[10] <= _grant_10_T_1 @[Misc.scala 101:14]
    node _notgranted_10_T = bits(io.in_mask, 10, 10) @[Misc.scala 102:51]
    node _notgranted_10_T_1 = eq(_notgranted_10_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_10_T_2 = and(notgranted[9], _notgranted_10_T_1) @[Misc.scala 102:38]
    notgranted[10] <= _notgranted_10_T_2 @[Misc.scala 102:19]
    node _grant_11_T = bits(io.in_mask, 11, 11) @[Misc.scala 101:45]
    node _grant_11_T_1 = and(notgranted[10], _grant_11_T) @[Misc.scala 101:33]
    grant[11] <= _grant_11_T_1 @[Misc.scala 101:14]
    node _notgranted_11_T = bits(io.in_mask, 11, 11) @[Misc.scala 102:51]
    node _notgranted_11_T_1 = eq(_notgranted_11_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_11_T_2 = and(notgranted[10], _notgranted_11_T_1) @[Misc.scala 102:38]
    notgranted[11] <= _notgranted_11_T_2 @[Misc.scala 102:19]
    node _grant_12_T = bits(io.in_mask, 12, 12) @[Misc.scala 101:45]
    node _grant_12_T_1 = and(notgranted[11], _grant_12_T) @[Misc.scala 101:33]
    grant[12] <= _grant_12_T_1 @[Misc.scala 101:14]
    node _notgranted_12_T = bits(io.in_mask, 12, 12) @[Misc.scala 102:51]
    node _notgranted_12_T_1 = eq(_notgranted_12_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_12_T_2 = and(notgranted[11], _notgranted_12_T_1) @[Misc.scala 102:38]
    notgranted[12] <= _notgranted_12_T_2 @[Misc.scala 102:19]
    node _grant_13_T = bits(io.in_mask, 13, 13) @[Misc.scala 101:45]
    node _grant_13_T_1 = and(notgranted[12], _grant_13_T) @[Misc.scala 101:33]
    grant[13] <= _grant_13_T_1 @[Misc.scala 101:14]
    node _notgranted_13_T = bits(io.in_mask, 13, 13) @[Misc.scala 102:51]
    node _notgranted_13_T_1 = eq(_notgranted_13_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_13_T_2 = and(notgranted[12], _notgranted_13_T_1) @[Misc.scala 102:38]
    notgranted[13] <= _notgranted_13_T_2 @[Misc.scala 102:19]
    node _grant_14_T = bits(io.in_mask, 14, 14) @[Misc.scala 101:45]
    node _grant_14_T_1 = and(notgranted[13], _grant_14_T) @[Misc.scala 101:33]
    grant[14] <= _grant_14_T_1 @[Misc.scala 101:14]
    node _notgranted_14_T = bits(io.in_mask, 14, 14) @[Misc.scala 102:51]
    node _notgranted_14_T_1 = eq(_notgranted_14_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_14_T_2 = and(notgranted[13], _notgranted_14_T_1) @[Misc.scala 102:38]
    notgranted[14] <= _notgranted_14_T_2 @[Misc.scala 102:19]
    node _grant_15_T = bits(io.in_mask, 15, 15) @[Misc.scala 101:45]
    node _grant_15_T_1 = and(notgranted[14], _grant_15_T) @[Misc.scala 101:33]
    grant[15] <= _grant_15_T_1 @[Misc.scala 101:14]
    node _notgranted_15_T = bits(io.in_mask, 15, 15) @[Misc.scala 102:51]
    node _notgranted_15_T_1 = eq(_notgranted_15_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_15_T_2 = and(notgranted[14], _notgranted_15_T_1) @[Misc.scala 102:38]
    notgranted[15] <= _notgranted_15_T_2 @[Misc.scala 102:19]
    node _grant_16_T = bits(io.in_mask, 16, 16) @[Misc.scala 101:45]
    node _grant_16_T_1 = and(notgranted[15], _grant_16_T) @[Misc.scala 101:33]
    grant[16] <= _grant_16_T_1 @[Misc.scala 101:14]
    node _notgranted_16_T = bits(io.in_mask, 16, 16) @[Misc.scala 102:51]
    node _notgranted_16_T_1 = eq(_notgranted_16_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_16_T_2 = and(notgranted[15], _notgranted_16_T_1) @[Misc.scala 102:38]
    notgranted[16] <= _notgranted_16_T_2 @[Misc.scala 102:19]
    node _grant_17_T = bits(io.in_mask, 17, 17) @[Misc.scala 101:45]
    node _grant_17_T_1 = and(notgranted[16], _grant_17_T) @[Misc.scala 101:33]
    grant[17] <= _grant_17_T_1 @[Misc.scala 101:14]
    node _notgranted_17_T = bits(io.in_mask, 17, 17) @[Misc.scala 102:51]
    node _notgranted_17_T_1 = eq(_notgranted_17_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_17_T_2 = and(notgranted[16], _notgranted_17_T_1) @[Misc.scala 102:38]
    notgranted[17] <= _notgranted_17_T_2 @[Misc.scala 102:19]
    node _grant_18_T = bits(io.in_mask, 18, 18) @[Misc.scala 101:45]
    node _grant_18_T_1 = and(notgranted[17], _grant_18_T) @[Misc.scala 101:33]
    grant[18] <= _grant_18_T_1 @[Misc.scala 101:14]
    node _notgranted_18_T = bits(io.in_mask, 18, 18) @[Misc.scala 102:51]
    node _notgranted_18_T_1 = eq(_notgranted_18_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_18_T_2 = and(notgranted[17], _notgranted_18_T_1) @[Misc.scala 102:38]
    notgranted[18] <= _notgranted_18_T_2 @[Misc.scala 102:19]
    node _grant_19_T = bits(io.in_mask, 19, 19) @[Misc.scala 101:45]
    node _grant_19_T_1 = and(notgranted[18], _grant_19_T) @[Misc.scala 101:33]
    grant[19] <= _grant_19_T_1 @[Misc.scala 101:14]
    node _notgranted_19_T = bits(io.in_mask, 19, 19) @[Misc.scala 102:51]
    node _notgranted_19_T_1 = eq(_notgranted_19_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_19_T_2 = and(notgranted[18], _notgranted_19_T_1) @[Misc.scala 102:38]
    notgranted[19] <= _notgranted_19_T_2 @[Misc.scala 102:19]
    node _grant_20_T = bits(io.in_mask, 20, 20) @[Misc.scala 101:45]
    node _grant_20_T_1 = and(notgranted[19], _grant_20_T) @[Misc.scala 101:33]
    grant[20] <= _grant_20_T_1 @[Misc.scala 101:14]
    node _notgranted_20_T = bits(io.in_mask, 20, 20) @[Misc.scala 102:51]
    node _notgranted_20_T_1 = eq(_notgranted_20_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_20_T_2 = and(notgranted[19], _notgranted_20_T_1) @[Misc.scala 102:38]
    notgranted[20] <= _notgranted_20_T_2 @[Misc.scala 102:19]
    node _grant_21_T = bits(io.in_mask, 21, 21) @[Misc.scala 101:45]
    node _grant_21_T_1 = and(notgranted[20], _grant_21_T) @[Misc.scala 101:33]
    grant[21] <= _grant_21_T_1 @[Misc.scala 101:14]
    node _notgranted_21_T = bits(io.in_mask, 21, 21) @[Misc.scala 102:51]
    node _notgranted_21_T_1 = eq(_notgranted_21_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_21_T_2 = and(notgranted[20], _notgranted_21_T_1) @[Misc.scala 102:38]
    notgranted[21] <= _notgranted_21_T_2 @[Misc.scala 102:19]
    node _grant_22_T = bits(io.in_mask, 22, 22) @[Misc.scala 101:45]
    node _grant_22_T_1 = and(notgranted[21], _grant_22_T) @[Misc.scala 101:33]
    grant[22] <= _grant_22_T_1 @[Misc.scala 101:14]
    node _notgranted_22_T = bits(io.in_mask, 22, 22) @[Misc.scala 102:51]
    node _notgranted_22_T_1 = eq(_notgranted_22_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_22_T_2 = and(notgranted[21], _notgranted_22_T_1) @[Misc.scala 102:38]
    notgranted[22] <= _notgranted_22_T_2 @[Misc.scala 102:19]
    node _grant_23_T = bits(io.in_mask, 23, 23) @[Misc.scala 101:45]
    node _grant_23_T_1 = and(notgranted[22], _grant_23_T) @[Misc.scala 101:33]
    grant[23] <= _grant_23_T_1 @[Misc.scala 101:14]
    node _notgranted_23_T = bits(io.in_mask, 23, 23) @[Misc.scala 102:51]
    node _notgranted_23_T_1 = eq(_notgranted_23_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_23_T_2 = and(notgranted[22], _notgranted_23_T_1) @[Misc.scala 102:38]
    notgranted[23] <= _notgranted_23_T_2 @[Misc.scala 102:19]
    node _grant_24_T = bits(io.in_mask, 24, 24) @[Misc.scala 101:45]
    node _grant_24_T_1 = and(notgranted[23], _grant_24_T) @[Misc.scala 101:33]
    grant[24] <= _grant_24_T_1 @[Misc.scala 101:14]
    node _notgranted_24_T = bits(io.in_mask, 24, 24) @[Misc.scala 102:51]
    node _notgranted_24_T_1 = eq(_notgranted_24_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_24_T_2 = and(notgranted[23], _notgranted_24_T_1) @[Misc.scala 102:38]
    notgranted[24] <= _notgranted_24_T_2 @[Misc.scala 102:19]
    node _grant_25_T = bits(io.in_mask, 25, 25) @[Misc.scala 101:45]
    node _grant_25_T_1 = and(notgranted[24], _grant_25_T) @[Misc.scala 101:33]
    grant[25] <= _grant_25_T_1 @[Misc.scala 101:14]
    node _notgranted_25_T = bits(io.in_mask, 25, 25) @[Misc.scala 102:51]
    node _notgranted_25_T_1 = eq(_notgranted_25_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_25_T_2 = and(notgranted[24], _notgranted_25_T_1) @[Misc.scala 102:38]
    notgranted[25] <= _notgranted_25_T_2 @[Misc.scala 102:19]
    node _grant_26_T = bits(io.in_mask, 26, 26) @[Misc.scala 101:45]
    node _grant_26_T_1 = and(notgranted[25], _grant_26_T) @[Misc.scala 101:33]
    grant[26] <= _grant_26_T_1 @[Misc.scala 101:14]
    node _notgranted_26_T = bits(io.in_mask, 26, 26) @[Misc.scala 102:51]
    node _notgranted_26_T_1 = eq(_notgranted_26_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_26_T_2 = and(notgranted[25], _notgranted_26_T_1) @[Misc.scala 102:38]
    notgranted[26] <= _notgranted_26_T_2 @[Misc.scala 102:19]
    node _grant_27_T = bits(io.in_mask, 27, 27) @[Misc.scala 101:45]
    node _grant_27_T_1 = and(notgranted[26], _grant_27_T) @[Misc.scala 101:33]
    grant[27] <= _grant_27_T_1 @[Misc.scala 101:14]
    node _notgranted_27_T = bits(io.in_mask, 27, 27) @[Misc.scala 102:51]
    node _notgranted_27_T_1 = eq(_notgranted_27_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_27_T_2 = and(notgranted[26], _notgranted_27_T_1) @[Misc.scala 102:38]
    notgranted[27] <= _notgranted_27_T_2 @[Misc.scala 102:19]
    node _grant_28_T = bits(io.in_mask, 28, 28) @[Misc.scala 101:45]
    node _grant_28_T_1 = and(notgranted[27], _grant_28_T) @[Misc.scala 101:33]
    grant[28] <= _grant_28_T_1 @[Misc.scala 101:14]
    node _notgranted_28_T = bits(io.in_mask, 28, 28) @[Misc.scala 102:51]
    node _notgranted_28_T_1 = eq(_notgranted_28_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_28_T_2 = and(notgranted[27], _notgranted_28_T_1) @[Misc.scala 102:38]
    notgranted[28] <= _notgranted_28_T_2 @[Misc.scala 102:19]
    node _grant_29_T = bits(io.in_mask, 29, 29) @[Misc.scala 101:45]
    node _grant_29_T_1 = and(notgranted[28], _grant_29_T) @[Misc.scala 101:33]
    grant[29] <= _grant_29_T_1 @[Misc.scala 101:14]
    node _notgranted_29_T = bits(io.in_mask, 29, 29) @[Misc.scala 102:51]
    node _notgranted_29_T_1 = eq(_notgranted_29_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_29_T_2 = and(notgranted[28], _notgranted_29_T_1) @[Misc.scala 102:38]
    notgranted[29] <= _notgranted_29_T_2 @[Misc.scala 102:19]
    node _grant_30_T = bits(io.in_mask, 30, 30) @[Misc.scala 101:45]
    node _grant_30_T_1 = and(notgranted[29], _grant_30_T) @[Misc.scala 101:33]
    grant[30] <= _grant_30_T_1 @[Misc.scala 101:14]
    node _notgranted_30_T = bits(io.in_mask, 30, 30) @[Misc.scala 102:51]
    node _notgranted_30_T_1 = eq(_notgranted_30_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_30_T_2 = and(notgranted[29], _notgranted_30_T_1) @[Misc.scala 102:38]
    notgranted[30] <= _notgranted_30_T_2 @[Misc.scala 102:19]
    node _grant_31_T = bits(io.in_mask, 31, 31) @[Misc.scala 101:45]
    node _grant_31_T_1 = and(notgranted[30], _grant_31_T) @[Misc.scala 101:33]
    grant[31] <= _grant_31_T_1 @[Misc.scala 101:14]
    node _notgranted_31_T = bits(io.in_mask, 31, 31) @[Misc.scala 102:51]
    node _notgranted_31_T_1 = eq(_notgranted_31_T, UInt<1>("h0")) @[Misc.scala 102:40]
    node _notgranted_31_T_2 = and(notgranted[30], _notgranted_31_T_1) @[Misc.scala 102:38]
    notgranted[31] <= _notgranted_31_T_2 @[Misc.scala 102:19]
    node _T = eq(grant[1], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_1 = mux(_T, grant[1], grant[0]) @[Misc.scala 105:26]
    node _T_2 = eq(grant[1], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_3 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0")) @[Misc.scala 105:57]
    node _T_4 = eq(grant[2], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_5 = mux(_T_4, grant[2], _T_1) @[Misc.scala 105:26]
    node _T_6 = eq(grant[2], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_7 = mux(_T_6, UInt<2>("h2"), _T_3) @[Misc.scala 105:57]
    node _T_8 = eq(grant[3], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_9 = mux(_T_8, grant[3], _T_5) @[Misc.scala 105:26]
    node _T_10 = eq(grant[3], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_11 = mux(_T_10, UInt<2>("h3"), _T_7) @[Misc.scala 105:57]
    node _T_12 = eq(grant[4], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_13 = mux(_T_12, grant[4], _T_9) @[Misc.scala 105:26]
    node _T_14 = eq(grant[4], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_15 = mux(_T_14, UInt<3>("h4"), _T_11) @[Misc.scala 105:57]
    node _T_16 = eq(grant[5], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_17 = mux(_T_16, grant[5], _T_13) @[Misc.scala 105:26]
    node _T_18 = eq(grant[5], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_19 = mux(_T_18, UInt<3>("h5"), _T_15) @[Misc.scala 105:57]
    node _T_20 = eq(grant[6], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_21 = mux(_T_20, grant[6], _T_17) @[Misc.scala 105:26]
    node _T_22 = eq(grant[6], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_23 = mux(_T_22, UInt<3>("h6"), _T_19) @[Misc.scala 105:57]
    node _T_24 = eq(grant[7], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_25 = mux(_T_24, grant[7], _T_21) @[Misc.scala 105:26]
    node _T_26 = eq(grant[7], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_27 = mux(_T_26, UInt<3>("h7"), _T_23) @[Misc.scala 105:57]
    node _T_28 = eq(grant[8], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_29 = mux(_T_28, grant[8], _T_25) @[Misc.scala 105:26]
    node _T_30 = eq(grant[8], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_31 = mux(_T_30, UInt<4>("h8"), _T_27) @[Misc.scala 105:57]
    node _T_32 = eq(grant[9], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_33 = mux(_T_32, grant[9], _T_29) @[Misc.scala 105:26]
    node _T_34 = eq(grant[9], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_35 = mux(_T_34, UInt<4>("h9"), _T_31) @[Misc.scala 105:57]
    node _T_36 = eq(grant[10], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_37 = mux(_T_36, grant[10], _T_33) @[Misc.scala 105:26]
    node _T_38 = eq(grant[10], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_39 = mux(_T_38, UInt<4>("ha"), _T_35) @[Misc.scala 105:57]
    node _T_40 = eq(grant[11], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_41 = mux(_T_40, grant[11], _T_37) @[Misc.scala 105:26]
    node _T_42 = eq(grant[11], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_43 = mux(_T_42, UInt<4>("hb"), _T_39) @[Misc.scala 105:57]
    node _T_44 = eq(grant[12], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_45 = mux(_T_44, grant[12], _T_41) @[Misc.scala 105:26]
    node _T_46 = eq(grant[12], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_47 = mux(_T_46, UInt<4>("hc"), _T_43) @[Misc.scala 105:57]
    node _T_48 = eq(grant[13], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_49 = mux(_T_48, grant[13], _T_45) @[Misc.scala 105:26]
    node _T_50 = eq(grant[13], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_51 = mux(_T_50, UInt<4>("hd"), _T_47) @[Misc.scala 105:57]
    node _T_52 = eq(grant[14], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_53 = mux(_T_52, grant[14], _T_49) @[Misc.scala 105:26]
    node _T_54 = eq(grant[14], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_55 = mux(_T_54, UInt<4>("he"), _T_51) @[Misc.scala 105:57]
    node _T_56 = eq(grant[15], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_57 = mux(_T_56, grant[15], _T_53) @[Misc.scala 105:26]
    node _T_58 = eq(grant[15], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_59 = mux(_T_58, UInt<4>("hf"), _T_55) @[Misc.scala 105:57]
    node _T_60 = eq(grant[16], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_61 = mux(_T_60, grant[16], _T_57) @[Misc.scala 105:26]
    node _T_62 = eq(grant[16], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_63 = mux(_T_62, UInt<5>("h10"), _T_59) @[Misc.scala 105:57]
    node _T_64 = eq(grant[17], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_65 = mux(_T_64, grant[17], _T_61) @[Misc.scala 105:26]
    node _T_66 = eq(grant[17], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_67 = mux(_T_66, UInt<5>("h11"), _T_63) @[Misc.scala 105:57]
    node _T_68 = eq(grant[18], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_69 = mux(_T_68, grant[18], _T_65) @[Misc.scala 105:26]
    node _T_70 = eq(grant[18], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_71 = mux(_T_70, UInt<5>("h12"), _T_67) @[Misc.scala 105:57]
    node _T_72 = eq(grant[19], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_73 = mux(_T_72, grant[19], _T_69) @[Misc.scala 105:26]
    node _T_74 = eq(grant[19], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_75 = mux(_T_74, UInt<5>("h13"), _T_71) @[Misc.scala 105:57]
    node _T_76 = eq(grant[20], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_77 = mux(_T_76, grant[20], _T_73) @[Misc.scala 105:26]
    node _T_78 = eq(grant[20], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_79 = mux(_T_78, UInt<5>("h14"), _T_75) @[Misc.scala 105:57]
    node _T_80 = eq(grant[21], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_81 = mux(_T_80, grant[21], _T_77) @[Misc.scala 105:26]
    node _T_82 = eq(grant[21], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_83 = mux(_T_82, UInt<5>("h15"), _T_79) @[Misc.scala 105:57]
    node _T_84 = eq(grant[22], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_85 = mux(_T_84, grant[22], _T_81) @[Misc.scala 105:26]
    node _T_86 = eq(grant[22], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_87 = mux(_T_86, UInt<5>("h16"), _T_83) @[Misc.scala 105:57]
    node _T_88 = eq(grant[23], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_89 = mux(_T_88, grant[23], _T_85) @[Misc.scala 105:26]
    node _T_90 = eq(grant[23], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_91 = mux(_T_90, UInt<5>("h17"), _T_87) @[Misc.scala 105:57]
    node _T_92 = eq(grant[24], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_93 = mux(_T_92, grant[24], _T_89) @[Misc.scala 105:26]
    node _T_94 = eq(grant[24], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_95 = mux(_T_94, UInt<5>("h18"), _T_91) @[Misc.scala 105:57]
    node _T_96 = eq(grant[25], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_97 = mux(_T_96, grant[25], _T_93) @[Misc.scala 105:26]
    node _T_98 = eq(grant[25], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_99 = mux(_T_98, UInt<5>("h19"), _T_95) @[Misc.scala 105:57]
    node _T_100 = eq(grant[26], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_101 = mux(_T_100, grant[26], _T_97) @[Misc.scala 105:26]
    node _T_102 = eq(grant[26], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_103 = mux(_T_102, UInt<5>("h1a"), _T_99) @[Misc.scala 105:57]
    node _T_104 = eq(grant[27], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_105 = mux(_T_104, grant[27], _T_101) @[Misc.scala 105:26]
    node _T_106 = eq(grant[27], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_107 = mux(_T_106, UInt<5>("h1b"), _T_103) @[Misc.scala 105:57]
    node _T_108 = eq(grant[28], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_109 = mux(_T_108, grant[28], _T_105) @[Misc.scala 105:26]
    node _T_110 = eq(grant[28], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_111 = mux(_T_110, UInt<5>("h1c"), _T_107) @[Misc.scala 105:57]
    node _T_112 = eq(grant[29], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_113 = mux(_T_112, grant[29], _T_109) @[Misc.scala 105:26]
    node _T_114 = eq(grant[29], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_115 = mux(_T_114, UInt<5>("h1d"), _T_111) @[Misc.scala 105:57]
    node _T_116 = eq(grant[30], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_117 = mux(_T_116, grant[30], _T_113) @[Misc.scala 105:26]
    node _T_118 = eq(grant[30], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_119 = mux(_T_118, UInt<5>("h1e"), _T_115) @[Misc.scala 105:57]
    node _T_120 = eq(grant[31], UInt<1>("h1")) @[Misc.scala 105:32]
    node _T_121 = mux(_T_120, grant[31], _T_117) @[Misc.scala 105:26]
    node _T_122 = eq(grant[31], UInt<1>("h1")) @[Misc.scala 105:63]
    node _T_123 = mux(_T_122, UInt<5>("h1f"), _T_119) @[Misc.scala 105:57]
    io.out_dec <= _T_123 @[Misc.scala 106:14]

  module SoftwareRegWrapper :
    input clock : Clock
    input reset : Reset
    output io : { flip in_mask : UInt<32>, flip in_tlast : UInt<1>, out_dec : UInt<6>}

    reg sav_mask_reg : UInt, clock with :
      reset => (reset, io.in_mask) @[Misc.scala 62:29]
    reg cur_mask_reg : UInt, clock with :
      reset => (reset, io.in_mask) @[Misc.scala 63:29]
    wire next_mask : UInt<32> @[Misc.scala 65:23]
    inst arbitDecoder of ArbitDecoder @[Misc.scala 66:28]
    arbitDecoder.clock <= clock
    arbitDecoder.reset <= reset
    node _next_mask_T = dshl(UInt<32>("h1"), io.out_dec) @[Misc.scala 68:48]
    node _next_mask_T_1 = not(_next_mask_T) @[Misc.scala 68:33]
    node _next_mask_T_2 = and(cur_mask_reg, _next_mask_T_1) @[Misc.scala 68:30]
    next_mask <= _next_mask_T_2 @[Misc.scala 68:13]
    arbitDecoder.io.in_mask <= cur_mask_reg @[Misc.scala 69:27]
    node _T = neq(sav_mask_reg, io.in_mask) @[Misc.scala 71:22]
    node _T_1 = bits(_T, 0, 0) @[Misc.scala 71:38]
    when _T_1 : @[Misc.scala 71:46]
      cur_mask_reg <= io.in_mask @[Misc.scala 72:18]
      sav_mask_reg <= io.in_mask @[Misc.scala 73:18]
    else :
      when io.in_tlast : @[Misc.scala 75:28]
        node _T_2 = eq(next_mask, UInt<1>("h0")) @[Misc.scala 76:23]
        when _T_2 : @[Misc.scala 76:32]
          cur_mask_reg <= sav_mask_reg @[Misc.scala 77:22]
        else :
          cur_mask_reg <= next_mask @[Misc.scala 80:24]
    io.out_dec <= arbitDecoder.io.out_dec @[Misc.scala 84:14]

  module IPFilter :
    input clock : Clock
    input reset : Reset
    output io : { in : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tlen : UInt<16>, flip qid : UInt<6>, flip extern_config : { c2h_sw_qid_mask : UInt<32>, c2h_ipfilter_hash_seed : UInt<32>}}, flip out : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tlen : UInt<16>, flip qid : UInt<6>, flip extern_config : { c2h_sw_qid_mask : UInt<32>, c2h_ipfilter_hash_seed : UInt<32>}}}

    node in_shake_hand = and(io.in.tready, io.in.tvalid) @[RxPipelineHandler.scala 19:38]
    node out_shake_hand = and(io.out.tready, io.out.tvalid) @[RxPipelineHandler.scala 20:38]
    node in_reg_lo = cat(io.in.tlen, io.in.qid) @[Cat.scala 31:58]
    node in_reg_hi_hi = cat(io.in.tdata, io.in.tvalid) @[Cat.scala 31:58]
    node in_reg_hi = cat(in_reg_hi_hi, io.in.tlast) @[Cat.scala 31:58]
    node _in_reg_T = cat(in_reg_hi, in_reg_lo) @[Cat.scala 31:58]
    reg in_reg_r : UInt, clock with :
      reset => (reset, UInt<1>("h0")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      in_reg_r <= _in_reg_T @[Reg.scala 29:22]
    wire in_reg : { tdata : UInt<512>, tvalid : UInt<1>, tlast : UInt<1>, tlen : UInt<16>, qid : UInt<6>} @[RxPipelineHandler.scala 21:116]
    wire _in_reg_WIRE : UInt<536>
    _in_reg_WIRE <= in_reg_r
    node _in_reg_T_1 = bits(_in_reg_WIRE, 5, 0) @[RxPipelineHandler.scala 21:116]
    in_reg.qid <= _in_reg_T_1 @[RxPipelineHandler.scala 21:116]
    node _in_reg_T_2 = bits(_in_reg_WIRE, 21, 6) @[RxPipelineHandler.scala 21:116]
    in_reg.tlen <= _in_reg_T_2 @[RxPipelineHandler.scala 21:116]
    node _in_reg_T_3 = bits(_in_reg_WIRE, 22, 22) @[RxPipelineHandler.scala 21:116]
    in_reg.tlast <= _in_reg_T_3 @[RxPipelineHandler.scala 21:116]
    node _in_reg_T_4 = bits(_in_reg_WIRE, 23, 23) @[RxPipelineHandler.scala 21:116]
    in_reg.tvalid <= _in_reg_T_4 @[RxPipelineHandler.scala 21:116]
    node _in_reg_T_5 = bits(_in_reg_WIRE, 535, 24) @[RxPipelineHandler.scala 21:116]
    in_reg.tdata <= _in_reg_T_5 @[RxPipelineHandler.scala 21:116]
    reg first_beat_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[Reg.scala 28:20]
    when in_shake_hand : @[Reg.scala 29:18]
      first_beat_reg <= in_reg.tlast @[Reg.scala 29:22]
    reg in_reg_used : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[RxPipelineHandler.scala 24:28]
    when in_shake_hand : @[RxPipelineHandler.scala 25:23]
      in_reg_used <= UInt<1>("h1") @[RxPipelineHandler.scala 26:17]
    else :
      when out_shake_hand : @[RxPipelineHandler.scala 27:29]
        in_reg_used <= UInt<1>("h0") @[RxPipelineHandler.scala 28:17]
    wire cal_qid : UInt
    cal_qid <= in_reg.qid
    reg cur_packet_qid_reg : UInt<6>, clock with :
      reset => (reset, UInt<6>("h0")) @[Reg.scala 28:20]
    when first_beat_reg : @[Reg.scala 29:18]
      cur_packet_qid_reg <= cal_qid @[Reg.scala 29:22]
    node _io_out_qid_T = mux(first_beat_reg, cal_qid, cur_packet_qid_reg) @[RxPipelineHandler.scala 33:32]
    wire _io_out_qid_WIRE : UInt
    _io_out_qid_WIRE <= _io_out_qid_T
    io.out.qid <= _io_out_qid_WIRE @[RxPipelineHandler.scala 33:14]
    wire _io_out_tdata_WIRE : UInt
    _io_out_tdata_WIRE <= in_reg.tdata
    io.out.tdata <= _io_out_tdata_WIRE @[RxPipelineHandler.scala 35:17]
    wire _io_out_tvalid_WIRE : UInt<1>
    _io_out_tvalid_WIRE <= in_reg.tvalid
    io.out.tvalid <= _io_out_tvalid_WIRE @[RxPipelineHandler.scala 36:17]
    wire _io_out_tlast_WIRE : UInt<1>
    _io_out_tlast_WIRE <= in_reg.tlast
    io.out.tlast <= _io_out_tlast_WIRE @[RxPipelineHandler.scala 37:17]
    wire _io_out_tlen_WIRE : UInt
    _io_out_tlen_WIRE <= in_reg.tlen
    io.out.tlen <= _io_out_tlen_WIRE @[RxPipelineHandler.scala 38:17]
    node _io_in_tready_T = eq(in_reg_used, UInt<1>("h0")) @[RxPipelineHandler.scala 39:48]
    node _io_in_tready_T_1 = or(io.out.tready, _io_in_tready_T) @[RxPipelineHandler.scala 39:46]
    wire _io_in_tready_WIRE : UInt<1>
    _io_in_tready_WIRE <= _io_in_tready_T_1
    io.in.tready <= _io_in_tready_WIRE @[RxPipelineHandler.scala 39:17]
    io.out.extern_config.c2h_ipfilter_hash_seed <= io.in.extern_config.c2h_ipfilter_hash_seed @[RxPipelineHandler.scala 40:24]
    io.out.extern_config.c2h_sw_qid_mask <= io.in.extern_config.c2h_sw_qid_mask @[RxPipelineHandler.scala 40:24]
    when first_beat_reg : @[RxPipelineHandler.scala 44:24]
      node _src_ip_T = bits(in_reg.tdata, 239, 208) @[RxPipelineHandler.scala 45:46]
      node _src_ip_T_1 = bits(_src_ip_T, 7, 0) @[Misc.scala 11:10]
      node _src_ip_T_2 = bits(_src_ip_T, 15, 8) @[Misc.scala 11:17]
      node _src_ip_T_3 = bits(_src_ip_T, 23, 16) @[Misc.scala 11:25]
      node _src_ip_T_4 = bits(_src_ip_T, 31, 24) @[Misc.scala 11:34]
      node src_ip_lo = cat(_src_ip_T_3, _src_ip_T_4) @[Cat.scala 31:58]
      node src_ip_hi = cat(_src_ip_T_1, _src_ip_T_2) @[Cat.scala 31:58]
      node src_ip = cat(src_ip_hi, src_ip_lo) @[Cat.scala 31:58]
      node _dst_ip_T = bits(in_reg.tdata, 271, 240) @[RxPipelineHandler.scala 46:46]
      node _dst_ip_T_1 = bits(_dst_ip_T, 7, 0) @[Misc.scala 11:10]
      node _dst_ip_T_2 = bits(_dst_ip_T, 15, 8) @[Misc.scala 11:17]
      node _dst_ip_T_3 = bits(_dst_ip_T, 23, 16) @[Misc.scala 11:25]
      node _dst_ip_T_4 = bits(_dst_ip_T, 31, 24) @[Misc.scala 11:34]
      node dst_ip_lo = cat(_dst_ip_T_3, _dst_ip_T_4) @[Cat.scala 31:58]
      node dst_ip_hi = cat(_dst_ip_T_1, _dst_ip_T_2) @[Cat.scala 31:58]
      node dst_ip = cat(dst_ip_hi, dst_ip_lo) @[Cat.scala 31:58]
    else :
      node _T = eq(io.in.extern_config.c2h_ipfilter_hash_seed, UInt<1>("h1")) @[RxPipelineHandler.scala 49:57]
      when _T : @[RxPipelineHandler.scala 49:66]
        cal_qid <= UInt<1>("h1") @[RxPipelineHandler.scala 50:13]

  module PackageFilterPipeline :
    input clock : Clock
    input reset : Reset
    output io : { in : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tlen : UInt<16>}, flip out : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tlen : UInt<16>}, flip extern_config : { c2h_sw_qid_mask : UInt<32>, c2h_ipfilter_hash_seed : UInt<32>}, c2h_qid : UInt<6>}

    wire _extern_config_reg_WIRE : { c2h_sw_qid_mask : UInt<32>, c2h_ipfilter_hash_seed : UInt<32>} @[PackageFilterPipeline.scala 40:47]
    _extern_config_reg_WIRE.c2h_ipfilter_hash_seed <= UInt<32>("h0") @[PackageFilterPipeline.scala 40:47]
    _extern_config_reg_WIRE.c2h_sw_qid_mask <= UInt<32>("h0") @[PackageFilterPipeline.scala 40:47]
    reg extern_config_reg : { c2h_sw_qid_mask : UInt<32>, c2h_ipfilter_hash_seed : UInt<32>}, clock with :
      reset => (reset, _extern_config_reg_WIRE) @[PackageFilterPipeline.scala 40:34]
    extern_config_reg.c2h_ipfilter_hash_seed <= io.extern_config.c2h_ipfilter_hash_seed @[PackageFilterPipeline.scala 41:21]
    extern_config_reg.c2h_sw_qid_mask <= io.extern_config.c2h_sw_qid_mask @[PackageFilterPipeline.scala 41:21]
    inst qid_mask_wrapper of SoftwareRegWrapper @[PackageFilterPipeline.scala 43:32]
    qid_mask_wrapper.clock <= clock
    qid_mask_wrapper.reset <= reset
    qid_mask_wrapper.io.in_mask <= extern_config_reg.c2h_sw_qid_mask @[PackageFilterPipeline.scala 44:31]
    node _qid_mask_wrapper_io_in_tlast_T = and(io.in.tvalid, io.in.tready) @[PackageFilterPipeline.scala 45:48]
    node _qid_mask_wrapper_io_in_tlast_T_1 = and(_qid_mask_wrapper_io_in_tlast_T, io.in.tlast) @[PackageFilterPipeline.scala 45:63]
    qid_mask_wrapper.io.in_tlast <= _qid_mask_wrapper_io_in_tlast_T_1 @[PackageFilterPipeline.scala 45:32]
    inst ip_filter of IPFilter @[PackageFilterPipeline.scala 47:25]
    ip_filter.clock <= clock
    ip_filter.reset <= reset
    ip_filter.io.in.extern_config.c2h_ipfilter_hash_seed <= extern_config_reg.c2h_ipfilter_hash_seed @[PackageFilterPipeline.scala 49:33]
    ip_filter.io.in.extern_config.c2h_sw_qid_mask <= extern_config_reg.c2h_sw_qid_mask @[PackageFilterPipeline.scala 49:33]
    ip_filter.io.in.qid <= qid_mask_wrapper.io.out_dec @[PackageFilterPipeline.scala 50:23]
    ip_filter.io.in.tvalid <= io.in.tvalid @[PackageFilterPipeline.scala 51:26]
    ip_filter.io.in.tlast <= io.in.tlast @[PackageFilterPipeline.scala 52:26]
    ip_filter.io.in.tdata <= io.in.tdata @[PackageFilterPipeline.scala 53:26]
    ip_filter.io.in.tlen <= io.in.tlen @[PackageFilterPipeline.scala 54:26]
    io.in.tready <= ip_filter.io.in.tready @[PackageFilterPipeline.scala 55:26]
    io.out.tvalid <= ip_filter.io.out.tvalid @[PackageFilterPipeline.scala 57:17]
    io.out.tlast <= ip_filter.io.out.tlast @[PackageFilterPipeline.scala 58:17]
    io.out.tdata <= ip_filter.io.out.tdata @[PackageFilterPipeline.scala 59:17]
    io.out.tlen <= ip_filter.io.out.tlen @[PackageFilterPipeline.scala 60:17]
    ip_filter.io.out.tready <= io.out.tready @[PackageFilterPipeline.scala 61:27]
    io.c2h_qid <= ip_filter.io.out.qid @[PackageFilterPipeline.scala 63:14]

  module RxHandler :
    input clock : Clock
    input reset : Reset
    output io : { CMAC_out : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>, flip tkeep : UInt<64>}, flip QDMA_c2h_stub_in : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>}, flip reset_counter : UInt<1>, c2h_pack_counter : UInt<32>, c2h_err_counter : UInt<32>, flip extern_config : { c2h_sw_qid_mask : UInt<32>, c2h_ipfilter_hash_seed : UInt<32>}}

    inst rx_buffer_fifo of RxBufferFifo @[RxHandler.scala 39:30]
    rx_buffer_fifo.clock <= clock
    rx_buffer_fifo.reset <= reset
    rx_buffer_fifo.io.in.tkeep <= io.CMAC_out.tkeep @[RxHandler.scala 41:15]
    rx_buffer_fifo.io.in.tuser <= io.CMAC_out.tuser @[RxHandler.scala 41:15]
    rx_buffer_fifo.io.in.tlast <= io.CMAC_out.tlast @[RxHandler.scala 41:15]
    io.CMAC_out.tready <= rx_buffer_fifo.io.in.tready @[RxHandler.scala 41:15]
    rx_buffer_fifo.io.in.tvalid <= io.CMAC_out.tvalid @[RxHandler.scala 41:15]
    rx_buffer_fifo.io.in.tdata <= io.CMAC_out.tdata @[RxHandler.scala 41:15]
    rx_buffer_fifo.io.reset_counter <= io.reset_counter @[RxHandler.scala 43:35]
    io.c2h_pack_counter <= rx_buffer_fifo.io.c2h_pack_counter @[RxHandler.scala 44:23]
    io.c2h_err_counter <= rx_buffer_fifo.io.c2h_err_counter @[RxHandler.scala 45:22]
    reg QDMA_c2h_stub_in_tuser_reg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h1")) @[RxHandler.scala 47:43]
    node _T = and(io.QDMA_c2h_stub_in.tvalid, io.QDMA_c2h_stub_in.tready) @[RxHandler.scala 48:36]
    when _T : @[RxHandler.scala 48:65]
      QDMA_c2h_stub_in_tuser_reg <= io.QDMA_c2h_stub_in.tlast @[RxHandler.scala 49:32]
    node _io_QDMA_c2h_stub_in_tuser_T = and(QDMA_c2h_stub_in_tuser_reg, io.QDMA_c2h_stub_in.tvalid) @[RxHandler.scala 52:59]
    io.QDMA_c2h_stub_in.tuser <= _io_QDMA_c2h_stub_in_tuser_T @[RxHandler.scala 52:29]
    inst package_filter of PackageFilterPipeline @[RxHandler.scala 56:30]
    package_filter.clock <= clock
    package_filter.reset <= reset
    package_filter.io.in.tlen <= rx_buffer_fifo.io.out.tlen @[RxHandler.scala 58:24]
    package_filter.io.in.tlast <= rx_buffer_fifo.io.out.tlast @[RxHandler.scala 58:24]
    rx_buffer_fifo.io.out.tready <= package_filter.io.in.tready @[RxHandler.scala 58:24]
    package_filter.io.in.tvalid <= rx_buffer_fifo.io.out.tvalid @[RxHandler.scala 58:24]
    package_filter.io.in.tdata <= rx_buffer_fifo.io.out.tdata @[RxHandler.scala 58:24]
    package_filter.io.extern_config.c2h_ipfilter_hash_seed <= io.extern_config.c2h_ipfilter_hash_seed @[RxHandler.scala 60:35]
    package_filter.io.extern_config.c2h_sw_qid_mask <= io.extern_config.c2h_sw_qid_mask @[RxHandler.scala 60:35]
    io.QDMA_c2h_stub_in.tvalid <= package_filter.io.out.tvalid @[RxHandler.scala 62:30]
    node _io_QDMA_c2h_stub_in_tlast_T = eq(io.QDMA_c2h_stub_in.tuser, UInt<1>("h0")) @[RxHandler.scala 64:63]
    node _io_QDMA_c2h_stub_in_tlast_T_1 = and(package_filter.io.out.tlast, _io_QDMA_c2h_stub_in_tlast_T) @[RxHandler.scala 64:61]
    io.QDMA_c2h_stub_in.tlast <= _io_QDMA_c2h_stub_in_tlast_T_1 @[RxHandler.scala 64:30]
    node _package_filter_io_out_tready_T = eq(io.QDMA_c2h_stub_in.tuser, UInt<1>("h0")) @[RxHandler.scala 65:64]
    node _package_filter_io_out_tready_T_1 = and(io.QDMA_c2h_stub_in.tready, _package_filter_io_out_tready_T) @[RxHandler.scala 65:62]
    package_filter.io.out.tready <= _package_filter_io_out_tready_T_1 @[RxHandler.scala 65:32]
    when io.QDMA_c2h_stub_in.tuser : @[RxHandler.scala 68:34]
      wire _Gen_c2h_hdr_WIRE : { rsv6 : UInt<128>, cmp_data_1 : UInt<128>, cmp_data_0 : UInt<104>, rsv5_2 : UInt<2>, usr_int : UInt<1>, eot : UInt<1>, rsv5_1 : UInt<4>, pkt_len : UInt<16>, rsv4 : UInt<64>, rsv3 : UInt<16>, tdest : UInt<16>, rsv2 : UInt<10>, flow_id : UInt<6>, rsv1 : UInt<5>, qid : UInt<11>} @[RxHandler.scala 70:47]
      _Gen_c2h_hdr_WIRE.qid <= UInt<11>("h0") @[RxHandler.scala 70:47]
      _Gen_c2h_hdr_WIRE.rsv1 <= UInt<5>("h0") @[RxHandler.scala 70:47]
      _Gen_c2h_hdr_WIRE.flow_id <= UInt<6>("h0") @[RxHandler.scala 70:47]
      _Gen_c2h_hdr_WIRE.rsv2 <= UInt<10>("h0") @[RxHandler.scala 70:47]
      _Gen_c2h_hdr_WIRE.tdest <= UInt<16>("h0") @[RxHandler.scala 70:47]
      _Gen_c2h_hdr_WIRE.rsv3 <= UInt<16>("h0") @[RxHandler.scala 70:47]
      _Gen_c2h_hdr_WIRE.rsv4 <= UInt<64>("h0") @[RxHandler.scala 70:47]
      _Gen_c2h_hdr_WIRE.pkt_len <= UInt<16>("h0") @[RxHandler.scala 70:47]
      _Gen_c2h_hdr_WIRE.rsv5_1 <= UInt<4>("h0") @[RxHandler.scala 70:47]
      _Gen_c2h_hdr_WIRE.eot <= UInt<1>("h0") @[RxHandler.scala 70:47]
      _Gen_c2h_hdr_WIRE.usr_int <= UInt<1>("h0") @[RxHandler.scala 70:47]
      _Gen_c2h_hdr_WIRE.rsv5_2 <= UInt<2>("h0") @[RxHandler.scala 70:47]
      _Gen_c2h_hdr_WIRE.cmp_data_0 <= UInt<104>("h0") @[RxHandler.scala 70:47]
      _Gen_c2h_hdr_WIRE.cmp_data_1 <= UInt<128>("h0") @[RxHandler.scala 70:47]
      _Gen_c2h_hdr_WIRE.rsv6 <= UInt<128>("h0") @[RxHandler.scala 70:47]
      wire Gen_c2h_hdr : { rsv6 : UInt<128>, cmp_data_1 : UInt<128>, cmp_data_0 : UInt<104>, rsv5_2 : UInt<2>, usr_int : UInt<1>, eot : UInt<1>, rsv5_1 : UInt<4>, pkt_len : UInt<16>, rsv4 : UInt<64>, rsv3 : UInt<16>, tdest : UInt<16>, rsv2 : UInt<10>, flow_id : UInt<6>, rsv1 : UInt<5>, qid : UInt<11>}
      Gen_c2h_hdr.qid <= _Gen_c2h_hdr_WIRE.qid
      Gen_c2h_hdr.rsv1 <= _Gen_c2h_hdr_WIRE.rsv1
      Gen_c2h_hdr.flow_id <= _Gen_c2h_hdr_WIRE.flow_id
      Gen_c2h_hdr.rsv2 <= _Gen_c2h_hdr_WIRE.rsv2
      Gen_c2h_hdr.tdest <= _Gen_c2h_hdr_WIRE.tdest
      Gen_c2h_hdr.rsv3 <= _Gen_c2h_hdr_WIRE.rsv3
      Gen_c2h_hdr.rsv4 <= _Gen_c2h_hdr_WIRE.rsv4
      Gen_c2h_hdr.pkt_len <= _Gen_c2h_hdr_WIRE.pkt_len
      Gen_c2h_hdr.rsv5_1 <= _Gen_c2h_hdr_WIRE.rsv5_1
      Gen_c2h_hdr.eot <= _Gen_c2h_hdr_WIRE.eot
      Gen_c2h_hdr.usr_int <= _Gen_c2h_hdr_WIRE.usr_int
      Gen_c2h_hdr.rsv5_2 <= _Gen_c2h_hdr_WIRE.rsv5_2
      Gen_c2h_hdr.cmp_data_0 <= _Gen_c2h_hdr_WIRE.cmp_data_0
      Gen_c2h_hdr.cmp_data_1 <= _Gen_c2h_hdr_WIRE.cmp_data_1
      Gen_c2h_hdr.rsv6 <= _Gen_c2h_hdr_WIRE.rsv6
      Gen_c2h_hdr.flow_id <= Gen_c2h_hdr.qid @[RxHandler.scala 71:25]
      Gen_c2h_hdr.tdest <= Gen_c2h_hdr.qid @[RxHandler.scala 71:63]
      Gen_c2h_hdr.qid <= package_filter.io.c2h_qid @[RxHandler.scala 73:21]
      Gen_c2h_hdr.pkt_len <= package_filter.io.out.tlen @[RxHandler.scala 74:25]
      node io_QDMA_c2h_stub_in_tdata_lo_lo_hi = cat(Gen_c2h_hdr.flow_id, Gen_c2h_hdr.rsv1) @[RxHandler.scala 75:46]
      node io_QDMA_c2h_stub_in_tdata_lo_lo = cat(io_QDMA_c2h_stub_in_tdata_lo_lo_hi, Gen_c2h_hdr.qid) @[RxHandler.scala 75:46]
      node io_QDMA_c2h_stub_in_tdata_lo_hi_lo = cat(Gen_c2h_hdr.tdest, Gen_c2h_hdr.rsv2) @[RxHandler.scala 75:46]
      node io_QDMA_c2h_stub_in_tdata_lo_hi_hi = cat(Gen_c2h_hdr.rsv4, Gen_c2h_hdr.rsv3) @[RxHandler.scala 75:46]
      node io_QDMA_c2h_stub_in_tdata_lo_hi = cat(io_QDMA_c2h_stub_in_tdata_lo_hi_hi, io_QDMA_c2h_stub_in_tdata_lo_hi_lo) @[RxHandler.scala 75:46]
      node io_QDMA_c2h_stub_in_tdata_lo = cat(io_QDMA_c2h_stub_in_tdata_lo_hi, io_QDMA_c2h_stub_in_tdata_lo_lo) @[RxHandler.scala 75:46]
      node io_QDMA_c2h_stub_in_tdata_hi_lo_lo = cat(Gen_c2h_hdr.rsv5_1, Gen_c2h_hdr.pkt_len) @[RxHandler.scala 75:46]
      node io_QDMA_c2h_stub_in_tdata_hi_lo_hi = cat(Gen_c2h_hdr.usr_int, Gen_c2h_hdr.eot) @[RxHandler.scala 75:46]
      node io_QDMA_c2h_stub_in_tdata_hi_lo = cat(io_QDMA_c2h_stub_in_tdata_hi_lo_hi, io_QDMA_c2h_stub_in_tdata_hi_lo_lo) @[RxHandler.scala 75:46]
      node io_QDMA_c2h_stub_in_tdata_hi_hi_lo = cat(Gen_c2h_hdr.cmp_data_0, Gen_c2h_hdr.rsv5_2) @[RxHandler.scala 75:46]
      node io_QDMA_c2h_stub_in_tdata_hi_hi_hi = cat(Gen_c2h_hdr.rsv6, Gen_c2h_hdr.cmp_data_1) @[RxHandler.scala 75:46]
      node io_QDMA_c2h_stub_in_tdata_hi_hi = cat(io_QDMA_c2h_stub_in_tdata_hi_hi_hi, io_QDMA_c2h_stub_in_tdata_hi_hi_lo) @[RxHandler.scala 75:46]
      node io_QDMA_c2h_stub_in_tdata_hi = cat(io_QDMA_c2h_stub_in_tdata_hi_hi, io_QDMA_c2h_stub_in_tdata_hi_lo) @[RxHandler.scala 75:46]
      node _io_QDMA_c2h_stub_in_tdata_T = cat(io_QDMA_c2h_stub_in_tdata_hi, io_QDMA_c2h_stub_in_tdata_lo) @[RxHandler.scala 75:46]
      io.QDMA_c2h_stub_in.tdata <= _io_QDMA_c2h_stub_in_tdata_T @[RxHandler.scala 75:31]
    else :
      io.QDMA_c2h_stub_in.tdata <= package_filter.io.out.tdata @[RxHandler.scala 78:31]

  module PackageHandler :
    input clock : Clock
    input reset : UInt<1>
    output io : { QDMA_h2c_stub_out : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>}, flip CMAC_in : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>, flip tkeep : UInt<64>}, CMAC_out : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>, flip tkeep : UInt<64>}, flip QDMA_c2h_stub_in : { flip tdata : UInt<512>, flip tvalid : UInt<1>, tready : UInt<1>, flip tlast : UInt<1>, flip tuser : UInt<1>}, flip reset_counter : UInt<1>, flip extern_config : { c2h_sw_qid_mask : UInt<32>, c2h_ipfilter_hash_seed : UInt<32>}, c2h_pack_counter : UInt<32>, c2h_err_counter : UInt<32>, h2c_pack_counter : UInt<32>, h2c_err_counter : UInt<32>}

    inst tx_handler of TxHandler @[PackageHandler.scala 32:26]
    tx_handler.clock <= clock
    tx_handler.reset <= reset
    tx_handler.io.QDMA_h2c_stub_out.tuser <= io.QDMA_h2c_stub_out.tuser @[PackageHandler.scala 33:24]
    tx_handler.io.QDMA_h2c_stub_out.tlast <= io.QDMA_h2c_stub_out.tlast @[PackageHandler.scala 33:24]
    io.QDMA_h2c_stub_out.tready <= tx_handler.io.QDMA_h2c_stub_out.tready @[PackageHandler.scala 33:24]
    tx_handler.io.QDMA_h2c_stub_out.tvalid <= io.QDMA_h2c_stub_out.tvalid @[PackageHandler.scala 33:24]
    tx_handler.io.QDMA_h2c_stub_out.tdata <= io.QDMA_h2c_stub_out.tdata @[PackageHandler.scala 33:24]
    io.CMAC_in.tkeep <= tx_handler.io.CMAC_in.tkeep @[PackageHandler.scala 34:24]
    io.CMAC_in.tuser <= tx_handler.io.CMAC_in.tuser @[PackageHandler.scala 34:24]
    io.CMAC_in.tlast <= tx_handler.io.CMAC_in.tlast @[PackageHandler.scala 34:24]
    tx_handler.io.CMAC_in.tready <= io.CMAC_in.tready @[PackageHandler.scala 34:24]
    io.CMAC_in.tvalid <= tx_handler.io.CMAC_in.tvalid @[PackageHandler.scala 34:24]
    io.CMAC_in.tdata <= tx_handler.io.CMAC_in.tdata @[PackageHandler.scala 34:24]
    tx_handler.io.reset_counter <= io.reset_counter @[PackageHandler.scala 35:31]
    io.h2c_pack_counter <= tx_handler.io.h2c_pack_counter @[PackageHandler.scala 36:31]
    io.h2c_err_counter <= tx_handler.io.h2c_err_counter @[PackageHandler.scala 37:31]
    inst rx_handler of RxHandler @[PackageHandler.scala 39:26]
    rx_handler.clock <= clock
    rx_handler.reset <= reset
    io.QDMA_c2h_stub_in.tuser <= rx_handler.io.QDMA_c2h_stub_in.tuser @[PackageHandler.scala 40:23]
    io.QDMA_c2h_stub_in.tlast <= rx_handler.io.QDMA_c2h_stub_in.tlast @[PackageHandler.scala 40:23]
    rx_handler.io.QDMA_c2h_stub_in.tready <= io.QDMA_c2h_stub_in.tready @[PackageHandler.scala 40:23]
    io.QDMA_c2h_stub_in.tvalid <= rx_handler.io.QDMA_c2h_stub_in.tvalid @[PackageHandler.scala 40:23]
    io.QDMA_c2h_stub_in.tdata <= rx_handler.io.QDMA_c2h_stub_in.tdata @[PackageHandler.scala 40:23]
    rx_handler.io.CMAC_out.tkeep <= io.CMAC_out.tkeep @[PackageHandler.scala 41:23]
    rx_handler.io.CMAC_out.tuser <= io.CMAC_out.tuser @[PackageHandler.scala 41:23]
    rx_handler.io.CMAC_out.tlast <= io.CMAC_out.tlast @[PackageHandler.scala 41:23]
    io.CMAC_out.tready <= rx_handler.io.CMAC_out.tready @[PackageHandler.scala 41:23]
    rx_handler.io.CMAC_out.tvalid <= io.CMAC_out.tvalid @[PackageHandler.scala 41:23]
    rx_handler.io.CMAC_out.tdata <= io.CMAC_out.tdata @[PackageHandler.scala 41:23]
    rx_handler.io.reset_counter <= io.reset_counter @[PackageHandler.scala 42:33]
    rx_handler.io.extern_config.c2h_ipfilter_hash_seed <= io.extern_config.c2h_ipfilter_hash_seed @[PackageHandler.scala 43:33]
    rx_handler.io.extern_config.c2h_sw_qid_mask <= io.extern_config.c2h_sw_qid_mask @[PackageHandler.scala 43:33]
    io.c2h_pack_counter <= rx_handler.io.c2h_pack_counter @[PackageHandler.scala 44:33]
    io.c2h_err_counter <= rx_handler.io.c2h_err_counter @[PackageHandler.scala 45:33]

