INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/2021.2/paulh/arty_test/arty_test.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Vivado/2021.2/paulh/arty_test/arty_test.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
