// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way  (in=load, sel=address[9..11], a=SelA, b=SelB, c=SelC, d=SelD, e=SelE, f=SelF, g=SelG, h=SelH);
    RAM512    (in=in, load=SelA, address=address[0..8], out=OutA);
    RAM512    (in=in, load=SelB, address=address[0..8], out=OutB);
    RAM512    (in=in, load=SelC, address=address[0..8], out=OutC);
    RAM512    (in=in, load=SelD, address=address[0..8], out=OutD);
    RAM512    (in=in, load=SelE, address=address[0..8], out=OutE);
    RAM512    (in=in, load=SelF, address=address[0..8], out=OutF);
    RAM512    (in=in, load=SelG, address=address[0..8], out=OutG);
    RAM512    (in=in, load=SelH, address=address[0..8], out=OutH);
    Mux8Way16 (a=OutA, b=OutB, c=OutC, d=OutD, e=OutE, f=OutF, g=OutG, h=OutH, sel=address[9..11], out=out);
}