{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1440669321002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1440669321002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 27 17:55:20 2015 " "Processing started: Thu Aug 27 17:55:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1440669321002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1440669321002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off ov5640_ddr_vga -c ov5640_ddr_vga --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off ov5640_ddr_vga -c ov5640_ddr_vga --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1440669321002 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Top " "Using previously generated Fitter netlist for partition \"Top\"" {  } {  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "" 0 -1 1440669321595 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1 1440669321891 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1 1440669321985 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 612 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 612 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1440669322328 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "" 0 -1 1440669322328 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 6 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 6 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1440669322625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1440669322625 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"ddr_2fifo_top:ddr_2fifo_top_inst\|ddr_ctrl:ddr_ctrl_inst\|ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_2il3:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_2il3.tdf" "" { Text "E:/Project/AX530/verilog/ov5640_ddr_vga/db/altpll_2il3.tdf" 42 2 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" "" { Text "E:/Project/AX530/verilog/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AX530/verilog/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "ip_core/ddr/ddr2_phy_alt_mem_phy.v" "" { Text "E:/Project/AX530/verilog/ov5640_ddr_vga/ip_core/ddr/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "ip_core/ddr/ddr2_phy.v" "" { Text "E:/Project/AX530/verilog/ov5640_ddr_vga/ip_core/ddr/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "E:/Project/AX530/verilog/ov5640_ddr_vga/ip_core/ddr/ddr2_controller_phy.v" 381 0 0 } } { "ip_core/ddr/ddr2.v" "" { Text "E:/Project/AX530/verilog/ov5640_ddr_vga/ip_core/ddr/ddr2.v" 209 0 0 } } { "rtl/ddr_ctrl.v" "" { Text "E:/Project/AX530/verilog/ov5640_ddr_vga/rtl/ddr_ctrl.v" 132 0 0 } } { "rtl/ddr_2fifo_top.v" "" { Text "E:/Project/AX530/verilog/ov5640_ddr_vga/rtl/ddr_2fifo_top.v" 102 0 0 } } { "rtl/ov5640_ddr_vga.v" "" { Text "E:/Project/AX530/verilog/ov5640_ddr_vga/rtl/ov5640_ddr_vga.v" 194 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1440669323373 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12543 " "Implemented 12543 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1440669323795 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1440669323795 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "21 " "Implemented 21 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1440669323795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12079 " "Implemented 12079 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1440669323795 ""} { "Info" "ICUT_CUT_TM_RAMS" "315 " "Implemented 315 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1440669323795 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1440669323795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1440669323795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1440669324419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 27 17:55:24 2015 " "Processing ended: Thu Aug 27 17:55:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1440669324419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1440669324419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1440669324419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1440669324419 ""}
