Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Apr 19 20:11:37 2025
| Host         : P2-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
DPIR-1     Warning           Asynchronous driver check                                         82          
LUTAR-1    Warning           LUT drives async reset alert                                      1           
SYNTH-10   Warning           Wide multiplier                                                   4           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (1812)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1812)
---------------------------------
 There are 1812 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.237        0.000                      0                 3846        0.017        0.000                      0                 3846        2.633        0.000                       0                  1819  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.237        0.000                      0                 3824        0.190        0.000                      0                 3824       12.000        0.000                       0                  1815  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.243        0.000                      0                 3824        0.190        0.000                      0                 3824       12.000        0.000                       0                  1815  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.237        0.000                      0                 3824        0.017        0.000                      0                 3824  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.237        0.000                      0                 3824        0.017        0.000                      0                 3824  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         11.075        0.000                      0                   22        0.410        0.000                      0                   22  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         11.075        0.000                      0                   22        0.237        0.000                      0                   22  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       11.075        0.000                      0                   22        0.237        0.000                      0                   22  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       11.081        0.000                      0                   22        0.410        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[0])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[0]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_153
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[10])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[10]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_143
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[11])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[11]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_142
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[12])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[12]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_141
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[13])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[13]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_140
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[14])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[14]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_139
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[15])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[15]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_138
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[16])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[16]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_137
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[17])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[17]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_136
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[18])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[18]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_135
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 CPU/IFID_PC/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 13.509 - 12.500 ) 
    Source Clock Delay      (SCD):    0.452ns = ( 12.952 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.602    12.952    CPU/IFID_PC/dffe_gen[23].dff/clk0
    SLICE_X7Y98          FDCE                                         r  CPU/IFID_PC/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.141    13.093 r  CPU/IFID_PC/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.138    13.231    CPU/IFID_PC/dffe_gen[23].dff/q_reg_n_0
    SLICE_X6Y98          LUT2 (Prop_lut2_I0_O)        0.045    13.276 r  CPU/IFID_PC/dffe_gen[23].dff/q_i_1__215/O
                         net (fo=1, routed)           0.000    13.276    CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg_1
    SLICE_X6Y98          FDCE                                         r  CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.873    13.509    CPU/ID_EX_LINK/dffe_gen[23].dff/clk0
    SLICE_X6Y98          FDCE                                         r  CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.544    12.965    
    SLICE_X6Y98          FDCE (Hold_fdce_C_D)         0.121    13.086    CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.086    
                         arrival time                          13.276    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CPU/ID_EX_LINK/dffe_gen[18].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 13.509 - 12.500 ) 
    Source Clock Delay      (SCD):    0.452ns = ( 12.952 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.602    12.952    CPU/ID_EX_LINK/dffe_gen[18].dff/clk0
    SLICE_X6Y98          FDCE                                         r  CPU/ID_EX_LINK/dffe_gen[18].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDCE (Prop_fdce_C_Q)         0.164    13.116 r  CPU/ID_EX_LINK/dffe_gen[18].dff/q_reg/Q
                         net (fo=1, routed)           0.116    13.232    CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg_1
    SLICE_X7Y98          FDCE                                         r  CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.873    13.509    CPU/EX_MEM_LINK/dffe_gen[18].dff/clk0
    SLICE_X7Y98          FDCE                                         r  CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg/C
                         clock pessimism             -0.544    12.965    
    SLICE_X7Y98          FDCE (Hold_fdce_C_D)         0.070    13.035    CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.035    
                         arrival time                          13.232    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CPU/MULTDIV/mult/P_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/P_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.574    -0.538    CPU/MULTDIV/mult/clk
    SLICE_X8Y91          FDRE                                         r  CPU/MULTDIV/mult/P_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  CPU/MULTDIV/mult/P_reg[25]/Q
                         net (fo=2, routed)           0.094    -0.280    CPU/ID_EX_INSTR/dffe_gen[17].dff/P_reg[31][8]
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.045    -0.235 r  CPU/ID_EX_INSTR/dffe_gen[17].dff/P[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    CPU/MULTDIV/mult/P_reg[32]_1[24]
    SLICE_X9Y91          FDRE                                         r  CPU/MULTDIV/mult/P_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.845    -0.307    CPU/MULTDIV/mult/clk
    SLICE_X9Y91          FDRE                                         r  CPU/MULTDIV/mult/P_reg[24]/C
                         clock pessimism             -0.218    -0.525    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.092    -0.433    CPU/MULTDIV/mult/P_reg[24]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CPU/MULTDIV/div/divisor_copy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/div/divisor_copy_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.598    -0.514    CPU/MULTDIV/div/clk
    SLICE_X6Y83          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  CPU/MULTDIV/div/divisor_copy_reg[12]/Q
                         net (fo=4, routed)           0.122    -0.228    CPU/MULTDIV/div/p_3_in[11]
    SLICE_X7Y82          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.866    -0.286    CPU/MULTDIV/div/clk
    SLICE_X7Y82          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[11]/C
                         clock pessimism             -0.215    -0.501    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.070    -0.431    CPU/MULTDIV/div/divisor_copy_reg[11]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CPU/EX_MEM_RESULT/dffe_gen[12].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.353%)  route 0.156ns (45.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 13.504 - 12.500 ) 
    Source Clock Delay      (SCD):    0.447ns = ( 12.947 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.597    12.947    CPU/EX_MEM_RESULT/dffe_gen[12].dff/clk0
    SLICE_X7Y86          FDCE                                         r  CPU/EX_MEM_RESULT/dffe_gen[12].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.141    13.088 r  CPU/EX_MEM_RESULT/dffe_gen[12].dff/q_reg/Q
                         net (fo=2, routed)           0.156    13.244    CPU/EX_MEM_RESULT/dffe_gen[23].dff/LED_reg[0][0]
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.045    13.289 r  CPU/EX_MEM_RESULT/dffe_gen[23].dff/q_i_1__28/O
                         net (fo=1, routed)           0.000    13.289    CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg_0
    SLICE_X6Y87          FDCE                                         r  CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.868    13.504    CPU/MEM_WB_RESULT/dffe_gen[12].dff/clk0
    SLICE_X6Y87          FDCE                                         r  CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg/C
                         clock pessimism             -0.541    12.963    
    SLICE_X6Y87          FDCE (Hold_fdce_C_D)         0.121    13.084    CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.084    
                         arrival time                          13.289    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 CPU/MULTDIV/div/divisor_copy_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/div/divisor_copy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.597    -0.515    CPU/MULTDIV/div/clk
    SLICE_X6Y82          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  CPU/MULTDIV/div/divisor_copy_reg[10]/Q
                         net (fo=4, routed)           0.128    -0.223    CPU/MULTDIV/div/p_3_in[9]
    SLICE_X7Y81          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.865    -0.287    CPU/MULTDIV/div/clk
    SLICE_X7Y81          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[9]/C
                         clock pessimism             -0.215    -0.502    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.072    -0.430    CPU/MULTDIV/div/divisor_copy_reg[9]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CPU/EX_MEM_EXCODE/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 13.512 - 12.500 ) 
    Source Clock Delay      (SCD):    0.453ns = ( 12.953 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.603    12.953    CPU/EX_MEM_EXCODE/dffe_gen[2].dff/clk0
    SLICE_X2Y97          FDCE                                         r  CPU/EX_MEM_EXCODE/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164    13.117 r  CPU/EX_MEM_EXCODE/dffe_gen[2].dff/q_reg/Q
                         net (fo=1, routed)           0.112    13.229    CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg_1
    SLICE_X2Y98          FDCE                                         r  CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.876    13.512    CPU/MEM_WB_EXCODE/dffe_gen[2].dff/clk0
    SLICE_X2Y98          FDCE                                         r  CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg/C
                         clock pessimism             -0.543    12.969    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.052    13.021    CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.021    
                         arrival time                          13.229    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SW_M_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns = ( 12.178 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 11.950 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.562    11.950    clock
    SLICE_X8Y74          FDRE                                         r  SW_M_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.167    12.117 r  SW_M_reg[8]/Q
                         net (fo=1, routed)           0.110    12.227    SW_M[8]
    SLICE_X8Y74          FDRE                                         r  SW_Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.830    12.178    clock
    SLICE_X8Y74          FDRE                                         r  SW_Q_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.228    11.950    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.067    12.017    SW_Q_reg[8]
  -------------------------------------------------------------------
                         required time                        -12.017    
                         arrival time                          12.227    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SW_M_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 12.214 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 11.983 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.595    11.983    clock
    SLICE_X2Y70          FDRE                                         r  SW_M_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.167    12.150 r  SW_M_reg[15]/Q
                         net (fo=1, routed)           0.110    12.260    SW_M[15]
    SLICE_X2Y70          FDRE                                         r  SW_Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.866    12.214    clock
    SLICE_X2Y70          FDRE                                         r  SW_Q_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.983    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.067    12.050    SW_Q_reg[15]
  -------------------------------------------------------------------
                         required time                        -12.050    
                         arrival time                          12.260    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 CPU/EX_MEM_LINK/dffe_gen[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns = ( 13.505 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.599    12.949    CPU/EX_MEM_LINK/dffe_gen[10].dff/clk0
    SLICE_X4Y103         FDCE                                         r  CPU/EX_MEM_LINK/dffe_gen[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.128    13.077 r  CPU/EX_MEM_LINK/dffe_gen[10].dff/q_reg/Q
                         net (fo=1, routed)           0.105    13.181    CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg_1
    SLICE_X6Y103         FDCE                                         r  CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.869    13.505    CPU/MEM_WB_LINK/dffe_gen[10].dff/clk0
    SLICE_X6Y103         FDCE                                         r  CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.541    12.965    
    SLICE_X6Y103         FDCE (Hold_fdce_C_D)         0.005    12.970    CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -12.970    
                         arrival time                          13.181    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y19    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y20    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y15    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y16    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y18    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y17    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0   q_reg_i_3__63/I
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X0Y39     CPU/MULTDIV/mult/real_prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X0Y37     CPU/MULTDIV/mult/real_prod_reg__0/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y83     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y83     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y76     LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y76     LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y76     LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y76     LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y83     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y83     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y76     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y76     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y76     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y76     LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[0])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[0]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_153
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.167    22.404    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    21.004    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         21.004    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[10])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[10]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_143
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.167    22.404    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    21.004    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         21.004    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[11])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[11]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_142
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.167    22.404    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    21.004    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         21.004    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[12])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[12]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_141
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.167    22.404    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    21.004    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         21.004    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[13])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[13]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_140
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.167    22.404    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    21.004    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         21.004    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[14])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[14]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_139
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.167    22.404    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    21.004    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         21.004    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[15])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[15]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_138
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.167    22.404    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    21.004    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         21.004    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[16])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[16]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_137
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.167    22.404    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    21.004    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         21.004    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[17])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[17]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_136
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.167    22.404    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    21.004    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         21.004    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[18])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[18]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_135
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.167    22.404    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    21.004    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         21.004    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 CPU/IFID_PC/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 13.509 - 12.500 ) 
    Source Clock Delay      (SCD):    0.452ns = ( 12.952 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.602    12.952    CPU/IFID_PC/dffe_gen[23].dff/clk0
    SLICE_X7Y98          FDCE                                         r  CPU/IFID_PC/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.141    13.093 r  CPU/IFID_PC/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.138    13.231    CPU/IFID_PC/dffe_gen[23].dff/q_reg_n_0
    SLICE_X6Y98          LUT2 (Prop_lut2_I0_O)        0.045    13.276 r  CPU/IFID_PC/dffe_gen[23].dff/q_i_1__215/O
                         net (fo=1, routed)           0.000    13.276    CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg_1
    SLICE_X6Y98          FDCE                                         r  CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.873    13.509    CPU/ID_EX_LINK/dffe_gen[23].dff/clk0
    SLICE_X6Y98          FDCE                                         r  CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.544    12.965    
    SLICE_X6Y98          FDCE (Hold_fdce_C_D)         0.121    13.086    CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.086    
                         arrival time                          13.276    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CPU/ID_EX_LINK/dffe_gen[18].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 13.509 - 12.500 ) 
    Source Clock Delay      (SCD):    0.452ns = ( 12.952 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.602    12.952    CPU/ID_EX_LINK/dffe_gen[18].dff/clk0
    SLICE_X6Y98          FDCE                                         r  CPU/ID_EX_LINK/dffe_gen[18].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDCE (Prop_fdce_C_Q)         0.164    13.116 r  CPU/ID_EX_LINK/dffe_gen[18].dff/q_reg/Q
                         net (fo=1, routed)           0.116    13.232    CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg_1
    SLICE_X7Y98          FDCE                                         r  CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.873    13.509    CPU/EX_MEM_LINK/dffe_gen[18].dff/clk0
    SLICE_X7Y98          FDCE                                         r  CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg/C
                         clock pessimism             -0.544    12.965    
    SLICE_X7Y98          FDCE (Hold_fdce_C_D)         0.070    13.035    CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.035    
                         arrival time                          13.232    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CPU/MULTDIV/mult/P_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/P_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.574    -0.538    CPU/MULTDIV/mult/clk
    SLICE_X8Y91          FDRE                                         r  CPU/MULTDIV/mult/P_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  CPU/MULTDIV/mult/P_reg[25]/Q
                         net (fo=2, routed)           0.094    -0.280    CPU/ID_EX_INSTR/dffe_gen[17].dff/P_reg[31][8]
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.045    -0.235 r  CPU/ID_EX_INSTR/dffe_gen[17].dff/P[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    CPU/MULTDIV/mult/P_reg[32]_1[24]
    SLICE_X9Y91          FDRE                                         r  CPU/MULTDIV/mult/P_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.845    -0.307    CPU/MULTDIV/mult/clk
    SLICE_X9Y91          FDRE                                         r  CPU/MULTDIV/mult/P_reg[24]/C
                         clock pessimism             -0.218    -0.525    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.092    -0.433    CPU/MULTDIV/mult/P_reg[24]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CPU/MULTDIV/div/divisor_copy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/div/divisor_copy_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.598    -0.514    CPU/MULTDIV/div/clk
    SLICE_X6Y83          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  CPU/MULTDIV/div/divisor_copy_reg[12]/Q
                         net (fo=4, routed)           0.122    -0.228    CPU/MULTDIV/div/p_3_in[11]
    SLICE_X7Y82          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.866    -0.286    CPU/MULTDIV/div/clk
    SLICE_X7Y82          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[11]/C
                         clock pessimism             -0.215    -0.501    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.070    -0.431    CPU/MULTDIV/div/divisor_copy_reg[11]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CPU/EX_MEM_RESULT/dffe_gen[12].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.353%)  route 0.156ns (45.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 13.504 - 12.500 ) 
    Source Clock Delay      (SCD):    0.447ns = ( 12.947 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.597    12.947    CPU/EX_MEM_RESULT/dffe_gen[12].dff/clk0
    SLICE_X7Y86          FDCE                                         r  CPU/EX_MEM_RESULT/dffe_gen[12].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.141    13.088 r  CPU/EX_MEM_RESULT/dffe_gen[12].dff/q_reg/Q
                         net (fo=2, routed)           0.156    13.244    CPU/EX_MEM_RESULT/dffe_gen[23].dff/LED_reg[0][0]
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.045    13.289 r  CPU/EX_MEM_RESULT/dffe_gen[23].dff/q_i_1__28/O
                         net (fo=1, routed)           0.000    13.289    CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg_0
    SLICE_X6Y87          FDCE                                         r  CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.868    13.504    CPU/MEM_WB_RESULT/dffe_gen[12].dff/clk0
    SLICE_X6Y87          FDCE                                         r  CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg/C
                         clock pessimism             -0.541    12.963    
    SLICE_X6Y87          FDCE (Hold_fdce_C_D)         0.121    13.084    CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.084    
                         arrival time                          13.289    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 CPU/MULTDIV/div/divisor_copy_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/div/divisor_copy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.597    -0.515    CPU/MULTDIV/div/clk
    SLICE_X6Y82          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  CPU/MULTDIV/div/divisor_copy_reg[10]/Q
                         net (fo=4, routed)           0.128    -0.223    CPU/MULTDIV/div/p_3_in[9]
    SLICE_X7Y81          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.865    -0.287    CPU/MULTDIV/div/clk
    SLICE_X7Y81          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[9]/C
                         clock pessimism             -0.215    -0.502    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.072    -0.430    CPU/MULTDIV/div/divisor_copy_reg[9]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CPU/EX_MEM_EXCODE/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 13.512 - 12.500 ) 
    Source Clock Delay      (SCD):    0.453ns = ( 12.953 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.603    12.953    CPU/EX_MEM_EXCODE/dffe_gen[2].dff/clk0
    SLICE_X2Y97          FDCE                                         r  CPU/EX_MEM_EXCODE/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164    13.117 r  CPU/EX_MEM_EXCODE/dffe_gen[2].dff/q_reg/Q
                         net (fo=1, routed)           0.112    13.229    CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg_1
    SLICE_X2Y98          FDCE                                         r  CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.876    13.512    CPU/MEM_WB_EXCODE/dffe_gen[2].dff/clk0
    SLICE_X2Y98          FDCE                                         r  CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg/C
                         clock pessimism             -0.543    12.969    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.052    13.021    CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.021    
                         arrival time                          13.229    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SW_M_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns = ( 12.178 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 11.950 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.562    11.950    clock
    SLICE_X8Y74          FDRE                                         r  SW_M_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.167    12.117 r  SW_M_reg[8]/Q
                         net (fo=1, routed)           0.110    12.227    SW_M[8]
    SLICE_X8Y74          FDRE                                         r  SW_Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.830    12.178    clock
    SLICE_X8Y74          FDRE                                         r  SW_Q_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.228    11.950    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.067    12.017    SW_Q_reg[8]
  -------------------------------------------------------------------
                         required time                        -12.017    
                         arrival time                          12.227    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SW_M_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 12.214 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 11.983 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.595    11.983    clock
    SLICE_X2Y70          FDRE                                         r  SW_M_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.167    12.150 r  SW_M_reg[15]/Q
                         net (fo=1, routed)           0.110    12.260    SW_M[15]
    SLICE_X2Y70          FDRE                                         r  SW_Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.866    12.214    clock
    SLICE_X2Y70          FDRE                                         r  SW_Q_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.983    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.067    12.050    SW_Q_reg[15]
  -------------------------------------------------------------------
                         required time                        -12.050    
                         arrival time                          12.260    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 CPU/EX_MEM_LINK/dffe_gen[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns = ( 13.505 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.599    12.949    CPU/EX_MEM_LINK/dffe_gen[10].dff/clk0
    SLICE_X4Y103         FDCE                                         r  CPU/EX_MEM_LINK/dffe_gen[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.128    13.077 r  CPU/EX_MEM_LINK/dffe_gen[10].dff/q_reg/Q
                         net (fo=1, routed)           0.105    13.181    CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg_1
    SLICE_X6Y103         FDCE                                         r  CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.869    13.505    CPU/MEM_WB_LINK/dffe_gen[10].dff/clk0
    SLICE_X6Y103         FDCE                                         r  CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.541    12.965    
    SLICE_X6Y103         FDCE (Hold_fdce_C_D)         0.005    12.970    CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -12.970    
                         arrival time                          13.181    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y19    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y20    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y15    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y16    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y18    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y17    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0   q_reg_i_3__63/I
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X0Y39     CPU/MULTDIV/mult/real_prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         25.000      22.846     DSP48_X0Y37     CPU/MULTDIV/mult/real_prod_reg__0/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y83     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y83     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y76     LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y76     LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y76     LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y76     LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y83     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y83     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y76     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y76     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y76     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y76     LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y75     LED_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[0])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[0]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_153
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[10])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[10]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_143
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[11])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[11]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_142
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[12])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[12]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_141
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[13])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[13]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_140
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[14])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[14]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_139
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[15])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[15]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_138
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[16])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[16]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_137
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[17])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[17]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_136
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[18])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[18]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_135
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 CPU/IFID_PC/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 13.509 - 12.500 ) 
    Source Clock Delay      (SCD):    0.452ns = ( 12.952 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.602    12.952    CPU/IFID_PC/dffe_gen[23].dff/clk0
    SLICE_X7Y98          FDCE                                         r  CPU/IFID_PC/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.141    13.093 r  CPU/IFID_PC/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.138    13.231    CPU/IFID_PC/dffe_gen[23].dff/q_reg_n_0
    SLICE_X6Y98          LUT2 (Prop_lut2_I0_O)        0.045    13.276 r  CPU/IFID_PC/dffe_gen[23].dff/q_i_1__215/O
                         net (fo=1, routed)           0.000    13.276    CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg_1
    SLICE_X6Y98          FDCE                                         r  CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.873    13.509    CPU/ID_EX_LINK/dffe_gen[23].dff/clk0
    SLICE_X6Y98          FDCE                                         r  CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.544    12.965    
                         clock uncertainty            0.173    13.137    
    SLICE_X6Y98          FDCE (Hold_fdce_C_D)         0.121    13.258    CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.258    
                         arrival time                          13.276    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 CPU/ID_EX_LINK/dffe_gen[18].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 13.509 - 12.500 ) 
    Source Clock Delay      (SCD):    0.452ns = ( 12.952 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.602    12.952    CPU/ID_EX_LINK/dffe_gen[18].dff/clk0
    SLICE_X6Y98          FDCE                                         r  CPU/ID_EX_LINK/dffe_gen[18].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDCE (Prop_fdce_C_Q)         0.164    13.116 r  CPU/ID_EX_LINK/dffe_gen[18].dff/q_reg/Q
                         net (fo=1, routed)           0.116    13.232    CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg_1
    SLICE_X7Y98          FDCE                                         r  CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.873    13.509    CPU/EX_MEM_LINK/dffe_gen[18].dff/clk0
    SLICE_X7Y98          FDCE                                         r  CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg/C
                         clock pessimism             -0.544    12.965    
                         clock uncertainty            0.173    13.137    
    SLICE_X7Y98          FDCE (Hold_fdce_C_D)         0.070    13.207    CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.207    
                         arrival time                          13.232    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 CPU/MULTDIV/mult/P_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/P_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.574    -0.538    CPU/MULTDIV/mult/clk
    SLICE_X8Y91          FDRE                                         r  CPU/MULTDIV/mult/P_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  CPU/MULTDIV/mult/P_reg[25]/Q
                         net (fo=2, routed)           0.094    -0.280    CPU/ID_EX_INSTR/dffe_gen[17].dff/P_reg[31][8]
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.045    -0.235 r  CPU/ID_EX_INSTR/dffe_gen[17].dff/P[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    CPU/MULTDIV/mult/P_reg[32]_1[24]
    SLICE_X9Y91          FDRE                                         r  CPU/MULTDIV/mult/P_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.845    -0.307    CPU/MULTDIV/mult/clk
    SLICE_X9Y91          FDRE                                         r  CPU/MULTDIV/mult/P_reg[24]/C
                         clock pessimism             -0.218    -0.525    
                         clock uncertainty            0.173    -0.352    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.092    -0.260    CPU/MULTDIV/mult/P_reg[24]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 CPU/MULTDIV/div/divisor_copy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/div/divisor_copy_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.598    -0.514    CPU/MULTDIV/div/clk
    SLICE_X6Y83          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  CPU/MULTDIV/div/divisor_copy_reg[12]/Q
                         net (fo=4, routed)           0.122    -0.228    CPU/MULTDIV/div/p_3_in[11]
    SLICE_X7Y82          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.866    -0.286    CPU/MULTDIV/div/clk
    SLICE_X7Y82          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[11]/C
                         clock pessimism             -0.215    -0.501    
                         clock uncertainty            0.173    -0.328    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.070    -0.258    CPU/MULTDIV/div/divisor_copy_reg[11]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 CPU/EX_MEM_RESULT/dffe_gen[12].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.353%)  route 0.156ns (45.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 13.504 - 12.500 ) 
    Source Clock Delay      (SCD):    0.447ns = ( 12.947 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.597    12.947    CPU/EX_MEM_RESULT/dffe_gen[12].dff/clk0
    SLICE_X7Y86          FDCE                                         r  CPU/EX_MEM_RESULT/dffe_gen[12].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.141    13.088 r  CPU/EX_MEM_RESULT/dffe_gen[12].dff/q_reg/Q
                         net (fo=2, routed)           0.156    13.244    CPU/EX_MEM_RESULT/dffe_gen[23].dff/LED_reg[0][0]
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.045    13.289 r  CPU/EX_MEM_RESULT/dffe_gen[23].dff/q_i_1__28/O
                         net (fo=1, routed)           0.000    13.289    CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg_0
    SLICE_X6Y87          FDCE                                         r  CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.868    13.504    CPU/MEM_WB_RESULT/dffe_gen[12].dff/clk0
    SLICE_X6Y87          FDCE                                         r  CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg/C
                         clock pessimism             -0.541    12.963    
                         clock uncertainty            0.173    13.135    
    SLICE_X6Y87          FDCE (Hold_fdce_C_D)         0.121    13.256    CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.256    
                         arrival time                          13.289    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 CPU/MULTDIV/div/divisor_copy_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/div/divisor_copy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.597    -0.515    CPU/MULTDIV/div/clk
    SLICE_X6Y82          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  CPU/MULTDIV/div/divisor_copy_reg[10]/Q
                         net (fo=4, routed)           0.128    -0.223    CPU/MULTDIV/div/p_3_in[9]
    SLICE_X7Y81          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.865    -0.287    CPU/MULTDIV/div/clk
    SLICE_X7Y81          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[9]/C
                         clock pessimism             -0.215    -0.502    
                         clock uncertainty            0.173    -0.329    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.072    -0.257    CPU/MULTDIV/div/divisor_copy_reg[9]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CPU/EX_MEM_EXCODE/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 13.512 - 12.500 ) 
    Source Clock Delay      (SCD):    0.453ns = ( 12.953 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.603    12.953    CPU/EX_MEM_EXCODE/dffe_gen[2].dff/clk0
    SLICE_X2Y97          FDCE                                         r  CPU/EX_MEM_EXCODE/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164    13.117 r  CPU/EX_MEM_EXCODE/dffe_gen[2].dff/q_reg/Q
                         net (fo=1, routed)           0.112    13.229    CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg_1
    SLICE_X2Y98          FDCE                                         r  CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.876    13.512    CPU/MEM_WB_EXCODE/dffe_gen[2].dff/clk0
    SLICE_X2Y98          FDCE                                         r  CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg/C
                         clock pessimism             -0.543    12.969    
                         clock uncertainty            0.173    13.141    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.052    13.193    CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.193    
                         arrival time                          13.229    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 SW_M_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns = ( 12.178 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 11.950 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.562    11.950    clock
    SLICE_X8Y74          FDRE                                         r  SW_M_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.167    12.117 r  SW_M_reg[8]/Q
                         net (fo=1, routed)           0.110    12.227    SW_M[8]
    SLICE_X8Y74          FDRE                                         r  SW_Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.830    12.178    clock
    SLICE_X8Y74          FDRE                                         r  SW_Q_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.228    11.950    
                         clock uncertainty            0.173    12.123    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.067    12.190    SW_Q_reg[8]
  -------------------------------------------------------------------
                         required time                        -12.190    
                         arrival time                          12.227    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 SW_M_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 12.214 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 11.983 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.595    11.983    clock
    SLICE_X2Y70          FDRE                                         r  SW_M_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.167    12.150 r  SW_M_reg[15]/Q
                         net (fo=1, routed)           0.110    12.260    SW_M[15]
    SLICE_X2Y70          FDRE                                         r  SW_Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.866    12.214    clock
    SLICE_X2Y70          FDRE                                         r  SW_Q_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.983    
                         clock uncertainty            0.173    12.156    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.067    12.223    SW_Q_reg[15]
  -------------------------------------------------------------------
                         required time                        -12.223    
                         arrival time                          12.260    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CPU/EX_MEM_LINK/dffe_gen[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns = ( 13.505 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.599    12.949    CPU/EX_MEM_LINK/dffe_gen[10].dff/clk0
    SLICE_X4Y103         FDCE                                         r  CPU/EX_MEM_LINK/dffe_gen[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.128    13.077 r  CPU/EX_MEM_LINK/dffe_gen[10].dff/q_reg/Q
                         net (fo=1, routed)           0.105    13.181    CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg_1
    SLICE_X6Y103         FDCE                                         r  CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.869    13.505    CPU/MEM_WB_LINK/dffe_gen[10].dff/clk0
    SLICE_X6Y103         FDCE                                         r  CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.541    12.965    
                         clock uncertainty            0.173    13.138    
    SLICE_X6Y103         FDCE (Hold_fdce_C_D)         0.005    13.143    CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.143    
                         arrival time                          13.181    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[0])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[0]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_153
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[10])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[10]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_143
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[11])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[11]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_142
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[12])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[12]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_141
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[13])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[13]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_140
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[14])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[14]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_139
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[15])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[15]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_138
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[16])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[16]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_137
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[17])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[17]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_136
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/real_prod_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.940ns  (logic 5.208ns (65.594%)  route 2.732ns (34.406%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -2.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 23.079 - 25.000 ) 
    Source Clock Delay      (SCD):    0.321ns = ( 12.821 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.784    10.236    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_7/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.644    12.821    CPU/ID_EX_INSTR/dffe_gen[30].dff/clk0
    SLICE_X13Y95         FDCE                                         r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.456    13.277 r  CPU/ID_EX_INSTR/dffe_gen[30].dff/q_reg/Q
                         net (fo=13, routed)          1.026    14.303    CPU/ID_EX_INSTR/dffe_gen[29].dff/ex_opcode[2]
    SLICE_X13Y93         LUT5 (Prop_lut5_I4_O)        0.153    14.456 r  CPU/ID_EX_INSTR/dffe_gen[29].dff/real_prod0_i_18/O
                         net (fo=175, routed)         0.946    15.402    CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0__0
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.356    15.758 r  CPU/ID_EX_INSTR/dffe_gen[20].dff/real_prod0_i_3/O
                         net (fo=8, routed)           0.758    16.516    CPU/MULTDIV/mult/ex_operandB[14]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[18])
                                                      4.243    20.759 r  CPU/MULTDIV/mult/real_prod0/PCOUT[18]
                         net (fo=1, routed)           0.002    20.761    CPU/MULTDIV/mult/real_prod0_n_135
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.618    23.079    CPU/MULTDIV/mult/clk
    DSP48_X0Y39          DSP48E1                                      r  CPU/MULTDIV/mult/real_prod_reg/CLK
                         clock pessimism             -0.509    22.571    
                         clock uncertainty           -0.173    22.398    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    20.998    CPU/MULTDIV/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         20.998    
                         arrival time                         -20.761    
  -------------------------------------------------------------------
                         slack                                  0.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 CPU/IFID_PC/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 13.509 - 12.500 ) 
    Source Clock Delay      (SCD):    0.452ns = ( 12.952 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.602    12.952    CPU/IFID_PC/dffe_gen[23].dff/clk0
    SLICE_X7Y98          FDCE                                         r  CPU/IFID_PC/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.141    13.093 r  CPU/IFID_PC/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.138    13.231    CPU/IFID_PC/dffe_gen[23].dff/q_reg_n_0
    SLICE_X6Y98          LUT2 (Prop_lut2_I0_O)        0.045    13.276 r  CPU/IFID_PC/dffe_gen[23].dff/q_i_1__215/O
                         net (fo=1, routed)           0.000    13.276    CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg_1
    SLICE_X6Y98          FDCE                                         r  CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.873    13.509    CPU/ID_EX_LINK/dffe_gen[23].dff/clk0
    SLICE_X6Y98          FDCE                                         r  CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.544    12.965    
                         clock uncertainty            0.173    13.137    
    SLICE_X6Y98          FDCE (Hold_fdce_C_D)         0.121    13.258    CPU/ID_EX_LINK/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.258    
                         arrival time                          13.276    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 CPU/ID_EX_LINK/dffe_gen[18].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 13.509 - 12.500 ) 
    Source Clock Delay      (SCD):    0.452ns = ( 12.952 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.602    12.952    CPU/ID_EX_LINK/dffe_gen[18].dff/clk0
    SLICE_X6Y98          FDCE                                         r  CPU/ID_EX_LINK/dffe_gen[18].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDCE (Prop_fdce_C_Q)         0.164    13.116 r  CPU/ID_EX_LINK/dffe_gen[18].dff/q_reg/Q
                         net (fo=1, routed)           0.116    13.232    CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg_1
    SLICE_X7Y98          FDCE                                         r  CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.873    13.509    CPU/EX_MEM_LINK/dffe_gen[18].dff/clk0
    SLICE_X7Y98          FDCE                                         r  CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg/C
                         clock pessimism             -0.544    12.965    
                         clock uncertainty            0.173    13.137    
    SLICE_X7Y98          FDCE (Hold_fdce_C_D)         0.070    13.207    CPU/EX_MEM_LINK/dffe_gen[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.207    
                         arrival time                          13.232    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 CPU/MULTDIV/mult/P_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/mult/P_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.574    -0.538    CPU/MULTDIV/mult/clk
    SLICE_X8Y91          FDRE                                         r  CPU/MULTDIV/mult/P_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  CPU/MULTDIV/mult/P_reg[25]/Q
                         net (fo=2, routed)           0.094    -0.280    CPU/ID_EX_INSTR/dffe_gen[17].dff/P_reg[31][8]
    SLICE_X9Y91          LUT5 (Prop_lut5_I4_O)        0.045    -0.235 r  CPU/ID_EX_INSTR/dffe_gen[17].dff/P[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    CPU/MULTDIV/mult/P_reg[32]_1[24]
    SLICE_X9Y91          FDRE                                         r  CPU/MULTDIV/mult/P_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.845    -0.307    CPU/MULTDIV/mult/clk
    SLICE_X9Y91          FDRE                                         r  CPU/MULTDIV/mult/P_reg[24]/C
                         clock pessimism             -0.218    -0.525    
                         clock uncertainty            0.173    -0.352    
    SLICE_X9Y91          FDRE (Hold_fdre_C_D)         0.092    -0.260    CPU/MULTDIV/mult/P_reg[24]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 CPU/MULTDIV/div/divisor_copy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/div/divisor_copy_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.598    -0.514    CPU/MULTDIV/div/clk
    SLICE_X6Y83          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  CPU/MULTDIV/div/divisor_copy_reg[12]/Q
                         net (fo=4, routed)           0.122    -0.228    CPU/MULTDIV/div/p_3_in[11]
    SLICE_X7Y82          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.866    -0.286    CPU/MULTDIV/div/clk
    SLICE_X7Y82          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[11]/C
                         clock pessimism             -0.215    -0.501    
                         clock uncertainty            0.173    -0.328    
    SLICE_X7Y82          FDRE (Hold_fdre_C_D)         0.070    -0.258    CPU/MULTDIV/div/divisor_copy_reg[11]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 CPU/EX_MEM_RESULT/dffe_gen[12].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.353%)  route 0.156ns (45.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 13.504 - 12.500 ) 
    Source Clock Delay      (SCD):    0.447ns = ( 12.947 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.597    12.947    CPU/EX_MEM_RESULT/dffe_gen[12].dff/clk0
    SLICE_X7Y86          FDCE                                         r  CPU/EX_MEM_RESULT/dffe_gen[12].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.141    13.088 r  CPU/EX_MEM_RESULT/dffe_gen[12].dff/q_reg/Q
                         net (fo=2, routed)           0.156    13.244    CPU/EX_MEM_RESULT/dffe_gen[23].dff/LED_reg[0][0]
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.045    13.289 r  CPU/EX_MEM_RESULT/dffe_gen[23].dff/q_i_1__28/O
                         net (fo=1, routed)           0.000    13.289    CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg_0
    SLICE_X6Y87          FDCE                                         r  CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.868    13.504    CPU/MEM_WB_RESULT/dffe_gen[12].dff/clk0
    SLICE_X6Y87          FDCE                                         r  CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg/C
                         clock pessimism             -0.541    12.963    
                         clock uncertainty            0.173    13.135    
    SLICE_X6Y87          FDCE (Hold_fdce_C_D)         0.121    13.256    CPU/MEM_WB_RESULT/dffe_gen[12].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.256    
                         arrival time                          13.289    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 CPU/MULTDIV/div/divisor_copy_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MULTDIV/div/divisor_copy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.597    -0.515    CPU/MULTDIV/div/clk
    SLICE_X6Y82          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  CPU/MULTDIV/div/divisor_copy_reg[10]/Q
                         net (fo=4, routed)           0.128    -0.223    CPU/MULTDIV/div/p_3_in[9]
    SLICE_X7Y81          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.865    -0.287    CPU/MULTDIV/div/clk
    SLICE_X7Y81          FDRE                                         r  CPU/MULTDIV/div/divisor_copy_reg[9]/C
                         clock pessimism             -0.215    -0.502    
                         clock uncertainty            0.173    -0.329    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.072    -0.257    CPU/MULTDIV/div/divisor_copy_reg[9]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 CPU/EX_MEM_EXCODE/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 13.512 - 12.500 ) 
    Source Clock Delay      (SCD):    0.453ns = ( 12.953 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.603    12.953    CPU/EX_MEM_EXCODE/dffe_gen[2].dff/clk0
    SLICE_X2Y97          FDCE                                         r  CPU/EX_MEM_EXCODE/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164    13.117 r  CPU/EX_MEM_EXCODE/dffe_gen[2].dff/q_reg/Q
                         net (fo=1, routed)           0.112    13.229    CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg_1
    SLICE_X2Y98          FDCE                                         r  CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.876    13.512    CPU/MEM_WB_EXCODE/dffe_gen[2].dff/clk0
    SLICE_X2Y98          FDCE                                         r  CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg/C
                         clock pessimism             -0.543    12.969    
                         clock uncertainty            0.173    13.141    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.052    13.193    CPU/MEM_WB_EXCODE/dffe_gen[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.193    
                         arrival time                          13.229    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 SW_M_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns = ( 12.178 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 11.950 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.562    11.950    clock
    SLICE_X8Y74          FDRE                                         r  SW_M_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.167    12.117 r  SW_M_reg[8]/Q
                         net (fo=1, routed)           0.110    12.227    SW_M[8]
    SLICE_X8Y74          FDRE                                         r  SW_Q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.830    12.178    clock
    SLICE_X8Y74          FDRE                                         r  SW_Q_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.228    11.950    
                         clock uncertainty            0.173    12.123    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.067    12.190    SW_Q_reg[8]
  -------------------------------------------------------------------
                         required time                        -12.190    
                         arrival time                          12.227    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 SW_M_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.277ns  (logic 0.167ns (60.288%)  route 0.110ns (39.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns = ( 12.214 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.517ns = ( 11.983 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.595    11.983    clock
    SLICE_X2Y70          FDRE                                         r  SW_M_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.167    12.150 r  SW_M_reg[15]/Q
                         net (fo=1, routed)           0.110    12.260    SW_M[15]
    SLICE_X2Y70          FDRE                                         r  SW_Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.866    12.214    clock
    SLICE_X2Y70          FDRE                                         r  SW_Q_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.983    
                         clock uncertainty            0.173    12.156    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.067    12.223    SW_Q_reg[15]
  -------------------------------------------------------------------
                         required time                        -12.223    
                         arrival time                          12.260    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 CPU/EX_MEM_LINK/dffe_gen[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.005ns = ( 13.505 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.625    12.013    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_7/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.599    12.949    CPU/EX_MEM_LINK/dffe_gen[10].dff/clk0
    SLICE_X4Y103         FDCE                                         r  CPU/EX_MEM_LINK/dffe_gen[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDCE (Prop_fdce_C_Q)         0.128    13.077 r  CPU/EX_MEM_LINK/dffe_gen[10].dff/q_reg/Q
                         net (fo=1, routed)           0.105    13.181    CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg_1
    SLICE_X6Y103         FDCE                                         r  CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.904    12.252    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_7/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_3__63/O
                         net (fo=393, routed)         0.869    13.505    CPU/MEM_WB_LINK/dffe_gen[10].dff/clk0
    SLICE_X6Y103         FDCE                                         r  CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.541    12.965    
                         clock uncertainty            0.173    13.138    
    SLICE_X6Y103         FDCE (Hold_fdce_C_D)         0.005    13.143    CPU/MEM_WB_LINK/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.143    
                         arrival time                          13.181    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t0/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.718ns (22.503%)  route 2.473ns (77.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 13.021 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.938     0.860    CPU/multdiv_count/t0/dff_inst/clr0
    SLICE_X0Y90          FDCE                                         f  CPU/multdiv_count/t0/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.600    13.021    CPU/multdiv_count/t0/dff_inst/clk0
    SLICE_X0Y90          FDCE                                         r  CPU/multdiv_count/t0/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.513    
                         clock uncertainty           -0.173    12.340    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405    11.935    CPU/multdiv_count/t0/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t1ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.718ns (22.503%)  route 2.473ns (77.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 13.021 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.938     0.860    CPU/multdiv_count/t1ff/dff_inst/clr0
    SLICE_X0Y90          FDCE                                         f  CPU/multdiv_count/t1ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.600    13.021    CPU/multdiv_count/t1ff/dff_inst/clk0
    SLICE_X0Y90          FDCE                                         r  CPU/multdiv_count/t1ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.513    
                         clock uncertainty           -0.173    12.340    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405    11.935    CPU/multdiv_count/t1ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t2ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.718ns (22.503%)  route 2.473ns (77.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 13.021 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.938     0.860    CPU/multdiv_count/t2ff/dff_inst/clr0
    SLICE_X0Y90          FDCE                                         f  CPU/multdiv_count/t2ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.600    13.021    CPU/multdiv_count/t2ff/dff_inst/clk0
    SLICE_X0Y90          FDCE                                         r  CPU/multdiv_count/t2ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.513    
                         clock uncertainty           -0.173    12.340    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405    11.935    CPU/multdiv_count/t2ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t3ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.718ns (25.538%)  route 2.093ns (74.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 13.022 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.559     0.481    CPU/multdiv_count/t3ff/dff_inst/clr0
    SLICE_X0Y91          FDCE                                         f  CPU/multdiv_count/t3ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.601    13.022    CPU/multdiv_count/t3ff/dff_inst/clk0
    SLICE_X0Y91          FDCE                                         r  CPU/multdiv_count/t3ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.514    
                         clock uncertainty           -0.173    12.341    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.405    11.936    CPU/multdiv_count/t3ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t4ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.718ns (25.538%)  route 2.093ns (74.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 13.022 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.559     0.481    CPU/multdiv_count/t4ff/dff_inst/clr0
    SLICE_X0Y91          FDCE                                         f  CPU/multdiv_count/t4ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.601    13.022    CPU/multdiv_count/t4ff/dff_inst/clk0
    SLICE_X0Y91          FDCE                                         r  CPU/multdiv_count/t4ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.514    
                         clock uncertainty           -0.173    12.341    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.405    11.936    CPU/multdiv_count/t4ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t5ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.718ns (25.538%)  route 2.093ns (74.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 13.022 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.559     0.481    CPU/multdiv_count/t5ff/dff_inst/clr0
    SLICE_X0Y91          FDCE                                         f  CPU/multdiv_count/t5ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.601    13.022    CPU/multdiv_count/t5ff/dff_inst/clk0
    SLICE_X0Y91          FDCE                                         r  CPU/multdiv_count/t5ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.514    
                         clock uncertainty           -0.173    12.341    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.405    11.936    CPU/multdiv_count/t5ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             22.980ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.204%)  route 0.960ns (67.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.960    -0.905    CPU/fft_reset
    SLICE_X0Y96          FDCE                                         f  CPU/ifft_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X0Y96          FDCE                                         r  CPU/ifft_count_reg[6]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.173    22.480    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.075    CPU/ifft_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.075    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                 22.980    

Slack (MET) :             22.980ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.204%)  route 0.960ns (67.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.960    -0.905    CPU/fft_reset
    SLICE_X0Y96          FDCE                                         f  CPU/ifft_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X0Y96          FDCE                                         r  CPU/ifft_count_reg[7]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.173    22.480    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.075    CPU/ifft_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.075    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                 22.980    

Slack (MET) :             22.984ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.303%)  route 0.956ns (67.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.956    -0.909    CPU/fft_reset
    SLICE_X1Y96          FDCE                                         f  CPU/ifft_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X1Y96          FDCE                                         r  CPU/ifft_count_reg[3]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.173    22.480    
    SLICE_X1Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.075    CPU/ifft_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.075    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                 22.984    

Slack (MET) :             22.984ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.303%)  route 0.956ns (67.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.956    -0.909    CPU/fft_reset
    SLICE_X1Y96          FDCE                                         f  CPU/ifft_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X1Y96          FDCE                                         r  CPU/ifft_count_reg[4]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.173    22.480    
    SLICE_X1Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.075    CPU/ifft_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.075    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                 22.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.190    -0.176    CPU/fft_reset
    SLICE_X0Y98          FDCE                                         f  CPU/fft_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y98          FDCE                                         r  CPU/fft_count_reg[5]/C
                         clock pessimism             -0.220    -0.494    
    SLICE_X0Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    CPU/fft_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.190    -0.176    CPU/fft_reset
    SLICE_X0Y98          FDCE                                         f  CPU/fft_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y98          FDCE                                         r  CPU/fft_count_reg[6]/C
                         clock pessimism             -0.220    -0.494    
    SLICE_X0Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    CPU/fft_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.190    -0.176    CPU/fft_reset
    SLICE_X0Y98          FDCE                                         f  CPU/fft_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y98          FDCE                                         r  CPU/fft_count_reg[7]/C
                         clock pessimism             -0.220    -0.494    
    SLICE_X0Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    CPU/fft_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.372%)  route 0.415ns (74.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.415     0.048    CPU/fft_reset
    SLICE_X1Y97          FDCE                                         f  CPU/ifft_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X1Y97          FDCE                                         r  CPU/ifft_count_reg[0]/C
                         clock pessimism             -0.217    -0.491    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    CPU/ifft_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.372%)  route 0.415ns (74.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.415     0.048    CPU/fft_reset
    SLICE_X1Y97          FDCE                                         f  CPU/ifft_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X1Y97          FDCE                                         r  CPU/ifft_count_reg[1]/C
                         clock pessimism             -0.217    -0.491    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    CPU/ifft_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.372%)  route 0.415ns (74.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.415     0.048    CPU/fft_reset
    SLICE_X1Y97          FDCE                                         f  CPU/ifft_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X1Y97          FDCE                                         r  CPU/ifft_count_reg[2]/C
                         clock pessimism             -0.217    -0.491    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    CPU/ifft_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[0]/C
                         clock pessimism             -0.217    -0.491    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    CPU/fft_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[1]/C
                         clock pessimism             -0.217    -0.491    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    CPU/fft_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[2]/C
                         clock pessimism             -0.217    -0.491    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    CPU/fft_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[3]/C
                         clock pessimism             -0.217    -0.491    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    CPU/fft_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.636    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t0/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.718ns (22.503%)  route 2.473ns (77.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 13.021 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.938     0.860    CPU/multdiv_count/t0/dff_inst/clr0
    SLICE_X0Y90          FDCE                                         f  CPU/multdiv_count/t0/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.600    13.021    CPU/multdiv_count/t0/dff_inst/clk0
    SLICE_X0Y90          FDCE                                         r  CPU/multdiv_count/t0/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.513    
                         clock uncertainty           -0.173    12.340    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405    11.935    CPU/multdiv_count/t0/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t1ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.718ns (22.503%)  route 2.473ns (77.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 13.021 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.938     0.860    CPU/multdiv_count/t1ff/dff_inst/clr0
    SLICE_X0Y90          FDCE                                         f  CPU/multdiv_count/t1ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.600    13.021    CPU/multdiv_count/t1ff/dff_inst/clk0
    SLICE_X0Y90          FDCE                                         r  CPU/multdiv_count/t1ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.513    
                         clock uncertainty           -0.173    12.340    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405    11.935    CPU/multdiv_count/t1ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t2ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.718ns (22.503%)  route 2.473ns (77.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 13.021 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.938     0.860    CPU/multdiv_count/t2ff/dff_inst/clr0
    SLICE_X0Y90          FDCE                                         f  CPU/multdiv_count/t2ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.600    13.021    CPU/multdiv_count/t2ff/dff_inst/clk0
    SLICE_X0Y90          FDCE                                         r  CPU/multdiv_count/t2ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.513    
                         clock uncertainty           -0.173    12.340    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405    11.935    CPU/multdiv_count/t2ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t3ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.718ns (25.538%)  route 2.093ns (74.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 13.022 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.559     0.481    CPU/multdiv_count/t3ff/dff_inst/clr0
    SLICE_X0Y91          FDCE                                         f  CPU/multdiv_count/t3ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.601    13.022    CPU/multdiv_count/t3ff/dff_inst/clk0
    SLICE_X0Y91          FDCE                                         r  CPU/multdiv_count/t3ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.514    
                         clock uncertainty           -0.173    12.341    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.405    11.936    CPU/multdiv_count/t3ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t4ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.718ns (25.538%)  route 2.093ns (74.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 13.022 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.559     0.481    CPU/multdiv_count/t4ff/dff_inst/clr0
    SLICE_X0Y91          FDCE                                         f  CPU/multdiv_count/t4ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.601    13.022    CPU/multdiv_count/t4ff/dff_inst/clk0
    SLICE_X0Y91          FDCE                                         r  CPU/multdiv_count/t4ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.514    
                         clock uncertainty           -0.173    12.341    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.405    11.936    CPU/multdiv_count/t4ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t5ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.718ns (25.538%)  route 2.093ns (74.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 13.022 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.559     0.481    CPU/multdiv_count/t5ff/dff_inst/clr0
    SLICE_X0Y91          FDCE                                         f  CPU/multdiv_count/t5ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.601    13.022    CPU/multdiv_count/t5ff/dff_inst/clk0
    SLICE_X0Y91          FDCE                                         r  CPU/multdiv_count/t5ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.514    
                         clock uncertainty           -0.173    12.341    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.405    11.936    CPU/multdiv_count/t5ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             22.980ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.204%)  route 0.960ns (67.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.960    -0.905    CPU/fft_reset
    SLICE_X0Y96          FDCE                                         f  CPU/ifft_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X0Y96          FDCE                                         r  CPU/ifft_count_reg[6]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.173    22.480    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.075    CPU/ifft_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.075    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                 22.980    

Slack (MET) :             22.980ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.204%)  route 0.960ns (67.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.960    -0.905    CPU/fft_reset
    SLICE_X0Y96          FDCE                                         f  CPU/ifft_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X0Y96          FDCE                                         r  CPU/ifft_count_reg[7]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.173    22.480    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.075    CPU/ifft_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.075    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                 22.980    

Slack (MET) :             22.984ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.303%)  route 0.956ns (67.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.956    -0.909    CPU/fft_reset
    SLICE_X1Y96          FDCE                                         f  CPU/ifft_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X1Y96          FDCE                                         r  CPU/ifft_count_reg[3]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.173    22.480    
    SLICE_X1Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.075    CPU/ifft_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.075    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                 22.984    

Slack (MET) :             22.984ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.303%)  route 0.956ns (67.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.956    -0.909    CPU/fft_reset
    SLICE_X1Y96          FDCE                                         f  CPU/ifft_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X1Y96          FDCE                                         r  CPU/ifft_count_reg[4]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.173    22.480    
    SLICE_X1Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.075    CPU/ifft_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.075    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                 22.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.190    -0.176    CPU/fft_reset
    SLICE_X0Y98          FDCE                                         f  CPU/fft_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y98          FDCE                                         r  CPU/fft_count_reg[5]/C
                         clock pessimism             -0.220    -0.494    
                         clock uncertainty            0.173    -0.321    
    SLICE_X0Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    CPU/fft_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.190    -0.176    CPU/fft_reset
    SLICE_X0Y98          FDCE                                         f  CPU/fft_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y98          FDCE                                         r  CPU/fft_count_reg[6]/C
                         clock pessimism             -0.220    -0.494    
                         clock uncertainty            0.173    -0.321    
    SLICE_X0Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    CPU/fft_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.190    -0.176    CPU/fft_reset
    SLICE_X0Y98          FDCE                                         f  CPU/fft_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y98          FDCE                                         r  CPU/fft_count_reg[7]/C
                         clock pessimism             -0.220    -0.494    
                         clock uncertainty            0.173    -0.321    
    SLICE_X0Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    CPU/fft_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.372%)  route 0.415ns (74.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.415     0.048    CPU/fft_reset
    SLICE_X1Y97          FDCE                                         f  CPU/ifft_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X1Y97          FDCE                                         r  CPU/ifft_count_reg[0]/C
                         clock pessimism             -0.217    -0.491    
                         clock uncertainty            0.173    -0.318    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    CPU/ifft_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.372%)  route 0.415ns (74.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.415     0.048    CPU/fft_reset
    SLICE_X1Y97          FDCE                                         f  CPU/ifft_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X1Y97          FDCE                                         r  CPU/ifft_count_reg[1]/C
                         clock pessimism             -0.217    -0.491    
                         clock uncertainty            0.173    -0.318    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    CPU/ifft_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.372%)  route 0.415ns (74.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.415     0.048    CPU/fft_reset
    SLICE_X1Y97          FDCE                                         f  CPU/ifft_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X1Y97          FDCE                                         r  CPU/ifft_count_reg[2]/C
                         clock pessimism             -0.217    -0.491    
                         clock uncertainty            0.173    -0.318    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    CPU/ifft_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[0]/C
                         clock pessimism             -0.217    -0.491    
                         clock uncertainty            0.173    -0.318    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    CPU/fft_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[1]/C
                         clock pessimism             -0.217    -0.491    
                         clock uncertainty            0.173    -0.318    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    CPU/fft_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[2]/C
                         clock pessimism             -0.217    -0.491    
                         clock uncertainty            0.173    -0.318    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    CPU/fft_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[3]/C
                         clock pessimism             -0.217    -0.491    
                         clock uncertainty            0.173    -0.318    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    CPU/fft_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.463    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t0/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.718ns (22.503%)  route 2.473ns (77.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 13.021 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.938     0.860    CPU/multdiv_count/t0/dff_inst/clr0
    SLICE_X0Y90          FDCE                                         f  CPU/multdiv_count/t0/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.600    13.021    CPU/multdiv_count/t0/dff_inst/clk0
    SLICE_X0Y90          FDCE                                         r  CPU/multdiv_count/t0/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.513    
                         clock uncertainty           -0.173    12.340    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405    11.935    CPU/multdiv_count/t0/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t1ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.718ns (22.503%)  route 2.473ns (77.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 13.021 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.938     0.860    CPU/multdiv_count/t1ff/dff_inst/clr0
    SLICE_X0Y90          FDCE                                         f  CPU/multdiv_count/t1ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.600    13.021    CPU/multdiv_count/t1ff/dff_inst/clk0
    SLICE_X0Y90          FDCE                                         r  CPU/multdiv_count/t1ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.513    
                         clock uncertainty           -0.173    12.340    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405    11.935    CPU/multdiv_count/t1ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t2ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.718ns (22.503%)  route 2.473ns (77.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 13.021 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.938     0.860    CPU/multdiv_count/t2ff/dff_inst/clr0
    SLICE_X0Y90          FDCE                                         f  CPU/multdiv_count/t2ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.600    13.021    CPU/multdiv_count/t2ff/dff_inst/clk0
    SLICE_X0Y90          FDCE                                         r  CPU/multdiv_count/t2ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.513    
                         clock uncertainty           -0.173    12.340    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405    11.935    CPU/multdiv_count/t2ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t3ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.718ns (25.538%)  route 2.093ns (74.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 13.022 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.559     0.481    CPU/multdiv_count/t3ff/dff_inst/clr0
    SLICE_X0Y91          FDCE                                         f  CPU/multdiv_count/t3ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.601    13.022    CPU/multdiv_count/t3ff/dff_inst/clk0
    SLICE_X0Y91          FDCE                                         r  CPU/multdiv_count/t3ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.514    
                         clock uncertainty           -0.173    12.341    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.405    11.936    CPU/multdiv_count/t3ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t4ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.718ns (25.538%)  route 2.093ns (74.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 13.022 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.559     0.481    CPU/multdiv_count/t4ff/dff_inst/clr0
    SLICE_X0Y91          FDCE                                         f  CPU/multdiv_count/t4ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.601    13.022    CPU/multdiv_count/t4ff/dff_inst/clk0
    SLICE_X0Y91          FDCE                                         r  CPU/multdiv_count/t4ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.514    
                         clock uncertainty           -0.173    12.341    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.405    11.936    CPU/multdiv_count/t4ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t5ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.718ns (25.538%)  route 2.093ns (74.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 13.022 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.559     0.481    CPU/multdiv_count/t5ff/dff_inst/clr0
    SLICE_X0Y91          FDCE                                         f  CPU/multdiv_count/t5ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.601    13.022    CPU/multdiv_count/t5ff/dff_inst/clk0
    SLICE_X0Y91          FDCE                                         r  CPU/multdiv_count/t5ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.514    
                         clock uncertainty           -0.173    12.341    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.405    11.936    CPU/multdiv_count/t5ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.936    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             22.980ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.204%)  route 0.960ns (67.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.960    -0.905    CPU/fft_reset
    SLICE_X0Y96          FDCE                                         f  CPU/ifft_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X0Y96          FDCE                                         r  CPU/ifft_count_reg[6]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.173    22.480    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.075    CPU/ifft_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.075    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                 22.980    

Slack (MET) :             22.980ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.204%)  route 0.960ns (67.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.960    -0.905    CPU/fft_reset
    SLICE_X0Y96          FDCE                                         f  CPU/ifft_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X0Y96          FDCE                                         r  CPU/ifft_count_reg[7]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.173    22.480    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.075    CPU/ifft_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.075    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                 22.980    

Slack (MET) :             22.984ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.303%)  route 0.956ns (67.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.956    -0.909    CPU/fft_reset
    SLICE_X1Y96          FDCE                                         f  CPU/ifft_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X1Y96          FDCE                                         r  CPU/ifft_count_reg[3]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.173    22.480    
    SLICE_X1Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.075    CPU/ifft_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.075    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                 22.984    

Slack (MET) :             22.984ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.303%)  route 0.956ns (67.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.956    -0.909    CPU/fft_reset
    SLICE_X1Y96          FDCE                                         f  CPU/ifft_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X1Y96          FDCE                                         r  CPU/ifft_count_reg[4]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.173    22.480    
    SLICE_X1Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.075    CPU/ifft_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.075    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                 22.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.190    -0.176    CPU/fft_reset
    SLICE_X0Y98          FDCE                                         f  CPU/fft_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y98          FDCE                                         r  CPU/fft_count_reg[5]/C
                         clock pessimism             -0.220    -0.494    
                         clock uncertainty            0.173    -0.321    
    SLICE_X0Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    CPU/fft_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.190    -0.176    CPU/fft_reset
    SLICE_X0Y98          FDCE                                         f  CPU/fft_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y98          FDCE                                         r  CPU/fft_count_reg[6]/C
                         clock pessimism             -0.220    -0.494    
                         clock uncertainty            0.173    -0.321    
    SLICE_X0Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    CPU/fft_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.190    -0.176    CPU/fft_reset
    SLICE_X0Y98          FDCE                                         f  CPU/fft_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y98          FDCE                                         r  CPU/fft_count_reg[7]/C
                         clock pessimism             -0.220    -0.494    
                         clock uncertainty            0.173    -0.321    
    SLICE_X0Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.413    CPU/fft_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.372%)  route 0.415ns (74.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.415     0.048    CPU/fft_reset
    SLICE_X1Y97          FDCE                                         f  CPU/ifft_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X1Y97          FDCE                                         r  CPU/ifft_count_reg[0]/C
                         clock pessimism             -0.217    -0.491    
                         clock uncertainty            0.173    -0.318    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    CPU/ifft_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.372%)  route 0.415ns (74.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.415     0.048    CPU/fft_reset
    SLICE_X1Y97          FDCE                                         f  CPU/ifft_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X1Y97          FDCE                                         r  CPU/ifft_count_reg[1]/C
                         clock pessimism             -0.217    -0.491    
                         clock uncertainty            0.173    -0.318    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    CPU/ifft_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.372%)  route 0.415ns (74.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.415     0.048    CPU/fft_reset
    SLICE_X1Y97          FDCE                                         f  CPU/ifft_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X1Y97          FDCE                                         r  CPU/ifft_count_reg[2]/C
                         clock pessimism             -0.217    -0.491    
                         clock uncertainty            0.173    -0.318    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    CPU/ifft_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[0]/C
                         clock pessimism             -0.217    -0.491    
                         clock uncertainty            0.173    -0.318    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    CPU/fft_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[1]/C
                         clock pessimism             -0.217    -0.491    
                         clock uncertainty            0.173    -0.318    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    CPU/fft_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[2]/C
                         clock pessimism             -0.217    -0.491    
                         clock uncertainty            0.173    -0.318    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    CPU/fft_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[3]/C
                         clock pessimism             -0.217    -0.491    
                         clock uncertainty            0.173    -0.318    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    CPU/fft_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.463    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.081ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t0/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.718ns (22.503%)  route 2.473ns (77.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 13.021 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.938     0.860    CPU/multdiv_count/t0/dff_inst/clr0
    SLICE_X0Y90          FDCE                                         f  CPU/multdiv_count/t0/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.600    13.021    CPU/multdiv_count/t0/dff_inst/clk0
    SLICE_X0Y90          FDCE                                         r  CPU/multdiv_count/t0/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.513    
                         clock uncertainty           -0.167    12.346    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405    11.941    CPU/multdiv_count/t0/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 11.081    

Slack (MET) :             11.081ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t1ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.718ns (22.503%)  route 2.473ns (77.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 13.021 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.938     0.860    CPU/multdiv_count/t1ff/dff_inst/clr0
    SLICE_X0Y90          FDCE                                         f  CPU/multdiv_count/t1ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.600    13.021    CPU/multdiv_count/t1ff/dff_inst/clk0
    SLICE_X0Y90          FDCE                                         r  CPU/multdiv_count/t1ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.513    
                         clock uncertainty           -0.167    12.346    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405    11.941    CPU/multdiv_count/t1ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 11.081    

Slack (MET) :             11.081ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t2ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.718ns (22.503%)  route 2.473ns (77.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.521ns = ( 13.021 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.938     0.860    CPU/multdiv_count/t2ff/dff_inst/clr0
    SLICE_X0Y90          FDCE                                         f  CPU/multdiv_count/t2ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.600    13.021    CPU/multdiv_count/t2ff/dff_inst/clk0
    SLICE_X0Y90          FDCE                                         r  CPU/multdiv_count/t2ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.513    
                         clock uncertainty           -0.167    12.346    
    SLICE_X0Y90          FDCE (Recov_fdce_C_CLR)     -0.405    11.941    CPU/multdiv_count/t2ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.941    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                 11.081    

Slack (MET) :             11.461ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t3ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.718ns (25.538%)  route 2.093ns (74.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 13.022 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.559     0.481    CPU/multdiv_count/t3ff/dff_inst/clr0
    SLICE_X0Y91          FDCE                                         f  CPU/multdiv_count/t3ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.601    13.022    CPU/multdiv_count/t3ff/dff_inst/clk0
    SLICE_X0Y91          FDCE                                         r  CPU/multdiv_count/t3ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.514    
                         clock uncertainty           -0.167    12.347    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.405    11.942    CPU/multdiv_count/t3ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.942    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 11.461    

Slack (MET) :             11.461ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t4ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.718ns (25.538%)  route 2.093ns (74.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 13.022 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.559     0.481    CPU/multdiv_count/t4ff/dff_inst/clr0
    SLICE_X0Y91          FDCE                                         f  CPU/multdiv_count/t4ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.601    13.022    CPU/multdiv_count/t4ff/dff_inst/clk0
    SLICE_X0Y91          FDCE                                         r  CPU/multdiv_count/t4ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.514    
                         clock uncertainty           -0.167    12.347    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.405    11.942    CPU/multdiv_count/t4ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.942    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 11.461    

Slack (MET) :             11.461ns  (required time - arrival time)
  Source:                 CPU/MULTDIV/div/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/multdiv_count/t5ff/dff_inst/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.718ns (25.538%)  route 2.093ns (74.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 13.022 - 12.500 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.716    -2.331    CPU/MULTDIV/div/clk
    SLICE_X4Y83          FDRE                                         r  CPU/MULTDIV/div/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.419    -1.912 f  CPU/MULTDIV/div/done_reg/Q
                         net (fo=16, routed)          1.535    -0.377    CPU/MULTDIV/div/done_reg_0
    SLICE_X4Y91          LUT3 (Prop_lut3_I0_O)        0.299    -0.078 f  CPU/MULTDIV/div/q_i_2__50/O
                         net (fo=6, routed)           0.559     0.481    CPU/multdiv_count/t5ff/dff_inst/clr0
    SLICE_X0Y91          FDCE                                         f  CPU/multdiv_count/t5ff/dff_inst/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.631    10.592    clock
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_7/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_7_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_3__63/O
                         net (fo=393, routed)         1.601    13.022    CPU/multdiv_count/t5ff/dff_inst/clk0
    SLICE_X0Y91          FDCE                                         r  CPU/multdiv_count/t5ff/dff_inst/q_reg/C
                         clock pessimism             -0.509    12.514    
                         clock uncertainty           -0.167    12.347    
    SLICE_X0Y91          FDCE (Recov_fdce_C_CLR)     -0.405    11.942    CPU/multdiv_count/t5ff/dff_inst/q_reg
  -------------------------------------------------------------------
                         required time                         11.942    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                 11.461    

Slack (MET) :             22.986ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.204%)  route 0.960ns (67.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.960    -0.905    CPU/fft_reset
    SLICE_X0Y96          FDCE                                         f  CPU/ifft_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X0Y96          FDCE                                         r  CPU/ifft_count_reg[6]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.167    22.487    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.082    CPU/ifft_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                 22.986    

Slack (MET) :             22.986ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.204%)  route 0.960ns (67.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.960    -0.905    CPU/fft_reset
    SLICE_X0Y96          FDCE                                         f  CPU/ifft_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X0Y96          FDCE                                         r  CPU/ifft_count_reg[7]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.167    22.487    
    SLICE_X0Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.082    CPU/ifft_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                 22.986    

Slack (MET) :             22.991ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.303%)  route 0.956ns (67.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.956    -0.909    CPU/fft_reset
    SLICE_X1Y96          FDCE                                         f  CPU/ifft_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X1Y96          FDCE                                         r  CPU/ifft_count_reg[3]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.167    22.487    
    SLICE_X1Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.082    CPU/ifft_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                 22.991    

Slack (MET) :             22.991ns  (required time - arrival time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.303%)  route 0.956ns (67.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.933ns = ( 23.067 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.321ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.726    -2.321    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.456    -1.865 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.956    -0.909    CPU/fft_reset
    SLICE_X1Y96          FDCE                                         f  CPU/ifft_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        1.605    23.067    CPU/clk
    SLICE_X1Y96          FDCE                                         r  CPU/ifft_count_reg[4]/C
                         clock pessimism             -0.414    22.653    
                         clock uncertainty           -0.167    22.487    
    SLICE_X1Y96          FDCE (Recov_fdce_C_CLR)     -0.405    22.082    CPU/ifft_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                 22.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.190    -0.176    CPU/fft_reset
    SLICE_X0Y98          FDCE                                         f  CPU/fft_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y98          FDCE                                         r  CPU/fft_count_reg[5]/C
                         clock pessimism             -0.220    -0.494    
    SLICE_X0Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    CPU/fft_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.190    -0.176    CPU/fft_reset
    SLICE_X0Y98          FDCE                                         f  CPU/fft_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y98          FDCE                                         r  CPU/fft_count_reg[6]/C
                         clock pessimism             -0.220    -0.494    
    SLICE_X0Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    CPU/fft_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.190    -0.176    CPU/fft_reset
    SLICE_X0Y98          FDCE                                         f  CPU/fft_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y98          FDCE                                         r  CPU/fft_count_reg[7]/C
                         clock pessimism             -0.220    -0.494    
    SLICE_X0Y98          FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    CPU/fft_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.372%)  route 0.415ns (74.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.415     0.048    CPU/fft_reset
    SLICE_X1Y97          FDCE                                         f  CPU/ifft_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X1Y97          FDCE                                         r  CPU/ifft_count_reg[0]/C
                         clock pessimism             -0.217    -0.491    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    CPU/ifft_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.372%)  route 0.415ns (74.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.415     0.048    CPU/fft_reset
    SLICE_X1Y97          FDCE                                         f  CPU/ifft_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X1Y97          FDCE                                         r  CPU/ifft_count_reg[1]/C
                         clock pessimism             -0.217    -0.491    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    CPU/ifft_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/ifft_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.372%)  route 0.415ns (74.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.415     0.048    CPU/fft_reset
    SLICE_X1Y97          FDCE                                         f  CPU/ifft_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X1Y97          FDCE                                         r  CPU/ifft_count_reg[2]/C
                         clock pessimism             -0.217    -0.491    
    SLICE_X1Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    CPU/ifft_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[0]/C
                         clock pessimism             -0.217    -0.491    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    CPU/fft_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[1]/C
                         clock pessimism             -0.217    -0.491    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    CPU/fft_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[2]/C
                         clock pessimism             -0.217    -0.491    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    CPU/fft_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 CPU/fft_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fft_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.174%)  route 0.419ns (74.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.605    -0.507    CPU/fft_dff/clk
    SLICE_X1Y98          FDRE                                         r  CPU/fft_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  CPU/fft_dff/q_reg/Q
                         net (fo=16, routed)          0.419     0.053    CPU/fft_reset
    SLICE_X0Y97          FDCE                                         f  CPU/fft_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1420, routed)        0.878    -0.274    CPU/clk
    SLICE_X0Y97          FDCE                                         r  CPU/fft_count_reg[3]/C
                         clock pessimism             -0.217    -0.491    
    SLICE_X0Y97          FDCE (Remov_fdce_C_CLR)     -0.092    -0.583    CPU/fft_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.636    





