
Lab05_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005db0  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  08005fb0  08005fb0  00015fb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006240  08006240  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006240  08006240  00016240  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006248  08006248  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006248  08006248  00016248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800624c  0800624c  0001624c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006250  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007e58  200001dc  0800642c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20008034  0800642c  00028034  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b411  00000000  00000000  0002020a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001f5e  00000000  00000000  0002b61b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000948  00000000  00000000  0002d580  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000820  00000000  00000000  0002dec8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027300  00000000  00000000  0002e6e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000aee9  00000000  00000000  000559e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f3b99  00000000  00000000  000608d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015446a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b68  00000000  00000000  001544e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001dc 	.word	0x200001dc
 800021c:	00000000 	.word	0x00000000
 8000220:	08005f98 	.word	0x08005f98

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e0 	.word	0x200001e0
 800023c:	08005f98 	.word	0x08005f98

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b084      	sub	sp, #16
 80005f4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80005f6:	463b      	mov	r3, r7
 80005f8:	2200      	movs	r2, #0
 80005fa:	601a      	str	r2, [r3, #0]
 80005fc:	605a      	str	r2, [r3, #4]
 80005fe:	609a      	str	r2, [r3, #8]
 8000600:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000602:	4b52      	ldr	r3, [pc, #328]	; (800074c <MX_ADC1_Init+0x15c>)
 8000604:	4a52      	ldr	r2, [pc, #328]	; (8000750 <MX_ADC1_Init+0x160>)
 8000606:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000608:	4b50      	ldr	r3, [pc, #320]	; (800074c <MX_ADC1_Init+0x15c>)
 800060a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800060e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000610:	4b4e      	ldr	r3, [pc, #312]	; (800074c <MX_ADC1_Init+0x15c>)
 8000612:	2200      	movs	r2, #0
 8000614:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000616:	4b4d      	ldr	r3, [pc, #308]	; (800074c <MX_ADC1_Init+0x15c>)
 8000618:	2201      	movs	r2, #1
 800061a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800061c:	4b4b      	ldr	r3, [pc, #300]	; (800074c <MX_ADC1_Init+0x15c>)
 800061e:	2201      	movs	r2, #1
 8000620:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000622:	4b4a      	ldr	r3, [pc, #296]	; (800074c <MX_ADC1_Init+0x15c>)
 8000624:	2200      	movs	r2, #0
 8000626:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800062a:	4b48      	ldr	r3, [pc, #288]	; (800074c <MX_ADC1_Init+0x15c>)
 800062c:	2200      	movs	r2, #0
 800062e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000630:	4b46      	ldr	r3, [pc, #280]	; (800074c <MX_ADC1_Init+0x15c>)
 8000632:	4a48      	ldr	r2, [pc, #288]	; (8000754 <MX_ADC1_Init+0x164>)
 8000634:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000636:	4b45      	ldr	r3, [pc, #276]	; (800074c <MX_ADC1_Init+0x15c>)
 8000638:	2200      	movs	r2, #0
 800063a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 800063c:	4b43      	ldr	r3, [pc, #268]	; (800074c <MX_ADC1_Init+0x15c>)
 800063e:	2208      	movs	r2, #8
 8000640:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000642:	4b42      	ldr	r3, [pc, #264]	; (800074c <MX_ADC1_Init+0x15c>)
 8000644:	2201      	movs	r2, #1
 8000646:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800064a:	4b40      	ldr	r3, [pc, #256]	; (800074c <MX_ADC1_Init+0x15c>)
 800064c:	2201      	movs	r2, #1
 800064e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000650:	483e      	ldr	r0, [pc, #248]	; (800074c <MX_ADC1_Init+0x15c>)
 8000652:	f000 fc8f 	bl	8000f74 <HAL_ADC_Init>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800065c:	f000 fabe 	bl	8000bdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000660:	2300      	movs	r3, #0
 8000662:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000664:	2301      	movs	r3, #1
 8000666:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000668:	2307      	movs	r3, #7
 800066a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800066c:	463b      	mov	r3, r7
 800066e:	4619      	mov	r1, r3
 8000670:	4836      	ldr	r0, [pc, #216]	; (800074c <MX_ADC1_Init+0x15c>)
 8000672:	f000 fdbb 	bl	80011ec <HAL_ADC_ConfigChannel>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800067c:	f000 faae 	bl	8000bdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000680:	2308      	movs	r3, #8
 8000682:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000684:	2302      	movs	r3, #2
 8000686:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000688:	463b      	mov	r3, r7
 800068a:	4619      	mov	r1, r3
 800068c:	482f      	ldr	r0, [pc, #188]	; (800074c <MX_ADC1_Init+0x15c>)
 800068e:	f000 fdad 	bl	80011ec <HAL_ADC_ConfigChannel>
 8000692:	4603      	mov	r3, r0
 8000694:	2b00      	cmp	r3, #0
 8000696:	d001      	beq.n	800069c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000698:	f000 faa0 	bl	8000bdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800069c:	230a      	movs	r3, #10
 800069e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80006a0:	2303      	movs	r3, #3
 80006a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006a4:	463b      	mov	r3, r7
 80006a6:	4619      	mov	r1, r3
 80006a8:	4828      	ldr	r0, [pc, #160]	; (800074c <MX_ADC1_Init+0x15c>)
 80006aa:	f000 fd9f 	bl	80011ec <HAL_ADC_ConfigChannel>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80006b4:	f000 fa92 	bl	8000bdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80006b8:	230d      	movs	r3, #13
 80006ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80006bc:	2304      	movs	r3, #4
 80006be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006c0:	463b      	mov	r3, r7
 80006c2:	4619      	mov	r1, r3
 80006c4:	4821      	ldr	r0, [pc, #132]	; (800074c <MX_ADC1_Init+0x15c>)
 80006c6:	f000 fd91 	bl	80011ec <HAL_ADC_ConfigChannel>
 80006ca:	4603      	mov	r3, r0
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d001      	beq.n	80006d4 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80006d0:	f000 fa84 	bl	8000bdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80006d4:	2303      	movs	r3, #3
 80006d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80006d8:	2305      	movs	r3, #5
 80006da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006dc:	463b      	mov	r3, r7
 80006de:	4619      	mov	r1, r3
 80006e0:	481a      	ldr	r0, [pc, #104]	; (800074c <MX_ADC1_Init+0x15c>)
 80006e2:	f000 fd83 	bl	80011ec <HAL_ADC_ConfigChannel>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80006ec:	f000 fa76 	bl	8000bdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80006f0:	2305      	movs	r3, #5
 80006f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80006f4:	2306      	movs	r3, #6
 80006f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006f8:	463b      	mov	r3, r7
 80006fa:	4619      	mov	r1, r3
 80006fc:	4813      	ldr	r0, [pc, #76]	; (800074c <MX_ADC1_Init+0x15c>)
 80006fe:	f000 fd75 	bl	80011ec <HAL_ADC_ConfigChannel>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000708:	f000 fa68 	bl	8000bdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800070c:	2309      	movs	r3, #9
 800070e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000710:	2307      	movs	r3, #7
 8000712:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000714:	463b      	mov	r3, r7
 8000716:	4619      	mov	r1, r3
 8000718:	480c      	ldr	r0, [pc, #48]	; (800074c <MX_ADC1_Init+0x15c>)
 800071a:	f000 fd67 	bl	80011ec <HAL_ADC_ConfigChannel>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8000724:	f000 fa5a 	bl	8000bdc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000728:	230c      	movs	r3, #12
 800072a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800072c:	2308      	movs	r3, #8
 800072e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000730:	463b      	mov	r3, r7
 8000732:	4619      	mov	r1, r3
 8000734:	4805      	ldr	r0, [pc, #20]	; (800074c <MX_ADC1_Init+0x15c>)
 8000736:	f000 fd59 	bl	80011ec <HAL_ADC_ConfigChannel>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000740:	f000 fa4c 	bl	8000bdc <Error_Handler>
  }

}
 8000744:	bf00      	nop
 8000746:	3710      	adds	r7, #16
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	20000204 	.word	0x20000204
 8000750:	40012000 	.word	0x40012000
 8000754:	0f000001 	.word	0x0f000001

08000758 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b08c      	sub	sp, #48	; 0x30
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000760:	f107 031c 	add.w	r3, r7, #28
 8000764:	2200      	movs	r2, #0
 8000766:	601a      	str	r2, [r3, #0]
 8000768:	605a      	str	r2, [r3, #4]
 800076a:	609a      	str	r2, [r3, #8]
 800076c:	60da      	str	r2, [r3, #12]
 800076e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a45      	ldr	r2, [pc, #276]	; (800088c <HAL_ADC_MspInit+0x134>)
 8000776:	4293      	cmp	r3, r2
 8000778:	f040 8084 	bne.w	8000884 <HAL_ADC_MspInit+0x12c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800077c:	4b44      	ldr	r3, [pc, #272]	; (8000890 <HAL_ADC_MspInit+0x138>)
 800077e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000780:	4a43      	ldr	r2, [pc, #268]	; (8000890 <HAL_ADC_MspInit+0x138>)
 8000782:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000786:	6453      	str	r3, [r2, #68]	; 0x44
 8000788:	4b41      	ldr	r3, [pc, #260]	; (8000890 <HAL_ADC_MspInit+0x138>)
 800078a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800078c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000790:	61bb      	str	r3, [r7, #24]
 8000792:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000794:	4b3e      	ldr	r3, [pc, #248]	; (8000890 <HAL_ADC_MspInit+0x138>)
 8000796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000798:	4a3d      	ldr	r2, [pc, #244]	; (8000890 <HAL_ADC_MspInit+0x138>)
 800079a:	f043 0304 	orr.w	r3, r3, #4
 800079e:	6313      	str	r3, [r2, #48]	; 0x30
 80007a0:	4b3b      	ldr	r3, [pc, #236]	; (8000890 <HAL_ADC_MspInit+0x138>)
 80007a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a4:	f003 0304 	and.w	r3, r3, #4
 80007a8:	617b      	str	r3, [r7, #20]
 80007aa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ac:	4b38      	ldr	r3, [pc, #224]	; (8000890 <HAL_ADC_MspInit+0x138>)
 80007ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b0:	4a37      	ldr	r2, [pc, #220]	; (8000890 <HAL_ADC_MspInit+0x138>)
 80007b2:	f043 0301 	orr.w	r3, r3, #1
 80007b6:	6313      	str	r3, [r2, #48]	; 0x30
 80007b8:	4b35      	ldr	r3, [pc, #212]	; (8000890 <HAL_ADC_MspInit+0x138>)
 80007ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007bc:	f003 0301 	and.w	r3, r3, #1
 80007c0:	613b      	str	r3, [r7, #16]
 80007c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c4:	4b32      	ldr	r3, [pc, #200]	; (8000890 <HAL_ADC_MspInit+0x138>)
 80007c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c8:	4a31      	ldr	r2, [pc, #196]	; (8000890 <HAL_ADC_MspInit+0x138>)
 80007ca:	f043 0302 	orr.w	r3, r3, #2
 80007ce:	6313      	str	r3, [r2, #48]	; 0x30
 80007d0:	4b2f      	ldr	r3, [pc, #188]	; (8000890 <HAL_ADC_MspInit+0x138>)
 80007d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d4:	f003 0302 	and.w	r3, r3, #2
 80007d8:	60fb      	str	r3, [r7, #12]
 80007da:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA5     ------> ADC1_IN5
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80007dc:	230d      	movs	r3, #13
 80007de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007e0:	2303      	movs	r3, #3
 80007e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e4:	2300      	movs	r3, #0
 80007e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007e8:	f107 031c 	add.w	r3, r7, #28
 80007ec:	4619      	mov	r1, r3
 80007ee:	4829      	ldr	r0, [pc, #164]	; (8000894 <HAL_ADC_MspInit+0x13c>)
 80007f0:	f001 fc4a 	bl	8002088 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_5;
 80007f4:	2329      	movs	r3, #41	; 0x29
 80007f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007f8:	2303      	movs	r3, #3
 80007fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fc:	2300      	movs	r3, #0
 80007fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000800:	f107 031c 	add.w	r3, r7, #28
 8000804:	4619      	mov	r1, r3
 8000806:	4824      	ldr	r0, [pc, #144]	; (8000898 <HAL_ADC_MspInit+0x140>)
 8000808:	f001 fc3e 	bl	8002088 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800080c:	2303      	movs	r3, #3
 800080e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000810:	2303      	movs	r3, #3
 8000812:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000814:	2300      	movs	r3, #0
 8000816:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000818:	f107 031c 	add.w	r3, r7, #28
 800081c:	4619      	mov	r1, r3
 800081e:	481f      	ldr	r0, [pc, #124]	; (800089c <HAL_ADC_MspInit+0x144>)
 8000820:	f001 fc32 	bl	8002088 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000824:	4b1e      	ldr	r3, [pc, #120]	; (80008a0 <HAL_ADC_MspInit+0x148>)
 8000826:	4a1f      	ldr	r2, [pc, #124]	; (80008a4 <HAL_ADC_MspInit+0x14c>)
 8000828:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800082a:	4b1d      	ldr	r3, [pc, #116]	; (80008a0 <HAL_ADC_MspInit+0x148>)
 800082c:	2200      	movs	r2, #0
 800082e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000830:	4b1b      	ldr	r3, [pc, #108]	; (80008a0 <HAL_ADC_MspInit+0x148>)
 8000832:	2200      	movs	r2, #0
 8000834:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000836:	4b1a      	ldr	r3, [pc, #104]	; (80008a0 <HAL_ADC_MspInit+0x148>)
 8000838:	2200      	movs	r2, #0
 800083a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800083c:	4b18      	ldr	r3, [pc, #96]	; (80008a0 <HAL_ADC_MspInit+0x148>)
 800083e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000842:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000844:	4b16      	ldr	r3, [pc, #88]	; (80008a0 <HAL_ADC_MspInit+0x148>)
 8000846:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800084a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800084c:	4b14      	ldr	r3, [pc, #80]	; (80008a0 <HAL_ADC_MspInit+0x148>)
 800084e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000852:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000854:	4b12      	ldr	r3, [pc, #72]	; (80008a0 <HAL_ADC_MspInit+0x148>)
 8000856:	f44f 7280 	mov.w	r2, #256	; 0x100
 800085a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800085c:	4b10      	ldr	r3, [pc, #64]	; (80008a0 <HAL_ADC_MspInit+0x148>)
 800085e:	2200      	movs	r2, #0
 8000860:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000862:	4b0f      	ldr	r3, [pc, #60]	; (80008a0 <HAL_ADC_MspInit+0x148>)
 8000864:	2200      	movs	r2, #0
 8000866:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000868:	480d      	ldr	r0, [pc, #52]	; (80008a0 <HAL_ADC_MspInit+0x148>)
 800086a:	f001 f897 	bl	800199c <HAL_DMA_Init>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <HAL_ADC_MspInit+0x120>
    {
      Error_Handler();
 8000874:	f000 f9b2 	bl	8000bdc <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	4a09      	ldr	r2, [pc, #36]	; (80008a0 <HAL_ADC_MspInit+0x148>)
 800087c:	639a      	str	r2, [r3, #56]	; 0x38
 800087e:	4a08      	ldr	r2, [pc, #32]	; (80008a0 <HAL_ADC_MspInit+0x148>)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000884:	bf00      	nop
 8000886:	3730      	adds	r7, #48	; 0x30
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	40012000 	.word	0x40012000
 8000890:	40023800 	.word	0x40023800
 8000894:	40020800 	.word	0x40020800
 8000898:	40020000 	.word	0x40020000
 800089c:	40020400 	.word	0x40020400
 80008a0:	2000024c 	.word	0x2000024c
 80008a4:	40026410 	.word	0x40026410

080008a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80008ae:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <MX_DMA_Init+0x38>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	4a0b      	ldr	r2, [pc, #44]	; (80008e0 <MX_DMA_Init+0x38>)
 80008b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80008b8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ba:	4b09      	ldr	r3, [pc, #36]	; (80008e0 <MX_DMA_Init+0x38>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 2, 0);
 80008c6:	2200      	movs	r2, #0
 80008c8:	2102      	movs	r1, #2
 80008ca:	2038      	movs	r0, #56	; 0x38
 80008cc:	f001 f82f 	bl	800192e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008d0:	2038      	movs	r0, #56	; 0x38
 80008d2:	f001 f848 	bl	8001966 <HAL_NVIC_EnableIRQ>

}
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	40023800 	.word	0x40023800

080008e4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b08a      	sub	sp, #40	; 0x28
 80008e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ea:	f107 0314 	add.w	r3, r7, #20
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	605a      	str	r2, [r3, #4]
 80008f4:	609a      	str	r2, [r3, #8]
 80008f6:	60da      	str	r2, [r3, #12]
 80008f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008fa:	4b2e      	ldr	r3, [pc, #184]	; (80009b4 <MX_GPIO_Init+0xd0>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fe:	4a2d      	ldr	r2, [pc, #180]	; (80009b4 <MX_GPIO_Init+0xd0>)
 8000900:	f043 0304 	orr.w	r3, r3, #4
 8000904:	6313      	str	r3, [r2, #48]	; 0x30
 8000906:	4b2b      	ldr	r3, [pc, #172]	; (80009b4 <MX_GPIO_Init+0xd0>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090a:	f003 0304 	and.w	r3, r3, #4
 800090e:	613b      	str	r3, [r7, #16]
 8000910:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000912:	4b28      	ldr	r3, [pc, #160]	; (80009b4 <MX_GPIO_Init+0xd0>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000916:	4a27      	ldr	r2, [pc, #156]	; (80009b4 <MX_GPIO_Init+0xd0>)
 8000918:	f043 0301 	orr.w	r3, r3, #1
 800091c:	6313      	str	r3, [r2, #48]	; 0x30
 800091e:	4b25      	ldr	r3, [pc, #148]	; (80009b4 <MX_GPIO_Init+0xd0>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	f003 0301 	and.w	r3, r3, #1
 8000926:	60fb      	str	r3, [r7, #12]
 8000928:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800092a:	4b22      	ldr	r3, [pc, #136]	; (80009b4 <MX_GPIO_Init+0xd0>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	4a21      	ldr	r2, [pc, #132]	; (80009b4 <MX_GPIO_Init+0xd0>)
 8000930:	f043 0302 	orr.w	r3, r3, #2
 8000934:	6313      	str	r3, [r2, #48]	; 0x30
 8000936:	4b1f      	ldr	r3, [pc, #124]	; (80009b4 <MX_GPIO_Init+0xd0>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	f003 0302 	and.w	r3, r3, #2
 800093e:	60bb      	str	r3, [r7, #8]
 8000940:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000942:	4b1c      	ldr	r3, [pc, #112]	; (80009b4 <MX_GPIO_Init+0xd0>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000946:	4a1b      	ldr	r2, [pc, #108]	; (80009b4 <MX_GPIO_Init+0xd0>)
 8000948:	f043 0308 	orr.w	r3, r3, #8
 800094c:	6313      	str	r3, [r2, #48]	; 0x30
 800094e:	4b19      	ldr	r3, [pc, #100]	; (80009b4 <MX_GPIO_Init+0xd0>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000952:	f003 0308 	and.w	r3, r3, #8
 8000956:	607b      	str	r3, [r7, #4]
 8000958:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_SET);
 800095a:	2201      	movs	r2, #1
 800095c:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000960:	4815      	ldr	r0, [pc, #84]	; (80009b8 <MX_GPIO_Init+0xd4>)
 8000962:	f001 fd3b 	bl	80023dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000966:	2200      	movs	r2, #0
 8000968:	2180      	movs	r1, #128	; 0x80
 800096a:	4814      	ldr	r0, [pc, #80]	; (80009bc <MX_GPIO_Init+0xd8>)
 800096c:	f001 fd36 	bl	80023dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8000970:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000974:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000976:	2311      	movs	r3, #17
 8000978:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	2300      	movs	r3, #0
 8000980:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000982:	f107 0314 	add.w	r3, r7, #20
 8000986:	4619      	mov	r1, r3
 8000988:	480b      	ldr	r0, [pc, #44]	; (80009b8 <MX_GPIO_Init+0xd4>)
 800098a:	f001 fb7d 	bl	8002088 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800098e:	2380      	movs	r3, #128	; 0x80
 8000990:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000992:	2301      	movs	r3, #1
 8000994:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099a:	2300      	movs	r3, #0
 800099c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800099e:	f107 0314 	add.w	r3, r7, #20
 80009a2:	4619      	mov	r1, r3
 80009a4:	4805      	ldr	r0, [pc, #20]	; (80009bc <MX_GPIO_Init+0xd8>)
 80009a6:	f001 fb6f 	bl	8002088 <HAL_GPIO_Init>

}
 80009aa:	bf00      	nop
 80009ac:	3728      	adds	r7, #40	; 0x28
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	40023800 	.word	0x40023800
 80009b8:	40020800 	.word	0x40020800
 80009bc:	40020400 	.word	0x40020400

080009c0 <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009c8:	2200      	movs	r2, #0
 80009ca:	2180      	movs	r1, #128	; 0x80
 80009cc:	4803      	ldr	r0, [pc, #12]	; (80009dc <HAL_ADC_ConvCpltCallback+0x1c>)
 80009ce:	f001 fd05 	bl	80023dc <HAL_GPIO_WritePin>
}
 80009d2:	bf00      	nop
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40020400 	.word	0x40020400

080009e0 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80009e8:	2201      	movs	r2, #1
 80009ea:	2180      	movs	r1, #128	; 0x80
 80009ec:	4803      	ldr	r0, [pc, #12]	; (80009fc <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 80009ee:	f001 fcf5 	bl	80023dc <HAL_GPIO_WritePin>
}
 80009f2:	bf00      	nop
 80009f4:	3708      	adds	r7, #8
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40020400 	.word	0x40020400

08000a00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a06:	f000 fa36 	bl	8000e76 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a0a:	f000 f857 	bl	8000abc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a0e:	f7ff ff69 	bl	80008e4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a12:	f7ff ff49 	bl	80008a8 <MX_DMA_Init>
  MX_ADC1_Init();
 8000a16:	f7ff fdeb 	bl	80005f0 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8000a1a:	f000 f98f 	bl	8000d3c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_val, 8000);
 8000a1e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000a22:	4921      	ldr	r1, [pc, #132]	; (8000aa8 <main+0xa8>)
 8000a24:	4821      	ldr	r0, [pc, #132]	; (8000aac <main+0xac>)
 8000a26:	f000 fae9 	bl	8000ffc <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  adc_val[1]=adc_val[2];
 8000a2a:	4b1f      	ldr	r3, [pc, #124]	; (8000aa8 <main+0xa8>)
 8000a2c:	689b      	ldr	r3, [r3, #8]
 8000a2e:	4a1e      	ldr	r2, [pc, #120]	; (8000aa8 <main+0xa8>)
 8000a30:	6053      	str	r3, [r2, #4]
	  for (int i = 0; i < 8; i++) {
 8000a32:	2300      	movs	r3, #0
 8000a34:	617b      	str	r3, [r7, #20]
 8000a36:	e020      	b.n	8000a7a <main+0x7a>
	  			char tmp[15];
	  			int len = sprintf(tmp, "%.2f  ", (((double)adc_val[i])/4095.0)*3.3);
 8000a38:	4a1b      	ldr	r2, [pc, #108]	; (8000aa8 <main+0xa8>)
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a40:	ee07 3a90 	vmov	s15, r3
 8000a44:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000a48:	ed9f 5b13 	vldr	d5, [pc, #76]	; 8000a98 <main+0x98>
 8000a4c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000a50:	ed9f 6b13 	vldr	d6, [pc, #76]	; 8000aa0 <main+0xa0>
 8000a54:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000a58:	4638      	mov	r0, r7
 8000a5a:	ec53 2b17 	vmov	r2, r3, d7
 8000a5e:	4914      	ldr	r1, [pc, #80]	; (8000ab0 <main+0xb0>)
 8000a60:	f003 ff26 	bl	80048b0 <siprintf>
 8000a64:	6138      	str	r0, [r7, #16]
	  			HAL_UART_Transmit(&huart3, (unsigned char*) tmp, len, 100);
 8000a66:	693b      	ldr	r3, [r7, #16]
 8000a68:	b29a      	uxth	r2, r3
 8000a6a:	4639      	mov	r1, r7
 8000a6c:	2364      	movs	r3, #100	; 0x64
 8000a6e:	4811      	ldr	r0, [pc, #68]	; (8000ab4 <main+0xb4>)
 8000a70:	f002 fe12 	bl	8003698 <HAL_UART_Transmit>
	  for (int i = 0; i < 8; i++) {
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	3301      	adds	r3, #1
 8000a78:	617b      	str	r3, [r7, #20]
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	2b07      	cmp	r3, #7
 8000a7e:	dddb      	ble.n	8000a38 <main+0x38>
	  		}
	  HAL_Delay(300);
 8000a80:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000a84:	f000 fa54 	bl	8000f30 <HAL_Delay>
	  HAL_UART_Transmit(&huart3, (unsigned char*)"\r\n", 2, 100);
 8000a88:	2364      	movs	r3, #100	; 0x64
 8000a8a:	2202      	movs	r2, #2
 8000a8c:	490a      	ldr	r1, [pc, #40]	; (8000ab8 <main+0xb8>)
 8000a8e:	4809      	ldr	r0, [pc, #36]	; (8000ab4 <main+0xb4>)
 8000a90:	f002 fe02 	bl	8003698 <HAL_UART_Transmit>
	  adc_val[1]=adc_val[2];
 8000a94:	e7c9      	b.n	8000a2a <main+0x2a>
 8000a96:	bf00      	nop
 8000a98:	00000000 	.word	0x00000000
 8000a9c:	40affe00 	.word	0x40affe00
 8000aa0:	66666666 	.word	0x66666666
 8000aa4:	400a6666 	.word	0x400a6666
 8000aa8:	200002ac 	.word	0x200002ac
 8000aac:	20000204 	.word	0x20000204
 8000ab0:	08005fb8 	.word	0x08005fb8
 8000ab4:	20007fac 	.word	0x20007fac
 8000ab8:	08005fc0 	.word	0x08005fc0

08000abc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b0b8      	sub	sp, #224	; 0xe0
 8000ac0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ac2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000ac6:	2234      	movs	r2, #52	; 0x34
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4618      	mov	r0, r3
 8000acc:	f003 faac 	bl	8004028 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ad0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]
 8000ad8:	605a      	str	r2, [r3, #4]
 8000ada:	609a      	str	r2, [r3, #8]
 8000adc:	60da      	str	r2, [r3, #12]
 8000ade:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ae0:	f107 0308 	add.w	r3, r7, #8
 8000ae4:	2290      	movs	r2, #144	; 0x90
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f003 fa9d 	bl	8004028 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aee:	4b39      	ldr	r3, [pc, #228]	; (8000bd4 <SystemClock_Config+0x118>)
 8000af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000af2:	4a38      	ldr	r2, [pc, #224]	; (8000bd4 <SystemClock_Config+0x118>)
 8000af4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000af8:	6413      	str	r3, [r2, #64]	; 0x40
 8000afa:	4b36      	ldr	r3, [pc, #216]	; (8000bd4 <SystemClock_Config+0x118>)
 8000afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b02:	607b      	str	r3, [r7, #4]
 8000b04:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b06:	4b34      	ldr	r3, [pc, #208]	; (8000bd8 <SystemClock_Config+0x11c>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4a33      	ldr	r2, [pc, #204]	; (8000bd8 <SystemClock_Config+0x11c>)
 8000b0c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000b10:	6013      	str	r3, [r2, #0]
 8000b12:	4b31      	ldr	r3, [pc, #196]	; (8000bd8 <SystemClock_Config+0x11c>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b1a:	603b      	str	r3, [r7, #0]
 8000b1c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b24:	2301      	movs	r3, #1
 8000b26:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b2a:	2310      	movs	r3, #16
 8000b2c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b30:	2302      	movs	r3, #2
 8000b32:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b36:	2300      	movs	r3, #0
 8000b38:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b3c:	2308      	movs	r3, #8
 8000b3e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000b42:	23d8      	movs	r3, #216	; 0xd8
 8000b44:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b48:	2302      	movs	r3, #2
 8000b4a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b54:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f001 fca9 	bl	80024b0 <HAL_RCC_OscConfig>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000b64:	f000 f83a 	bl	8000bdc <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000b68:	f001 fc52 	bl	8002410 <HAL_PWREx_EnableOverDrive>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000b72:	f000 f833 	bl	8000bdc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b76:	230f      	movs	r3, #15
 8000b78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b82:	2300      	movs	r3, #0
 8000b84:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b88:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b8c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000b98:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000b9c:	2107      	movs	r1, #7
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f001 ff34 	bl	8002a0c <HAL_RCC_ClockConfig>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8000baa:	f000 f817 	bl	8000bdc <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000bae:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bb2:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bb8:	f107 0308 	add.w	r3, r7, #8
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f002 f8f7 	bl	8002db0 <HAL_RCCEx_PeriphCLKConfig>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <SystemClock_Config+0x110>
  {
    Error_Handler();
 8000bc8:	f000 f808 	bl	8000bdc <Error_Handler>
  }
}
 8000bcc:	bf00      	nop
 8000bce:	37e0      	adds	r7, #224	; 0xe0
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	40023800 	.word	0x40023800
 8000bd8:	40007000 	.word	0x40007000

08000bdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
	...

08000bec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000bf2:	4b0f      	ldr	r3, [pc, #60]	; (8000c30 <HAL_MspInit+0x44>)
 8000bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bf6:	4a0e      	ldr	r2, [pc, #56]	; (8000c30 <HAL_MspInit+0x44>)
 8000bf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bfc:	6413      	str	r3, [r2, #64]	; 0x40
 8000bfe:	4b0c      	ldr	r3, [pc, #48]	; (8000c30 <HAL_MspInit+0x44>)
 8000c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c06:	607b      	str	r3, [r7, #4]
 8000c08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c0a:	4b09      	ldr	r3, [pc, #36]	; (8000c30 <HAL_MspInit+0x44>)
 8000c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c0e:	4a08      	ldr	r2, [pc, #32]	; (8000c30 <HAL_MspInit+0x44>)
 8000c10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c14:	6453      	str	r3, [r2, #68]	; 0x44
 8000c16:	4b06      	ldr	r3, [pc, #24]	; (8000c30 <HAL_MspInit+0x44>)
 8000c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c1e:	603b      	str	r3, [r7, #0]
 8000c20:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8000c22:	2005      	movs	r0, #5
 8000c24:	f000 fe78 	bl	8001918 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c28:	bf00      	nop
 8000c2a:	3708      	adds	r7, #8
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40023800 	.word	0x40023800

08000c34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c38:	bf00      	nop
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr

08000c42 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c42:	b480      	push	{r7}
 8000c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c46:	e7fe      	b.n	8000c46 <HardFault_Handler+0x4>

08000c48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c4c:	e7fe      	b.n	8000c4c <MemManage_Handler+0x4>

08000c4e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c52:	e7fe      	b.n	8000c52 <BusFault_Handler+0x4>

08000c54 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c58:	e7fe      	b.n	8000c58 <UsageFault_Handler+0x4>

08000c5a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c5e:	bf00      	nop
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr

08000c68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c6c:	bf00      	nop
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr

08000c76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c76:	b480      	push	{r7}
 8000c78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c7a:	bf00      	nop
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr

08000c84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c88:	f000 f932 	bl	8000ef0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c8c:	bf00      	nop
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000c94:	4802      	ldr	r0, [pc, #8]	; (8000ca0 <DMA2_Stream0_IRQHandler+0x10>)
 8000c96:	f000 ff8f 	bl	8001bb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000c9a:	bf00      	nop
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	2000024c 	.word	0x2000024c

08000ca4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cac:	4a14      	ldr	r2, [pc, #80]	; (8000d00 <_sbrk+0x5c>)
 8000cae:	4b15      	ldr	r3, [pc, #84]	; (8000d04 <_sbrk+0x60>)
 8000cb0:	1ad3      	subs	r3, r2, r3
 8000cb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cb8:	4b13      	ldr	r3, [pc, #76]	; (8000d08 <_sbrk+0x64>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d102      	bne.n	8000cc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cc0:	4b11      	ldr	r3, [pc, #68]	; (8000d08 <_sbrk+0x64>)
 8000cc2:	4a12      	ldr	r2, [pc, #72]	; (8000d0c <_sbrk+0x68>)
 8000cc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cc6:	4b10      	ldr	r3, [pc, #64]	; (8000d08 <_sbrk+0x64>)
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	693a      	ldr	r2, [r7, #16]
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	d207      	bcs.n	8000ce4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cd4:	f003 f97e 	bl	8003fd4 <__errno>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	230c      	movs	r3, #12
 8000cdc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000cde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ce2:	e009      	b.n	8000cf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ce4:	4b08      	ldr	r3, [pc, #32]	; (8000d08 <_sbrk+0x64>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cea:	4b07      	ldr	r3, [pc, #28]	; (8000d08 <_sbrk+0x64>)
 8000cec:	681a      	ldr	r2, [r3, #0]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	4413      	add	r3, r2
 8000cf2:	4a05      	ldr	r2, [pc, #20]	; (8000d08 <_sbrk+0x64>)
 8000cf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cf6:	68fb      	ldr	r3, [r7, #12]
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3718      	adds	r7, #24
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	20080000 	.word	0x20080000
 8000d04:	00000400 	.word	0x00000400
 8000d08:	200001f8 	.word	0x200001f8
 8000d0c:	20008038 	.word	0x20008038

08000d10 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d14:	4b08      	ldr	r3, [pc, #32]	; (8000d38 <SystemInit+0x28>)
 8000d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d1a:	4a07      	ldr	r2, [pc, #28]	; (8000d38 <SystemInit+0x28>)
 8000d1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d24:	4b04      	ldr	r3, [pc, #16]	; (8000d38 <SystemInit+0x28>)
 8000d26:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d2a:	609a      	str	r2, [r3, #8]
#endif
}
 8000d2c:	bf00      	nop
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	e000ed00 	.word	0xe000ed00

08000d3c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8000d40:	4b14      	ldr	r3, [pc, #80]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d42:	4a15      	ldr	r2, [pc, #84]	; (8000d98 <MX_USART3_UART_Init+0x5c>)
 8000d44:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d46:	4b13      	ldr	r3, [pc, #76]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d4c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d4e:	4b11      	ldr	r3, [pc, #68]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d54:	4b0f      	ldr	r3, [pc, #60]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d5a:	4b0e      	ldr	r3, [pc, #56]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d60:	4b0c      	ldr	r3, [pc, #48]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d62:	220c      	movs	r2, #12
 8000d64:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d66:	4b0b      	ldr	r3, [pc, #44]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d6c:	4b09      	ldr	r3, [pc, #36]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d72:	4b08      	ldr	r3, [pc, #32]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d78:	4b06      	ldr	r3, [pc, #24]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d7e:	4805      	ldr	r0, [pc, #20]	; (8000d94 <MX_USART3_UART_Init+0x58>)
 8000d80:	f002 fc3c 	bl	80035fc <HAL_UART_Init>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000d8a:	f7ff ff27 	bl	8000bdc <Error_Handler>
  }

}
 8000d8e:	bf00      	nop
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	20007fac 	.word	0x20007fac
 8000d98:	40004800 	.word	0x40004800

08000d9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b08a      	sub	sp, #40	; 0x28
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da4:	f107 0314 	add.w	r3, r7, #20
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	60da      	str	r2, [r3, #12]
 8000db2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a17      	ldr	r2, [pc, #92]	; (8000e18 <HAL_UART_MspInit+0x7c>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d128      	bne.n	8000e10 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000dbe:	4b17      	ldr	r3, [pc, #92]	; (8000e1c <HAL_UART_MspInit+0x80>)
 8000dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc2:	4a16      	ldr	r2, [pc, #88]	; (8000e1c <HAL_UART_MspInit+0x80>)
 8000dc4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dc8:	6413      	str	r3, [r2, #64]	; 0x40
 8000dca:	4b14      	ldr	r3, [pc, #80]	; (8000e1c <HAL_UART_MspInit+0x80>)
 8000dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000dd2:	613b      	str	r3, [r7, #16]
 8000dd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dd6:	4b11      	ldr	r3, [pc, #68]	; (8000e1c <HAL_UART_MspInit+0x80>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dda:	4a10      	ldr	r2, [pc, #64]	; (8000e1c <HAL_UART_MspInit+0x80>)
 8000ddc:	f043 0308 	orr.w	r3, r3, #8
 8000de0:	6313      	str	r3, [r2, #48]	; 0x30
 8000de2:	4b0e      	ldr	r3, [pc, #56]	; (8000e1c <HAL_UART_MspInit+0x80>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de6:	f003 0308 	and.w	r3, r3, #8
 8000dea:	60fb      	str	r3, [r7, #12]
 8000dec:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000dee:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000df2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df4:	2302      	movs	r3, #2
 8000df6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfc:	2303      	movs	r3, #3
 8000dfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e00:	2307      	movs	r3, #7
 8000e02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4805      	ldr	r0, [pc, #20]	; (8000e20 <HAL_UART_MspInit+0x84>)
 8000e0c:	f001 f93c 	bl	8002088 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000e10:	bf00      	nop
 8000e12:	3728      	adds	r7, #40	; 0x28
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40004800 	.word	0x40004800
 8000e1c:	40023800 	.word	0x40023800
 8000e20:	40020c00 	.word	0x40020c00

08000e24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e5c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000e28:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000e2a:	e003      	b.n	8000e34 <LoopCopyDataInit>

08000e2c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000e2c:	4b0c      	ldr	r3, [pc, #48]	; (8000e60 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000e2e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000e30:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000e32:	3104      	adds	r1, #4

08000e34 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000e34:	480b      	ldr	r0, [pc, #44]	; (8000e64 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000e36:	4b0c      	ldr	r3, [pc, #48]	; (8000e68 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000e38:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000e3a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000e3c:	d3f6      	bcc.n	8000e2c <CopyDataInit>
  ldr  r2, =_sbss
 8000e3e:	4a0b      	ldr	r2, [pc, #44]	; (8000e6c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000e40:	e002      	b.n	8000e48 <LoopFillZerobss>

08000e42 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000e42:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000e44:	f842 3b04 	str.w	r3, [r2], #4

08000e48 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000e48:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000e4a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000e4c:	d3f9      	bcc.n	8000e42 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e4e:	f7ff ff5f 	bl	8000d10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e52:	f003 f8c5 	bl	8003fe0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e56:	f7ff fdd3 	bl	8000a00 <main>
  bx  lr    
 8000e5a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e5c:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8000e60:	08006250 	.word	0x08006250
  ldr  r0, =_sdata
 8000e64:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000e68:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8000e6c:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8000e70:	20008034 	.word	0x20008034

08000e74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e74:	e7fe      	b.n	8000e74 <ADC_IRQHandler>

08000e76 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e7a:	2003      	movs	r0, #3
 8000e7c:	f000 fd4c 	bl	8001918 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e80:	2000      	movs	r0, #0
 8000e82:	f000 f805 	bl	8000e90 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000e86:	f7ff feb1 	bl	8000bec <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000e8a:	2300      	movs	r3, #0
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e98:	4b12      	ldr	r3, [pc, #72]	; (8000ee4 <HAL_InitTick+0x54>)
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	4b12      	ldr	r3, [pc, #72]	; (8000ee8 <HAL_InitTick+0x58>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ea6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f000 fd67 	bl	8001982 <HAL_SYSTICK_Config>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e00e      	b.n	8000edc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b0f      	cmp	r3, #15
 8000ec2:	d80a      	bhi.n	8000eda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	6879      	ldr	r1, [r7, #4]
 8000ec8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ecc:	f000 fd2f 	bl	800192e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ed0:	4a06      	ldr	r2, [pc, #24]	; (8000eec <HAL_InitTick+0x5c>)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	e000      	b.n	8000edc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	20000000 	.word	0x20000000
 8000ee8:	20000008 	.word	0x20000008
 8000eec:	20000004 	.word	0x20000004

08000ef0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ef4:	4b06      	ldr	r3, [pc, #24]	; (8000f10 <HAL_IncTick+0x20>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <HAL_IncTick+0x24>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4413      	add	r3, r2
 8000f00:	4a04      	ldr	r2, [pc, #16]	; (8000f14 <HAL_IncTick+0x24>)
 8000f02:	6013      	str	r3, [r2, #0]
}
 8000f04:	bf00      	nop
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	20000008 	.word	0x20000008
 8000f14:	2000802c 	.word	0x2000802c

08000f18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f1c:	4b03      	ldr	r3, [pc, #12]	; (8000f2c <HAL_GetTick+0x14>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	2000802c 	.word	0x2000802c

08000f30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f38:	f7ff ffee 	bl	8000f18 <HAL_GetTick>
 8000f3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f48:	d005      	beq.n	8000f56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f4a:	4b09      	ldr	r3, [pc, #36]	; (8000f70 <HAL_Delay+0x40>)
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	461a      	mov	r2, r3
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	4413      	add	r3, r2
 8000f54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f56:	bf00      	nop
 8000f58:	f7ff ffde 	bl	8000f18 <HAL_GetTick>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	68bb      	ldr	r3, [r7, #8]
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	68fa      	ldr	r2, [r7, #12]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d8f7      	bhi.n	8000f58 <HAL_Delay+0x28>
  {
  }
}
 8000f68:	bf00      	nop
 8000f6a:	3710      	adds	r7, #16
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	20000008 	.word	0x20000008

08000f74 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d101      	bne.n	8000f8a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
 8000f88:	e031      	b.n	8000fee <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d109      	bne.n	8000fa6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f7ff fbe0 	bl	8000758 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000faa:	f003 0310 	and.w	r3, r3, #16
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d116      	bne.n	8000fe0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fb6:	4b10      	ldr	r3, [pc, #64]	; (8000ff8 <HAL_ADC_Init+0x84>)
 8000fb8:	4013      	ands	r3, r2
 8000fba:	f043 0202 	orr.w	r2, r3, #2
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f000 fa5c 	bl	8001480 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2200      	movs	r2, #0
 8000fcc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd2:	f023 0303 	bic.w	r3, r3, #3
 8000fd6:	f043 0201 	orr.w	r2, r3, #1
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	641a      	str	r2, [r3, #64]	; 0x40
 8000fde:	e001      	b.n	8000fe4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3710      	adds	r7, #16
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	ffffeefd 	.word	0xffffeefd

08000ffc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b086      	sub	sp, #24
 8001000:	af00      	add	r7, sp, #0
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	60b9      	str	r1, [r7, #8]
 8001006:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8001008:	2300      	movs	r3, #0
 800100a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001012:	2b01      	cmp	r3, #1
 8001014:	d101      	bne.n	800101a <HAL_ADC_Start_DMA+0x1e>
 8001016:	2302      	movs	r3, #2
 8001018:	e0c7      	b.n	80011aa <HAL_ADC_Start_DMA+0x1ae>
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	2201      	movs	r2, #1
 800101e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	689b      	ldr	r3, [r3, #8]
 8001028:	f003 0301 	and.w	r3, r3, #1
 800102c:	2b01      	cmp	r3, #1
 800102e:	d018      	beq.n	8001062 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	689a      	ldr	r2, [r3, #8]
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f042 0201 	orr.w	r2, r2, #1
 800103e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001040:	4b5c      	ldr	r3, [pc, #368]	; (80011b4 <HAL_ADC_Start_DMA+0x1b8>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a5c      	ldr	r2, [pc, #368]	; (80011b8 <HAL_ADC_Start_DMA+0x1bc>)
 8001046:	fba2 2303 	umull	r2, r3, r2, r3
 800104a:	0c9a      	lsrs	r2, r3, #18
 800104c:	4613      	mov	r3, r2
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	4413      	add	r3, r2
 8001052:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8001054:	e002      	b.n	800105c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	3b01      	subs	r3, #1
 800105a:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d1f9      	bne.n	8001056 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	689b      	ldr	r3, [r3, #8]
 8001068:	f003 0301 	and.w	r3, r3, #1
 800106c:	2b01      	cmp	r3, #1
 800106e:	f040 809b 	bne.w	80011a8 <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001076:	4b51      	ldr	r3, [pc, #324]	; (80011bc <HAL_ADC_Start_DMA+0x1c0>)
 8001078:	4013      	ands	r3, r2
 800107a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800108c:	2b00      	cmp	r3, #0
 800108e:	d007      	beq.n	80010a0 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001094:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001098:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80010ac:	d106      	bne.n	80010bc <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010b2:	f023 0206 	bic.w	r2, r3, #6
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	645a      	str	r2, [r3, #68]	; 0x44
 80010ba:	e002      	b.n	80010c2 <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	2200      	movs	r2, #0
 80010c0:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	2200      	movs	r2, #0
 80010c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010ce:	4a3c      	ldr	r2, [pc, #240]	; (80011c0 <HAL_ADC_Start_DMA+0x1c4>)
 80010d0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010d6:	4a3b      	ldr	r2, [pc, #236]	; (80011c4 <HAL_ADC_Start_DMA+0x1c8>)
 80010d8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010de:	4a3a      	ldr	r2, [pc, #232]	; (80011c8 <HAL_ADC_Start_DMA+0x1cc>)
 80010e0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80010ea:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	685a      	ldr	r2, [r3, #4]
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80010fa:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	689a      	ldr	r2, [r3, #8]
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800110a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	334c      	adds	r3, #76	; 0x4c
 8001116:	4619      	mov	r1, r3
 8001118:	68ba      	ldr	r2, [r7, #8]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	f000 fcec 	bl	8001af8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001120:	4b2a      	ldr	r3, [pc, #168]	; (80011cc <HAL_ADC_Start_DMA+0x1d0>)
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f003 031f 	and.w	r3, r3, #31
 8001128:	2b00      	cmp	r3, #0
 800112a:	d10f      	bne.n	800114c <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001136:	2b00      	cmp	r3, #0
 8001138:	d136      	bne.n	80011a8 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	689a      	ldr	r2, [r3, #8]
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001148:	609a      	str	r2, [r3, #8]
 800114a:	e02d      	b.n	80011a8 <HAL_ADC_Start_DMA+0x1ac>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a1f      	ldr	r2, [pc, #124]	; (80011d0 <HAL_ADC_Start_DMA+0x1d4>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d10e      	bne.n	8001174 <HAL_ADC_Start_DMA+0x178>
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001160:	2b00      	cmp	r3, #0
 8001162:	d107      	bne.n	8001174 <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	689a      	ldr	r2, [r3, #8]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001172:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001174:	4b15      	ldr	r3, [pc, #84]	; (80011cc <HAL_ADC_Start_DMA+0x1d0>)
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f003 0310 	and.w	r3, r3, #16
 800117c:	2b00      	cmp	r3, #0
 800117e:	d113      	bne.n	80011a8 <HAL_ADC_Start_DMA+0x1ac>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a13      	ldr	r2, [pc, #76]	; (80011d4 <HAL_ADC_Start_DMA+0x1d8>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d10e      	bne.n	80011a8 <HAL_ADC_Start_DMA+0x1ac>
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001194:	2b00      	cmp	r3, #0
 8001196:	d107      	bne.n	80011a8 <HAL_ADC_Start_DMA+0x1ac>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	689a      	ldr	r2, [r3, #8]
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80011a6:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3718      	adds	r7, #24
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20000000 	.word	0x20000000
 80011b8:	431bde83 	.word	0x431bde83
 80011bc:	fffff8fe 	.word	0xfffff8fe
 80011c0:	08001675 	.word	0x08001675
 80011c4:	0800172f 	.word	0x0800172f
 80011c8:	0800174b 	.word	0x0800174b
 80011cc:	40012300 	.word	0x40012300
 80011d0:	40012000 	.word	0x40012000
 80011d4:	40012200 	.word	0x40012200

080011d8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80011e0:	bf00      	nop
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr

080011ec <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001200:	2b01      	cmp	r3, #1
 8001202:	d101      	bne.n	8001208 <HAL_ADC_ConfigChannel+0x1c>
 8001204:	2302      	movs	r3, #2
 8001206:	e12a      	b.n	800145e <HAL_ADC_ConfigChannel+0x272>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2201      	movs	r2, #1
 800120c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2b09      	cmp	r3, #9
 8001216:	d93a      	bls.n	800128e <HAL_ADC_ConfigChannel+0xa2>
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001220:	d035      	beq.n	800128e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	68d9      	ldr	r1, [r3, #12]
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	b29b      	uxth	r3, r3
 800122e:	461a      	mov	r2, r3
 8001230:	4613      	mov	r3, r2
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	4413      	add	r3, r2
 8001236:	3b1e      	subs	r3, #30
 8001238:	2207      	movs	r2, #7
 800123a:	fa02 f303 	lsl.w	r3, r2, r3
 800123e:	43da      	mvns	r2, r3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	400a      	ands	r2, r1
 8001246:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a87      	ldr	r2, [pc, #540]	; (800146c <HAL_ADC_ConfigChannel+0x280>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d10a      	bne.n	8001268 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	68d9      	ldr	r1, [r3, #12]
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	689b      	ldr	r3, [r3, #8]
 800125c:	061a      	lsls	r2, r3, #24
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	430a      	orrs	r2, r1
 8001264:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001266:	e035      	b.n	80012d4 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	68d9      	ldr	r1, [r3, #12]
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	689a      	ldr	r2, [r3, #8]
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	b29b      	uxth	r3, r3
 8001278:	4618      	mov	r0, r3
 800127a:	4603      	mov	r3, r0
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	4403      	add	r3, r0
 8001280:	3b1e      	subs	r3, #30
 8001282:	409a      	lsls	r2, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	430a      	orrs	r2, r1
 800128a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800128c:	e022      	b.n	80012d4 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	6919      	ldr	r1, [r3, #16]
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	b29b      	uxth	r3, r3
 800129a:	461a      	mov	r2, r3
 800129c:	4613      	mov	r3, r2
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	4413      	add	r3, r2
 80012a2:	2207      	movs	r2, #7
 80012a4:	fa02 f303 	lsl.w	r3, r2, r3
 80012a8:	43da      	mvns	r2, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	400a      	ands	r2, r1
 80012b0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	6919      	ldr	r1, [r3, #16]
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	689a      	ldr	r2, [r3, #8]
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	b29b      	uxth	r3, r3
 80012c2:	4618      	mov	r0, r3
 80012c4:	4603      	mov	r3, r0
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	4403      	add	r3, r0
 80012ca:	409a      	lsls	r2, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	430a      	orrs	r2, r1
 80012d2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	2b06      	cmp	r3, #6
 80012da:	d824      	bhi.n	8001326 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685a      	ldr	r2, [r3, #4]
 80012e6:	4613      	mov	r3, r2
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	4413      	add	r3, r2
 80012ec:	3b05      	subs	r3, #5
 80012ee:	221f      	movs	r2, #31
 80012f0:	fa02 f303 	lsl.w	r3, r2, r3
 80012f4:	43da      	mvns	r2, r3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	400a      	ands	r2, r1
 80012fc:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	b29b      	uxth	r3, r3
 800130a:	4618      	mov	r0, r3
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685a      	ldr	r2, [r3, #4]
 8001310:	4613      	mov	r3, r2
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	4413      	add	r3, r2
 8001316:	3b05      	subs	r3, #5
 8001318:	fa00 f203 	lsl.w	r2, r0, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	430a      	orrs	r2, r1
 8001322:	635a      	str	r2, [r3, #52]	; 0x34
 8001324:	e04c      	b.n	80013c0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	2b0c      	cmp	r3, #12
 800132c:	d824      	bhi.n	8001378 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685a      	ldr	r2, [r3, #4]
 8001338:	4613      	mov	r3, r2
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4413      	add	r3, r2
 800133e:	3b23      	subs	r3, #35	; 0x23
 8001340:	221f      	movs	r2, #31
 8001342:	fa02 f303 	lsl.w	r3, r2, r3
 8001346:	43da      	mvns	r2, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	400a      	ands	r2, r1
 800134e:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	b29b      	uxth	r3, r3
 800135c:	4618      	mov	r0, r3
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	685a      	ldr	r2, [r3, #4]
 8001362:	4613      	mov	r3, r2
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	4413      	add	r3, r2
 8001368:	3b23      	subs	r3, #35	; 0x23
 800136a:	fa00 f203 	lsl.w	r2, r0, r3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	430a      	orrs	r2, r1
 8001374:	631a      	str	r2, [r3, #48]	; 0x30
 8001376:	e023      	b.n	80013c0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685a      	ldr	r2, [r3, #4]
 8001382:	4613      	mov	r3, r2
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	4413      	add	r3, r2
 8001388:	3b41      	subs	r3, #65	; 0x41
 800138a:	221f      	movs	r2, #31
 800138c:	fa02 f303 	lsl.w	r3, r2, r3
 8001390:	43da      	mvns	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	400a      	ands	r2, r1
 8001398:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	4618      	mov	r0, r3
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685a      	ldr	r2, [r3, #4]
 80013ac:	4613      	mov	r3, r2
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	4413      	add	r3, r2
 80013b2:	3b41      	subs	r3, #65	; 0x41
 80013b4:	fa00 f203 	lsl.w	r2, r0, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	430a      	orrs	r2, r1
 80013be:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	4a2a      	ldr	r2, [pc, #168]	; (8001470 <HAL_ADC_ConfigChannel+0x284>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d10a      	bne.n	80013e0 <HAL_ADC_ConfigChannel+0x1f4>
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80013d2:	d105      	bne.n	80013e0 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80013d4:	4b27      	ldr	r3, [pc, #156]	; (8001474 <HAL_ADC_ConfigChannel+0x288>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	4a26      	ldr	r2, [pc, #152]	; (8001474 <HAL_ADC_ConfigChannel+0x288>)
 80013da:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80013de:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a22      	ldr	r2, [pc, #136]	; (8001470 <HAL_ADC_ConfigChannel+0x284>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d109      	bne.n	80013fe <HAL_ADC_ConfigChannel+0x212>
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2b12      	cmp	r3, #18
 80013f0:	d105      	bne.n	80013fe <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80013f2:	4b20      	ldr	r3, [pc, #128]	; (8001474 <HAL_ADC_ConfigChannel+0x288>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	4a1f      	ldr	r2, [pc, #124]	; (8001474 <HAL_ADC_ConfigChannel+0x288>)
 80013f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013fc:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a1b      	ldr	r2, [pc, #108]	; (8001470 <HAL_ADC_ConfigChannel+0x284>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d125      	bne.n	8001454 <HAL_ADC_ConfigChannel+0x268>
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a17      	ldr	r2, [pc, #92]	; (800146c <HAL_ADC_ConfigChannel+0x280>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d003      	beq.n	800141a <HAL_ADC_ConfigChannel+0x22e>
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2b11      	cmp	r3, #17
 8001418:	d11c      	bne.n	8001454 <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800141a:	4b16      	ldr	r3, [pc, #88]	; (8001474 <HAL_ADC_ConfigChannel+0x288>)
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	4a15      	ldr	r2, [pc, #84]	; (8001474 <HAL_ADC_ConfigChannel+0x288>)
 8001420:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001424:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a10      	ldr	r2, [pc, #64]	; (800146c <HAL_ADC_ConfigChannel+0x280>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d111      	bne.n	8001454 <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001430:	4b11      	ldr	r3, [pc, #68]	; (8001478 <HAL_ADC_ConfigChannel+0x28c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a11      	ldr	r2, [pc, #68]	; (800147c <HAL_ADC_ConfigChannel+0x290>)
 8001436:	fba2 2303 	umull	r2, r3, r2, r3
 800143a:	0c9a      	lsrs	r2, r3, #18
 800143c:	4613      	mov	r3, r2
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	4413      	add	r3, r2
 8001442:	005b      	lsls	r3, r3, #1
 8001444:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001446:	e002      	b.n	800144e <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	3b01      	subs	r3, #1
 800144c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d1f9      	bne.n	8001448 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2200      	movs	r2, #0
 8001458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800145c:	2300      	movs	r3, #0
}
 800145e:	4618      	mov	r0, r3
 8001460:	3714      	adds	r7, #20
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	10000012 	.word	0x10000012
 8001470:	40012000 	.word	0x40012000
 8001474:	40012300 	.word	0x40012300
 8001478:	20000000 	.word	0x20000000
 800147c:	431bde83 	.word	0x431bde83

08001480 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001488:	4b78      	ldr	r3, [pc, #480]	; (800166c <ADC_Init+0x1ec>)
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	4a77      	ldr	r2, [pc, #476]	; (800166c <ADC_Init+0x1ec>)
 800148e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001492:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001494:	4b75      	ldr	r3, [pc, #468]	; (800166c <ADC_Init+0x1ec>)
 8001496:	685a      	ldr	r2, [r3, #4]
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	4973      	ldr	r1, [pc, #460]	; (800166c <ADC_Init+0x1ec>)
 800149e:	4313      	orrs	r3, r2
 80014a0:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	685a      	ldr	r2, [r3, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014b0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	6859      	ldr	r1, [r3, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	691b      	ldr	r3, [r3, #16]
 80014bc:	021a      	lsls	r2, r3, #8
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	430a      	orrs	r2, r1
 80014c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	685a      	ldr	r2, [r3, #4]
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80014d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	6859      	ldr	r1, [r3, #4]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	689a      	ldr	r2, [r3, #8]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	430a      	orrs	r2, r1
 80014e6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	689a      	ldr	r2, [r3, #8]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014f6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	6899      	ldr	r1, [r3, #8]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	68da      	ldr	r2, [r3, #12]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	430a      	orrs	r2, r1
 8001508:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800150e:	4a58      	ldr	r2, [pc, #352]	; (8001670 <ADC_Init+0x1f0>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d022      	beq.n	800155a <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	689a      	ldr	r2, [r3, #8]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001522:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	6899      	ldr	r1, [r3, #8]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	430a      	orrs	r2, r1
 8001534:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	689a      	ldr	r2, [r3, #8]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001544:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	6899      	ldr	r1, [r3, #8]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	430a      	orrs	r2, r1
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	e00f      	b.n	800157a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	689a      	ldr	r2, [r3, #8]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001568:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	689a      	ldr	r2, [r3, #8]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001578:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	689a      	ldr	r2, [r3, #8]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f022 0202 	bic.w	r2, r2, #2
 8001588:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	6899      	ldr	r1, [r3, #8]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	005a      	lsls	r2, r3, #1
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	430a      	orrs	r2, r1
 800159c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d01b      	beq.n	80015e0 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	685a      	ldr	r2, [r3, #4]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80015b6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	685a      	ldr	r2, [r3, #4]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80015c6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	6859      	ldr	r1, [r3, #4]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d2:	3b01      	subs	r3, #1
 80015d4:	035a      	lsls	r2, r3, #13
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	430a      	orrs	r2, r1
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	e007      	b.n	80015f0 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	685a      	ldr	r2, [r3, #4]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80015fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	3b01      	subs	r3, #1
 800160c:	051a      	lsls	r2, r3, #20
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	430a      	orrs	r2, r1
 8001614:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	689a      	ldr	r2, [r3, #8]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001624:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	6899      	ldr	r1, [r3, #8]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001632:	025a      	lsls	r2, r3, #9
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	430a      	orrs	r2, r1
 800163a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	689a      	ldr	r2, [r3, #8]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800164a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	6899      	ldr	r1, [r3, #8]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	695b      	ldr	r3, [r3, #20]
 8001656:	029a      	lsls	r2, r3, #10
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	430a      	orrs	r2, r1
 800165e:	609a      	str	r2, [r3, #8]
}
 8001660:	bf00      	nop
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	40012300 	.word	0x40012300
 8001670:	0f000001 	.word	0x0f000001

08001674 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001680:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001686:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800168a:	2b00      	cmp	r3, #0
 800168c:	d13c      	bne.n	8001708 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001692:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d12b      	bne.n	8001700 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d127      	bne.n	8001700 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016b6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d006      	beq.n	80016cc <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d119      	bne.n	8001700 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	685a      	ldr	r2, [r3, #4]
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f022 0220 	bic.w	r2, r2, #32
 80016da:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d105      	bne.n	8001700 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f8:	f043 0201 	orr.w	r2, r3, #1
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001700:	68f8      	ldr	r0, [r7, #12]
 8001702:	f7ff f95d 	bl	80009c0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001706:	e00e      	b.n	8001726 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170c:	f003 0310 	and.w	r3, r3, #16
 8001710:	2b00      	cmp	r3, #0
 8001712:	d003      	beq.n	800171c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001714:	68f8      	ldr	r0, [r7, #12]
 8001716:	f7ff fd5f 	bl	80011d8 <HAL_ADC_ErrorCallback>
}
 800171a:	e004      	b.n	8001726 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	4798      	blx	r3
}
 8001726:	bf00      	nop
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b084      	sub	sp, #16
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800173a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800173c:	68f8      	ldr	r0, [r7, #12]
 800173e:	f7ff f94f 	bl	80009e0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001742:	bf00      	nop
 8001744:	3710      	adds	r7, #16
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b084      	sub	sp, #16
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001756:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	2240      	movs	r2, #64	; 0x40
 800175c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001762:	f043 0204 	orr.w	r2, r3, #4
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800176a:	68f8      	ldr	r0, [r7, #12]
 800176c:	f7ff fd34 	bl	80011d8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001770:	bf00      	nop
 8001772:	3710      	adds	r7, #16
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f003 0307 	and.w	r3, r3, #7
 8001786:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001788:	4b0b      	ldr	r3, [pc, #44]	; (80017b8 <__NVIC_SetPriorityGrouping+0x40>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800178e:	68ba      	ldr	r2, [r7, #8]
 8001790:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001794:	4013      	ands	r3, r2
 8001796:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80017a0:	4b06      	ldr	r3, [pc, #24]	; (80017bc <__NVIC_SetPriorityGrouping+0x44>)
 80017a2:	4313      	orrs	r3, r2
 80017a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017a6:	4a04      	ldr	r2, [pc, #16]	; (80017b8 <__NVIC_SetPriorityGrouping+0x40>)
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	60d3      	str	r3, [r2, #12]
}
 80017ac:	bf00      	nop
 80017ae:	3714      	adds	r7, #20
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	e000ed00 	.word	0xe000ed00
 80017bc:	05fa0000 	.word	0x05fa0000

080017c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017c4:	4b04      	ldr	r3, [pc, #16]	; (80017d8 <__NVIC_GetPriorityGrouping+0x18>)
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	0a1b      	lsrs	r3, r3, #8
 80017ca:	f003 0307 	and.w	r3, r3, #7
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	e000ed00 	.word	0xe000ed00

080017dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	db0b      	blt.n	8001806 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	f003 021f 	and.w	r2, r3, #31
 80017f4:	4907      	ldr	r1, [pc, #28]	; (8001814 <__NVIC_EnableIRQ+0x38>)
 80017f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fa:	095b      	lsrs	r3, r3, #5
 80017fc:	2001      	movs	r0, #1
 80017fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001806:	bf00      	nop
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	e000e100 	.word	0xe000e100

08001818 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	6039      	str	r1, [r7, #0]
 8001822:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001828:	2b00      	cmp	r3, #0
 800182a:	db0a      	blt.n	8001842 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	b2da      	uxtb	r2, r3
 8001830:	490c      	ldr	r1, [pc, #48]	; (8001864 <__NVIC_SetPriority+0x4c>)
 8001832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001836:	0112      	lsls	r2, r2, #4
 8001838:	b2d2      	uxtb	r2, r2
 800183a:	440b      	add	r3, r1
 800183c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001840:	e00a      	b.n	8001858 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	b2da      	uxtb	r2, r3
 8001846:	4908      	ldr	r1, [pc, #32]	; (8001868 <__NVIC_SetPriority+0x50>)
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	f003 030f 	and.w	r3, r3, #15
 800184e:	3b04      	subs	r3, #4
 8001850:	0112      	lsls	r2, r2, #4
 8001852:	b2d2      	uxtb	r2, r2
 8001854:	440b      	add	r3, r1
 8001856:	761a      	strb	r2, [r3, #24]
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr
 8001864:	e000e100 	.word	0xe000e100
 8001868:	e000ed00 	.word	0xe000ed00

0800186c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800186c:	b480      	push	{r7}
 800186e:	b089      	sub	sp, #36	; 0x24
 8001870:	af00      	add	r7, sp, #0
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	60b9      	str	r1, [r7, #8]
 8001876:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	f003 0307 	and.w	r3, r3, #7
 800187e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	f1c3 0307 	rsb	r3, r3, #7
 8001886:	2b04      	cmp	r3, #4
 8001888:	bf28      	it	cs
 800188a:	2304      	movcs	r3, #4
 800188c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	3304      	adds	r3, #4
 8001892:	2b06      	cmp	r3, #6
 8001894:	d902      	bls.n	800189c <NVIC_EncodePriority+0x30>
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	3b03      	subs	r3, #3
 800189a:	e000      	b.n	800189e <NVIC_EncodePriority+0x32>
 800189c:	2300      	movs	r3, #0
 800189e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	fa02 f303 	lsl.w	r3, r2, r3
 80018aa:	43da      	mvns	r2, r3
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	401a      	ands	r2, r3
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	fa01 f303 	lsl.w	r3, r1, r3
 80018be:	43d9      	mvns	r1, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c4:	4313      	orrs	r3, r2
         );
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3724      	adds	r7, #36	; 0x24
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
	...

080018d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	3b01      	subs	r3, #1
 80018e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018e4:	d301      	bcc.n	80018ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018e6:	2301      	movs	r3, #1
 80018e8:	e00f      	b.n	800190a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ea:	4a0a      	ldr	r2, [pc, #40]	; (8001914 <SysTick_Config+0x40>)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	3b01      	subs	r3, #1
 80018f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018f2:	210f      	movs	r1, #15
 80018f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80018f8:	f7ff ff8e 	bl	8001818 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018fc:	4b05      	ldr	r3, [pc, #20]	; (8001914 <SysTick_Config+0x40>)
 80018fe:	2200      	movs	r2, #0
 8001900:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001902:	4b04      	ldr	r3, [pc, #16]	; (8001914 <SysTick_Config+0x40>)
 8001904:	2207      	movs	r2, #7
 8001906:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001908:	2300      	movs	r3, #0
}
 800190a:	4618      	mov	r0, r3
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	e000e010 	.word	0xe000e010

08001918 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f7ff ff29 	bl	8001778 <__NVIC_SetPriorityGrouping>
}
 8001926:	bf00      	nop
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800192e:	b580      	push	{r7, lr}
 8001930:	b086      	sub	sp, #24
 8001932:	af00      	add	r7, sp, #0
 8001934:	4603      	mov	r3, r0
 8001936:	60b9      	str	r1, [r7, #8]
 8001938:	607a      	str	r2, [r7, #4]
 800193a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800193c:	2300      	movs	r3, #0
 800193e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001940:	f7ff ff3e 	bl	80017c0 <__NVIC_GetPriorityGrouping>
 8001944:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	68b9      	ldr	r1, [r7, #8]
 800194a:	6978      	ldr	r0, [r7, #20]
 800194c:	f7ff ff8e 	bl	800186c <NVIC_EncodePriority>
 8001950:	4602      	mov	r2, r0
 8001952:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001956:	4611      	mov	r1, r2
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff ff5d 	bl	8001818 <__NVIC_SetPriority>
}
 800195e:	bf00      	nop
 8001960:	3718      	adds	r7, #24
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}

08001966 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001966:	b580      	push	{r7, lr}
 8001968:	b082      	sub	sp, #8
 800196a:	af00      	add	r7, sp, #0
 800196c:	4603      	mov	r3, r0
 800196e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff ff31 	bl	80017dc <__NVIC_EnableIRQ>
}
 800197a:	bf00      	nop
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b082      	sub	sp, #8
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f7ff ffa2 	bl	80018d4 <SysTick_Config>
 8001990:	4603      	mov	r3, r0
}
 8001992:	4618      	mov	r0, r3
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
	...

0800199c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80019a4:	2300      	movs	r3, #0
 80019a6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80019a8:	f7ff fab6 	bl	8000f18 <HAL_GetTick>
 80019ac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80019b4:	2301      	movs	r3, #1
 80019b6:	e099      	b.n	8001aec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2200      	movs	r2, #0
 80019bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2202      	movs	r2, #2
 80019c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f022 0201 	bic.w	r2, r2, #1
 80019d6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019d8:	e00f      	b.n	80019fa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019da:	f7ff fa9d 	bl	8000f18 <HAL_GetTick>
 80019de:	4602      	mov	r2, r0
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	2b05      	cmp	r3, #5
 80019e6:	d908      	bls.n	80019fa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2220      	movs	r2, #32
 80019ec:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2203      	movs	r2, #3
 80019f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e078      	b.n	8001aec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0301 	and.w	r3, r3, #1
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d1e8      	bne.n	80019da <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a10:	697a      	ldr	r2, [r7, #20]
 8001a12:	4b38      	ldr	r3, [pc, #224]	; (8001af4 <HAL_DMA_Init+0x158>)
 8001a14:	4013      	ands	r3, r2
 8001a16:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685a      	ldr	r2, [r3, #4]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a26:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	691b      	ldr	r3, [r3, #16]
 8001a2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a32:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a3e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6a1b      	ldr	r3, [r3, #32]
 8001a44:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a46:	697a      	ldr	r2, [r7, #20]
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a50:	2b04      	cmp	r3, #4
 8001a52:	d107      	bne.n	8001a64 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	697a      	ldr	r2, [r7, #20]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	697a      	ldr	r2, [r7, #20]
 8001a6a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	695b      	ldr	r3, [r3, #20]
 8001a72:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	f023 0307 	bic.w	r3, r3, #7
 8001a7a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a80:	697a      	ldr	r2, [r7, #20]
 8001a82:	4313      	orrs	r3, r2
 8001a84:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a8a:	2b04      	cmp	r3, #4
 8001a8c:	d117      	bne.n	8001abe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a92:	697a      	ldr	r2, [r7, #20]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d00e      	beq.n	8001abe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	f000 fa77 	bl	8001f94 <DMA_CheckFifoParam>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d008      	beq.n	8001abe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2240      	movs	r2, #64	; 0x40
 8001ab0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001aba:	2301      	movs	r3, #1
 8001abc:	e016      	b.n	8001aec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	697a      	ldr	r2, [r7, #20]
 8001ac4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f000 fa2e 	bl	8001f28 <DMA_CalcBaseAndBitshift>
 8001acc:	4603      	mov	r3, r0
 8001ace:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ad4:	223f      	movs	r2, #63	; 0x3f
 8001ad6:	409a      	lsls	r2, r3
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001aea:	2300      	movs	r3, #0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	e010803f 	.word	0xe010803f

08001af8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
 8001b04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b06:	2300      	movs	r3, #0
 8001b08:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b0e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d101      	bne.n	8001b1e <HAL_DMA_Start_IT+0x26>
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	e048      	b.n	8001bb0 <HAL_DMA_Start_IT+0xb8>
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	2201      	movs	r2, #1
 8001b22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d137      	bne.n	8001ba2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	2202      	movs	r2, #2
 8001b36:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	68b9      	ldr	r1, [r7, #8]
 8001b46:	68f8      	ldr	r0, [r7, #12]
 8001b48:	f000 f9c0 	bl	8001ecc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b50:	223f      	movs	r2, #63	; 0x3f
 8001b52:	409a      	lsls	r2, r3
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f042 0216 	orr.w	r2, r2, #22
 8001b66:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	695a      	ldr	r2, [r3, #20]
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001b76:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d007      	beq.n	8001b90 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f042 0208 	orr.w	r2, r2, #8
 8001b8e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f042 0201 	orr.w	r2, r2, #1
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	e005      	b.n	8001bae <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001baa:	2302      	movs	r3, #2
 8001bac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001bae:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	3718      	adds	r7, #24
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}

08001bb8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8001bc4:	4b92      	ldr	r3, [pc, #584]	; (8001e10 <HAL_DMA_IRQHandler+0x258>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a92      	ldr	r2, [pc, #584]	; (8001e14 <HAL_DMA_IRQHandler+0x25c>)
 8001bca:	fba2 2303 	umull	r2, r3, r2, r3
 8001bce:	0a9b      	lsrs	r3, r3, #10
 8001bd0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bd6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001be2:	2208      	movs	r2, #8
 8001be4:	409a      	lsls	r2, r3
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	4013      	ands	r3, r2
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d01a      	beq.n	8001c24 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 0304 	and.w	r3, r3, #4
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d013      	beq.n	8001c24 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f022 0204 	bic.w	r2, r2, #4
 8001c0a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c10:	2208      	movs	r2, #8
 8001c12:	409a      	lsls	r2, r3
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c1c:	f043 0201 	orr.w	r2, r3, #1
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c28:	2201      	movs	r2, #1
 8001c2a:	409a      	lsls	r2, r3
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	4013      	ands	r3, r2
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d012      	beq.n	8001c5a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	695b      	ldr	r3, [r3, #20]
 8001c3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d00b      	beq.n	8001c5a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c46:	2201      	movs	r2, #1
 8001c48:	409a      	lsls	r2, r3
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c52:	f043 0202 	orr.w	r2, r3, #2
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c5e:	2204      	movs	r2, #4
 8001c60:	409a      	lsls	r2, r3
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	4013      	ands	r3, r2
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d012      	beq.n	8001c90 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0302 	and.w	r3, r3, #2
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d00b      	beq.n	8001c90 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c7c:	2204      	movs	r2, #4
 8001c7e:	409a      	lsls	r2, r3
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c88:	f043 0204 	orr.w	r2, r3, #4
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c94:	2210      	movs	r2, #16
 8001c96:	409a      	lsls	r2, r3
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d043      	beq.n	8001d28 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 0308 	and.w	r3, r3, #8
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d03c      	beq.n	8001d28 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cb2:	2210      	movs	r2, #16
 8001cb4:	409a      	lsls	r2, r3
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d018      	beq.n	8001cfa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d108      	bne.n	8001ce8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d024      	beq.n	8001d28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	4798      	blx	r3
 8001ce6:	e01f      	b.n	8001d28 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d01b      	beq.n	8001d28 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	4798      	blx	r3
 8001cf8:	e016      	b.n	8001d28 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d107      	bne.n	8001d18 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f022 0208 	bic.w	r2, r2, #8
 8001d16:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d003      	beq.n	8001d28 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d2c:	2220      	movs	r2, #32
 8001d2e:	409a      	lsls	r2, r3
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	4013      	ands	r3, r2
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	f000 808e 	beq.w	8001e56 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0310 	and.w	r3, r3, #16
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	f000 8086 	beq.w	8001e56 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d4e:	2220      	movs	r2, #32
 8001d50:	409a      	lsls	r2, r3
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	2b05      	cmp	r3, #5
 8001d60:	d136      	bne.n	8001dd0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f022 0216 	bic.w	r2, r2, #22
 8001d70:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	695a      	ldr	r2, [r3, #20]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001d80:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d103      	bne.n	8001d92 <HAL_DMA_IRQHandler+0x1da>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d007      	beq.n	8001da2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f022 0208 	bic.w	r2, r2, #8
 8001da0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001da6:	223f      	movs	r2, #63	; 0x3f
 8001da8:	409a      	lsls	r2, r3
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2201      	movs	r2, #1
 8001dba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d07d      	beq.n	8001ec2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	4798      	blx	r3
        }
        return;
 8001dce:	e078      	b.n	8001ec2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d01c      	beq.n	8001e18 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d108      	bne.n	8001dfe <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d030      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	4798      	blx	r3
 8001dfc:	e02b      	b.n	8001e56 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d027      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	4798      	blx	r3
 8001e0e:	e022      	b.n	8001e56 <HAL_DMA_IRQHandler+0x29e>
 8001e10:	20000000 	.word	0x20000000
 8001e14:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d10f      	bne.n	8001e46 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f022 0210 	bic.w	r2, r2, #16
 8001e34:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2201      	movs	r2, #1
 8001e42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d003      	beq.n	8001e56 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d032      	beq.n	8001ec4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d022      	beq.n	8001eb0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2205      	movs	r2, #5
 8001e6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f022 0201 	bic.w	r2, r2, #1
 8001e80:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001e82:	68bb      	ldr	r3, [r7, #8]
 8001e84:	3301      	adds	r3, #1
 8001e86:	60bb      	str	r3, [r7, #8]
 8001e88:	697a      	ldr	r2, [r7, #20]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d307      	bcc.n	8001e9e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 0301 	and.w	r3, r3, #1
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d1f2      	bne.n	8001e82 <HAL_DMA_IRQHandler+0x2ca>
 8001e9c:	e000      	b.n	8001ea0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001e9e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d005      	beq.n	8001ec4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	4798      	blx	r3
 8001ec0:	e000      	b.n	8001ec4 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001ec2:	bf00      	nop
    }
  }
}
 8001ec4:	3718      	adds	r7, #24
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop

08001ecc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b085      	sub	sp, #20
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	60b9      	str	r1, [r7, #8]
 8001ed6:	607a      	str	r2, [r7, #4]
 8001ed8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ee8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	683a      	ldr	r2, [r7, #0]
 8001ef0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	2b40      	cmp	r3, #64	; 0x40
 8001ef8:	d108      	bne.n	8001f0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001f0a:	e007      	b.n	8001f1c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	68ba      	ldr	r2, [r7, #8]
 8001f12:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	60da      	str	r2, [r3, #12]
}
 8001f1c:	bf00      	nop
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	3b10      	subs	r3, #16
 8001f38:	4a13      	ldr	r2, [pc, #76]	; (8001f88 <DMA_CalcBaseAndBitshift+0x60>)
 8001f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3e:	091b      	lsrs	r3, r3, #4
 8001f40:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001f42:	4a12      	ldr	r2, [pc, #72]	; (8001f8c <DMA_CalcBaseAndBitshift+0x64>)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	4413      	add	r3, r2
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	2b03      	cmp	r3, #3
 8001f54:	d908      	bls.n	8001f68 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	4b0c      	ldr	r3, [pc, #48]	; (8001f90 <DMA_CalcBaseAndBitshift+0x68>)
 8001f5e:	4013      	ands	r3, r2
 8001f60:	1d1a      	adds	r2, r3, #4
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	659a      	str	r2, [r3, #88]	; 0x58
 8001f66:	e006      	b.n	8001f76 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	4b08      	ldr	r3, [pc, #32]	; (8001f90 <DMA_CalcBaseAndBitshift+0x68>)
 8001f70:	4013      	ands	r3, r2
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3714      	adds	r7, #20
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	aaaaaaab 	.word	0xaaaaaaab
 8001f8c:	08005fdc 	.word	0x08005fdc
 8001f90:	fffffc00 	.word	0xfffffc00

08001f94 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d11f      	bne.n	8001fee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	2b03      	cmp	r3, #3
 8001fb2:	d855      	bhi.n	8002060 <DMA_CheckFifoParam+0xcc>
 8001fb4:	a201      	add	r2, pc, #4	; (adr r2, 8001fbc <DMA_CheckFifoParam+0x28>)
 8001fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fba:	bf00      	nop
 8001fbc:	08001fcd 	.word	0x08001fcd
 8001fc0:	08001fdf 	.word	0x08001fdf
 8001fc4:	08001fcd 	.word	0x08001fcd
 8001fc8:	08002061 	.word	0x08002061
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d045      	beq.n	8002064 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fdc:	e042      	b.n	8002064 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001fe6:	d13f      	bne.n	8002068 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fec:	e03c      	b.n	8002068 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ff6:	d121      	bne.n	800203c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	2b03      	cmp	r3, #3
 8001ffc:	d836      	bhi.n	800206c <DMA_CheckFifoParam+0xd8>
 8001ffe:	a201      	add	r2, pc, #4	; (adr r2, 8002004 <DMA_CheckFifoParam+0x70>)
 8002000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002004:	08002015 	.word	0x08002015
 8002008:	0800201b 	.word	0x0800201b
 800200c:	08002015 	.word	0x08002015
 8002010:	0800202d 	.word	0x0800202d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	73fb      	strb	r3, [r7, #15]
      break;
 8002018:	e02f      	b.n	800207a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800201e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d024      	beq.n	8002070 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800202a:	e021      	b.n	8002070 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002030:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002034:	d11e      	bne.n	8002074 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800203a:	e01b      	b.n	8002074 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	2b02      	cmp	r3, #2
 8002040:	d902      	bls.n	8002048 <DMA_CheckFifoParam+0xb4>
 8002042:	2b03      	cmp	r3, #3
 8002044:	d003      	beq.n	800204e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002046:	e018      	b.n	800207a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	73fb      	strb	r3, [r7, #15]
      break;
 800204c:	e015      	b.n	800207a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002052:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002056:	2b00      	cmp	r3, #0
 8002058:	d00e      	beq.n	8002078 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	73fb      	strb	r3, [r7, #15]
      break;
 800205e:	e00b      	b.n	8002078 <DMA_CheckFifoParam+0xe4>
      break;
 8002060:	bf00      	nop
 8002062:	e00a      	b.n	800207a <DMA_CheckFifoParam+0xe6>
      break;
 8002064:	bf00      	nop
 8002066:	e008      	b.n	800207a <DMA_CheckFifoParam+0xe6>
      break;
 8002068:	bf00      	nop
 800206a:	e006      	b.n	800207a <DMA_CheckFifoParam+0xe6>
      break;
 800206c:	bf00      	nop
 800206e:	e004      	b.n	800207a <DMA_CheckFifoParam+0xe6>
      break;
 8002070:	bf00      	nop
 8002072:	e002      	b.n	800207a <DMA_CheckFifoParam+0xe6>
      break;   
 8002074:	bf00      	nop
 8002076:	e000      	b.n	800207a <DMA_CheckFifoParam+0xe6>
      break;
 8002078:	bf00      	nop
    }
  } 
  
  return status; 
 800207a:	7bfb      	ldrb	r3, [r7, #15]
}
 800207c:	4618      	mov	r0, r3
 800207e:	3714      	adds	r7, #20
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002088:	b480      	push	{r7}
 800208a:	b089      	sub	sp, #36	; 0x24
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002092:	2300      	movs	r3, #0
 8002094:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002096:	2300      	movs	r3, #0
 8002098:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800209a:	2300      	movs	r3, #0
 800209c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800209e:	2300      	movs	r3, #0
 80020a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80020a2:	2300      	movs	r3, #0
 80020a4:	61fb      	str	r3, [r7, #28]
 80020a6:	e175      	b.n	8002394 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80020a8:	2201      	movs	r2, #1
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	4013      	ands	r3, r2
 80020ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020bc:	693a      	ldr	r2, [r7, #16]
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	f040 8164 	bne.w	800238e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d00b      	beq.n	80020e6 <HAL_GPIO_Init+0x5e>
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d007      	beq.n	80020e6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80020da:	2b11      	cmp	r3, #17
 80020dc:	d003      	beq.n	80020e6 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	2b12      	cmp	r3, #18
 80020e4:	d130      	bne.n	8002148 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	2203      	movs	r2, #3
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	43db      	mvns	r3, r3
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	4013      	ands	r3, r2
 80020fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	68da      	ldr	r2, [r3, #12]
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	005b      	lsls	r3, r3, #1
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4313      	orrs	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800211c:	2201      	movs	r2, #1
 800211e:	69fb      	ldr	r3, [r7, #28]
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	43db      	mvns	r3, r3
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	4013      	ands	r3, r2
 800212a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	091b      	lsrs	r3, r3, #4
 8002132:	f003 0201 	and.w	r2, r3, #1
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	69ba      	ldr	r2, [r7, #24]
 800213e:	4313      	orrs	r3, r2
 8002140:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	2203      	movs	r2, #3
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	43db      	mvns	r3, r3
 800215a:	69ba      	ldr	r2, [r7, #24]
 800215c:	4013      	ands	r3, r2
 800215e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	689a      	ldr	r2, [r3, #8]
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	fa02 f303 	lsl.w	r3, r2, r3
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	4313      	orrs	r3, r2
 8002170:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	2b02      	cmp	r3, #2
 800217e:	d003      	beq.n	8002188 <HAL_GPIO_Init+0x100>
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	2b12      	cmp	r3, #18
 8002186:	d123      	bne.n	80021d0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	08da      	lsrs	r2, r3, #3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	3208      	adds	r2, #8
 8002190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002194:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	f003 0307 	and.w	r3, r3, #7
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	220f      	movs	r2, #15
 80021a0:	fa02 f303 	lsl.w	r3, r2, r3
 80021a4:	43db      	mvns	r3, r3
 80021a6:	69ba      	ldr	r2, [r7, #24]
 80021a8:	4013      	ands	r3, r2
 80021aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	691a      	ldr	r2, [r3, #16]
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	4313      	orrs	r3, r2
 80021c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	08da      	lsrs	r2, r3, #3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	3208      	adds	r2, #8
 80021ca:	69b9      	ldr	r1, [r7, #24]
 80021cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	2203      	movs	r2, #3
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	43db      	mvns	r3, r3
 80021e2:	69ba      	ldr	r2, [r7, #24]
 80021e4:	4013      	ands	r3, r2
 80021e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f003 0203 	and.w	r2, r3, #3
 80021f0:	69fb      	ldr	r3, [r7, #28]
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	69ba      	ldr	r2, [r7, #24]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	69ba      	ldr	r2, [r7, #24]
 8002202:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800220c:	2b00      	cmp	r3, #0
 800220e:	f000 80be 	beq.w	800238e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002212:	4b65      	ldr	r3, [pc, #404]	; (80023a8 <HAL_GPIO_Init+0x320>)
 8002214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002216:	4a64      	ldr	r2, [pc, #400]	; (80023a8 <HAL_GPIO_Init+0x320>)
 8002218:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800221c:	6453      	str	r3, [r2, #68]	; 0x44
 800221e:	4b62      	ldr	r3, [pc, #392]	; (80023a8 <HAL_GPIO_Init+0x320>)
 8002220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002222:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800222a:	4a60      	ldr	r2, [pc, #384]	; (80023ac <HAL_GPIO_Init+0x324>)
 800222c:	69fb      	ldr	r3, [r7, #28]
 800222e:	089b      	lsrs	r3, r3, #2
 8002230:	3302      	adds	r3, #2
 8002232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002236:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	f003 0303 	and.w	r3, r3, #3
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	220f      	movs	r2, #15
 8002242:	fa02 f303 	lsl.w	r3, r2, r3
 8002246:	43db      	mvns	r3, r3
 8002248:	69ba      	ldr	r2, [r7, #24]
 800224a:	4013      	ands	r3, r2
 800224c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a57      	ldr	r2, [pc, #348]	; (80023b0 <HAL_GPIO_Init+0x328>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d037      	beq.n	80022c6 <HAL_GPIO_Init+0x23e>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a56      	ldr	r2, [pc, #344]	; (80023b4 <HAL_GPIO_Init+0x32c>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d031      	beq.n	80022c2 <HAL_GPIO_Init+0x23a>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a55      	ldr	r2, [pc, #340]	; (80023b8 <HAL_GPIO_Init+0x330>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d02b      	beq.n	80022be <HAL_GPIO_Init+0x236>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a54      	ldr	r2, [pc, #336]	; (80023bc <HAL_GPIO_Init+0x334>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d025      	beq.n	80022ba <HAL_GPIO_Init+0x232>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4a53      	ldr	r2, [pc, #332]	; (80023c0 <HAL_GPIO_Init+0x338>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d01f      	beq.n	80022b6 <HAL_GPIO_Init+0x22e>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a52      	ldr	r2, [pc, #328]	; (80023c4 <HAL_GPIO_Init+0x33c>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d019      	beq.n	80022b2 <HAL_GPIO_Init+0x22a>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a51      	ldr	r2, [pc, #324]	; (80023c8 <HAL_GPIO_Init+0x340>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d013      	beq.n	80022ae <HAL_GPIO_Init+0x226>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a50      	ldr	r2, [pc, #320]	; (80023cc <HAL_GPIO_Init+0x344>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d00d      	beq.n	80022aa <HAL_GPIO_Init+0x222>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a4f      	ldr	r2, [pc, #316]	; (80023d0 <HAL_GPIO_Init+0x348>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d007      	beq.n	80022a6 <HAL_GPIO_Init+0x21e>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a4e      	ldr	r2, [pc, #312]	; (80023d4 <HAL_GPIO_Init+0x34c>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d101      	bne.n	80022a2 <HAL_GPIO_Init+0x21a>
 800229e:	2309      	movs	r3, #9
 80022a0:	e012      	b.n	80022c8 <HAL_GPIO_Init+0x240>
 80022a2:	230a      	movs	r3, #10
 80022a4:	e010      	b.n	80022c8 <HAL_GPIO_Init+0x240>
 80022a6:	2308      	movs	r3, #8
 80022a8:	e00e      	b.n	80022c8 <HAL_GPIO_Init+0x240>
 80022aa:	2307      	movs	r3, #7
 80022ac:	e00c      	b.n	80022c8 <HAL_GPIO_Init+0x240>
 80022ae:	2306      	movs	r3, #6
 80022b0:	e00a      	b.n	80022c8 <HAL_GPIO_Init+0x240>
 80022b2:	2305      	movs	r3, #5
 80022b4:	e008      	b.n	80022c8 <HAL_GPIO_Init+0x240>
 80022b6:	2304      	movs	r3, #4
 80022b8:	e006      	b.n	80022c8 <HAL_GPIO_Init+0x240>
 80022ba:	2303      	movs	r3, #3
 80022bc:	e004      	b.n	80022c8 <HAL_GPIO_Init+0x240>
 80022be:	2302      	movs	r3, #2
 80022c0:	e002      	b.n	80022c8 <HAL_GPIO_Init+0x240>
 80022c2:	2301      	movs	r3, #1
 80022c4:	e000      	b.n	80022c8 <HAL_GPIO_Init+0x240>
 80022c6:	2300      	movs	r3, #0
 80022c8:	69fa      	ldr	r2, [r7, #28]
 80022ca:	f002 0203 	and.w	r2, r2, #3
 80022ce:	0092      	lsls	r2, r2, #2
 80022d0:	4093      	lsls	r3, r2
 80022d2:	69ba      	ldr	r2, [r7, #24]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80022d8:	4934      	ldr	r1, [pc, #208]	; (80023ac <HAL_GPIO_Init+0x324>)
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	089b      	lsrs	r3, r3, #2
 80022de:	3302      	adds	r3, #2
 80022e0:	69ba      	ldr	r2, [r7, #24]
 80022e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022e6:	4b3c      	ldr	r3, [pc, #240]	; (80023d8 <HAL_GPIO_Init+0x350>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	43db      	mvns	r3, r3
 80022f0:	69ba      	ldr	r2, [r7, #24]
 80022f2:	4013      	ands	r3, r2
 80022f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d003      	beq.n	800230a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002302:	69ba      	ldr	r2, [r7, #24]
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	4313      	orrs	r3, r2
 8002308:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800230a:	4a33      	ldr	r2, [pc, #204]	; (80023d8 <HAL_GPIO_Init+0x350>)
 800230c:	69bb      	ldr	r3, [r7, #24]
 800230e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002310:	4b31      	ldr	r3, [pc, #196]	; (80023d8 <HAL_GPIO_Init+0x350>)
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	43db      	mvns	r3, r3
 800231a:	69ba      	ldr	r2, [r7, #24]
 800231c:	4013      	ands	r3, r2
 800231e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d003      	beq.n	8002334 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800232c:	69ba      	ldr	r2, [r7, #24]
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	4313      	orrs	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002334:	4a28      	ldr	r2, [pc, #160]	; (80023d8 <HAL_GPIO_Init+0x350>)
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800233a:	4b27      	ldr	r3, [pc, #156]	; (80023d8 <HAL_GPIO_Init+0x350>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	43db      	mvns	r3, r3
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	4013      	ands	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d003      	beq.n	800235e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002356:	69ba      	ldr	r2, [r7, #24]
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	4313      	orrs	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800235e:	4a1e      	ldr	r2, [pc, #120]	; (80023d8 <HAL_GPIO_Init+0x350>)
 8002360:	69bb      	ldr	r3, [r7, #24]
 8002362:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002364:	4b1c      	ldr	r3, [pc, #112]	; (80023d8 <HAL_GPIO_Init+0x350>)
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	43db      	mvns	r3, r3
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	4013      	ands	r3, r2
 8002372:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d003      	beq.n	8002388 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	4313      	orrs	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002388:	4a13      	ldr	r2, [pc, #76]	; (80023d8 <HAL_GPIO_Init+0x350>)
 800238a:	69bb      	ldr	r3, [r7, #24]
 800238c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	3301      	adds	r3, #1
 8002392:	61fb      	str	r3, [r7, #28]
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	2b0f      	cmp	r3, #15
 8002398:	f67f ae86 	bls.w	80020a8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800239c:	bf00      	nop
 800239e:	3724      	adds	r7, #36	; 0x24
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr
 80023a8:	40023800 	.word	0x40023800
 80023ac:	40013800 	.word	0x40013800
 80023b0:	40020000 	.word	0x40020000
 80023b4:	40020400 	.word	0x40020400
 80023b8:	40020800 	.word	0x40020800
 80023bc:	40020c00 	.word	0x40020c00
 80023c0:	40021000 	.word	0x40021000
 80023c4:	40021400 	.word	0x40021400
 80023c8:	40021800 	.word	0x40021800
 80023cc:	40021c00 	.word	0x40021c00
 80023d0:	40022000 	.word	0x40022000
 80023d4:	40022400 	.word	0x40022400
 80023d8:	40013c00 	.word	0x40013c00

080023dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	460b      	mov	r3, r1
 80023e6:	807b      	strh	r3, [r7, #2]
 80023e8:	4613      	mov	r3, r2
 80023ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023ec:	787b      	ldrb	r3, [r7, #1]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023f2:	887a      	ldrh	r2, [r7, #2]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80023f8:	e003      	b.n	8002402 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80023fa:	887b      	ldrh	r3, [r7, #2]
 80023fc:	041a      	lsls	r2, r3, #16
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	619a      	str	r2, [r3, #24]
}
 8002402:	bf00      	nop
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
	...

08002410 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002416:	2300      	movs	r3, #0
 8002418:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800241a:	4b23      	ldr	r3, [pc, #140]	; (80024a8 <HAL_PWREx_EnableOverDrive+0x98>)
 800241c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241e:	4a22      	ldr	r2, [pc, #136]	; (80024a8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002420:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002424:	6413      	str	r3, [r2, #64]	; 0x40
 8002426:	4b20      	ldr	r3, [pc, #128]	; (80024a8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800242e:	603b      	str	r3, [r7, #0]
 8002430:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002432:	4b1e      	ldr	r3, [pc, #120]	; (80024ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a1d      	ldr	r2, [pc, #116]	; (80024ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8002438:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800243c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800243e:	f7fe fd6b 	bl	8000f18 <HAL_GetTick>
 8002442:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002444:	e009      	b.n	800245a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002446:	f7fe fd67 	bl	8000f18 <HAL_GetTick>
 800244a:	4602      	mov	r2, r0
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002454:	d901      	bls.n	800245a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e022      	b.n	80024a0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800245a:	4b14      	ldr	r3, [pc, #80]	; (80024ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002462:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002466:	d1ee      	bne.n	8002446 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002468:	4b10      	ldr	r3, [pc, #64]	; (80024ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a0f      	ldr	r2, [pc, #60]	; (80024ac <HAL_PWREx_EnableOverDrive+0x9c>)
 800246e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002472:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002474:	f7fe fd50 	bl	8000f18 <HAL_GetTick>
 8002478:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800247a:	e009      	b.n	8002490 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800247c:	f7fe fd4c 	bl	8000f18 <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800248a:	d901      	bls.n	8002490 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	e007      	b.n	80024a0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002490:	4b06      	ldr	r3, [pc, #24]	; (80024ac <HAL_PWREx_EnableOverDrive+0x9c>)
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002498:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800249c:	d1ee      	bne.n	800247c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800249e:	2300      	movs	r3, #0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3708      	adds	r7, #8
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40023800 	.word	0x40023800
 80024ac:	40007000 	.word	0x40007000

080024b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b086      	sub	sp, #24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80024b8:	2300      	movs	r3, #0
 80024ba:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e29b      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	f000 8087 	beq.w	80025e2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024d4:	4b96      	ldr	r3, [pc, #600]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f003 030c 	and.w	r3, r3, #12
 80024dc:	2b04      	cmp	r3, #4
 80024de:	d00c      	beq.n	80024fa <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024e0:	4b93      	ldr	r3, [pc, #588]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f003 030c 	and.w	r3, r3, #12
 80024e8:	2b08      	cmp	r3, #8
 80024ea:	d112      	bne.n	8002512 <HAL_RCC_OscConfig+0x62>
 80024ec:	4b90      	ldr	r3, [pc, #576]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024f8:	d10b      	bne.n	8002512 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024fa:	4b8d      	ldr	r3, [pc, #564]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d06c      	beq.n	80025e0 <HAL_RCC_OscConfig+0x130>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d168      	bne.n	80025e0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e275      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800251a:	d106      	bne.n	800252a <HAL_RCC_OscConfig+0x7a>
 800251c:	4b84      	ldr	r3, [pc, #528]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a83      	ldr	r2, [pc, #524]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002522:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002526:	6013      	str	r3, [r2, #0]
 8002528:	e02e      	b.n	8002588 <HAL_RCC_OscConfig+0xd8>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10c      	bne.n	800254c <HAL_RCC_OscConfig+0x9c>
 8002532:	4b7f      	ldr	r3, [pc, #508]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a7e      	ldr	r2, [pc, #504]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002538:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800253c:	6013      	str	r3, [r2, #0]
 800253e:	4b7c      	ldr	r3, [pc, #496]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a7b      	ldr	r2, [pc, #492]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002544:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002548:	6013      	str	r3, [r2, #0]
 800254a:	e01d      	b.n	8002588 <HAL_RCC_OscConfig+0xd8>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002554:	d10c      	bne.n	8002570 <HAL_RCC_OscConfig+0xc0>
 8002556:	4b76      	ldr	r3, [pc, #472]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a75      	ldr	r2, [pc, #468]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 800255c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002560:	6013      	str	r3, [r2, #0]
 8002562:	4b73      	ldr	r3, [pc, #460]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a72      	ldr	r2, [pc, #456]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002568:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800256c:	6013      	str	r3, [r2, #0]
 800256e:	e00b      	b.n	8002588 <HAL_RCC_OscConfig+0xd8>
 8002570:	4b6f      	ldr	r3, [pc, #444]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a6e      	ldr	r2, [pc, #440]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002576:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800257a:	6013      	str	r3, [r2, #0]
 800257c:	4b6c      	ldr	r3, [pc, #432]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a6b      	ldr	r2, [pc, #428]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002582:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002586:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d013      	beq.n	80025b8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002590:	f7fe fcc2 	bl	8000f18 <HAL_GetTick>
 8002594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002596:	e008      	b.n	80025aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002598:	f7fe fcbe 	bl	8000f18 <HAL_GetTick>
 800259c:	4602      	mov	r2, r0
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	1ad3      	subs	r3, r2, r3
 80025a2:	2b64      	cmp	r3, #100	; 0x64
 80025a4:	d901      	bls.n	80025aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025a6:	2303      	movs	r3, #3
 80025a8:	e229      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025aa:	4b61      	ldr	r3, [pc, #388]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d0f0      	beq.n	8002598 <HAL_RCC_OscConfig+0xe8>
 80025b6:	e014      	b.n	80025e2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b8:	f7fe fcae 	bl	8000f18 <HAL_GetTick>
 80025bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025be:	e008      	b.n	80025d2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025c0:	f7fe fcaa 	bl	8000f18 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b64      	cmp	r3, #100	; 0x64
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e215      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025d2:	4b57      	ldr	r3, [pc, #348]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1f0      	bne.n	80025c0 <HAL_RCC_OscConfig+0x110>
 80025de:	e000      	b.n	80025e2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0302 	and.w	r3, r3, #2
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d069      	beq.n	80026c2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025ee:	4b50      	ldr	r3, [pc, #320]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f003 030c 	and.w	r3, r3, #12
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d00b      	beq.n	8002612 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025fa:	4b4d      	ldr	r3, [pc, #308]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f003 030c 	and.w	r3, r3, #12
 8002602:	2b08      	cmp	r3, #8
 8002604:	d11c      	bne.n	8002640 <HAL_RCC_OscConfig+0x190>
 8002606:	4b4a      	ldr	r3, [pc, #296]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d116      	bne.n	8002640 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002612:	4b47      	ldr	r3, [pc, #284]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d005      	beq.n	800262a <HAL_RCC_OscConfig+0x17a>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	2b01      	cmp	r3, #1
 8002624:	d001      	beq.n	800262a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e1e9      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800262a:	4b41      	ldr	r3, [pc, #260]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	691b      	ldr	r3, [r3, #16]
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	493d      	ldr	r1, [pc, #244]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 800263a:	4313      	orrs	r3, r2
 800263c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800263e:	e040      	b.n	80026c2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d023      	beq.n	8002690 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002648:	4b39      	ldr	r3, [pc, #228]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a38      	ldr	r2, [pc, #224]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 800264e:	f043 0301 	orr.w	r3, r3, #1
 8002652:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002654:	f7fe fc60 	bl	8000f18 <HAL_GetTick>
 8002658:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800265a:	e008      	b.n	800266e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800265c:	f7fe fc5c 	bl	8000f18 <HAL_GetTick>
 8002660:	4602      	mov	r2, r0
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	2b02      	cmp	r3, #2
 8002668:	d901      	bls.n	800266e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e1c7      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800266e:	4b30      	ldr	r3, [pc, #192]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	2b00      	cmp	r3, #0
 8002678:	d0f0      	beq.n	800265c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800267a:	4b2d      	ldr	r3, [pc, #180]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	691b      	ldr	r3, [r3, #16]
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	4929      	ldr	r1, [pc, #164]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 800268a:	4313      	orrs	r3, r2
 800268c:	600b      	str	r3, [r1, #0]
 800268e:	e018      	b.n	80026c2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002690:	4b27      	ldr	r3, [pc, #156]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a26      	ldr	r2, [pc, #152]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002696:	f023 0301 	bic.w	r3, r3, #1
 800269a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800269c:	f7fe fc3c 	bl	8000f18 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026a4:	f7fe fc38 	bl	8000f18 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e1a3      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026b6:	4b1e      	ldr	r3, [pc, #120]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0302 	and.w	r3, r3, #2
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1f0      	bne.n	80026a4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0308 	and.w	r3, r3, #8
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d038      	beq.n	8002740 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	695b      	ldr	r3, [r3, #20]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d019      	beq.n	800270a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026d6:	4b16      	ldr	r3, [pc, #88]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 80026d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026da:	4a15      	ldr	r2, [pc, #84]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 80026dc:	f043 0301 	orr.w	r3, r3, #1
 80026e0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026e2:	f7fe fc19 	bl	8000f18 <HAL_GetTick>
 80026e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026e8:	e008      	b.n	80026fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026ea:	f7fe fc15 	bl	8000f18 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d901      	bls.n	80026fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e180      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026fc:	4b0c      	ldr	r3, [pc, #48]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 80026fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002700:	f003 0302 	and.w	r3, r3, #2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d0f0      	beq.n	80026ea <HAL_RCC_OscConfig+0x23a>
 8002708:	e01a      	b.n	8002740 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800270a:	4b09      	ldr	r3, [pc, #36]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 800270c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800270e:	4a08      	ldr	r2, [pc, #32]	; (8002730 <HAL_RCC_OscConfig+0x280>)
 8002710:	f023 0301 	bic.w	r3, r3, #1
 8002714:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002716:	f7fe fbff 	bl	8000f18 <HAL_GetTick>
 800271a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800271c:	e00a      	b.n	8002734 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800271e:	f7fe fbfb 	bl	8000f18 <HAL_GetTick>
 8002722:	4602      	mov	r2, r0
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	1ad3      	subs	r3, r2, r3
 8002728:	2b02      	cmp	r3, #2
 800272a:	d903      	bls.n	8002734 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800272c:	2303      	movs	r3, #3
 800272e:	e166      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>
 8002730:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002734:	4b92      	ldr	r3, [pc, #584]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 8002736:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002738:	f003 0302 	and.w	r3, r3, #2
 800273c:	2b00      	cmp	r3, #0
 800273e:	d1ee      	bne.n	800271e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0304 	and.w	r3, r3, #4
 8002748:	2b00      	cmp	r3, #0
 800274a:	f000 80a4 	beq.w	8002896 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800274e:	4b8c      	ldr	r3, [pc, #560]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 8002750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d10d      	bne.n	8002776 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800275a:	4b89      	ldr	r3, [pc, #548]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 800275c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275e:	4a88      	ldr	r2, [pc, #544]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 8002760:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002764:	6413      	str	r3, [r2, #64]	; 0x40
 8002766:	4b86      	ldr	r3, [pc, #536]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 8002768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800276e:	60bb      	str	r3, [r7, #8]
 8002770:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002772:	2301      	movs	r3, #1
 8002774:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002776:	4b83      	ldr	r3, [pc, #524]	; (8002984 <HAL_RCC_OscConfig+0x4d4>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800277e:	2b00      	cmp	r3, #0
 8002780:	d118      	bne.n	80027b4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002782:	4b80      	ldr	r3, [pc, #512]	; (8002984 <HAL_RCC_OscConfig+0x4d4>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a7f      	ldr	r2, [pc, #508]	; (8002984 <HAL_RCC_OscConfig+0x4d4>)
 8002788:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800278c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800278e:	f7fe fbc3 	bl	8000f18 <HAL_GetTick>
 8002792:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002794:	e008      	b.n	80027a8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002796:	f7fe fbbf 	bl	8000f18 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	2b64      	cmp	r3, #100	; 0x64
 80027a2:	d901      	bls.n	80027a8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80027a4:	2303      	movs	r3, #3
 80027a6:	e12a      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027a8:	4b76      	ldr	r3, [pc, #472]	; (8002984 <HAL_RCC_OscConfig+0x4d4>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d0f0      	beq.n	8002796 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d106      	bne.n	80027ca <HAL_RCC_OscConfig+0x31a>
 80027bc:	4b70      	ldr	r3, [pc, #448]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 80027be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027c0:	4a6f      	ldr	r2, [pc, #444]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 80027c2:	f043 0301 	orr.w	r3, r3, #1
 80027c6:	6713      	str	r3, [r2, #112]	; 0x70
 80027c8:	e02d      	b.n	8002826 <HAL_RCC_OscConfig+0x376>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d10c      	bne.n	80027ec <HAL_RCC_OscConfig+0x33c>
 80027d2:	4b6b      	ldr	r3, [pc, #428]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 80027d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027d6:	4a6a      	ldr	r2, [pc, #424]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 80027d8:	f023 0301 	bic.w	r3, r3, #1
 80027dc:	6713      	str	r3, [r2, #112]	; 0x70
 80027de:	4b68      	ldr	r3, [pc, #416]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 80027e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e2:	4a67      	ldr	r2, [pc, #412]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 80027e4:	f023 0304 	bic.w	r3, r3, #4
 80027e8:	6713      	str	r3, [r2, #112]	; 0x70
 80027ea:	e01c      	b.n	8002826 <HAL_RCC_OscConfig+0x376>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	2b05      	cmp	r3, #5
 80027f2:	d10c      	bne.n	800280e <HAL_RCC_OscConfig+0x35e>
 80027f4:	4b62      	ldr	r3, [pc, #392]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 80027f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027f8:	4a61      	ldr	r2, [pc, #388]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 80027fa:	f043 0304 	orr.w	r3, r3, #4
 80027fe:	6713      	str	r3, [r2, #112]	; 0x70
 8002800:	4b5f      	ldr	r3, [pc, #380]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 8002802:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002804:	4a5e      	ldr	r2, [pc, #376]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 8002806:	f043 0301 	orr.w	r3, r3, #1
 800280a:	6713      	str	r3, [r2, #112]	; 0x70
 800280c:	e00b      	b.n	8002826 <HAL_RCC_OscConfig+0x376>
 800280e:	4b5c      	ldr	r3, [pc, #368]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 8002810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002812:	4a5b      	ldr	r2, [pc, #364]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 8002814:	f023 0301 	bic.w	r3, r3, #1
 8002818:	6713      	str	r3, [r2, #112]	; 0x70
 800281a:	4b59      	ldr	r3, [pc, #356]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 800281c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800281e:	4a58      	ldr	r2, [pc, #352]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 8002820:	f023 0304 	bic.w	r3, r3, #4
 8002824:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d015      	beq.n	800285a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800282e:	f7fe fb73 	bl	8000f18 <HAL_GetTick>
 8002832:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002834:	e00a      	b.n	800284c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002836:	f7fe fb6f 	bl	8000f18 <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	f241 3288 	movw	r2, #5000	; 0x1388
 8002844:	4293      	cmp	r3, r2
 8002846:	d901      	bls.n	800284c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e0d8      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800284c:	4b4c      	ldr	r3, [pc, #304]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 800284e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002850:	f003 0302 	and.w	r3, r3, #2
 8002854:	2b00      	cmp	r3, #0
 8002856:	d0ee      	beq.n	8002836 <HAL_RCC_OscConfig+0x386>
 8002858:	e014      	b.n	8002884 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800285a:	f7fe fb5d 	bl	8000f18 <HAL_GetTick>
 800285e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002860:	e00a      	b.n	8002878 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002862:	f7fe fb59 	bl	8000f18 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002870:	4293      	cmp	r3, r2
 8002872:	d901      	bls.n	8002878 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002874:	2303      	movs	r3, #3
 8002876:	e0c2      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002878:	4b41      	ldr	r3, [pc, #260]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 800287a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800287c:	f003 0302 	and.w	r3, r3, #2
 8002880:	2b00      	cmp	r3, #0
 8002882:	d1ee      	bne.n	8002862 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002884:	7dfb      	ldrb	r3, [r7, #23]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d105      	bne.n	8002896 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800288a:	4b3d      	ldr	r3, [pc, #244]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 800288c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288e:	4a3c      	ldr	r2, [pc, #240]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 8002890:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002894:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	2b00      	cmp	r3, #0
 800289c:	f000 80ae 	beq.w	80029fc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028a0:	4b37      	ldr	r3, [pc, #220]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f003 030c 	and.w	r3, r3, #12
 80028a8:	2b08      	cmp	r3, #8
 80028aa:	d06d      	beq.n	8002988 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d14b      	bne.n	800294c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028b4:	4b32      	ldr	r3, [pc, #200]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a31      	ldr	r2, [pc, #196]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 80028ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c0:	f7fe fb2a 	bl	8000f18 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028c8:	f7fe fb26 	bl	8000f18 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e091      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028da:	4b29      	ldr	r3, [pc, #164]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f0      	bne.n	80028c8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	69da      	ldr	r2, [r3, #28]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	431a      	orrs	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f4:	019b      	lsls	r3, r3, #6
 80028f6:	431a      	orrs	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028fc:	085b      	lsrs	r3, r3, #1
 80028fe:	3b01      	subs	r3, #1
 8002900:	041b      	lsls	r3, r3, #16
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002908:	061b      	lsls	r3, r3, #24
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002910:	071b      	lsls	r3, r3, #28
 8002912:	491b      	ldr	r1, [pc, #108]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 8002914:	4313      	orrs	r3, r2
 8002916:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002918:	4b19      	ldr	r3, [pc, #100]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a18      	ldr	r2, [pc, #96]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 800291e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002922:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002924:	f7fe faf8 	bl	8000f18 <HAL_GetTick>
 8002928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800292a:	e008      	b.n	800293e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800292c:	f7fe faf4 	bl	8000f18 <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	2b02      	cmp	r3, #2
 8002938:	d901      	bls.n	800293e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	e05f      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800293e:	4b10      	ldr	r3, [pc, #64]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d0f0      	beq.n	800292c <HAL_RCC_OscConfig+0x47c>
 800294a:	e057      	b.n	80029fc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800294c:	4b0c      	ldr	r3, [pc, #48]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a0b      	ldr	r2, [pc, #44]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 8002952:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002956:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002958:	f7fe fade 	bl	8000f18 <HAL_GetTick>
 800295c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800295e:	e008      	b.n	8002972 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002960:	f7fe fada 	bl	8000f18 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e045      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002972:	4b03      	ldr	r3, [pc, #12]	; (8002980 <HAL_RCC_OscConfig+0x4d0>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d1f0      	bne.n	8002960 <HAL_RCC_OscConfig+0x4b0>
 800297e:	e03d      	b.n	80029fc <HAL_RCC_OscConfig+0x54c>
 8002980:	40023800 	.word	0x40023800
 8002984:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002988:	4b1f      	ldr	r3, [pc, #124]	; (8002a08 <HAL_RCC_OscConfig+0x558>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d030      	beq.n	80029f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d129      	bne.n	80029f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ae:	429a      	cmp	r2, r3
 80029b0:	d122      	bne.n	80029f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80029b8:	4013      	ands	r3, r2
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029be:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d119      	bne.n	80029f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ce:	085b      	lsrs	r3, r3, #1
 80029d0:	3b01      	subs	r3, #1
 80029d2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d10f      	bne.n	80029f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d107      	bne.n	80029f8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029f2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d001      	beq.n	80029fc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e000      	b.n	80029fe <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3718      	adds	r7, #24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	40023800 	.word	0x40023800

08002a0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002a16:	2300      	movs	r3, #0
 8002a18:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d101      	bne.n	8002a24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e0d0      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a24:	4b6a      	ldr	r3, [pc, #424]	; (8002bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 030f 	and.w	r3, r3, #15
 8002a2c:	683a      	ldr	r2, [r7, #0]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d910      	bls.n	8002a54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a32:	4b67      	ldr	r3, [pc, #412]	; (8002bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f023 020f 	bic.w	r2, r3, #15
 8002a3a:	4965      	ldr	r1, [pc, #404]	; (8002bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a42:	4b63      	ldr	r3, [pc, #396]	; (8002bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 030f 	and.w	r3, r3, #15
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d001      	beq.n	8002a54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e0b8      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d020      	beq.n	8002aa2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0304 	and.w	r3, r3, #4
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d005      	beq.n	8002a78 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a6c:	4b59      	ldr	r3, [pc, #356]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	4a58      	ldr	r2, [pc, #352]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002a76:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0308 	and.w	r3, r3, #8
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d005      	beq.n	8002a90 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a84:	4b53      	ldr	r3, [pc, #332]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	4a52      	ldr	r2, [pc, #328]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a8e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a90:	4b50      	ldr	r3, [pc, #320]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	494d      	ldr	r1, [pc, #308]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f003 0301 	and.w	r3, r3, #1
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d040      	beq.n	8002b30 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d107      	bne.n	8002ac6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ab6:	4b47      	ldr	r3, [pc, #284]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d115      	bne.n	8002aee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e07f      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d107      	bne.n	8002ade <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ace:	4b41      	ldr	r3, [pc, #260]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d109      	bne.n	8002aee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e073      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ade:	4b3d      	ldr	r3, [pc, #244]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d101      	bne.n	8002aee <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e06b      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002aee:	4b39      	ldr	r3, [pc, #228]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f023 0203 	bic.w	r2, r3, #3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	4936      	ldr	r1, [pc, #216]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b00:	f7fe fa0a 	bl	8000f18 <HAL_GetTick>
 8002b04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b06:	e00a      	b.n	8002b1e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b08:	f7fe fa06 	bl	8000f18 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e053      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b1e:	4b2d      	ldr	r3, [pc, #180]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f003 020c 	and.w	r2, r3, #12
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d1eb      	bne.n	8002b08 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b30:	4b27      	ldr	r3, [pc, #156]	; (8002bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 030f 	and.w	r3, r3, #15
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d210      	bcs.n	8002b60 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b3e:	4b24      	ldr	r3, [pc, #144]	; (8002bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f023 020f 	bic.w	r2, r3, #15
 8002b46:	4922      	ldr	r1, [pc, #136]	; (8002bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b4e:	4b20      	ldr	r3, [pc, #128]	; (8002bd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d001      	beq.n	8002b60 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e032      	b.n	8002bc6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0304 	and.w	r3, r3, #4
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d008      	beq.n	8002b7e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b6c:	4b19      	ldr	r3, [pc, #100]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	4916      	ldr	r1, [pc, #88]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0308 	and.w	r3, r3, #8
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d009      	beq.n	8002b9e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b8a:	4b12      	ldr	r3, [pc, #72]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	691b      	ldr	r3, [r3, #16]
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	490e      	ldr	r1, [pc, #56]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b9e:	f000 f821 	bl	8002be4 <HAL_RCC_GetSysClockFreq>
 8002ba2:	4601      	mov	r1, r0
 8002ba4:	4b0b      	ldr	r3, [pc, #44]	; (8002bd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	091b      	lsrs	r3, r3, #4
 8002baa:	f003 030f 	and.w	r3, r3, #15
 8002bae:	4a0a      	ldr	r2, [pc, #40]	; (8002bd8 <HAL_RCC_ClockConfig+0x1cc>)
 8002bb0:	5cd3      	ldrb	r3, [r2, r3]
 8002bb2:	fa21 f303 	lsr.w	r3, r1, r3
 8002bb6:	4a09      	ldr	r2, [pc, #36]	; (8002bdc <HAL_RCC_ClockConfig+0x1d0>)
 8002bb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002bba:	4b09      	ldr	r3, [pc, #36]	; (8002be0 <HAL_RCC_ClockConfig+0x1d4>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7fe f966 	bl	8000e90 <HAL_InitTick>

  return HAL_OK;
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3710      	adds	r7, #16
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	40023c00 	.word	0x40023c00
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	08005fc4 	.word	0x08005fc4
 8002bdc:	20000000 	.word	0x20000000
 8002be0:	20000004 	.word	0x20000004

08002be4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002be6:	b085      	sub	sp, #20
 8002be8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002bea:	2300      	movs	r3, #0
 8002bec:	607b      	str	r3, [r7, #4]
 8002bee:	2300      	movs	r3, #0
 8002bf0:	60fb      	str	r3, [r7, #12]
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bfa:	4b50      	ldr	r3, [pc, #320]	; (8002d3c <HAL_RCC_GetSysClockFreq+0x158>)
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f003 030c 	and.w	r3, r3, #12
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	d007      	beq.n	8002c16 <HAL_RCC_GetSysClockFreq+0x32>
 8002c06:	2b08      	cmp	r3, #8
 8002c08:	d008      	beq.n	8002c1c <HAL_RCC_GetSysClockFreq+0x38>
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f040 808d 	bne.w	8002d2a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c10:	4b4b      	ldr	r3, [pc, #300]	; (8002d40 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002c12:	60bb      	str	r3, [r7, #8]
      break;
 8002c14:	e08c      	b.n	8002d30 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c16:	4b4b      	ldr	r3, [pc, #300]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8002c18:	60bb      	str	r3, [r7, #8]
      break;
 8002c1a:	e089      	b.n	8002d30 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c1c:	4b47      	ldr	r3, [pc, #284]	; (8002d3c <HAL_RCC_GetSysClockFreq+0x158>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c24:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002c26:	4b45      	ldr	r3, [pc, #276]	; (8002d3c <HAL_RCC_GetSysClockFreq+0x158>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d023      	beq.n	8002c7a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c32:	4b42      	ldr	r3, [pc, #264]	; (8002d3c <HAL_RCC_GetSysClockFreq+0x158>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	099b      	lsrs	r3, r3, #6
 8002c38:	f04f 0400 	mov.w	r4, #0
 8002c3c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002c40:	f04f 0200 	mov.w	r2, #0
 8002c44:	ea03 0501 	and.w	r5, r3, r1
 8002c48:	ea04 0602 	and.w	r6, r4, r2
 8002c4c:	4a3d      	ldr	r2, [pc, #244]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8002c4e:	fb02 f106 	mul.w	r1, r2, r6
 8002c52:	2200      	movs	r2, #0
 8002c54:	fb02 f205 	mul.w	r2, r2, r5
 8002c58:	440a      	add	r2, r1
 8002c5a:	493a      	ldr	r1, [pc, #232]	; (8002d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8002c5c:	fba5 0101 	umull	r0, r1, r5, r1
 8002c60:	1853      	adds	r3, r2, r1
 8002c62:	4619      	mov	r1, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f04f 0400 	mov.w	r4, #0
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	4623      	mov	r3, r4
 8002c6e:	f7fd fb3f 	bl	80002f0 <__aeabi_uldivmod>
 8002c72:	4603      	mov	r3, r0
 8002c74:	460c      	mov	r4, r1
 8002c76:	60fb      	str	r3, [r7, #12]
 8002c78:	e049      	b.n	8002d0e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c7a:	4b30      	ldr	r3, [pc, #192]	; (8002d3c <HAL_RCC_GetSysClockFreq+0x158>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	099b      	lsrs	r3, r3, #6
 8002c80:	f04f 0400 	mov.w	r4, #0
 8002c84:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002c88:	f04f 0200 	mov.w	r2, #0
 8002c8c:	ea03 0501 	and.w	r5, r3, r1
 8002c90:	ea04 0602 	and.w	r6, r4, r2
 8002c94:	4629      	mov	r1, r5
 8002c96:	4632      	mov	r2, r6
 8002c98:	f04f 0300 	mov.w	r3, #0
 8002c9c:	f04f 0400 	mov.w	r4, #0
 8002ca0:	0154      	lsls	r4, r2, #5
 8002ca2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002ca6:	014b      	lsls	r3, r1, #5
 8002ca8:	4619      	mov	r1, r3
 8002caa:	4622      	mov	r2, r4
 8002cac:	1b49      	subs	r1, r1, r5
 8002cae:	eb62 0206 	sbc.w	r2, r2, r6
 8002cb2:	f04f 0300 	mov.w	r3, #0
 8002cb6:	f04f 0400 	mov.w	r4, #0
 8002cba:	0194      	lsls	r4, r2, #6
 8002cbc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002cc0:	018b      	lsls	r3, r1, #6
 8002cc2:	1a5b      	subs	r3, r3, r1
 8002cc4:	eb64 0402 	sbc.w	r4, r4, r2
 8002cc8:	f04f 0100 	mov.w	r1, #0
 8002ccc:	f04f 0200 	mov.w	r2, #0
 8002cd0:	00e2      	lsls	r2, r4, #3
 8002cd2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002cd6:	00d9      	lsls	r1, r3, #3
 8002cd8:	460b      	mov	r3, r1
 8002cda:	4614      	mov	r4, r2
 8002cdc:	195b      	adds	r3, r3, r5
 8002cde:	eb44 0406 	adc.w	r4, r4, r6
 8002ce2:	f04f 0100 	mov.w	r1, #0
 8002ce6:	f04f 0200 	mov.w	r2, #0
 8002cea:	02a2      	lsls	r2, r4, #10
 8002cec:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002cf0:	0299      	lsls	r1, r3, #10
 8002cf2:	460b      	mov	r3, r1
 8002cf4:	4614      	mov	r4, r2
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	4621      	mov	r1, r4
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f04f 0400 	mov.w	r4, #0
 8002d00:	461a      	mov	r2, r3
 8002d02:	4623      	mov	r3, r4
 8002d04:	f7fd faf4 	bl	80002f0 <__aeabi_uldivmod>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	460c      	mov	r4, r1
 8002d0c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002d0e:	4b0b      	ldr	r3, [pc, #44]	; (8002d3c <HAL_RCC_GetSysClockFreq+0x158>)
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	0c1b      	lsrs	r3, r3, #16
 8002d14:	f003 0303 	and.w	r3, r3, #3
 8002d18:	3301      	adds	r3, #1
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8002d1e:	68fa      	ldr	r2, [r7, #12]
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d26:	60bb      	str	r3, [r7, #8]
      break;
 8002d28:	e002      	b.n	8002d30 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d2a:	4b05      	ldr	r3, [pc, #20]	; (8002d40 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002d2c:	60bb      	str	r3, [r7, #8]
      break;
 8002d2e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d30:	68bb      	ldr	r3, [r7, #8]
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3714      	adds	r7, #20
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	40023800 	.word	0x40023800
 8002d40:	00f42400 	.word	0x00f42400
 8002d44:	017d7840 	.word	0x017d7840

08002d48 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d4c:	4b03      	ldr	r3, [pc, #12]	; (8002d5c <HAL_RCC_GetHCLKFreq+0x14>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr
 8002d5a:	bf00      	nop
 8002d5c:	20000000 	.word	0x20000000

08002d60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d64:	f7ff fff0 	bl	8002d48 <HAL_RCC_GetHCLKFreq>
 8002d68:	4601      	mov	r1, r0
 8002d6a:	4b05      	ldr	r3, [pc, #20]	; (8002d80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	0a9b      	lsrs	r3, r3, #10
 8002d70:	f003 0307 	and.w	r3, r3, #7
 8002d74:	4a03      	ldr	r2, [pc, #12]	; (8002d84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d76:	5cd3      	ldrb	r3, [r2, r3]
 8002d78:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	40023800 	.word	0x40023800
 8002d84:	08005fd4 	.word	0x08005fd4

08002d88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d8c:	f7ff ffdc 	bl	8002d48 <HAL_RCC_GetHCLKFreq>
 8002d90:	4601      	mov	r1, r0
 8002d92:	4b05      	ldr	r3, [pc, #20]	; (8002da8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	0b5b      	lsrs	r3, r3, #13
 8002d98:	f003 0307 	and.w	r3, r3, #7
 8002d9c:	4a03      	ldr	r2, [pc, #12]	; (8002dac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d9e:	5cd3      	ldrb	r3, [r2, r3]
 8002da0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	40023800 	.word	0x40023800
 8002dac:	08005fd4 	.word	0x08005fd4

08002db0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b088      	sub	sp, #32
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002db8:	2300      	movs	r3, #0
 8002dba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d012      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002dd8:	4b69      	ldr	r3, [pc, #420]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	4a68      	ldr	r2, [pc, #416]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dde:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002de2:	6093      	str	r3, [r2, #8]
 8002de4:	4b66      	ldr	r3, [pc, #408]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002de6:	689a      	ldr	r2, [r3, #8]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dec:	4964      	ldr	r1, [pc, #400]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d101      	bne.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d017      	beq.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e0a:	4b5d      	ldr	r3, [pc, #372]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e10:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e18:	4959      	ldr	r1, [pc, #356]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e28:	d101      	bne.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d101      	bne.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002e36:	2301      	movs	r3, #1
 8002e38:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d017      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e46:	4b4e      	ldr	r3, [pc, #312]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e4c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e54:	494a      	ldr	r1, [pc, #296]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e64:	d101      	bne.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002e66:	2301      	movs	r3, #1
 8002e68:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d101      	bne.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002e72:	2301      	movs	r3, #1
 8002e74:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002e82:	2301      	movs	r3, #1
 8002e84:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 0320 	and.w	r3, r3, #32
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	f000 808b 	beq.w	8002faa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e94:	4b3a      	ldr	r3, [pc, #232]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e98:	4a39      	ldr	r2, [pc, #228]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e9e:	6413      	str	r3, [r2, #64]	; 0x40
 8002ea0:	4b37      	ldr	r3, [pc, #220]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ea8:	60bb      	str	r3, [r7, #8]
 8002eaa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002eac:	4b35      	ldr	r3, [pc, #212]	; (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a34      	ldr	r2, [pc, #208]	; (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002eb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002eb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002eb8:	f7fe f82e 	bl	8000f18 <HAL_GetTick>
 8002ebc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002ebe:	e008      	b.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ec0:	f7fe f82a 	bl	8000f18 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b64      	cmp	r3, #100	; 0x64
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e38d      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002ed2:	4b2c      	ldr	r3, [pc, #176]	; (8002f84 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d0f0      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ede:	4b28      	ldr	r3, [pc, #160]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ee0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ee2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ee6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d035      	beq.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d02e      	beq.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002efc:	4b20      	ldr	r3, [pc, #128]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002efe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f04:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f06:	4b1e      	ldr	r3, [pc, #120]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f0a:	4a1d      	ldr	r2, [pc, #116]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f10:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f12:	4b1b      	ldr	r3, [pc, #108]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f16:	4a1a      	ldr	r2, [pc, #104]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f1c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002f1e:	4a18      	ldr	r2, [pc, #96]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002f24:	4b16      	ldr	r3, [pc, #88]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f28:	f003 0301 	and.w	r3, r3, #1
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d114      	bne.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f30:	f7fd fff2 	bl	8000f18 <HAL_GetTick>
 8002f34:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f36:	e00a      	b.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f38:	f7fd ffee 	bl	8000f18 <HAL_GetTick>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	1ad3      	subs	r3, r2, r3
 8002f42:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d901      	bls.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e34f      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f4e:	4b0c      	ldr	r3, [pc, #48]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d0ee      	beq.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f66:	d111      	bne.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002f68:	4b05      	ldr	r3, [pc, #20]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f74:	4b04      	ldr	r3, [pc, #16]	; (8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002f76:	400b      	ands	r3, r1
 8002f78:	4901      	ldr	r1, [pc, #4]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	608b      	str	r3, [r1, #8]
 8002f7e:	e00b      	b.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002f80:	40023800 	.word	0x40023800
 8002f84:	40007000 	.word	0x40007000
 8002f88:	0ffffcff 	.word	0x0ffffcff
 8002f8c:	4bb3      	ldr	r3, [pc, #716]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	4ab2      	ldr	r2, [pc, #712]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002f92:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002f96:	6093      	str	r3, [r2, #8]
 8002f98:	4bb0      	ldr	r3, [pc, #704]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002f9a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fa4:	49ad      	ldr	r1, [pc, #692]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0310 	and.w	r3, r3, #16
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d010      	beq.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002fb6:	4ba9      	ldr	r3, [pc, #676]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002fb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fbc:	4aa7      	ldr	r2, [pc, #668]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002fbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fc2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002fc6:	4ba5      	ldr	r3, [pc, #660]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002fc8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd0:	49a2      	ldr	r1, [pc, #648]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d00a      	beq.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fe4:	4b9d      	ldr	r3, [pc, #628]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fea:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ff2:	499a      	ldr	r1, [pc, #616]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00a      	beq.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003006:	4b95      	ldr	r3, [pc, #596]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003008:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800300c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003014:	4991      	ldr	r1, [pc, #580]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003016:	4313      	orrs	r3, r2
 8003018:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d00a      	beq.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003028:	4b8c      	ldr	r3, [pc, #560]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800302a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800302e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003036:	4989      	ldr	r1, [pc, #548]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003038:	4313      	orrs	r3, r2
 800303a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d00a      	beq.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800304a:	4b84      	ldr	r3, [pc, #528]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800304c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003050:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003058:	4980      	ldr	r1, [pc, #512]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800305a:	4313      	orrs	r3, r2
 800305c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003068:	2b00      	cmp	r3, #0
 800306a:	d00a      	beq.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800306c:	4b7b      	ldr	r3, [pc, #492]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800306e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003072:	f023 0203 	bic.w	r2, r3, #3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307a:	4978      	ldr	r1, [pc, #480]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800307c:	4313      	orrs	r3, r2
 800307e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00a      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800308e:	4b73      	ldr	r3, [pc, #460]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003090:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003094:	f023 020c 	bic.w	r2, r3, #12
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800309c:	496f      	ldr	r1, [pc, #444]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800309e:	4313      	orrs	r3, r2
 80030a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d00a      	beq.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030b0:	4b6a      	ldr	r3, [pc, #424]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030b6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030be:	4967      	ldr	r1, [pc, #412]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d00a      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80030d2:	4b62      	ldr	r3, [pc, #392]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030d8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030e0:	495e      	ldr	r1, [pc, #376]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d00a      	beq.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80030f4:	4b59      	ldr	r3, [pc, #356]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030fa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003102:	4956      	ldr	r1, [pc, #344]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003104:	4313      	orrs	r3, r2
 8003106:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003112:	2b00      	cmp	r3, #0
 8003114:	d00a      	beq.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003116:	4b51      	ldr	r3, [pc, #324]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003118:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800311c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003124:	494d      	ldr	r1, [pc, #308]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003126:	4313      	orrs	r3, r2
 8003128:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003134:	2b00      	cmp	r3, #0
 8003136:	d00a      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003138:	4b48      	ldr	r3, [pc, #288]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800313a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800313e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003146:	4945      	ldr	r1, [pc, #276]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003148:	4313      	orrs	r3, r2
 800314a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00a      	beq.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800315a:	4b40      	ldr	r3, [pc, #256]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800315c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003160:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003168:	493c      	ldr	r1, [pc, #240]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800316a:	4313      	orrs	r3, r2
 800316c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d00a      	beq.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800317c:	4b37      	ldr	r3, [pc, #220]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800317e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003182:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800318a:	4934      	ldr	r1, [pc, #208]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800318c:	4313      	orrs	r3, r2
 800318e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d011      	beq.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800319e:	4b2f      	ldr	r3, [pc, #188]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031a4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031ac:	492b      	ldr	r1, [pc, #172]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031ae:	4313      	orrs	r3, r2
 80031b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031bc:	d101      	bne.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80031be:	2301      	movs	r3, #1
 80031c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0308 	and.w	r3, r3, #8
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d001      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80031ce:	2301      	movs	r3, #1
 80031d0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d00a      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80031de:	4b1f      	ldr	r3, [pc, #124]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031e4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031ec:	491b      	ldr	r1, [pc, #108]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d00b      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003200:	4b16      	ldr	r3, [pc, #88]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003202:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003206:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003210:	4912      	ldr	r1, [pc, #72]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003212:	4313      	orrs	r3, r2
 8003214:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d00b      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003224:	4b0d      	ldr	r3, [pc, #52]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003226:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800322a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003234:	4909      	ldr	r1, [pc, #36]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003236:	4313      	orrs	r3, r2
 8003238:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00f      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003248:	4b04      	ldr	r3, [pc, #16]	; (800325c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800324a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800324e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003258:	e002      	b.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800325a:	bf00      	nop
 800325c:	40023800 	.word	0x40023800
 8003260:	4985      	ldr	r1, [pc, #532]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003262:	4313      	orrs	r3, r2
 8003264:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d00b      	beq.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003274:	4b80      	ldr	r3, [pc, #512]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003276:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800327a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003284:	497c      	ldr	r1, [pc, #496]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003286:	4313      	orrs	r3, r2
 8003288:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	2b01      	cmp	r3, #1
 8003290:	d005      	beq.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800329a:	f040 80d6 	bne.w	800344a <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800329e:	4b76      	ldr	r3, [pc, #472]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a75      	ldr	r2, [pc, #468]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80032a4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80032a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032aa:	f7fd fe35 	bl	8000f18 <HAL_GetTick>
 80032ae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80032b0:	e008      	b.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80032b2:	f7fd fe31 	bl	8000f18 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b64      	cmp	r3, #100	; 0x64
 80032be:	d901      	bls.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e194      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80032c4:	4b6c      	ldr	r3, [pc, #432]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d1f0      	bne.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d021      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x570>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d11d      	bne.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80032e4:	4b64      	ldr	r3, [pc, #400]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80032e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032ea:	0c1b      	lsrs	r3, r3, #16
 80032ec:	f003 0303 	and.w	r3, r3, #3
 80032f0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80032f2:	4b61      	ldr	r3, [pc, #388]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80032f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032f8:	0e1b      	lsrs	r3, r3, #24
 80032fa:	f003 030f 	and.w	r3, r3, #15
 80032fe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	019a      	lsls	r2, r3, #6
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	041b      	lsls	r3, r3, #16
 800330a:	431a      	orrs	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	061b      	lsls	r3, r3, #24
 8003310:	431a      	orrs	r2, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	071b      	lsls	r3, r3, #28
 8003318:	4957      	ldr	r1, [pc, #348]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800331a:	4313      	orrs	r3, r2
 800331c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d004      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x586>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003330:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003334:	d00a      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800333e:	2b00      	cmp	r3, #0
 8003340:	d02e      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003346:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800334a:	d129      	bne.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800334c:	4b4a      	ldr	r3, [pc, #296]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800334e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003352:	0c1b      	lsrs	r3, r3, #16
 8003354:	f003 0303 	and.w	r3, r3, #3
 8003358:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800335a:	4b47      	ldr	r3, [pc, #284]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800335c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003360:	0f1b      	lsrs	r3, r3, #28
 8003362:	f003 0307 	and.w	r3, r3, #7
 8003366:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	019a      	lsls	r2, r3, #6
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	041b      	lsls	r3, r3, #16
 8003372:	431a      	orrs	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	061b      	lsls	r3, r3, #24
 800337a:	431a      	orrs	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	071b      	lsls	r3, r3, #28
 8003380:	493d      	ldr	r1, [pc, #244]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003382:	4313      	orrs	r3, r2
 8003384:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003388:	4b3b      	ldr	r3, [pc, #236]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800338a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800338e:	f023 021f 	bic.w	r2, r3, #31
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003396:	3b01      	subs	r3, #1
 8003398:	4937      	ldr	r1, [pc, #220]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800339a:	4313      	orrs	r3, r2
 800339c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d01d      	beq.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80033ac:	4b32      	ldr	r3, [pc, #200]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80033ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033b2:	0e1b      	lsrs	r3, r3, #24
 80033b4:	f003 030f 	and.w	r3, r3, #15
 80033b8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80033ba:	4b2f      	ldr	r3, [pc, #188]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80033bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033c0:	0f1b      	lsrs	r3, r3, #28
 80033c2:	f003 0307 	and.w	r3, r3, #7
 80033c6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	019a      	lsls	r2, r3, #6
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	041b      	lsls	r3, r3, #16
 80033d4:	431a      	orrs	r2, r3
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	061b      	lsls	r3, r3, #24
 80033da:	431a      	orrs	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	071b      	lsls	r3, r3, #28
 80033e0:	4925      	ldr	r1, [pc, #148]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80033e2:	4313      	orrs	r3, r2
 80033e4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d011      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	019a      	lsls	r2, r3, #6
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	041b      	lsls	r3, r3, #16
 8003400:	431a      	orrs	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68db      	ldr	r3, [r3, #12]
 8003406:	061b      	lsls	r3, r3, #24
 8003408:	431a      	orrs	r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	071b      	lsls	r3, r3, #28
 8003410:	4919      	ldr	r1, [pc, #100]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003412:	4313      	orrs	r3, r2
 8003414:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003418:	4b17      	ldr	r3, [pc, #92]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a16      	ldr	r2, [pc, #88]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800341e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003422:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003424:	f7fd fd78 	bl	8000f18 <HAL_GetTick>
 8003428:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800342a:	e008      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800342c:	f7fd fd74 	bl	8000f18 <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	2b64      	cmp	r3, #100	; 0x64
 8003438:	d901      	bls.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e0d7      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800343e:	4b0e      	ldr	r3, [pc, #56]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d0f0      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	2b01      	cmp	r3, #1
 800344e:	f040 80cd 	bne.w	80035ec <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003452:	4b09      	ldr	r3, [pc, #36]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a08      	ldr	r2, [pc, #32]	; (8003478 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003458:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800345c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800345e:	f7fd fd5b 	bl	8000f18 <HAL_GetTick>
 8003462:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003464:	e00a      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003466:	f7fd fd57 	bl	8000f18 <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	2b64      	cmp	r3, #100	; 0x64
 8003472:	d903      	bls.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003474:	2303      	movs	r3, #3
 8003476:	e0ba      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8003478:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800347c:	4b5e      	ldr	r3, [pc, #376]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003484:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003488:	d0ed      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d003      	beq.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800349a:	2b00      	cmp	r3, #0
 800349c:	d009      	beq.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d02e      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d12a      	bne.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80034b2:	4b51      	ldr	r3, [pc, #324]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80034b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034b8:	0c1b      	lsrs	r3, r3, #16
 80034ba:	f003 0303 	and.w	r3, r3, #3
 80034be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80034c0:	4b4d      	ldr	r3, [pc, #308]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80034c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034c6:	0f1b      	lsrs	r3, r3, #28
 80034c8:	f003 0307 	and.w	r3, r3, #7
 80034cc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	019a      	lsls	r2, r3, #6
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	041b      	lsls	r3, r3, #16
 80034d8:	431a      	orrs	r2, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	061b      	lsls	r3, r3, #24
 80034e0:	431a      	orrs	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	071b      	lsls	r3, r3, #28
 80034e6:	4944      	ldr	r1, [pc, #272]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80034ee:	4b42      	ldr	r3, [pc, #264]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80034f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034f4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fc:	3b01      	subs	r3, #1
 80034fe:	021b      	lsls	r3, r3, #8
 8003500:	493d      	ldr	r1, [pc, #244]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003502:	4313      	orrs	r3, r2
 8003504:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d022      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003518:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800351c:	d11d      	bne.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800351e:	4b36      	ldr	r3, [pc, #216]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003520:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003524:	0e1b      	lsrs	r3, r3, #24
 8003526:	f003 030f 	and.w	r3, r3, #15
 800352a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800352c:	4b32      	ldr	r3, [pc, #200]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800352e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003532:	0f1b      	lsrs	r3, r3, #28
 8003534:	f003 0307 	and.w	r3, r3, #7
 8003538:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	695b      	ldr	r3, [r3, #20]
 800353e:	019a      	lsls	r2, r3, #6
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a1b      	ldr	r3, [r3, #32]
 8003544:	041b      	lsls	r3, r3, #16
 8003546:	431a      	orrs	r2, r3
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	061b      	lsls	r3, r3, #24
 800354c:	431a      	orrs	r2, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	071b      	lsls	r3, r3, #28
 8003552:	4929      	ldr	r1, [pc, #164]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003554:	4313      	orrs	r3, r2
 8003556:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0308 	and.w	r3, r3, #8
 8003562:	2b00      	cmp	r3, #0
 8003564:	d028      	beq.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003566:	4b24      	ldr	r3, [pc, #144]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800356c:	0e1b      	lsrs	r3, r3, #24
 800356e:	f003 030f 	and.w	r3, r3, #15
 8003572:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003574:	4b20      	ldr	r3, [pc, #128]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003576:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800357a:	0c1b      	lsrs	r3, r3, #16
 800357c:	f003 0303 	and.w	r3, r3, #3
 8003580:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	695b      	ldr	r3, [r3, #20]
 8003586:	019a      	lsls	r2, r3, #6
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	041b      	lsls	r3, r3, #16
 800358c:	431a      	orrs	r2, r3
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	061b      	lsls	r3, r3, #24
 8003592:	431a      	orrs	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	69db      	ldr	r3, [r3, #28]
 8003598:	071b      	lsls	r3, r3, #28
 800359a:	4917      	ldr	r1, [pc, #92]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800359c:	4313      	orrs	r3, r2
 800359e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80035a2:	4b15      	ldr	r3, [pc, #84]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b0:	4911      	ldr	r1, [pc, #68]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035b2:	4313      	orrs	r3, r2
 80035b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80035b8:	4b0f      	ldr	r3, [pc, #60]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a0e      	ldr	r2, [pc, #56]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035c4:	f7fd fca8 	bl	8000f18 <HAL_GetTick>
 80035c8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80035ca:	e008      	b.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80035cc:	f7fd fca4 	bl	8000f18 <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	2b64      	cmp	r3, #100	; 0x64
 80035d8:	d901      	bls.n	80035de <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e007      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80035de:	4b06      	ldr	r3, [pc, #24]	; (80035f8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80035ea:	d1ef      	bne.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3720      	adds	r7, #32
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	40023800 	.word	0x40023800

080035fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d101      	bne.n	800360e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e040      	b.n	8003690 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003612:	2b00      	cmp	r3, #0
 8003614:	d106      	bne.n	8003624 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f7fd fbbc 	bl	8000d9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2224      	movs	r2, #36	; 0x24
 8003628:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f022 0201 	bic.w	r2, r2, #1
 8003638:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f000 f8be 	bl	80037bc <UART_SetConfig>
 8003640:	4603      	mov	r3, r0
 8003642:	2b01      	cmp	r3, #1
 8003644:	d101      	bne.n	800364a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e022      	b.n	8003690 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364e:	2b00      	cmp	r3, #0
 8003650:	d002      	beq.n	8003658 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f000 fb5c 	bl	8003d10 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	685a      	ldr	r2, [r3, #4]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003666:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	689a      	ldr	r2, [r3, #8]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003676:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f042 0201 	orr.w	r2, r2, #1
 8003686:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f000 fbe3 	bl	8003e54 <UART_CheckIdleState>
 800368e:	4603      	mov	r3, r0
}
 8003690:	4618      	mov	r0, r3
 8003692:	3708      	adds	r7, #8
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}

08003698 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b08a      	sub	sp, #40	; 0x28
 800369c:	af02      	add	r7, sp, #8
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	603b      	str	r3, [r7, #0]
 80036a4:	4613      	mov	r3, r2
 80036a6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036ac:	2b20      	cmp	r3, #32
 80036ae:	d17f      	bne.n	80037b0 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d002      	beq.n	80036bc <HAL_UART_Transmit+0x24>
 80036b6:	88fb      	ldrh	r3, [r7, #6]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d101      	bne.n	80036c0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	e078      	b.n	80037b2 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d101      	bne.n	80036ce <HAL_UART_Transmit+0x36>
 80036ca:	2302      	movs	r3, #2
 80036cc:	e071      	b.n	80037b2 <HAL_UART_Transmit+0x11a>
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2200      	movs	r2, #0
 80036da:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2221      	movs	r2, #33	; 0x21
 80036e0:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80036e2:	f7fd fc19 	bl	8000f18 <HAL_GetTick>
 80036e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	88fa      	ldrh	r2, [r7, #6]
 80036ec:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	88fa      	ldrh	r2, [r7, #6]
 80036f4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003700:	d108      	bne.n	8003714 <HAL_UART_Transmit+0x7c>
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d104      	bne.n	8003714 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 800370a:	2300      	movs	r3, #0
 800370c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	61bb      	str	r3, [r7, #24]
 8003712:	e003      	b.n	800371c <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003718:	2300      	movs	r3, #0
 800371a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8003724:	e02c      	b.n	8003780 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	9300      	str	r3, [sp, #0]
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	2200      	movs	r2, #0
 800372e:	2180      	movs	r1, #128	; 0x80
 8003730:	68f8      	ldr	r0, [r7, #12]
 8003732:	f000 fbd4 	bl	8003ede <UART_WaitOnFlagUntilTimeout>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e038      	b.n	80037b2 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10b      	bne.n	800375e <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	881b      	ldrh	r3, [r3, #0]
 800374a:	461a      	mov	r2, r3
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003754:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	3302      	adds	r3, #2
 800375a:	61bb      	str	r3, [r7, #24]
 800375c:	e007      	b.n	800376e <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	781a      	ldrb	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	3301      	adds	r3, #1
 800376c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003774:	b29b      	uxth	r3, r3
 8003776:	3b01      	subs	r3, #1
 8003778:	b29a      	uxth	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003786:	b29b      	uxth	r3, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	d1cc      	bne.n	8003726 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	9300      	str	r3, [sp, #0]
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	2200      	movs	r2, #0
 8003794:	2140      	movs	r1, #64	; 0x40
 8003796:	68f8      	ldr	r0, [r7, #12]
 8003798:	f000 fba1 	bl	8003ede <UART_WaitOnFlagUntilTimeout>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d001      	beq.n	80037a6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e005      	b.n	80037b2 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2220      	movs	r2, #32
 80037aa:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80037ac:	2300      	movs	r3, #0
 80037ae:	e000      	b.n	80037b2 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 80037b0:	2302      	movs	r3, #2
  }
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3720      	adds	r7, #32
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
	...

080037bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b088      	sub	sp, #32
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80037c4:	2300      	movs	r3, #0
 80037c6:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80037c8:	2300      	movs	r3, #0
 80037ca:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	691b      	ldr	r3, [r3, #16]
 80037d4:	431a      	orrs	r2, r3
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	431a      	orrs	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	69db      	ldr	r3, [r3, #28]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	4bb1      	ldr	r3, [pc, #708]	; (8003ab0 <UART_SetConfig+0x2f4>)
 80037ec:	4013      	ands	r3, r2
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	6812      	ldr	r2, [r2, #0]
 80037f2:	6939      	ldr	r1, [r7, #16]
 80037f4:	430b      	orrs	r3, r1
 80037f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	68da      	ldr	r2, [r3, #12]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	430a      	orrs	r2, r1
 800380c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	699b      	ldr	r3, [r3, #24]
 8003812:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a1b      	ldr	r3, [r3, #32]
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	4313      	orrs	r3, r2
 800381c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	693a      	ldr	r2, [r7, #16]
 800382e:	430a      	orrs	r2, r1
 8003830:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a9f      	ldr	r2, [pc, #636]	; (8003ab4 <UART_SetConfig+0x2f8>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d121      	bne.n	8003880 <UART_SetConfig+0xc4>
 800383c:	4b9e      	ldr	r3, [pc, #632]	; (8003ab8 <UART_SetConfig+0x2fc>)
 800383e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003842:	f003 0303 	and.w	r3, r3, #3
 8003846:	2b03      	cmp	r3, #3
 8003848:	d816      	bhi.n	8003878 <UART_SetConfig+0xbc>
 800384a:	a201      	add	r2, pc, #4	; (adr r2, 8003850 <UART_SetConfig+0x94>)
 800384c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003850:	08003861 	.word	0x08003861
 8003854:	0800386d 	.word	0x0800386d
 8003858:	08003867 	.word	0x08003867
 800385c:	08003873 	.word	0x08003873
 8003860:	2301      	movs	r3, #1
 8003862:	77fb      	strb	r3, [r7, #31]
 8003864:	e151      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003866:	2302      	movs	r3, #2
 8003868:	77fb      	strb	r3, [r7, #31]
 800386a:	e14e      	b.n	8003b0a <UART_SetConfig+0x34e>
 800386c:	2304      	movs	r3, #4
 800386e:	77fb      	strb	r3, [r7, #31]
 8003870:	e14b      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003872:	2308      	movs	r3, #8
 8003874:	77fb      	strb	r3, [r7, #31]
 8003876:	e148      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003878:	2310      	movs	r3, #16
 800387a:	77fb      	strb	r3, [r7, #31]
 800387c:	bf00      	nop
 800387e:	e144      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a8d      	ldr	r2, [pc, #564]	; (8003abc <UART_SetConfig+0x300>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d134      	bne.n	80038f4 <UART_SetConfig+0x138>
 800388a:	4b8b      	ldr	r3, [pc, #556]	; (8003ab8 <UART_SetConfig+0x2fc>)
 800388c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003890:	f003 030c 	and.w	r3, r3, #12
 8003894:	2b0c      	cmp	r3, #12
 8003896:	d829      	bhi.n	80038ec <UART_SetConfig+0x130>
 8003898:	a201      	add	r2, pc, #4	; (adr r2, 80038a0 <UART_SetConfig+0xe4>)
 800389a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800389e:	bf00      	nop
 80038a0:	080038d5 	.word	0x080038d5
 80038a4:	080038ed 	.word	0x080038ed
 80038a8:	080038ed 	.word	0x080038ed
 80038ac:	080038ed 	.word	0x080038ed
 80038b0:	080038e1 	.word	0x080038e1
 80038b4:	080038ed 	.word	0x080038ed
 80038b8:	080038ed 	.word	0x080038ed
 80038bc:	080038ed 	.word	0x080038ed
 80038c0:	080038db 	.word	0x080038db
 80038c4:	080038ed 	.word	0x080038ed
 80038c8:	080038ed 	.word	0x080038ed
 80038cc:	080038ed 	.word	0x080038ed
 80038d0:	080038e7 	.word	0x080038e7
 80038d4:	2300      	movs	r3, #0
 80038d6:	77fb      	strb	r3, [r7, #31]
 80038d8:	e117      	b.n	8003b0a <UART_SetConfig+0x34e>
 80038da:	2302      	movs	r3, #2
 80038dc:	77fb      	strb	r3, [r7, #31]
 80038de:	e114      	b.n	8003b0a <UART_SetConfig+0x34e>
 80038e0:	2304      	movs	r3, #4
 80038e2:	77fb      	strb	r3, [r7, #31]
 80038e4:	e111      	b.n	8003b0a <UART_SetConfig+0x34e>
 80038e6:	2308      	movs	r3, #8
 80038e8:	77fb      	strb	r3, [r7, #31]
 80038ea:	e10e      	b.n	8003b0a <UART_SetConfig+0x34e>
 80038ec:	2310      	movs	r3, #16
 80038ee:	77fb      	strb	r3, [r7, #31]
 80038f0:	bf00      	nop
 80038f2:	e10a      	b.n	8003b0a <UART_SetConfig+0x34e>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a71      	ldr	r2, [pc, #452]	; (8003ac0 <UART_SetConfig+0x304>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d120      	bne.n	8003940 <UART_SetConfig+0x184>
 80038fe:	4b6e      	ldr	r3, [pc, #440]	; (8003ab8 <UART_SetConfig+0x2fc>)
 8003900:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003904:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003908:	2b10      	cmp	r3, #16
 800390a:	d00f      	beq.n	800392c <UART_SetConfig+0x170>
 800390c:	2b10      	cmp	r3, #16
 800390e:	d802      	bhi.n	8003916 <UART_SetConfig+0x15a>
 8003910:	2b00      	cmp	r3, #0
 8003912:	d005      	beq.n	8003920 <UART_SetConfig+0x164>
 8003914:	e010      	b.n	8003938 <UART_SetConfig+0x17c>
 8003916:	2b20      	cmp	r3, #32
 8003918:	d005      	beq.n	8003926 <UART_SetConfig+0x16a>
 800391a:	2b30      	cmp	r3, #48	; 0x30
 800391c:	d009      	beq.n	8003932 <UART_SetConfig+0x176>
 800391e:	e00b      	b.n	8003938 <UART_SetConfig+0x17c>
 8003920:	2300      	movs	r3, #0
 8003922:	77fb      	strb	r3, [r7, #31]
 8003924:	e0f1      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003926:	2302      	movs	r3, #2
 8003928:	77fb      	strb	r3, [r7, #31]
 800392a:	e0ee      	b.n	8003b0a <UART_SetConfig+0x34e>
 800392c:	2304      	movs	r3, #4
 800392e:	77fb      	strb	r3, [r7, #31]
 8003930:	e0eb      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003932:	2308      	movs	r3, #8
 8003934:	77fb      	strb	r3, [r7, #31]
 8003936:	e0e8      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003938:	2310      	movs	r3, #16
 800393a:	77fb      	strb	r3, [r7, #31]
 800393c:	bf00      	nop
 800393e:	e0e4      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a5f      	ldr	r2, [pc, #380]	; (8003ac4 <UART_SetConfig+0x308>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d120      	bne.n	800398c <UART_SetConfig+0x1d0>
 800394a:	4b5b      	ldr	r3, [pc, #364]	; (8003ab8 <UART_SetConfig+0x2fc>)
 800394c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003950:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003954:	2b40      	cmp	r3, #64	; 0x40
 8003956:	d00f      	beq.n	8003978 <UART_SetConfig+0x1bc>
 8003958:	2b40      	cmp	r3, #64	; 0x40
 800395a:	d802      	bhi.n	8003962 <UART_SetConfig+0x1a6>
 800395c:	2b00      	cmp	r3, #0
 800395e:	d005      	beq.n	800396c <UART_SetConfig+0x1b0>
 8003960:	e010      	b.n	8003984 <UART_SetConfig+0x1c8>
 8003962:	2b80      	cmp	r3, #128	; 0x80
 8003964:	d005      	beq.n	8003972 <UART_SetConfig+0x1b6>
 8003966:	2bc0      	cmp	r3, #192	; 0xc0
 8003968:	d009      	beq.n	800397e <UART_SetConfig+0x1c2>
 800396a:	e00b      	b.n	8003984 <UART_SetConfig+0x1c8>
 800396c:	2300      	movs	r3, #0
 800396e:	77fb      	strb	r3, [r7, #31]
 8003970:	e0cb      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003972:	2302      	movs	r3, #2
 8003974:	77fb      	strb	r3, [r7, #31]
 8003976:	e0c8      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003978:	2304      	movs	r3, #4
 800397a:	77fb      	strb	r3, [r7, #31]
 800397c:	e0c5      	b.n	8003b0a <UART_SetConfig+0x34e>
 800397e:	2308      	movs	r3, #8
 8003980:	77fb      	strb	r3, [r7, #31]
 8003982:	e0c2      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003984:	2310      	movs	r3, #16
 8003986:	77fb      	strb	r3, [r7, #31]
 8003988:	bf00      	nop
 800398a:	e0be      	b.n	8003b0a <UART_SetConfig+0x34e>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a4d      	ldr	r2, [pc, #308]	; (8003ac8 <UART_SetConfig+0x30c>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d124      	bne.n	80039e0 <UART_SetConfig+0x224>
 8003996:	4b48      	ldr	r3, [pc, #288]	; (8003ab8 <UART_SetConfig+0x2fc>)
 8003998:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800399c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039a4:	d012      	beq.n	80039cc <UART_SetConfig+0x210>
 80039a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039aa:	d802      	bhi.n	80039b2 <UART_SetConfig+0x1f6>
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d007      	beq.n	80039c0 <UART_SetConfig+0x204>
 80039b0:	e012      	b.n	80039d8 <UART_SetConfig+0x21c>
 80039b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039b6:	d006      	beq.n	80039c6 <UART_SetConfig+0x20a>
 80039b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039bc:	d009      	beq.n	80039d2 <UART_SetConfig+0x216>
 80039be:	e00b      	b.n	80039d8 <UART_SetConfig+0x21c>
 80039c0:	2300      	movs	r3, #0
 80039c2:	77fb      	strb	r3, [r7, #31]
 80039c4:	e0a1      	b.n	8003b0a <UART_SetConfig+0x34e>
 80039c6:	2302      	movs	r3, #2
 80039c8:	77fb      	strb	r3, [r7, #31]
 80039ca:	e09e      	b.n	8003b0a <UART_SetConfig+0x34e>
 80039cc:	2304      	movs	r3, #4
 80039ce:	77fb      	strb	r3, [r7, #31]
 80039d0:	e09b      	b.n	8003b0a <UART_SetConfig+0x34e>
 80039d2:	2308      	movs	r3, #8
 80039d4:	77fb      	strb	r3, [r7, #31]
 80039d6:	e098      	b.n	8003b0a <UART_SetConfig+0x34e>
 80039d8:	2310      	movs	r3, #16
 80039da:	77fb      	strb	r3, [r7, #31]
 80039dc:	bf00      	nop
 80039de:	e094      	b.n	8003b0a <UART_SetConfig+0x34e>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a39      	ldr	r2, [pc, #228]	; (8003acc <UART_SetConfig+0x310>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d124      	bne.n	8003a34 <UART_SetConfig+0x278>
 80039ea:	4b33      	ldr	r3, [pc, #204]	; (8003ab8 <UART_SetConfig+0x2fc>)
 80039ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80039f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039f8:	d012      	beq.n	8003a20 <UART_SetConfig+0x264>
 80039fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039fe:	d802      	bhi.n	8003a06 <UART_SetConfig+0x24a>
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d007      	beq.n	8003a14 <UART_SetConfig+0x258>
 8003a04:	e012      	b.n	8003a2c <UART_SetConfig+0x270>
 8003a06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a0a:	d006      	beq.n	8003a1a <UART_SetConfig+0x25e>
 8003a0c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a10:	d009      	beq.n	8003a26 <UART_SetConfig+0x26a>
 8003a12:	e00b      	b.n	8003a2c <UART_SetConfig+0x270>
 8003a14:	2301      	movs	r3, #1
 8003a16:	77fb      	strb	r3, [r7, #31]
 8003a18:	e077      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	77fb      	strb	r3, [r7, #31]
 8003a1e:	e074      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a20:	2304      	movs	r3, #4
 8003a22:	77fb      	strb	r3, [r7, #31]
 8003a24:	e071      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a26:	2308      	movs	r3, #8
 8003a28:	77fb      	strb	r3, [r7, #31]
 8003a2a:	e06e      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a2c:	2310      	movs	r3, #16
 8003a2e:	77fb      	strb	r3, [r7, #31]
 8003a30:	bf00      	nop
 8003a32:	e06a      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a25      	ldr	r2, [pc, #148]	; (8003ad0 <UART_SetConfig+0x314>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d124      	bne.n	8003a88 <UART_SetConfig+0x2cc>
 8003a3e:	4b1e      	ldr	r3, [pc, #120]	; (8003ab8 <UART_SetConfig+0x2fc>)
 8003a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a44:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003a48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a4c:	d012      	beq.n	8003a74 <UART_SetConfig+0x2b8>
 8003a4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a52:	d802      	bhi.n	8003a5a <UART_SetConfig+0x29e>
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d007      	beq.n	8003a68 <UART_SetConfig+0x2ac>
 8003a58:	e012      	b.n	8003a80 <UART_SetConfig+0x2c4>
 8003a5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a5e:	d006      	beq.n	8003a6e <UART_SetConfig+0x2b2>
 8003a60:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003a64:	d009      	beq.n	8003a7a <UART_SetConfig+0x2be>
 8003a66:	e00b      	b.n	8003a80 <UART_SetConfig+0x2c4>
 8003a68:	2300      	movs	r3, #0
 8003a6a:	77fb      	strb	r3, [r7, #31]
 8003a6c:	e04d      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a6e:	2302      	movs	r3, #2
 8003a70:	77fb      	strb	r3, [r7, #31]
 8003a72:	e04a      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a74:	2304      	movs	r3, #4
 8003a76:	77fb      	strb	r3, [r7, #31]
 8003a78:	e047      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a7a:	2308      	movs	r3, #8
 8003a7c:	77fb      	strb	r3, [r7, #31]
 8003a7e:	e044      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a80:	2310      	movs	r3, #16
 8003a82:	77fb      	strb	r3, [r7, #31]
 8003a84:	bf00      	nop
 8003a86:	e040      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a11      	ldr	r2, [pc, #68]	; (8003ad4 <UART_SetConfig+0x318>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d139      	bne.n	8003b06 <UART_SetConfig+0x34a>
 8003a92:	4b09      	ldr	r3, [pc, #36]	; (8003ab8 <UART_SetConfig+0x2fc>)
 8003a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a98:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003a9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003aa0:	d027      	beq.n	8003af2 <UART_SetConfig+0x336>
 8003aa2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003aa6:	d817      	bhi.n	8003ad8 <UART_SetConfig+0x31c>
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d01c      	beq.n	8003ae6 <UART_SetConfig+0x32a>
 8003aac:	e027      	b.n	8003afe <UART_SetConfig+0x342>
 8003aae:	bf00      	nop
 8003ab0:	efff69f3 	.word	0xefff69f3
 8003ab4:	40011000 	.word	0x40011000
 8003ab8:	40023800 	.word	0x40023800
 8003abc:	40004400 	.word	0x40004400
 8003ac0:	40004800 	.word	0x40004800
 8003ac4:	40004c00 	.word	0x40004c00
 8003ac8:	40005000 	.word	0x40005000
 8003acc:	40011400 	.word	0x40011400
 8003ad0:	40007800 	.word	0x40007800
 8003ad4:	40007c00 	.word	0x40007c00
 8003ad8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003adc:	d006      	beq.n	8003aec <UART_SetConfig+0x330>
 8003ade:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003ae2:	d009      	beq.n	8003af8 <UART_SetConfig+0x33c>
 8003ae4:	e00b      	b.n	8003afe <UART_SetConfig+0x342>
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	77fb      	strb	r3, [r7, #31]
 8003aea:	e00e      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003aec:	2302      	movs	r3, #2
 8003aee:	77fb      	strb	r3, [r7, #31]
 8003af0:	e00b      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003af2:	2304      	movs	r3, #4
 8003af4:	77fb      	strb	r3, [r7, #31]
 8003af6:	e008      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003af8:	2308      	movs	r3, #8
 8003afa:	77fb      	strb	r3, [r7, #31]
 8003afc:	e005      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003afe:	2310      	movs	r3, #16
 8003b00:	77fb      	strb	r3, [r7, #31]
 8003b02:	bf00      	nop
 8003b04:	e001      	b.n	8003b0a <UART_SetConfig+0x34e>
 8003b06:	2310      	movs	r3, #16
 8003b08:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	69db      	ldr	r3, [r3, #28]
 8003b0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b12:	d17f      	bne.n	8003c14 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8003b14:	7ffb      	ldrb	r3, [r7, #31]
 8003b16:	2b08      	cmp	r3, #8
 8003b18:	d85c      	bhi.n	8003bd4 <UART_SetConfig+0x418>
 8003b1a:	a201      	add	r2, pc, #4	; (adr r2, 8003b20 <UART_SetConfig+0x364>)
 8003b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b20:	08003b45 	.word	0x08003b45
 8003b24:	08003b65 	.word	0x08003b65
 8003b28:	08003b85 	.word	0x08003b85
 8003b2c:	08003bd5 	.word	0x08003bd5
 8003b30:	08003b9d 	.word	0x08003b9d
 8003b34:	08003bd5 	.word	0x08003bd5
 8003b38:	08003bd5 	.word	0x08003bd5
 8003b3c:	08003bd5 	.word	0x08003bd5
 8003b40:	08003bbd 	.word	0x08003bbd
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b44:	f7ff f90c 	bl	8002d60 <HAL_RCC_GetPCLK1Freq>
 8003b48:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	005a      	lsls	r2, r3, #1
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	085b      	lsrs	r3, r3, #1
 8003b54:	441a      	add	r2, r3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	61bb      	str	r3, [r7, #24]
        break;
 8003b62:	e03a      	b.n	8003bda <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b64:	f7ff f910 	bl	8002d88 <HAL_RCC_GetPCLK2Freq>
 8003b68:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	005a      	lsls	r2, r3, #1
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	085b      	lsrs	r3, r3, #1
 8003b74:	441a      	add	r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	61bb      	str	r3, [r7, #24]
        break;
 8003b82:	e02a      	b.n	8003bda <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	085a      	lsrs	r2, r3, #1
 8003b8a:	4b5f      	ldr	r3, [pc, #380]	; (8003d08 <UART_SetConfig+0x54c>)
 8003b8c:	4413      	add	r3, r2
 8003b8e:	687a      	ldr	r2, [r7, #4]
 8003b90:	6852      	ldr	r2, [r2, #4]
 8003b92:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	61bb      	str	r3, [r7, #24]
        break;
 8003b9a:	e01e      	b.n	8003bda <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b9c:	f7ff f822 	bl	8002be4 <HAL_RCC_GetSysClockFreq>
 8003ba0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	005a      	lsls	r2, r3, #1
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	085b      	lsrs	r3, r3, #1
 8003bac:	441a      	add	r2, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	61bb      	str	r3, [r7, #24]
        break;
 8003bba:	e00e      	b.n	8003bda <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	085b      	lsrs	r3, r3, #1
 8003bc2:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	61bb      	str	r3, [r7, #24]
        break;
 8003bd2:	e002      	b.n	8003bda <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	75fb      	strb	r3, [r7, #23]
        break;
 8003bd8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	2b0f      	cmp	r3, #15
 8003bde:	d916      	bls.n	8003c0e <UART_SetConfig+0x452>
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003be6:	d212      	bcs.n	8003c0e <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003be8:	69bb      	ldr	r3, [r7, #24]
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	f023 030f 	bic.w	r3, r3, #15
 8003bf0:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	085b      	lsrs	r3, r3, #1
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	f003 0307 	and.w	r3, r3, #7
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	897b      	ldrh	r3, [r7, #10]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	897a      	ldrh	r2, [r7, #10]
 8003c0a:	60da      	str	r2, [r3, #12]
 8003c0c:	e070      	b.n	8003cf0 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	75fb      	strb	r3, [r7, #23]
 8003c12:	e06d      	b.n	8003cf0 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8003c14:	7ffb      	ldrb	r3, [r7, #31]
 8003c16:	2b08      	cmp	r3, #8
 8003c18:	d859      	bhi.n	8003cce <UART_SetConfig+0x512>
 8003c1a:	a201      	add	r2, pc, #4	; (adr r2, 8003c20 <UART_SetConfig+0x464>)
 8003c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c20:	08003c45 	.word	0x08003c45
 8003c24:	08003c63 	.word	0x08003c63
 8003c28:	08003c81 	.word	0x08003c81
 8003c2c:	08003ccf 	.word	0x08003ccf
 8003c30:	08003c99 	.word	0x08003c99
 8003c34:	08003ccf 	.word	0x08003ccf
 8003c38:	08003ccf 	.word	0x08003ccf
 8003c3c:	08003ccf 	.word	0x08003ccf
 8003c40:	08003cb7 	.word	0x08003cb7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c44:	f7ff f88c 	bl	8002d60 <HAL_RCC_GetPCLK1Freq>
 8003c48:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	085a      	lsrs	r2, r3, #1
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	441a      	add	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	61bb      	str	r3, [r7, #24]
        break;
 8003c60:	e038      	b.n	8003cd4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c62:	f7ff f891 	bl	8002d88 <HAL_RCC_GetPCLK2Freq>
 8003c66:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	085a      	lsrs	r2, r3, #1
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	441a      	add	r2, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	685b      	ldr	r3, [r3, #4]
 8003c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	61bb      	str	r3, [r7, #24]
        break;
 8003c7e:	e029      	b.n	8003cd4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	085a      	lsrs	r2, r3, #1
 8003c86:	4b21      	ldr	r3, [pc, #132]	; (8003d0c <UART_SetConfig+0x550>)
 8003c88:	4413      	add	r3, r2
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	6852      	ldr	r2, [r2, #4]
 8003c8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	61bb      	str	r3, [r7, #24]
        break;
 8003c96:	e01d      	b.n	8003cd4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c98:	f7fe ffa4 	bl	8002be4 <HAL_RCC_GetSysClockFreq>
 8003c9c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	085a      	lsrs	r2, r3, #1
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	441a      	add	r2, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	61bb      	str	r3, [r7, #24]
        break;
 8003cb4:	e00e      	b.n	8003cd4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	085b      	lsrs	r3, r3, #1
 8003cbc:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	61bb      	str	r3, [r7, #24]
        break;
 8003ccc:	e002      	b.n	8003cd4 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	75fb      	strb	r3, [r7, #23]
        break;
 8003cd2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	2b0f      	cmp	r3, #15
 8003cd8:	d908      	bls.n	8003cec <UART_SetConfig+0x530>
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ce0:	d204      	bcs.n	8003cec <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	60da      	str	r2, [r3, #12]
 8003cea:	e001      	b.n	8003cf0 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003cfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3720      	adds	r7, #32
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	01e84800 	.word	0x01e84800
 8003d0c:	00f42400 	.word	0x00f42400

08003d10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1c:	f003 0301 	and.w	r3, r3, #1
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d00a      	beq.n	8003d3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	430a      	orrs	r2, r1
 8003d38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00a      	beq.n	8003d5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00a      	beq.n	8003d7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d82:	f003 0308 	and.w	r3, r3, #8
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d00a      	beq.n	8003da0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da4:	f003 0310 	and.w	r3, r3, #16
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00a      	beq.n	8003dc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	430a      	orrs	r2, r1
 8003dc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc6:	f003 0320 	and.w	r3, r3, #32
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00a      	beq.n	8003de4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	430a      	orrs	r2, r1
 8003de2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d01a      	beq.n	8003e26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	430a      	orrs	r2, r1
 8003e04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e0e:	d10a      	bne.n	8003e26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	430a      	orrs	r2, r1
 8003e24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00a      	beq.n	8003e48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	430a      	orrs	r2, r1
 8003e46:	605a      	str	r2, [r3, #4]
  }
}
 8003e48:	bf00      	nop
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b086      	sub	sp, #24
 8003e58:	af02      	add	r7, sp, #8
 8003e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003e62:	f7fd f859 	bl	8000f18 <HAL_GetTick>
 8003e66:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0308 	and.w	r3, r3, #8
 8003e72:	2b08      	cmp	r3, #8
 8003e74:	d10e      	bne.n	8003e94 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e76:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f000 f82a 	bl	8003ede <UART_WaitOnFlagUntilTimeout>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d001      	beq.n	8003e94 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e90:	2303      	movs	r3, #3
 8003e92:	e020      	b.n	8003ed6 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0304 	and.w	r3, r3, #4
 8003e9e:	2b04      	cmp	r3, #4
 8003ea0:	d10e      	bne.n	8003ec0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ea2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ea6:	9300      	str	r3, [sp, #0]
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f000 f814 	bl	8003ede <UART_WaitOnFlagUntilTimeout>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d001      	beq.n	8003ec0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e00a      	b.n	8003ed6 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2220      	movs	r2, #32
 8003ec4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2220      	movs	r2, #32
 8003eca:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3710      	adds	r7, #16
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b084      	sub	sp, #16
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	60f8      	str	r0, [r7, #12]
 8003ee6:	60b9      	str	r1, [r7, #8]
 8003ee8:	603b      	str	r3, [r7, #0]
 8003eea:	4613      	mov	r3, r2
 8003eec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003eee:	e05d      	b.n	8003fac <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ef6:	d059      	beq.n	8003fac <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ef8:	f7fd f80e 	bl	8000f18 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	69ba      	ldr	r2, [r7, #24]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d302      	bcc.n	8003f0e <UART_WaitOnFlagUntilTimeout+0x30>
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d11b      	bne.n	8003f46 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003f1c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	689a      	ldr	r2, [r3, #8]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f022 0201 	bic.w	r2, r2, #1
 8003f2c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2220      	movs	r2, #32
 8003f32:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2220      	movs	r2, #32
 8003f38:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e042      	b.n	8003fcc <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0304 	and.w	r3, r3, #4
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d02b      	beq.n	8003fac <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	69db      	ldr	r3, [r3, #28]
 8003f5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f62:	d123      	bne.n	8003fac <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f6c:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003f7c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	689a      	ldr	r2, [r3, #8]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 0201 	bic.w	r2, r2, #1
 8003f8c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2220      	movs	r2, #32
 8003f92:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2220      	movs	r2, #32
 8003f98:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2220      	movs	r2, #32
 8003f9e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e00f      	b.n	8003fcc <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	69da      	ldr	r2, [r3, #28]
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	68ba      	ldr	r2, [r7, #8]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	bf0c      	ite	eq
 8003fbc:	2301      	moveq	r3, #1
 8003fbe:	2300      	movne	r3, #0
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	79fb      	ldrb	r3, [r7, #7]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d092      	beq.n	8003ef0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3710      	adds	r7, #16
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <__errno>:
 8003fd4:	4b01      	ldr	r3, [pc, #4]	; (8003fdc <__errno+0x8>)
 8003fd6:	6818      	ldr	r0, [r3, #0]
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	2000000c 	.word	0x2000000c

08003fe0 <__libc_init_array>:
 8003fe0:	b570      	push	{r4, r5, r6, lr}
 8003fe2:	4e0d      	ldr	r6, [pc, #52]	; (8004018 <__libc_init_array+0x38>)
 8003fe4:	4c0d      	ldr	r4, [pc, #52]	; (800401c <__libc_init_array+0x3c>)
 8003fe6:	1ba4      	subs	r4, r4, r6
 8003fe8:	10a4      	asrs	r4, r4, #2
 8003fea:	2500      	movs	r5, #0
 8003fec:	42a5      	cmp	r5, r4
 8003fee:	d109      	bne.n	8004004 <__libc_init_array+0x24>
 8003ff0:	4e0b      	ldr	r6, [pc, #44]	; (8004020 <__libc_init_array+0x40>)
 8003ff2:	4c0c      	ldr	r4, [pc, #48]	; (8004024 <__libc_init_array+0x44>)
 8003ff4:	f001 ffd0 	bl	8005f98 <_init>
 8003ff8:	1ba4      	subs	r4, r4, r6
 8003ffa:	10a4      	asrs	r4, r4, #2
 8003ffc:	2500      	movs	r5, #0
 8003ffe:	42a5      	cmp	r5, r4
 8004000:	d105      	bne.n	800400e <__libc_init_array+0x2e>
 8004002:	bd70      	pop	{r4, r5, r6, pc}
 8004004:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004008:	4798      	blx	r3
 800400a:	3501      	adds	r5, #1
 800400c:	e7ee      	b.n	8003fec <__libc_init_array+0xc>
 800400e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004012:	4798      	blx	r3
 8004014:	3501      	adds	r5, #1
 8004016:	e7f2      	b.n	8003ffe <__libc_init_array+0x1e>
 8004018:	08006248 	.word	0x08006248
 800401c:	08006248 	.word	0x08006248
 8004020:	08006248 	.word	0x08006248
 8004024:	0800624c 	.word	0x0800624c

08004028 <memset>:
 8004028:	4402      	add	r2, r0
 800402a:	4603      	mov	r3, r0
 800402c:	4293      	cmp	r3, r2
 800402e:	d100      	bne.n	8004032 <memset+0xa>
 8004030:	4770      	bx	lr
 8004032:	f803 1b01 	strb.w	r1, [r3], #1
 8004036:	e7f9      	b.n	800402c <memset+0x4>

08004038 <__cvt>:
 8004038:	b5f0      	push	{r4, r5, r6, r7, lr}
 800403a:	ed2d 8b02 	vpush	{d8}
 800403e:	eeb0 8b40 	vmov.f64	d8, d0
 8004042:	b085      	sub	sp, #20
 8004044:	4617      	mov	r7, r2
 8004046:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004048:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800404a:	ee18 2a90 	vmov	r2, s17
 800404e:	f025 0520 	bic.w	r5, r5, #32
 8004052:	2a00      	cmp	r2, #0
 8004054:	bfb6      	itet	lt
 8004056:	222d      	movlt	r2, #45	; 0x2d
 8004058:	2200      	movge	r2, #0
 800405a:	eeb1 8b40 	vneglt.f64	d8, d0
 800405e:	2d46      	cmp	r5, #70	; 0x46
 8004060:	460c      	mov	r4, r1
 8004062:	701a      	strb	r2, [r3, #0]
 8004064:	d004      	beq.n	8004070 <__cvt+0x38>
 8004066:	2d45      	cmp	r5, #69	; 0x45
 8004068:	d100      	bne.n	800406c <__cvt+0x34>
 800406a:	3401      	adds	r4, #1
 800406c:	2102      	movs	r1, #2
 800406e:	e000      	b.n	8004072 <__cvt+0x3a>
 8004070:	2103      	movs	r1, #3
 8004072:	ab03      	add	r3, sp, #12
 8004074:	9301      	str	r3, [sp, #4]
 8004076:	ab02      	add	r3, sp, #8
 8004078:	9300      	str	r3, [sp, #0]
 800407a:	4622      	mov	r2, r4
 800407c:	4633      	mov	r3, r6
 800407e:	eeb0 0b48 	vmov.f64	d0, d8
 8004082:	f000 fcc1 	bl	8004a08 <_dtoa_r>
 8004086:	2d47      	cmp	r5, #71	; 0x47
 8004088:	d101      	bne.n	800408e <__cvt+0x56>
 800408a:	07fb      	lsls	r3, r7, #31
 800408c:	d51e      	bpl.n	80040cc <__cvt+0x94>
 800408e:	2d46      	cmp	r5, #70	; 0x46
 8004090:	eb00 0304 	add.w	r3, r0, r4
 8004094:	d10c      	bne.n	80040b0 <__cvt+0x78>
 8004096:	7802      	ldrb	r2, [r0, #0]
 8004098:	2a30      	cmp	r2, #48	; 0x30
 800409a:	d107      	bne.n	80040ac <__cvt+0x74>
 800409c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80040a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040a4:	bf1c      	itt	ne
 80040a6:	f1c4 0401 	rsbne	r4, r4, #1
 80040aa:	6034      	strne	r4, [r6, #0]
 80040ac:	6832      	ldr	r2, [r6, #0]
 80040ae:	4413      	add	r3, r2
 80040b0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80040b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040b8:	d007      	beq.n	80040ca <__cvt+0x92>
 80040ba:	2130      	movs	r1, #48	; 0x30
 80040bc:	9a03      	ldr	r2, [sp, #12]
 80040be:	429a      	cmp	r2, r3
 80040c0:	d204      	bcs.n	80040cc <__cvt+0x94>
 80040c2:	1c54      	adds	r4, r2, #1
 80040c4:	9403      	str	r4, [sp, #12]
 80040c6:	7011      	strb	r1, [r2, #0]
 80040c8:	e7f8      	b.n	80040bc <__cvt+0x84>
 80040ca:	9303      	str	r3, [sp, #12]
 80040cc:	9b03      	ldr	r3, [sp, #12]
 80040ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80040d0:	1a1b      	subs	r3, r3, r0
 80040d2:	6013      	str	r3, [r2, #0]
 80040d4:	b005      	add	sp, #20
 80040d6:	ecbd 8b02 	vpop	{d8}
 80040da:	bdf0      	pop	{r4, r5, r6, r7, pc}

080040dc <__exponent>:
 80040dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80040de:	2900      	cmp	r1, #0
 80040e0:	4604      	mov	r4, r0
 80040e2:	bfba      	itte	lt
 80040e4:	4249      	neglt	r1, r1
 80040e6:	232d      	movlt	r3, #45	; 0x2d
 80040e8:	232b      	movge	r3, #43	; 0x2b
 80040ea:	2909      	cmp	r1, #9
 80040ec:	f804 2b02 	strb.w	r2, [r4], #2
 80040f0:	7043      	strb	r3, [r0, #1]
 80040f2:	dd20      	ble.n	8004136 <__exponent+0x5a>
 80040f4:	f10d 0307 	add.w	r3, sp, #7
 80040f8:	461f      	mov	r7, r3
 80040fa:	260a      	movs	r6, #10
 80040fc:	fb91 f5f6 	sdiv	r5, r1, r6
 8004100:	fb06 1115 	mls	r1, r6, r5, r1
 8004104:	3130      	adds	r1, #48	; 0x30
 8004106:	2d09      	cmp	r5, #9
 8004108:	f803 1c01 	strb.w	r1, [r3, #-1]
 800410c:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8004110:	4629      	mov	r1, r5
 8004112:	dc09      	bgt.n	8004128 <__exponent+0x4c>
 8004114:	3130      	adds	r1, #48	; 0x30
 8004116:	3b02      	subs	r3, #2
 8004118:	f802 1c01 	strb.w	r1, [r2, #-1]
 800411c:	42bb      	cmp	r3, r7
 800411e:	4622      	mov	r2, r4
 8004120:	d304      	bcc.n	800412c <__exponent+0x50>
 8004122:	1a10      	subs	r0, r2, r0
 8004124:	b003      	add	sp, #12
 8004126:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004128:	4613      	mov	r3, r2
 800412a:	e7e7      	b.n	80040fc <__exponent+0x20>
 800412c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004130:	f804 2b01 	strb.w	r2, [r4], #1
 8004134:	e7f2      	b.n	800411c <__exponent+0x40>
 8004136:	2330      	movs	r3, #48	; 0x30
 8004138:	4419      	add	r1, r3
 800413a:	7083      	strb	r3, [r0, #2]
 800413c:	1d02      	adds	r2, r0, #4
 800413e:	70c1      	strb	r1, [r0, #3]
 8004140:	e7ef      	b.n	8004122 <__exponent+0x46>
 8004142:	0000      	movs	r0, r0
 8004144:	0000      	movs	r0, r0
	...

08004148 <_printf_float>:
 8004148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800414c:	b08d      	sub	sp, #52	; 0x34
 800414e:	460c      	mov	r4, r1
 8004150:	4616      	mov	r6, r2
 8004152:	461f      	mov	r7, r3
 8004154:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8004158:	4605      	mov	r5, r0
 800415a:	f001 f9a1 	bl	80054a0 <_localeconv_r>
 800415e:	f8d0 b000 	ldr.w	fp, [r0]
 8004162:	4658      	mov	r0, fp
 8004164:	f7fc f86c 	bl	8000240 <strlen>
 8004168:	2300      	movs	r3, #0
 800416a:	930a      	str	r3, [sp, #40]	; 0x28
 800416c:	f8d8 3000 	ldr.w	r3, [r8]
 8004170:	9005      	str	r0, [sp, #20]
 8004172:	3307      	adds	r3, #7
 8004174:	f023 0307 	bic.w	r3, r3, #7
 8004178:	f103 0108 	add.w	r1, r3, #8
 800417c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004180:	6822      	ldr	r2, [r4, #0]
 8004182:	f8c8 1000 	str.w	r1, [r8]
 8004186:	e9d3 0100 	ldrd	r0, r1, [r3]
 800418a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800418e:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 8004418 <_printf_float+0x2d0>
 8004192:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8004196:	eeb0 6bc0 	vabs.f64	d6, d0
 800419a:	eeb4 6b47 	vcmp.f64	d6, d7
 800419e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041a2:	dd24      	ble.n	80041ee <_printf_float+0xa6>
 80041a4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80041a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041ac:	d502      	bpl.n	80041b4 <_printf_float+0x6c>
 80041ae:	232d      	movs	r3, #45	; 0x2d
 80041b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041b4:	499a      	ldr	r1, [pc, #616]	; (8004420 <_printf_float+0x2d8>)
 80041b6:	4b9b      	ldr	r3, [pc, #620]	; (8004424 <_printf_float+0x2dc>)
 80041b8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80041bc:	bf8c      	ite	hi
 80041be:	4688      	movhi	r8, r1
 80041c0:	4698      	movls	r8, r3
 80041c2:	f022 0204 	bic.w	r2, r2, #4
 80041c6:	2303      	movs	r3, #3
 80041c8:	6123      	str	r3, [r4, #16]
 80041ca:	6022      	str	r2, [r4, #0]
 80041cc:	f04f 0a00 	mov.w	sl, #0
 80041d0:	9700      	str	r7, [sp, #0]
 80041d2:	4633      	mov	r3, r6
 80041d4:	aa0b      	add	r2, sp, #44	; 0x2c
 80041d6:	4621      	mov	r1, r4
 80041d8:	4628      	mov	r0, r5
 80041da:	f000 f9e1 	bl	80045a0 <_printf_common>
 80041de:	3001      	adds	r0, #1
 80041e0:	f040 8089 	bne.w	80042f6 <_printf_float+0x1ae>
 80041e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80041e8:	b00d      	add	sp, #52	; 0x34
 80041ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041ee:	eeb4 0b40 	vcmp.f64	d0, d0
 80041f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041f6:	d702      	bvc.n	80041fe <_printf_float+0xb6>
 80041f8:	498b      	ldr	r1, [pc, #556]	; (8004428 <_printf_float+0x2e0>)
 80041fa:	4b8c      	ldr	r3, [pc, #560]	; (800442c <_printf_float+0x2e4>)
 80041fc:	e7dc      	b.n	80041b8 <_printf_float+0x70>
 80041fe:	6861      	ldr	r1, [r4, #4]
 8004200:	1c4b      	adds	r3, r1, #1
 8004202:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004206:	ab0a      	add	r3, sp, #40	; 0x28
 8004208:	a809      	add	r0, sp, #36	; 0x24
 800420a:	d13b      	bne.n	8004284 <_printf_float+0x13c>
 800420c:	2106      	movs	r1, #6
 800420e:	6061      	str	r1, [r4, #4]
 8004210:	f04f 0c00 	mov.w	ip, #0
 8004214:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8004218:	e9cd 0900 	strd	r0, r9, [sp]
 800421c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004220:	6022      	str	r2, [r4, #0]
 8004222:	6861      	ldr	r1, [r4, #4]
 8004224:	4628      	mov	r0, r5
 8004226:	f7ff ff07 	bl	8004038 <__cvt>
 800422a:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 800422e:	2b47      	cmp	r3, #71	; 0x47
 8004230:	4680      	mov	r8, r0
 8004232:	d109      	bne.n	8004248 <_printf_float+0x100>
 8004234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004236:	1cd8      	adds	r0, r3, #3
 8004238:	db02      	blt.n	8004240 <_printf_float+0xf8>
 800423a:	6862      	ldr	r2, [r4, #4]
 800423c:	4293      	cmp	r3, r2
 800423e:	dd47      	ble.n	80042d0 <_printf_float+0x188>
 8004240:	f1a9 0902 	sub.w	r9, r9, #2
 8004244:	fa5f f989 	uxtb.w	r9, r9
 8004248:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800424c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800424e:	d824      	bhi.n	800429a <_printf_float+0x152>
 8004250:	3901      	subs	r1, #1
 8004252:	464a      	mov	r2, r9
 8004254:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004258:	9109      	str	r1, [sp, #36]	; 0x24
 800425a:	f7ff ff3f 	bl	80040dc <__exponent>
 800425e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004260:	1813      	adds	r3, r2, r0
 8004262:	2a01      	cmp	r2, #1
 8004264:	4682      	mov	sl, r0
 8004266:	6123      	str	r3, [r4, #16]
 8004268:	dc02      	bgt.n	8004270 <_printf_float+0x128>
 800426a:	6822      	ldr	r2, [r4, #0]
 800426c:	07d1      	lsls	r1, r2, #31
 800426e:	d501      	bpl.n	8004274 <_printf_float+0x12c>
 8004270:	3301      	adds	r3, #1
 8004272:	6123      	str	r3, [r4, #16]
 8004274:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004278:	2b00      	cmp	r3, #0
 800427a:	d0a9      	beq.n	80041d0 <_printf_float+0x88>
 800427c:	232d      	movs	r3, #45	; 0x2d
 800427e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004282:	e7a5      	b.n	80041d0 <_printf_float+0x88>
 8004284:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 8004288:	f000 8178 	beq.w	800457c <_printf_float+0x434>
 800428c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004290:	d1be      	bne.n	8004210 <_printf_float+0xc8>
 8004292:	2900      	cmp	r1, #0
 8004294:	d1bc      	bne.n	8004210 <_printf_float+0xc8>
 8004296:	2101      	movs	r1, #1
 8004298:	e7b9      	b.n	800420e <_printf_float+0xc6>
 800429a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800429e:	d119      	bne.n	80042d4 <_printf_float+0x18c>
 80042a0:	2900      	cmp	r1, #0
 80042a2:	6863      	ldr	r3, [r4, #4]
 80042a4:	dd0c      	ble.n	80042c0 <_printf_float+0x178>
 80042a6:	6121      	str	r1, [r4, #16]
 80042a8:	b913      	cbnz	r3, 80042b0 <_printf_float+0x168>
 80042aa:	6822      	ldr	r2, [r4, #0]
 80042ac:	07d2      	lsls	r2, r2, #31
 80042ae:	d502      	bpl.n	80042b6 <_printf_float+0x16e>
 80042b0:	3301      	adds	r3, #1
 80042b2:	440b      	add	r3, r1
 80042b4:	6123      	str	r3, [r4, #16]
 80042b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80042b8:	65a3      	str	r3, [r4, #88]	; 0x58
 80042ba:	f04f 0a00 	mov.w	sl, #0
 80042be:	e7d9      	b.n	8004274 <_printf_float+0x12c>
 80042c0:	b913      	cbnz	r3, 80042c8 <_printf_float+0x180>
 80042c2:	6822      	ldr	r2, [r4, #0]
 80042c4:	07d0      	lsls	r0, r2, #31
 80042c6:	d501      	bpl.n	80042cc <_printf_float+0x184>
 80042c8:	3302      	adds	r3, #2
 80042ca:	e7f3      	b.n	80042b4 <_printf_float+0x16c>
 80042cc:	2301      	movs	r3, #1
 80042ce:	e7f1      	b.n	80042b4 <_printf_float+0x16c>
 80042d0:	f04f 0967 	mov.w	r9, #103	; 0x67
 80042d4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80042d8:	4293      	cmp	r3, r2
 80042da:	db05      	blt.n	80042e8 <_printf_float+0x1a0>
 80042dc:	6822      	ldr	r2, [r4, #0]
 80042de:	6123      	str	r3, [r4, #16]
 80042e0:	07d1      	lsls	r1, r2, #31
 80042e2:	d5e8      	bpl.n	80042b6 <_printf_float+0x16e>
 80042e4:	3301      	adds	r3, #1
 80042e6:	e7e5      	b.n	80042b4 <_printf_float+0x16c>
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	bfd4      	ite	le
 80042ec:	f1c3 0302 	rsble	r3, r3, #2
 80042f0:	2301      	movgt	r3, #1
 80042f2:	4413      	add	r3, r2
 80042f4:	e7de      	b.n	80042b4 <_printf_float+0x16c>
 80042f6:	6823      	ldr	r3, [r4, #0]
 80042f8:	055a      	lsls	r2, r3, #21
 80042fa:	d407      	bmi.n	800430c <_printf_float+0x1c4>
 80042fc:	6923      	ldr	r3, [r4, #16]
 80042fe:	4642      	mov	r2, r8
 8004300:	4631      	mov	r1, r6
 8004302:	4628      	mov	r0, r5
 8004304:	47b8      	blx	r7
 8004306:	3001      	adds	r0, #1
 8004308:	d12a      	bne.n	8004360 <_printf_float+0x218>
 800430a:	e76b      	b.n	80041e4 <_printf_float+0x9c>
 800430c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004310:	f240 80de 	bls.w	80044d0 <_printf_float+0x388>
 8004314:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004318:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800431c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004320:	d133      	bne.n	800438a <_printf_float+0x242>
 8004322:	2301      	movs	r3, #1
 8004324:	4a42      	ldr	r2, [pc, #264]	; (8004430 <_printf_float+0x2e8>)
 8004326:	4631      	mov	r1, r6
 8004328:	4628      	mov	r0, r5
 800432a:	47b8      	blx	r7
 800432c:	3001      	adds	r0, #1
 800432e:	f43f af59 	beq.w	80041e4 <_printf_float+0x9c>
 8004332:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004336:	429a      	cmp	r2, r3
 8004338:	db02      	blt.n	8004340 <_printf_float+0x1f8>
 800433a:	6823      	ldr	r3, [r4, #0]
 800433c:	07d8      	lsls	r0, r3, #31
 800433e:	d50f      	bpl.n	8004360 <_printf_float+0x218>
 8004340:	9b05      	ldr	r3, [sp, #20]
 8004342:	465a      	mov	r2, fp
 8004344:	4631      	mov	r1, r6
 8004346:	4628      	mov	r0, r5
 8004348:	47b8      	blx	r7
 800434a:	3001      	adds	r0, #1
 800434c:	f43f af4a 	beq.w	80041e4 <_printf_float+0x9c>
 8004350:	f04f 0800 	mov.w	r8, #0
 8004354:	f104 091a 	add.w	r9, r4, #26
 8004358:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800435a:	3b01      	subs	r3, #1
 800435c:	4543      	cmp	r3, r8
 800435e:	dc09      	bgt.n	8004374 <_printf_float+0x22c>
 8004360:	6823      	ldr	r3, [r4, #0]
 8004362:	079b      	lsls	r3, r3, #30
 8004364:	f100 8105 	bmi.w	8004572 <_printf_float+0x42a>
 8004368:	68e0      	ldr	r0, [r4, #12]
 800436a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800436c:	4298      	cmp	r0, r3
 800436e:	bfb8      	it	lt
 8004370:	4618      	movlt	r0, r3
 8004372:	e739      	b.n	80041e8 <_printf_float+0xa0>
 8004374:	2301      	movs	r3, #1
 8004376:	464a      	mov	r2, r9
 8004378:	4631      	mov	r1, r6
 800437a:	4628      	mov	r0, r5
 800437c:	47b8      	blx	r7
 800437e:	3001      	adds	r0, #1
 8004380:	f43f af30 	beq.w	80041e4 <_printf_float+0x9c>
 8004384:	f108 0801 	add.w	r8, r8, #1
 8004388:	e7e6      	b.n	8004358 <_printf_float+0x210>
 800438a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800438c:	2b00      	cmp	r3, #0
 800438e:	dc2b      	bgt.n	80043e8 <_printf_float+0x2a0>
 8004390:	2301      	movs	r3, #1
 8004392:	4a27      	ldr	r2, [pc, #156]	; (8004430 <_printf_float+0x2e8>)
 8004394:	4631      	mov	r1, r6
 8004396:	4628      	mov	r0, r5
 8004398:	47b8      	blx	r7
 800439a:	3001      	adds	r0, #1
 800439c:	f43f af22 	beq.w	80041e4 <_printf_float+0x9c>
 80043a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043a2:	b923      	cbnz	r3, 80043ae <_printf_float+0x266>
 80043a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80043a6:	b913      	cbnz	r3, 80043ae <_printf_float+0x266>
 80043a8:	6823      	ldr	r3, [r4, #0]
 80043aa:	07d9      	lsls	r1, r3, #31
 80043ac:	d5d8      	bpl.n	8004360 <_printf_float+0x218>
 80043ae:	9b05      	ldr	r3, [sp, #20]
 80043b0:	465a      	mov	r2, fp
 80043b2:	4631      	mov	r1, r6
 80043b4:	4628      	mov	r0, r5
 80043b6:	47b8      	blx	r7
 80043b8:	3001      	adds	r0, #1
 80043ba:	f43f af13 	beq.w	80041e4 <_printf_float+0x9c>
 80043be:	f04f 0900 	mov.w	r9, #0
 80043c2:	f104 0a1a 	add.w	sl, r4, #26
 80043c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043c8:	425b      	negs	r3, r3
 80043ca:	454b      	cmp	r3, r9
 80043cc:	dc01      	bgt.n	80043d2 <_printf_float+0x28a>
 80043ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80043d0:	e795      	b.n	80042fe <_printf_float+0x1b6>
 80043d2:	2301      	movs	r3, #1
 80043d4:	4652      	mov	r2, sl
 80043d6:	4631      	mov	r1, r6
 80043d8:	4628      	mov	r0, r5
 80043da:	47b8      	blx	r7
 80043dc:	3001      	adds	r0, #1
 80043de:	f43f af01 	beq.w	80041e4 <_printf_float+0x9c>
 80043e2:	f109 0901 	add.w	r9, r9, #1
 80043e6:	e7ee      	b.n	80043c6 <_printf_float+0x27e>
 80043e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80043ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80043ec:	429a      	cmp	r2, r3
 80043ee:	bfa8      	it	ge
 80043f0:	461a      	movge	r2, r3
 80043f2:	2a00      	cmp	r2, #0
 80043f4:	4691      	mov	r9, r2
 80043f6:	dd07      	ble.n	8004408 <_printf_float+0x2c0>
 80043f8:	4613      	mov	r3, r2
 80043fa:	4631      	mov	r1, r6
 80043fc:	4642      	mov	r2, r8
 80043fe:	4628      	mov	r0, r5
 8004400:	47b8      	blx	r7
 8004402:	3001      	adds	r0, #1
 8004404:	f43f aeee 	beq.w	80041e4 <_printf_float+0x9c>
 8004408:	f104 031a 	add.w	r3, r4, #26
 800440c:	f04f 0a00 	mov.w	sl, #0
 8004410:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004414:	9307      	str	r3, [sp, #28]
 8004416:	e017      	b.n	8004448 <_printf_float+0x300>
 8004418:	ffffffff 	.word	0xffffffff
 800441c:	7fefffff 	.word	0x7fefffff
 8004420:	08005fe8 	.word	0x08005fe8
 8004424:	08005fe4 	.word	0x08005fe4
 8004428:	08005ff0 	.word	0x08005ff0
 800442c:	08005fec 	.word	0x08005fec
 8004430:	08005ff4 	.word	0x08005ff4
 8004434:	2301      	movs	r3, #1
 8004436:	9a07      	ldr	r2, [sp, #28]
 8004438:	4631      	mov	r1, r6
 800443a:	4628      	mov	r0, r5
 800443c:	47b8      	blx	r7
 800443e:	3001      	adds	r0, #1
 8004440:	f43f aed0 	beq.w	80041e4 <_printf_float+0x9c>
 8004444:	f10a 0a01 	add.w	sl, sl, #1
 8004448:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800444a:	9306      	str	r3, [sp, #24]
 800444c:	eba3 0309 	sub.w	r3, r3, r9
 8004450:	4553      	cmp	r3, sl
 8004452:	dcef      	bgt.n	8004434 <_printf_float+0x2ec>
 8004454:	9b06      	ldr	r3, [sp, #24]
 8004456:	4498      	add	r8, r3
 8004458:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800445c:	429a      	cmp	r2, r3
 800445e:	db15      	blt.n	800448c <_printf_float+0x344>
 8004460:	6823      	ldr	r3, [r4, #0]
 8004462:	07da      	lsls	r2, r3, #31
 8004464:	d412      	bmi.n	800448c <_printf_float+0x344>
 8004466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004468:	9a06      	ldr	r2, [sp, #24]
 800446a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800446c:	1a9a      	subs	r2, r3, r2
 800446e:	eba3 0a01 	sub.w	sl, r3, r1
 8004472:	4592      	cmp	sl, r2
 8004474:	bfa8      	it	ge
 8004476:	4692      	movge	sl, r2
 8004478:	f1ba 0f00 	cmp.w	sl, #0
 800447c:	dc0e      	bgt.n	800449c <_printf_float+0x354>
 800447e:	f04f 0800 	mov.w	r8, #0
 8004482:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004486:	f104 091a 	add.w	r9, r4, #26
 800448a:	e019      	b.n	80044c0 <_printf_float+0x378>
 800448c:	9b05      	ldr	r3, [sp, #20]
 800448e:	465a      	mov	r2, fp
 8004490:	4631      	mov	r1, r6
 8004492:	4628      	mov	r0, r5
 8004494:	47b8      	blx	r7
 8004496:	3001      	adds	r0, #1
 8004498:	d1e5      	bne.n	8004466 <_printf_float+0x31e>
 800449a:	e6a3      	b.n	80041e4 <_printf_float+0x9c>
 800449c:	4653      	mov	r3, sl
 800449e:	4642      	mov	r2, r8
 80044a0:	4631      	mov	r1, r6
 80044a2:	4628      	mov	r0, r5
 80044a4:	47b8      	blx	r7
 80044a6:	3001      	adds	r0, #1
 80044a8:	d1e9      	bne.n	800447e <_printf_float+0x336>
 80044aa:	e69b      	b.n	80041e4 <_printf_float+0x9c>
 80044ac:	2301      	movs	r3, #1
 80044ae:	464a      	mov	r2, r9
 80044b0:	4631      	mov	r1, r6
 80044b2:	4628      	mov	r0, r5
 80044b4:	47b8      	blx	r7
 80044b6:	3001      	adds	r0, #1
 80044b8:	f43f ae94 	beq.w	80041e4 <_printf_float+0x9c>
 80044bc:	f108 0801 	add.w	r8, r8, #1
 80044c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80044c4:	1a9b      	subs	r3, r3, r2
 80044c6:	eba3 030a 	sub.w	r3, r3, sl
 80044ca:	4543      	cmp	r3, r8
 80044cc:	dcee      	bgt.n	80044ac <_printf_float+0x364>
 80044ce:	e747      	b.n	8004360 <_printf_float+0x218>
 80044d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80044d2:	2a01      	cmp	r2, #1
 80044d4:	dc01      	bgt.n	80044da <_printf_float+0x392>
 80044d6:	07db      	lsls	r3, r3, #31
 80044d8:	d539      	bpl.n	800454e <_printf_float+0x406>
 80044da:	2301      	movs	r3, #1
 80044dc:	4642      	mov	r2, r8
 80044de:	4631      	mov	r1, r6
 80044e0:	4628      	mov	r0, r5
 80044e2:	47b8      	blx	r7
 80044e4:	3001      	adds	r0, #1
 80044e6:	f43f ae7d 	beq.w	80041e4 <_printf_float+0x9c>
 80044ea:	9b05      	ldr	r3, [sp, #20]
 80044ec:	465a      	mov	r2, fp
 80044ee:	4631      	mov	r1, r6
 80044f0:	4628      	mov	r0, r5
 80044f2:	47b8      	blx	r7
 80044f4:	3001      	adds	r0, #1
 80044f6:	f108 0801 	add.w	r8, r8, #1
 80044fa:	f43f ae73 	beq.w	80041e4 <_printf_float+0x9c>
 80044fe:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004502:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004504:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800450c:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8004510:	d018      	beq.n	8004544 <_printf_float+0x3fc>
 8004512:	4642      	mov	r2, r8
 8004514:	4631      	mov	r1, r6
 8004516:	4628      	mov	r0, r5
 8004518:	47b8      	blx	r7
 800451a:	3001      	adds	r0, #1
 800451c:	d10e      	bne.n	800453c <_printf_float+0x3f4>
 800451e:	e661      	b.n	80041e4 <_printf_float+0x9c>
 8004520:	2301      	movs	r3, #1
 8004522:	464a      	mov	r2, r9
 8004524:	4631      	mov	r1, r6
 8004526:	4628      	mov	r0, r5
 8004528:	47b8      	blx	r7
 800452a:	3001      	adds	r0, #1
 800452c:	f43f ae5a 	beq.w	80041e4 <_printf_float+0x9c>
 8004530:	f108 0801 	add.w	r8, r8, #1
 8004534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004536:	3b01      	subs	r3, #1
 8004538:	4543      	cmp	r3, r8
 800453a:	dcf1      	bgt.n	8004520 <_printf_float+0x3d8>
 800453c:	4653      	mov	r3, sl
 800453e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004542:	e6dd      	b.n	8004300 <_printf_float+0x1b8>
 8004544:	f04f 0800 	mov.w	r8, #0
 8004548:	f104 091a 	add.w	r9, r4, #26
 800454c:	e7f2      	b.n	8004534 <_printf_float+0x3ec>
 800454e:	2301      	movs	r3, #1
 8004550:	e7df      	b.n	8004512 <_printf_float+0x3ca>
 8004552:	2301      	movs	r3, #1
 8004554:	464a      	mov	r2, r9
 8004556:	4631      	mov	r1, r6
 8004558:	4628      	mov	r0, r5
 800455a:	47b8      	blx	r7
 800455c:	3001      	adds	r0, #1
 800455e:	f43f ae41 	beq.w	80041e4 <_printf_float+0x9c>
 8004562:	f108 0801 	add.w	r8, r8, #1
 8004566:	68e3      	ldr	r3, [r4, #12]
 8004568:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800456a:	1a9b      	subs	r3, r3, r2
 800456c:	4543      	cmp	r3, r8
 800456e:	dcf0      	bgt.n	8004552 <_printf_float+0x40a>
 8004570:	e6fa      	b.n	8004368 <_printf_float+0x220>
 8004572:	f04f 0800 	mov.w	r8, #0
 8004576:	f104 0919 	add.w	r9, r4, #25
 800457a:	e7f4      	b.n	8004566 <_printf_float+0x41e>
 800457c:	2900      	cmp	r1, #0
 800457e:	f43f ae8a 	beq.w	8004296 <_printf_float+0x14e>
 8004582:	f04f 0c00 	mov.w	ip, #0
 8004586:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 800458a:	e9cd 0900 	strd	r0, r9, [sp]
 800458e:	6022      	str	r2, [r4, #0]
 8004590:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004594:	4628      	mov	r0, r5
 8004596:	f7ff fd4f 	bl	8004038 <__cvt>
 800459a:	4680      	mov	r8, r0
 800459c:	e64a      	b.n	8004234 <_printf_float+0xec>
 800459e:	bf00      	nop

080045a0 <_printf_common>:
 80045a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045a4:	4691      	mov	r9, r2
 80045a6:	461f      	mov	r7, r3
 80045a8:	688a      	ldr	r2, [r1, #8]
 80045aa:	690b      	ldr	r3, [r1, #16]
 80045ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80045b0:	4293      	cmp	r3, r2
 80045b2:	bfb8      	it	lt
 80045b4:	4613      	movlt	r3, r2
 80045b6:	f8c9 3000 	str.w	r3, [r9]
 80045ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80045be:	4606      	mov	r6, r0
 80045c0:	460c      	mov	r4, r1
 80045c2:	b112      	cbz	r2, 80045ca <_printf_common+0x2a>
 80045c4:	3301      	adds	r3, #1
 80045c6:	f8c9 3000 	str.w	r3, [r9]
 80045ca:	6823      	ldr	r3, [r4, #0]
 80045cc:	0699      	lsls	r1, r3, #26
 80045ce:	bf42      	ittt	mi
 80045d0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80045d4:	3302      	addmi	r3, #2
 80045d6:	f8c9 3000 	strmi.w	r3, [r9]
 80045da:	6825      	ldr	r5, [r4, #0]
 80045dc:	f015 0506 	ands.w	r5, r5, #6
 80045e0:	d107      	bne.n	80045f2 <_printf_common+0x52>
 80045e2:	f104 0a19 	add.w	sl, r4, #25
 80045e6:	68e3      	ldr	r3, [r4, #12]
 80045e8:	f8d9 2000 	ldr.w	r2, [r9]
 80045ec:	1a9b      	subs	r3, r3, r2
 80045ee:	42ab      	cmp	r3, r5
 80045f0:	dc28      	bgt.n	8004644 <_printf_common+0xa4>
 80045f2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80045f6:	6822      	ldr	r2, [r4, #0]
 80045f8:	3300      	adds	r3, #0
 80045fa:	bf18      	it	ne
 80045fc:	2301      	movne	r3, #1
 80045fe:	0692      	lsls	r2, r2, #26
 8004600:	d42d      	bmi.n	800465e <_printf_common+0xbe>
 8004602:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004606:	4639      	mov	r1, r7
 8004608:	4630      	mov	r0, r6
 800460a:	47c0      	blx	r8
 800460c:	3001      	adds	r0, #1
 800460e:	d020      	beq.n	8004652 <_printf_common+0xb2>
 8004610:	6823      	ldr	r3, [r4, #0]
 8004612:	68e5      	ldr	r5, [r4, #12]
 8004614:	f8d9 2000 	ldr.w	r2, [r9]
 8004618:	f003 0306 	and.w	r3, r3, #6
 800461c:	2b04      	cmp	r3, #4
 800461e:	bf08      	it	eq
 8004620:	1aad      	subeq	r5, r5, r2
 8004622:	68a3      	ldr	r3, [r4, #8]
 8004624:	6922      	ldr	r2, [r4, #16]
 8004626:	bf0c      	ite	eq
 8004628:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800462c:	2500      	movne	r5, #0
 800462e:	4293      	cmp	r3, r2
 8004630:	bfc4      	itt	gt
 8004632:	1a9b      	subgt	r3, r3, r2
 8004634:	18ed      	addgt	r5, r5, r3
 8004636:	f04f 0900 	mov.w	r9, #0
 800463a:	341a      	adds	r4, #26
 800463c:	454d      	cmp	r5, r9
 800463e:	d11a      	bne.n	8004676 <_printf_common+0xd6>
 8004640:	2000      	movs	r0, #0
 8004642:	e008      	b.n	8004656 <_printf_common+0xb6>
 8004644:	2301      	movs	r3, #1
 8004646:	4652      	mov	r2, sl
 8004648:	4639      	mov	r1, r7
 800464a:	4630      	mov	r0, r6
 800464c:	47c0      	blx	r8
 800464e:	3001      	adds	r0, #1
 8004650:	d103      	bne.n	800465a <_printf_common+0xba>
 8004652:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800465a:	3501      	adds	r5, #1
 800465c:	e7c3      	b.n	80045e6 <_printf_common+0x46>
 800465e:	18e1      	adds	r1, r4, r3
 8004660:	1c5a      	adds	r2, r3, #1
 8004662:	2030      	movs	r0, #48	; 0x30
 8004664:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004668:	4422      	add	r2, r4
 800466a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800466e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004672:	3302      	adds	r3, #2
 8004674:	e7c5      	b.n	8004602 <_printf_common+0x62>
 8004676:	2301      	movs	r3, #1
 8004678:	4622      	mov	r2, r4
 800467a:	4639      	mov	r1, r7
 800467c:	4630      	mov	r0, r6
 800467e:	47c0      	blx	r8
 8004680:	3001      	adds	r0, #1
 8004682:	d0e6      	beq.n	8004652 <_printf_common+0xb2>
 8004684:	f109 0901 	add.w	r9, r9, #1
 8004688:	e7d8      	b.n	800463c <_printf_common+0x9c>
	...

0800468c <_printf_i>:
 800468c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004690:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004694:	460c      	mov	r4, r1
 8004696:	7e09      	ldrb	r1, [r1, #24]
 8004698:	b085      	sub	sp, #20
 800469a:	296e      	cmp	r1, #110	; 0x6e
 800469c:	4617      	mov	r7, r2
 800469e:	4606      	mov	r6, r0
 80046a0:	4698      	mov	r8, r3
 80046a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80046a4:	f000 80b3 	beq.w	800480e <_printf_i+0x182>
 80046a8:	d822      	bhi.n	80046f0 <_printf_i+0x64>
 80046aa:	2963      	cmp	r1, #99	; 0x63
 80046ac:	d036      	beq.n	800471c <_printf_i+0x90>
 80046ae:	d80a      	bhi.n	80046c6 <_printf_i+0x3a>
 80046b0:	2900      	cmp	r1, #0
 80046b2:	f000 80b9 	beq.w	8004828 <_printf_i+0x19c>
 80046b6:	2958      	cmp	r1, #88	; 0x58
 80046b8:	f000 8083 	beq.w	80047c2 <_printf_i+0x136>
 80046bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80046c0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80046c4:	e032      	b.n	800472c <_printf_i+0xa0>
 80046c6:	2964      	cmp	r1, #100	; 0x64
 80046c8:	d001      	beq.n	80046ce <_printf_i+0x42>
 80046ca:	2969      	cmp	r1, #105	; 0x69
 80046cc:	d1f6      	bne.n	80046bc <_printf_i+0x30>
 80046ce:	6820      	ldr	r0, [r4, #0]
 80046d0:	6813      	ldr	r3, [r2, #0]
 80046d2:	0605      	lsls	r5, r0, #24
 80046d4:	f103 0104 	add.w	r1, r3, #4
 80046d8:	d52a      	bpl.n	8004730 <_printf_i+0xa4>
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	6011      	str	r1, [r2, #0]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	da03      	bge.n	80046ea <_printf_i+0x5e>
 80046e2:	222d      	movs	r2, #45	; 0x2d
 80046e4:	425b      	negs	r3, r3
 80046e6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80046ea:	486f      	ldr	r0, [pc, #444]	; (80048a8 <_printf_i+0x21c>)
 80046ec:	220a      	movs	r2, #10
 80046ee:	e039      	b.n	8004764 <_printf_i+0xd8>
 80046f0:	2973      	cmp	r1, #115	; 0x73
 80046f2:	f000 809d 	beq.w	8004830 <_printf_i+0x1a4>
 80046f6:	d808      	bhi.n	800470a <_printf_i+0x7e>
 80046f8:	296f      	cmp	r1, #111	; 0x6f
 80046fa:	d020      	beq.n	800473e <_printf_i+0xb2>
 80046fc:	2970      	cmp	r1, #112	; 0x70
 80046fe:	d1dd      	bne.n	80046bc <_printf_i+0x30>
 8004700:	6823      	ldr	r3, [r4, #0]
 8004702:	f043 0320 	orr.w	r3, r3, #32
 8004706:	6023      	str	r3, [r4, #0]
 8004708:	e003      	b.n	8004712 <_printf_i+0x86>
 800470a:	2975      	cmp	r1, #117	; 0x75
 800470c:	d017      	beq.n	800473e <_printf_i+0xb2>
 800470e:	2978      	cmp	r1, #120	; 0x78
 8004710:	d1d4      	bne.n	80046bc <_printf_i+0x30>
 8004712:	2378      	movs	r3, #120	; 0x78
 8004714:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004718:	4864      	ldr	r0, [pc, #400]	; (80048ac <_printf_i+0x220>)
 800471a:	e055      	b.n	80047c8 <_printf_i+0x13c>
 800471c:	6813      	ldr	r3, [r2, #0]
 800471e:	1d19      	adds	r1, r3, #4
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	6011      	str	r1, [r2, #0]
 8004724:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004728:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800472c:	2301      	movs	r3, #1
 800472e:	e08c      	b.n	800484a <_printf_i+0x1be>
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	6011      	str	r1, [r2, #0]
 8004734:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004738:	bf18      	it	ne
 800473a:	b21b      	sxthne	r3, r3
 800473c:	e7cf      	b.n	80046de <_printf_i+0x52>
 800473e:	6813      	ldr	r3, [r2, #0]
 8004740:	6825      	ldr	r5, [r4, #0]
 8004742:	1d18      	adds	r0, r3, #4
 8004744:	6010      	str	r0, [r2, #0]
 8004746:	0628      	lsls	r0, r5, #24
 8004748:	d501      	bpl.n	800474e <_printf_i+0xc2>
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	e002      	b.n	8004754 <_printf_i+0xc8>
 800474e:	0668      	lsls	r0, r5, #25
 8004750:	d5fb      	bpl.n	800474a <_printf_i+0xbe>
 8004752:	881b      	ldrh	r3, [r3, #0]
 8004754:	4854      	ldr	r0, [pc, #336]	; (80048a8 <_printf_i+0x21c>)
 8004756:	296f      	cmp	r1, #111	; 0x6f
 8004758:	bf14      	ite	ne
 800475a:	220a      	movne	r2, #10
 800475c:	2208      	moveq	r2, #8
 800475e:	2100      	movs	r1, #0
 8004760:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004764:	6865      	ldr	r5, [r4, #4]
 8004766:	60a5      	str	r5, [r4, #8]
 8004768:	2d00      	cmp	r5, #0
 800476a:	f2c0 8095 	blt.w	8004898 <_printf_i+0x20c>
 800476e:	6821      	ldr	r1, [r4, #0]
 8004770:	f021 0104 	bic.w	r1, r1, #4
 8004774:	6021      	str	r1, [r4, #0]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d13d      	bne.n	80047f6 <_printf_i+0x16a>
 800477a:	2d00      	cmp	r5, #0
 800477c:	f040 808e 	bne.w	800489c <_printf_i+0x210>
 8004780:	4665      	mov	r5, ip
 8004782:	2a08      	cmp	r2, #8
 8004784:	d10b      	bne.n	800479e <_printf_i+0x112>
 8004786:	6823      	ldr	r3, [r4, #0]
 8004788:	07db      	lsls	r3, r3, #31
 800478a:	d508      	bpl.n	800479e <_printf_i+0x112>
 800478c:	6923      	ldr	r3, [r4, #16]
 800478e:	6862      	ldr	r2, [r4, #4]
 8004790:	429a      	cmp	r2, r3
 8004792:	bfde      	ittt	le
 8004794:	2330      	movle	r3, #48	; 0x30
 8004796:	f805 3c01 	strble.w	r3, [r5, #-1]
 800479a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800479e:	ebac 0305 	sub.w	r3, ip, r5
 80047a2:	6123      	str	r3, [r4, #16]
 80047a4:	f8cd 8000 	str.w	r8, [sp]
 80047a8:	463b      	mov	r3, r7
 80047aa:	aa03      	add	r2, sp, #12
 80047ac:	4621      	mov	r1, r4
 80047ae:	4630      	mov	r0, r6
 80047b0:	f7ff fef6 	bl	80045a0 <_printf_common>
 80047b4:	3001      	adds	r0, #1
 80047b6:	d14d      	bne.n	8004854 <_printf_i+0x1c8>
 80047b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80047bc:	b005      	add	sp, #20
 80047be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80047c2:	4839      	ldr	r0, [pc, #228]	; (80048a8 <_printf_i+0x21c>)
 80047c4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80047c8:	6813      	ldr	r3, [r2, #0]
 80047ca:	6821      	ldr	r1, [r4, #0]
 80047cc:	1d1d      	adds	r5, r3, #4
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	6015      	str	r5, [r2, #0]
 80047d2:	060a      	lsls	r2, r1, #24
 80047d4:	d50b      	bpl.n	80047ee <_printf_i+0x162>
 80047d6:	07ca      	lsls	r2, r1, #31
 80047d8:	bf44      	itt	mi
 80047da:	f041 0120 	orrmi.w	r1, r1, #32
 80047de:	6021      	strmi	r1, [r4, #0]
 80047e0:	b91b      	cbnz	r3, 80047ea <_printf_i+0x15e>
 80047e2:	6822      	ldr	r2, [r4, #0]
 80047e4:	f022 0220 	bic.w	r2, r2, #32
 80047e8:	6022      	str	r2, [r4, #0]
 80047ea:	2210      	movs	r2, #16
 80047ec:	e7b7      	b.n	800475e <_printf_i+0xd2>
 80047ee:	064d      	lsls	r5, r1, #25
 80047f0:	bf48      	it	mi
 80047f2:	b29b      	uxthmi	r3, r3
 80047f4:	e7ef      	b.n	80047d6 <_printf_i+0x14a>
 80047f6:	4665      	mov	r5, ip
 80047f8:	fbb3 f1f2 	udiv	r1, r3, r2
 80047fc:	fb02 3311 	mls	r3, r2, r1, r3
 8004800:	5cc3      	ldrb	r3, [r0, r3]
 8004802:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004806:	460b      	mov	r3, r1
 8004808:	2900      	cmp	r1, #0
 800480a:	d1f5      	bne.n	80047f8 <_printf_i+0x16c>
 800480c:	e7b9      	b.n	8004782 <_printf_i+0xf6>
 800480e:	6813      	ldr	r3, [r2, #0]
 8004810:	6825      	ldr	r5, [r4, #0]
 8004812:	6961      	ldr	r1, [r4, #20]
 8004814:	1d18      	adds	r0, r3, #4
 8004816:	6010      	str	r0, [r2, #0]
 8004818:	0628      	lsls	r0, r5, #24
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	d501      	bpl.n	8004822 <_printf_i+0x196>
 800481e:	6019      	str	r1, [r3, #0]
 8004820:	e002      	b.n	8004828 <_printf_i+0x19c>
 8004822:	066a      	lsls	r2, r5, #25
 8004824:	d5fb      	bpl.n	800481e <_printf_i+0x192>
 8004826:	8019      	strh	r1, [r3, #0]
 8004828:	2300      	movs	r3, #0
 800482a:	6123      	str	r3, [r4, #16]
 800482c:	4665      	mov	r5, ip
 800482e:	e7b9      	b.n	80047a4 <_printf_i+0x118>
 8004830:	6813      	ldr	r3, [r2, #0]
 8004832:	1d19      	adds	r1, r3, #4
 8004834:	6011      	str	r1, [r2, #0]
 8004836:	681d      	ldr	r5, [r3, #0]
 8004838:	6862      	ldr	r2, [r4, #4]
 800483a:	2100      	movs	r1, #0
 800483c:	4628      	mov	r0, r5
 800483e:	f7fb fd07 	bl	8000250 <memchr>
 8004842:	b108      	cbz	r0, 8004848 <_printf_i+0x1bc>
 8004844:	1b40      	subs	r0, r0, r5
 8004846:	6060      	str	r0, [r4, #4]
 8004848:	6863      	ldr	r3, [r4, #4]
 800484a:	6123      	str	r3, [r4, #16]
 800484c:	2300      	movs	r3, #0
 800484e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004852:	e7a7      	b.n	80047a4 <_printf_i+0x118>
 8004854:	6923      	ldr	r3, [r4, #16]
 8004856:	462a      	mov	r2, r5
 8004858:	4639      	mov	r1, r7
 800485a:	4630      	mov	r0, r6
 800485c:	47c0      	blx	r8
 800485e:	3001      	adds	r0, #1
 8004860:	d0aa      	beq.n	80047b8 <_printf_i+0x12c>
 8004862:	6823      	ldr	r3, [r4, #0]
 8004864:	079b      	lsls	r3, r3, #30
 8004866:	d413      	bmi.n	8004890 <_printf_i+0x204>
 8004868:	68e0      	ldr	r0, [r4, #12]
 800486a:	9b03      	ldr	r3, [sp, #12]
 800486c:	4298      	cmp	r0, r3
 800486e:	bfb8      	it	lt
 8004870:	4618      	movlt	r0, r3
 8004872:	e7a3      	b.n	80047bc <_printf_i+0x130>
 8004874:	2301      	movs	r3, #1
 8004876:	464a      	mov	r2, r9
 8004878:	4639      	mov	r1, r7
 800487a:	4630      	mov	r0, r6
 800487c:	47c0      	blx	r8
 800487e:	3001      	adds	r0, #1
 8004880:	d09a      	beq.n	80047b8 <_printf_i+0x12c>
 8004882:	3501      	adds	r5, #1
 8004884:	68e3      	ldr	r3, [r4, #12]
 8004886:	9a03      	ldr	r2, [sp, #12]
 8004888:	1a9b      	subs	r3, r3, r2
 800488a:	42ab      	cmp	r3, r5
 800488c:	dcf2      	bgt.n	8004874 <_printf_i+0x1e8>
 800488e:	e7eb      	b.n	8004868 <_printf_i+0x1dc>
 8004890:	2500      	movs	r5, #0
 8004892:	f104 0919 	add.w	r9, r4, #25
 8004896:	e7f5      	b.n	8004884 <_printf_i+0x1f8>
 8004898:	2b00      	cmp	r3, #0
 800489a:	d1ac      	bne.n	80047f6 <_printf_i+0x16a>
 800489c:	7803      	ldrb	r3, [r0, #0]
 800489e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80048a2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048a6:	e76c      	b.n	8004782 <_printf_i+0xf6>
 80048a8:	08005ff6 	.word	0x08005ff6
 80048ac:	08006007 	.word	0x08006007

080048b0 <siprintf>:
 80048b0:	b40e      	push	{r1, r2, r3}
 80048b2:	b500      	push	{lr}
 80048b4:	b09c      	sub	sp, #112	; 0x70
 80048b6:	ab1d      	add	r3, sp, #116	; 0x74
 80048b8:	9002      	str	r0, [sp, #8]
 80048ba:	9006      	str	r0, [sp, #24]
 80048bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80048c0:	4809      	ldr	r0, [pc, #36]	; (80048e8 <siprintf+0x38>)
 80048c2:	9107      	str	r1, [sp, #28]
 80048c4:	9104      	str	r1, [sp, #16]
 80048c6:	4909      	ldr	r1, [pc, #36]	; (80048ec <siprintf+0x3c>)
 80048c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80048cc:	9105      	str	r1, [sp, #20]
 80048ce:	6800      	ldr	r0, [r0, #0]
 80048d0:	9301      	str	r3, [sp, #4]
 80048d2:	a902      	add	r1, sp, #8
 80048d4:	f001 f9f0 	bl	8005cb8 <_svfiprintf_r>
 80048d8:	9b02      	ldr	r3, [sp, #8]
 80048da:	2200      	movs	r2, #0
 80048dc:	701a      	strb	r2, [r3, #0]
 80048de:	b01c      	add	sp, #112	; 0x70
 80048e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80048e4:	b003      	add	sp, #12
 80048e6:	4770      	bx	lr
 80048e8:	2000000c 	.word	0x2000000c
 80048ec:	ffff0208 	.word	0xffff0208

080048f0 <quorem>:
 80048f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048f4:	6903      	ldr	r3, [r0, #16]
 80048f6:	690c      	ldr	r4, [r1, #16]
 80048f8:	42a3      	cmp	r3, r4
 80048fa:	4680      	mov	r8, r0
 80048fc:	f2c0 8082 	blt.w	8004a04 <quorem+0x114>
 8004900:	3c01      	subs	r4, #1
 8004902:	f101 0714 	add.w	r7, r1, #20
 8004906:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800490a:	f100 0614 	add.w	r6, r0, #20
 800490e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004912:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004916:	eb06 030c 	add.w	r3, r6, ip
 800491a:	3501      	adds	r5, #1
 800491c:	eb07 090c 	add.w	r9, r7, ip
 8004920:	9301      	str	r3, [sp, #4]
 8004922:	fbb0 f5f5 	udiv	r5, r0, r5
 8004926:	b395      	cbz	r5, 800498e <quorem+0x9e>
 8004928:	f04f 0a00 	mov.w	sl, #0
 800492c:	4638      	mov	r0, r7
 800492e:	46b6      	mov	lr, r6
 8004930:	46d3      	mov	fp, sl
 8004932:	f850 2b04 	ldr.w	r2, [r0], #4
 8004936:	b293      	uxth	r3, r2
 8004938:	fb05 a303 	mla	r3, r5, r3, sl
 800493c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004940:	b29b      	uxth	r3, r3
 8004942:	ebab 0303 	sub.w	r3, fp, r3
 8004946:	0c12      	lsrs	r2, r2, #16
 8004948:	f8de b000 	ldr.w	fp, [lr]
 800494c:	fb05 a202 	mla	r2, r5, r2, sl
 8004950:	fa13 f38b 	uxtah	r3, r3, fp
 8004954:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004958:	fa1f fb82 	uxth.w	fp, r2
 800495c:	f8de 2000 	ldr.w	r2, [lr]
 8004960:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004964:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004968:	b29b      	uxth	r3, r3
 800496a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800496e:	4581      	cmp	r9, r0
 8004970:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004974:	f84e 3b04 	str.w	r3, [lr], #4
 8004978:	d2db      	bcs.n	8004932 <quorem+0x42>
 800497a:	f856 300c 	ldr.w	r3, [r6, ip]
 800497e:	b933      	cbnz	r3, 800498e <quorem+0x9e>
 8004980:	9b01      	ldr	r3, [sp, #4]
 8004982:	3b04      	subs	r3, #4
 8004984:	429e      	cmp	r6, r3
 8004986:	461a      	mov	r2, r3
 8004988:	d330      	bcc.n	80049ec <quorem+0xfc>
 800498a:	f8c8 4010 	str.w	r4, [r8, #16]
 800498e:	4640      	mov	r0, r8
 8004990:	f000 ffbc 	bl	800590c <__mcmp>
 8004994:	2800      	cmp	r0, #0
 8004996:	db25      	blt.n	80049e4 <quorem+0xf4>
 8004998:	3501      	adds	r5, #1
 800499a:	4630      	mov	r0, r6
 800499c:	f04f 0c00 	mov.w	ip, #0
 80049a0:	f857 2b04 	ldr.w	r2, [r7], #4
 80049a4:	f8d0 e000 	ldr.w	lr, [r0]
 80049a8:	b293      	uxth	r3, r2
 80049aa:	ebac 0303 	sub.w	r3, ip, r3
 80049ae:	0c12      	lsrs	r2, r2, #16
 80049b0:	fa13 f38e 	uxtah	r3, r3, lr
 80049b4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80049b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80049bc:	b29b      	uxth	r3, r3
 80049be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80049c2:	45b9      	cmp	r9, r7
 80049c4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80049c8:	f840 3b04 	str.w	r3, [r0], #4
 80049cc:	d2e8      	bcs.n	80049a0 <quorem+0xb0>
 80049ce:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80049d2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80049d6:	b92a      	cbnz	r2, 80049e4 <quorem+0xf4>
 80049d8:	3b04      	subs	r3, #4
 80049da:	429e      	cmp	r6, r3
 80049dc:	461a      	mov	r2, r3
 80049de:	d30b      	bcc.n	80049f8 <quorem+0x108>
 80049e0:	f8c8 4010 	str.w	r4, [r8, #16]
 80049e4:	4628      	mov	r0, r5
 80049e6:	b003      	add	sp, #12
 80049e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049ec:	6812      	ldr	r2, [r2, #0]
 80049ee:	3b04      	subs	r3, #4
 80049f0:	2a00      	cmp	r2, #0
 80049f2:	d1ca      	bne.n	800498a <quorem+0x9a>
 80049f4:	3c01      	subs	r4, #1
 80049f6:	e7c5      	b.n	8004984 <quorem+0x94>
 80049f8:	6812      	ldr	r2, [r2, #0]
 80049fa:	3b04      	subs	r3, #4
 80049fc:	2a00      	cmp	r2, #0
 80049fe:	d1ef      	bne.n	80049e0 <quorem+0xf0>
 8004a00:	3c01      	subs	r4, #1
 8004a02:	e7ea      	b.n	80049da <quorem+0xea>
 8004a04:	2000      	movs	r0, #0
 8004a06:	e7ee      	b.n	80049e6 <quorem+0xf6>

08004a08 <_dtoa_r>:
 8004a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a0c:	ec57 6b10 	vmov	r6, r7, d0
 8004a10:	b095      	sub	sp, #84	; 0x54
 8004a12:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004a14:	9108      	str	r1, [sp, #32]
 8004a16:	4604      	mov	r4, r0
 8004a18:	920a      	str	r2, [sp, #40]	; 0x28
 8004a1a:	9311      	str	r3, [sp, #68]	; 0x44
 8004a1c:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8004a20:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8004a24:	b93d      	cbnz	r5, 8004a36 <_dtoa_r+0x2e>
 8004a26:	2010      	movs	r0, #16
 8004a28:	f000 fd48 	bl	80054bc <malloc>
 8004a2c:	6260      	str	r0, [r4, #36]	; 0x24
 8004a2e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004a32:	6005      	str	r5, [r0, #0]
 8004a34:	60c5      	str	r5, [r0, #12]
 8004a36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a38:	6819      	ldr	r1, [r3, #0]
 8004a3a:	b151      	cbz	r1, 8004a52 <_dtoa_r+0x4a>
 8004a3c:	685a      	ldr	r2, [r3, #4]
 8004a3e:	604a      	str	r2, [r1, #4]
 8004a40:	2301      	movs	r3, #1
 8004a42:	4093      	lsls	r3, r2
 8004a44:	608b      	str	r3, [r1, #8]
 8004a46:	4620      	mov	r0, r4
 8004a48:	f000 fd7f 	bl	800554a <_Bfree>
 8004a4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a4e:	2200      	movs	r2, #0
 8004a50:	601a      	str	r2, [r3, #0]
 8004a52:	1e3b      	subs	r3, r7, #0
 8004a54:	bfb9      	ittee	lt
 8004a56:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004a5a:	9303      	strlt	r3, [sp, #12]
 8004a5c:	2300      	movge	r3, #0
 8004a5e:	f8c8 3000 	strge.w	r3, [r8]
 8004a62:	9d03      	ldr	r5, [sp, #12]
 8004a64:	4bac      	ldr	r3, [pc, #688]	; (8004d18 <_dtoa_r+0x310>)
 8004a66:	bfbc      	itt	lt
 8004a68:	2201      	movlt	r2, #1
 8004a6a:	f8c8 2000 	strlt.w	r2, [r8]
 8004a6e:	43ab      	bics	r3, r5
 8004a70:	d11b      	bne.n	8004aaa <_dtoa_r+0xa2>
 8004a72:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004a74:	f242 730f 	movw	r3, #9999	; 0x270f
 8004a78:	6013      	str	r3, [r2, #0]
 8004a7a:	9b02      	ldr	r3, [sp, #8]
 8004a7c:	b923      	cbnz	r3, 8004a88 <_dtoa_r+0x80>
 8004a7e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8004a82:	2d00      	cmp	r5, #0
 8004a84:	f000 84dd 	beq.w	8005442 <_dtoa_r+0xa3a>
 8004a88:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004a8a:	b953      	cbnz	r3, 8004aa2 <_dtoa_r+0x9a>
 8004a8c:	4ba3      	ldr	r3, [pc, #652]	; (8004d1c <_dtoa_r+0x314>)
 8004a8e:	e020      	b.n	8004ad2 <_dtoa_r+0xca>
 8004a90:	4ba3      	ldr	r3, [pc, #652]	; (8004d20 <_dtoa_r+0x318>)
 8004a92:	9304      	str	r3, [sp, #16]
 8004a94:	3308      	adds	r3, #8
 8004a96:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8004a98:	6013      	str	r3, [r2, #0]
 8004a9a:	9804      	ldr	r0, [sp, #16]
 8004a9c:	b015      	add	sp, #84	; 0x54
 8004a9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aa2:	4b9e      	ldr	r3, [pc, #632]	; (8004d1c <_dtoa_r+0x314>)
 8004aa4:	9304      	str	r3, [sp, #16]
 8004aa6:	3303      	adds	r3, #3
 8004aa8:	e7f5      	b.n	8004a96 <_dtoa_r+0x8e>
 8004aaa:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004aae:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004ab2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ab6:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004aba:	d10c      	bne.n	8004ad6 <_dtoa_r+0xce>
 8004abc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004abe:	2301      	movs	r3, #1
 8004ac0:	6013      	str	r3, [r2, #0]
 8004ac2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	f000 84b9 	beq.w	800543c <_dtoa_r+0xa34>
 8004aca:	4b96      	ldr	r3, [pc, #600]	; (8004d24 <_dtoa_r+0x31c>)
 8004acc:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8004ace:	6013      	str	r3, [r2, #0]
 8004ad0:	3b01      	subs	r3, #1
 8004ad2:	9304      	str	r3, [sp, #16]
 8004ad4:	e7e1      	b.n	8004a9a <_dtoa_r+0x92>
 8004ad6:	a913      	add	r1, sp, #76	; 0x4c
 8004ad8:	aa12      	add	r2, sp, #72	; 0x48
 8004ada:	ed9d 0b04 	vldr	d0, [sp, #16]
 8004ade:	4620      	mov	r0, r4
 8004ae0:	f000 ff8b 	bl	80059fa <__d2b>
 8004ae4:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8004ae8:	9001      	str	r0, [sp, #4]
 8004aea:	9912      	ldr	r1, [sp, #72]	; 0x48
 8004aec:	2e00      	cmp	r6, #0
 8004aee:	d046      	beq.n	8004b7e <_dtoa_r+0x176>
 8004af0:	9805      	ldr	r0, [sp, #20]
 8004af2:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8004af6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004afa:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 8004afe:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004b02:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 8004b06:	2700      	movs	r7, #0
 8004b08:	ee07 aa90 	vmov	s15, sl
 8004b0c:	ec43 2b16 	vmov	d6, r2, r3
 8004b10:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8004b14:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 8004d00 <_dtoa_r+0x2f8>
 8004b18:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8004b1c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8004b20:	ed9f 6b79 	vldr	d6, [pc, #484]	; 8004d08 <_dtoa_r+0x300>
 8004b24:	eea7 6b04 	vfma.f64	d6, d7, d4
 8004b28:	eeb0 7b46 	vmov.f64	d7, d6
 8004b2c:	ed9f 6b78 	vldr	d6, [pc, #480]	; 8004d10 <_dtoa_r+0x308>
 8004b30:	eea5 7b06 	vfma.f64	d7, d5, d6
 8004b34:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8004b38:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b40:	ee16 ba90 	vmov	fp, s13
 8004b44:	d508      	bpl.n	8004b58 <_dtoa_r+0x150>
 8004b46:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8004b4a:	eeb4 6b47 	vcmp.f64	d6, d7
 8004b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b52:	bf18      	it	ne
 8004b54:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 8004b58:	f1bb 0f16 	cmp.w	fp, #22
 8004b5c:	d834      	bhi.n	8004bc8 <_dtoa_r+0x1c0>
 8004b5e:	4b72      	ldr	r3, [pc, #456]	; (8004d28 <_dtoa_r+0x320>)
 8004b60:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004b64:	ed93 7b00 	vldr	d7, [r3]
 8004b68:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004b6c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b74:	dd01      	ble.n	8004b7a <_dtoa_r+0x172>
 8004b76:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	e025      	b.n	8004bca <_dtoa_r+0x1c2>
 8004b7e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004b80:	eb01 0a03 	add.w	sl, r1, r3
 8004b84:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8004b88:	2b20      	cmp	r3, #32
 8004b8a:	dd17      	ble.n	8004bbc <_dtoa_r+0x1b4>
 8004b8c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004b90:	9a02      	ldr	r2, [sp, #8]
 8004b92:	409d      	lsls	r5, r3
 8004b94:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8004b98:	fa22 f303 	lsr.w	r3, r2, r3
 8004b9c:	432b      	orrs	r3, r5
 8004b9e:	ee07 3a90 	vmov	s15, r3
 8004ba2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004ba6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004baa:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004bae:	9805      	ldr	r0, [sp, #20]
 8004bb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bb4:	2701      	movs	r7, #1
 8004bb6:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 8004bba:	e7a5      	b.n	8004b08 <_dtoa_r+0x100>
 8004bbc:	9a02      	ldr	r2, [sp, #8]
 8004bbe:	f1c3 0320 	rsb	r3, r3, #32
 8004bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc6:	e7ea      	b.n	8004b9e <_dtoa_r+0x196>
 8004bc8:	2301      	movs	r3, #1
 8004bca:	eba1 0a0a 	sub.w	sl, r1, sl
 8004bce:	9310      	str	r3, [sp, #64]	; 0x40
 8004bd0:	f1ba 0301 	subs.w	r3, sl, #1
 8004bd4:	9307      	str	r3, [sp, #28]
 8004bd6:	bf43      	ittte	mi
 8004bd8:	2300      	movmi	r3, #0
 8004bda:	f1ca 0a01 	rsbmi	sl, sl, #1
 8004bde:	9307      	strmi	r3, [sp, #28]
 8004be0:	f04f 0a00 	movpl.w	sl, #0
 8004be4:	f1bb 0f00 	cmp.w	fp, #0
 8004be8:	db19      	blt.n	8004c1e <_dtoa_r+0x216>
 8004bea:	9b07      	ldr	r3, [sp, #28]
 8004bec:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8004bf0:	445b      	add	r3, fp
 8004bf2:	9307      	str	r3, [sp, #28]
 8004bf4:	f04f 0800 	mov.w	r8, #0
 8004bf8:	9b08      	ldr	r3, [sp, #32]
 8004bfa:	2b09      	cmp	r3, #9
 8004bfc:	d866      	bhi.n	8004ccc <_dtoa_r+0x2c4>
 8004bfe:	2b05      	cmp	r3, #5
 8004c00:	bfc4      	itt	gt
 8004c02:	3b04      	subgt	r3, #4
 8004c04:	9308      	strgt	r3, [sp, #32]
 8004c06:	9b08      	ldr	r3, [sp, #32]
 8004c08:	f1a3 0302 	sub.w	r3, r3, #2
 8004c0c:	bfcc      	ite	gt
 8004c0e:	2500      	movgt	r5, #0
 8004c10:	2501      	movle	r5, #1
 8004c12:	2b03      	cmp	r3, #3
 8004c14:	d866      	bhi.n	8004ce4 <_dtoa_r+0x2dc>
 8004c16:	e8df f003 	tbb	[pc, r3]
 8004c1a:	5755      	.short	0x5755
 8004c1c:	4909      	.short	0x4909
 8004c1e:	2300      	movs	r3, #0
 8004c20:	ebaa 0a0b 	sub.w	sl, sl, fp
 8004c24:	f1cb 0800 	rsb	r8, fp, #0
 8004c28:	930b      	str	r3, [sp, #44]	; 0x2c
 8004c2a:	e7e5      	b.n	8004bf8 <_dtoa_r+0x1f0>
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	9309      	str	r3, [sp, #36]	; 0x24
 8004c30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	dd59      	ble.n	8004cea <_dtoa_r+0x2e2>
 8004c36:	9306      	str	r3, [sp, #24]
 8004c38:	4699      	mov	r9, r3
 8004c3a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	6072      	str	r2, [r6, #4]
 8004c40:	2204      	movs	r2, #4
 8004c42:	f102 0014 	add.w	r0, r2, #20
 8004c46:	4298      	cmp	r0, r3
 8004c48:	6871      	ldr	r1, [r6, #4]
 8004c4a:	d953      	bls.n	8004cf4 <_dtoa_r+0x2ec>
 8004c4c:	4620      	mov	r0, r4
 8004c4e:	f000 fc48 	bl	80054e2 <_Balloc>
 8004c52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c54:	6030      	str	r0, [r6, #0]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	9304      	str	r3, [sp, #16]
 8004c5a:	f1b9 0f0e 	cmp.w	r9, #14
 8004c5e:	f200 80c2 	bhi.w	8004de6 <_dtoa_r+0x3de>
 8004c62:	2d00      	cmp	r5, #0
 8004c64:	f000 80bf 	beq.w	8004de6 <_dtoa_r+0x3de>
 8004c68:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004c6c:	f1bb 0f00 	cmp.w	fp, #0
 8004c70:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8004c74:	f340 80e6 	ble.w	8004e44 <_dtoa_r+0x43c>
 8004c78:	4a2b      	ldr	r2, [pc, #172]	; (8004d28 <_dtoa_r+0x320>)
 8004c7a:	f00b 030f 	and.w	r3, fp, #15
 8004c7e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004c82:	ed93 7b00 	vldr	d7, [r3]
 8004c86:	ea4f 132b 	mov.w	r3, fp, asr #4
 8004c8a:	06da      	lsls	r2, r3, #27
 8004c8c:	f140 80d8 	bpl.w	8004e40 <_dtoa_r+0x438>
 8004c90:	4a26      	ldr	r2, [pc, #152]	; (8004d2c <_dtoa_r+0x324>)
 8004c92:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 8004c96:	ed92 6b08 	vldr	d6, [r2, #32]
 8004c9a:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8004c9e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8004ca2:	f003 030f 	and.w	r3, r3, #15
 8004ca6:	2203      	movs	r2, #3
 8004ca8:	4920      	ldr	r1, [pc, #128]	; (8004d2c <_dtoa_r+0x324>)
 8004caa:	e04a      	b.n	8004d42 <_dtoa_r+0x33a>
 8004cac:	2301      	movs	r3, #1
 8004cae:	9309      	str	r3, [sp, #36]	; 0x24
 8004cb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cb2:	445b      	add	r3, fp
 8004cb4:	f103 0901 	add.w	r9, r3, #1
 8004cb8:	9306      	str	r3, [sp, #24]
 8004cba:	464b      	mov	r3, r9
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	bfb8      	it	lt
 8004cc0:	2301      	movlt	r3, #1
 8004cc2:	e7ba      	b.n	8004c3a <_dtoa_r+0x232>
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	e7b2      	b.n	8004c2e <_dtoa_r+0x226>
 8004cc8:	2300      	movs	r3, #0
 8004cca:	e7f0      	b.n	8004cae <_dtoa_r+0x2a6>
 8004ccc:	2501      	movs	r5, #1
 8004cce:	2300      	movs	r3, #0
 8004cd0:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8004cd4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004cd8:	9306      	str	r3, [sp, #24]
 8004cda:	4699      	mov	r9, r3
 8004cdc:	2200      	movs	r2, #0
 8004cde:	2312      	movs	r3, #18
 8004ce0:	920a      	str	r2, [sp, #40]	; 0x28
 8004ce2:	e7aa      	b.n	8004c3a <_dtoa_r+0x232>
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	9309      	str	r3, [sp, #36]	; 0x24
 8004ce8:	e7f4      	b.n	8004cd4 <_dtoa_r+0x2cc>
 8004cea:	2301      	movs	r3, #1
 8004cec:	9306      	str	r3, [sp, #24]
 8004cee:	4699      	mov	r9, r3
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	e7f5      	b.n	8004ce0 <_dtoa_r+0x2d8>
 8004cf4:	3101      	adds	r1, #1
 8004cf6:	6071      	str	r1, [r6, #4]
 8004cf8:	0052      	lsls	r2, r2, #1
 8004cfa:	e7a2      	b.n	8004c42 <_dtoa_r+0x23a>
 8004cfc:	f3af 8000 	nop.w
 8004d00:	636f4361 	.word	0x636f4361
 8004d04:	3fd287a7 	.word	0x3fd287a7
 8004d08:	8b60c8b3 	.word	0x8b60c8b3
 8004d0c:	3fc68a28 	.word	0x3fc68a28
 8004d10:	509f79fb 	.word	0x509f79fb
 8004d14:	3fd34413 	.word	0x3fd34413
 8004d18:	7ff00000 	.word	0x7ff00000
 8004d1c:	08006021 	.word	0x08006021
 8004d20:	08006018 	.word	0x08006018
 8004d24:	08005ff5 	.word	0x08005ff5
 8004d28:	08006050 	.word	0x08006050
 8004d2c:	08006028 	.word	0x08006028
 8004d30:	07de      	lsls	r6, r3, #31
 8004d32:	d504      	bpl.n	8004d3e <_dtoa_r+0x336>
 8004d34:	ed91 6b00 	vldr	d6, [r1]
 8004d38:	3201      	adds	r2, #1
 8004d3a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004d3e:	105b      	asrs	r3, r3, #1
 8004d40:	3108      	adds	r1, #8
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d1f4      	bne.n	8004d30 <_dtoa_r+0x328>
 8004d46:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004d4a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8004d4e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004d52:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	f000 80a7 	beq.w	8004ea8 <_dtoa_r+0x4a0>
 8004d5a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8004d5e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004d62:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d6a:	f140 809d 	bpl.w	8004ea8 <_dtoa_r+0x4a0>
 8004d6e:	f1b9 0f00 	cmp.w	r9, #0
 8004d72:	f000 8099 	beq.w	8004ea8 <_dtoa_r+0x4a0>
 8004d76:	9b06      	ldr	r3, [sp, #24]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	dd30      	ble.n	8004dde <_dtoa_r+0x3d6>
 8004d7c:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8004d80:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004d84:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004d88:	9d06      	ldr	r5, [sp, #24]
 8004d8a:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8004d8e:	3201      	adds	r2, #1
 8004d90:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004d94:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8004d98:	ee07 2a90 	vmov	s15, r2
 8004d9c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004da0:	eea7 5b06 	vfma.f64	d5, d7, d6
 8004da4:	ed8d 5b02 	vstr	d5, [sp, #8]
 8004da8:	9a03      	ldr	r2, [sp, #12]
 8004daa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004dae:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8004db2:	2d00      	cmp	r5, #0
 8004db4:	d17b      	bne.n	8004eae <_dtoa_r+0x4a6>
 8004db6:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8004dba:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004dbe:	ec41 0b17 	vmov	d7, r0, r1
 8004dc2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dca:	f300 8253 	bgt.w	8005274 <_dtoa_r+0x86c>
 8004dce:	eeb1 7b47 	vneg.f64	d7, d7
 8004dd2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dda:	f100 8249 	bmi.w	8005270 <_dtoa_r+0x868>
 8004dde:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8004de2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004de6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	f2c0 8119 	blt.w	8005020 <_dtoa_r+0x618>
 8004dee:	f1bb 0f0e 	cmp.w	fp, #14
 8004df2:	f300 8115 	bgt.w	8005020 <_dtoa_r+0x618>
 8004df6:	4bc3      	ldr	r3, [pc, #780]	; (8005104 <_dtoa_r+0x6fc>)
 8004df8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004dfc:	ed93 6b00 	vldr	d6, [r3]
 8004e00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	f280 80ba 	bge.w	8004f7c <_dtoa_r+0x574>
 8004e08:	f1b9 0f00 	cmp.w	r9, #0
 8004e0c:	f300 80b6 	bgt.w	8004f7c <_dtoa_r+0x574>
 8004e10:	f040 822d 	bne.w	800526e <_dtoa_r+0x866>
 8004e14:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8004e18:	ee26 6b07 	vmul.f64	d6, d6, d7
 8004e1c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004e20:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004e24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e28:	464d      	mov	r5, r9
 8004e2a:	464f      	mov	r7, r9
 8004e2c:	f280 8204 	bge.w	8005238 <_dtoa_r+0x830>
 8004e30:	9b04      	ldr	r3, [sp, #16]
 8004e32:	9a04      	ldr	r2, [sp, #16]
 8004e34:	1c5e      	adds	r6, r3, #1
 8004e36:	2331      	movs	r3, #49	; 0x31
 8004e38:	7013      	strb	r3, [r2, #0]
 8004e3a:	f10b 0b01 	add.w	fp, fp, #1
 8004e3e:	e1ff      	b.n	8005240 <_dtoa_r+0x838>
 8004e40:	2202      	movs	r2, #2
 8004e42:	e731      	b.n	8004ca8 <_dtoa_r+0x2a0>
 8004e44:	d02e      	beq.n	8004ea4 <_dtoa_r+0x49c>
 8004e46:	f1cb 0300 	rsb	r3, fp, #0
 8004e4a:	4aae      	ldr	r2, [pc, #696]	; (8005104 <_dtoa_r+0x6fc>)
 8004e4c:	f003 010f 	and.w	r1, r3, #15
 8004e50:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8004e54:	ed92 7b00 	vldr	d7, [r2]
 8004e58:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 8004e5c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004e60:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8004e64:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8004e68:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8004e6c:	49a6      	ldr	r1, [pc, #664]	; (8005108 <_dtoa_r+0x700>)
 8004e6e:	111b      	asrs	r3, r3, #4
 8004e70:	2000      	movs	r0, #0
 8004e72:	2202      	movs	r2, #2
 8004e74:	b93b      	cbnz	r3, 8004e86 <_dtoa_r+0x47e>
 8004e76:	2800      	cmp	r0, #0
 8004e78:	f43f af6b 	beq.w	8004d52 <_dtoa_r+0x34a>
 8004e7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004e80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e84:	e765      	b.n	8004d52 <_dtoa_r+0x34a>
 8004e86:	07dd      	lsls	r5, r3, #31
 8004e88:	d509      	bpl.n	8004e9e <_dtoa_r+0x496>
 8004e8a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8004e8e:	ed91 7b00 	vldr	d7, [r1]
 8004e92:	ee26 7b07 	vmul.f64	d7, d6, d7
 8004e96:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8004e9a:	3201      	adds	r2, #1
 8004e9c:	2001      	movs	r0, #1
 8004e9e:	105b      	asrs	r3, r3, #1
 8004ea0:	3108      	adds	r1, #8
 8004ea2:	e7e7      	b.n	8004e74 <_dtoa_r+0x46c>
 8004ea4:	2202      	movs	r2, #2
 8004ea6:	e754      	b.n	8004d52 <_dtoa_r+0x34a>
 8004ea8:	465b      	mov	r3, fp
 8004eaa:	464d      	mov	r5, r9
 8004eac:	e770      	b.n	8004d90 <_dtoa_r+0x388>
 8004eae:	4a95      	ldr	r2, [pc, #596]	; (8005104 <_dtoa_r+0x6fc>)
 8004eb0:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8004eb4:	ed12 4b02 	vldr	d4, [r2, #-8]
 8004eb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004eba:	ec41 0b17 	vmov	d7, r0, r1
 8004ebe:	b35a      	cbz	r2, 8004f18 <_dtoa_r+0x510>
 8004ec0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8004ec4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8004ec8:	9e04      	ldr	r6, [sp, #16]
 8004eca:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8004ece:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8004ed2:	ee35 7b47 	vsub.f64	d7, d5, d7
 8004ed6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8004eda:	ee14 2a90 	vmov	r2, s9
 8004ede:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8004ee2:	3230      	adds	r2, #48	; 0x30
 8004ee4:	ee36 6b45 	vsub.f64	d6, d6, d5
 8004ee8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ef0:	f806 2b01 	strb.w	r2, [r6], #1
 8004ef4:	d43b      	bmi.n	8004f6e <_dtoa_r+0x566>
 8004ef6:	ee32 5b46 	vsub.f64	d5, d2, d6
 8004efa:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8004efe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f02:	d472      	bmi.n	8004fea <_dtoa_r+0x5e2>
 8004f04:	9a04      	ldr	r2, [sp, #16]
 8004f06:	1ab2      	subs	r2, r6, r2
 8004f08:	4295      	cmp	r5, r2
 8004f0a:	f77f af68 	ble.w	8004dde <_dtoa_r+0x3d6>
 8004f0e:	ee27 7b03 	vmul.f64	d7, d7, d3
 8004f12:	ee26 6b03 	vmul.f64	d6, d6, d3
 8004f16:	e7de      	b.n	8004ed6 <_dtoa_r+0x4ce>
 8004f18:	9a04      	ldr	r2, [sp, #16]
 8004f1a:	ee24 7b07 	vmul.f64	d7, d4, d7
 8004f1e:	1956      	adds	r6, r2, r5
 8004f20:	4611      	mov	r1, r2
 8004f22:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8004f26:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8004f2a:	ee14 2a90 	vmov	r2, s9
 8004f2e:	3230      	adds	r2, #48	; 0x30
 8004f30:	f801 2b01 	strb.w	r2, [r1], #1
 8004f34:	42b1      	cmp	r1, r6
 8004f36:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8004f3a:	ee36 6b45 	vsub.f64	d6, d6, d5
 8004f3e:	d11a      	bne.n	8004f76 <_dtoa_r+0x56e>
 8004f40:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8004f44:	ee37 4b05 	vadd.f64	d4, d7, d5
 8004f48:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8004f4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f50:	dc4b      	bgt.n	8004fea <_dtoa_r+0x5e2>
 8004f52:	ee35 7b47 	vsub.f64	d7, d5, d7
 8004f56:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f5e:	f57f af3e 	bpl.w	8004dde <_dtoa_r+0x3d6>
 8004f62:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004f66:	2a30      	cmp	r2, #48	; 0x30
 8004f68:	f106 31ff 	add.w	r1, r6, #4294967295	; 0xffffffff
 8004f6c:	d001      	beq.n	8004f72 <_dtoa_r+0x56a>
 8004f6e:	469b      	mov	fp, r3
 8004f70:	e02a      	b.n	8004fc8 <_dtoa_r+0x5c0>
 8004f72:	460e      	mov	r6, r1
 8004f74:	e7f5      	b.n	8004f62 <_dtoa_r+0x55a>
 8004f76:	ee26 6b03 	vmul.f64	d6, d6, d3
 8004f7a:	e7d4      	b.n	8004f26 <_dtoa_r+0x51e>
 8004f7c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004f80:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8004f84:	9e04      	ldr	r6, [sp, #16]
 8004f86:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8004f8a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8004f8e:	ee15 3a10 	vmov	r3, s10
 8004f92:	3330      	adds	r3, #48	; 0x30
 8004f94:	f806 3b01 	strb.w	r3, [r6], #1
 8004f98:	9b04      	ldr	r3, [sp, #16]
 8004f9a:	1af3      	subs	r3, r6, r3
 8004f9c:	4599      	cmp	r9, r3
 8004f9e:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8004fa2:	eea3 7b46 	vfms.f64	d7, d3, d6
 8004fa6:	d133      	bne.n	8005010 <_dtoa_r+0x608>
 8004fa8:	ee37 7b07 	vadd.f64	d7, d7, d7
 8004fac:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fb4:	dc18      	bgt.n	8004fe8 <_dtoa_r+0x5e0>
 8004fb6:	eeb4 7b46 	vcmp.f64	d7, d6
 8004fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fbe:	d103      	bne.n	8004fc8 <_dtoa_r+0x5c0>
 8004fc0:	ee15 3a10 	vmov	r3, s10
 8004fc4:	07db      	lsls	r3, r3, #31
 8004fc6:	d40f      	bmi.n	8004fe8 <_dtoa_r+0x5e0>
 8004fc8:	9901      	ldr	r1, [sp, #4]
 8004fca:	4620      	mov	r0, r4
 8004fcc:	f000 fabd 	bl	800554a <_Bfree>
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004fd4:	7033      	strb	r3, [r6, #0]
 8004fd6:	f10b 0301 	add.w	r3, fp, #1
 8004fda:	6013      	str	r3, [r2, #0]
 8004fdc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	f43f ad5b 	beq.w	8004a9a <_dtoa_r+0x92>
 8004fe4:	601e      	str	r6, [r3, #0]
 8004fe6:	e558      	b.n	8004a9a <_dtoa_r+0x92>
 8004fe8:	465b      	mov	r3, fp
 8004fea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004fee:	2939      	cmp	r1, #57	; 0x39
 8004ff0:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 8004ff4:	d106      	bne.n	8005004 <_dtoa_r+0x5fc>
 8004ff6:	9904      	ldr	r1, [sp, #16]
 8004ff8:	4291      	cmp	r1, r2
 8004ffa:	d107      	bne.n	800500c <_dtoa_r+0x604>
 8004ffc:	2230      	movs	r2, #48	; 0x30
 8004ffe:	700a      	strb	r2, [r1, #0]
 8005000:	3301      	adds	r3, #1
 8005002:	460a      	mov	r2, r1
 8005004:	7811      	ldrb	r1, [r2, #0]
 8005006:	3101      	adds	r1, #1
 8005008:	7011      	strb	r1, [r2, #0]
 800500a:	e7b0      	b.n	8004f6e <_dtoa_r+0x566>
 800500c:	4616      	mov	r6, r2
 800500e:	e7ec      	b.n	8004fea <_dtoa_r+0x5e2>
 8005010:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005014:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800501c:	d1b3      	bne.n	8004f86 <_dtoa_r+0x57e>
 800501e:	e7d3      	b.n	8004fc8 <_dtoa_r+0x5c0>
 8005020:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005022:	2a00      	cmp	r2, #0
 8005024:	f000 808d 	beq.w	8005142 <_dtoa_r+0x73a>
 8005028:	9a08      	ldr	r2, [sp, #32]
 800502a:	2a01      	cmp	r2, #1
 800502c:	dc72      	bgt.n	8005114 <_dtoa_r+0x70c>
 800502e:	2f00      	cmp	r7, #0
 8005030:	d06c      	beq.n	800510c <_dtoa_r+0x704>
 8005032:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005036:	4645      	mov	r5, r8
 8005038:	4656      	mov	r6, sl
 800503a:	9a07      	ldr	r2, [sp, #28]
 800503c:	2101      	movs	r1, #1
 800503e:	441a      	add	r2, r3
 8005040:	4620      	mov	r0, r4
 8005042:	449a      	add	sl, r3
 8005044:	9207      	str	r2, [sp, #28]
 8005046:	f000 fb20 	bl	800568a <__i2b>
 800504a:	4607      	mov	r7, r0
 800504c:	2e00      	cmp	r6, #0
 800504e:	dd0b      	ble.n	8005068 <_dtoa_r+0x660>
 8005050:	9b07      	ldr	r3, [sp, #28]
 8005052:	2b00      	cmp	r3, #0
 8005054:	dd08      	ble.n	8005068 <_dtoa_r+0x660>
 8005056:	42b3      	cmp	r3, r6
 8005058:	9a07      	ldr	r2, [sp, #28]
 800505a:	bfa8      	it	ge
 800505c:	4633      	movge	r3, r6
 800505e:	ebaa 0a03 	sub.w	sl, sl, r3
 8005062:	1af6      	subs	r6, r6, r3
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	9307      	str	r3, [sp, #28]
 8005068:	f1b8 0f00 	cmp.w	r8, #0
 800506c:	d01d      	beq.n	80050aa <_dtoa_r+0x6a2>
 800506e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005070:	2b00      	cmp	r3, #0
 8005072:	d06a      	beq.n	800514a <_dtoa_r+0x742>
 8005074:	b18d      	cbz	r5, 800509a <_dtoa_r+0x692>
 8005076:	4639      	mov	r1, r7
 8005078:	462a      	mov	r2, r5
 800507a:	4620      	mov	r0, r4
 800507c:	f000 fba4 	bl	80057c8 <__pow5mult>
 8005080:	9a01      	ldr	r2, [sp, #4]
 8005082:	4601      	mov	r1, r0
 8005084:	4607      	mov	r7, r0
 8005086:	4620      	mov	r0, r4
 8005088:	f000 fb08 	bl	800569c <__multiply>
 800508c:	9901      	ldr	r1, [sp, #4]
 800508e:	900c      	str	r0, [sp, #48]	; 0x30
 8005090:	4620      	mov	r0, r4
 8005092:	f000 fa5a 	bl	800554a <_Bfree>
 8005096:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005098:	9301      	str	r3, [sp, #4]
 800509a:	ebb8 0205 	subs.w	r2, r8, r5
 800509e:	d004      	beq.n	80050aa <_dtoa_r+0x6a2>
 80050a0:	9901      	ldr	r1, [sp, #4]
 80050a2:	4620      	mov	r0, r4
 80050a4:	f000 fb90 	bl	80057c8 <__pow5mult>
 80050a8:	9001      	str	r0, [sp, #4]
 80050aa:	2101      	movs	r1, #1
 80050ac:	4620      	mov	r0, r4
 80050ae:	f000 faec 	bl	800568a <__i2b>
 80050b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050b4:	4605      	mov	r5, r0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	f000 81ca 	beq.w	8005450 <_dtoa_r+0xa48>
 80050bc:	461a      	mov	r2, r3
 80050be:	4601      	mov	r1, r0
 80050c0:	4620      	mov	r0, r4
 80050c2:	f000 fb81 	bl	80057c8 <__pow5mult>
 80050c6:	9b08      	ldr	r3, [sp, #32]
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	4605      	mov	r5, r0
 80050cc:	dc44      	bgt.n	8005158 <_dtoa_r+0x750>
 80050ce:	9b02      	ldr	r3, [sp, #8]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d13c      	bne.n	800514e <_dtoa_r+0x746>
 80050d4:	9b03      	ldr	r3, [sp, #12]
 80050d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d137      	bne.n	800514e <_dtoa_r+0x746>
 80050de:	9b03      	ldr	r3, [sp, #12]
 80050e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80050e4:	0d1b      	lsrs	r3, r3, #20
 80050e6:	051b      	lsls	r3, r3, #20
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d033      	beq.n	8005154 <_dtoa_r+0x74c>
 80050ec:	9b07      	ldr	r3, [sp, #28]
 80050ee:	3301      	adds	r3, #1
 80050f0:	f10a 0a01 	add.w	sl, sl, #1
 80050f4:	9307      	str	r3, [sp, #28]
 80050f6:	f04f 0801 	mov.w	r8, #1
 80050fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050fc:	bb73      	cbnz	r3, 800515c <_dtoa_r+0x754>
 80050fe:	2001      	movs	r0, #1
 8005100:	e034      	b.n	800516c <_dtoa_r+0x764>
 8005102:	bf00      	nop
 8005104:	08006050 	.word	0x08006050
 8005108:	08006028 	.word	0x08006028
 800510c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800510e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005112:	e790      	b.n	8005036 <_dtoa_r+0x62e>
 8005114:	f109 35ff 	add.w	r5, r9, #4294967295	; 0xffffffff
 8005118:	45a8      	cmp	r8, r5
 800511a:	bfbf      	itttt	lt
 800511c:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800511e:	eba5 0808 	sublt.w	r8, r5, r8
 8005122:	4443      	addlt	r3, r8
 8005124:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8005126:	bfb6      	itet	lt
 8005128:	46a8      	movlt	r8, r5
 800512a:	eba8 0505 	subge.w	r5, r8, r5
 800512e:	2500      	movlt	r5, #0
 8005130:	f1b9 0f00 	cmp.w	r9, #0
 8005134:	bfb9      	ittee	lt
 8005136:	ebaa 0609 	sublt.w	r6, sl, r9
 800513a:	2300      	movlt	r3, #0
 800513c:	4656      	movge	r6, sl
 800513e:	464b      	movge	r3, r9
 8005140:	e77b      	b.n	800503a <_dtoa_r+0x632>
 8005142:	4645      	mov	r5, r8
 8005144:	4656      	mov	r6, sl
 8005146:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005148:	e780      	b.n	800504c <_dtoa_r+0x644>
 800514a:	4642      	mov	r2, r8
 800514c:	e7a8      	b.n	80050a0 <_dtoa_r+0x698>
 800514e:	f04f 0800 	mov.w	r8, #0
 8005152:	e7d2      	b.n	80050fa <_dtoa_r+0x6f2>
 8005154:	4698      	mov	r8, r3
 8005156:	e7d0      	b.n	80050fa <_dtoa_r+0x6f2>
 8005158:	f04f 0800 	mov.w	r8, #0
 800515c:	692b      	ldr	r3, [r5, #16]
 800515e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005162:	6918      	ldr	r0, [r3, #16]
 8005164:	f000 fa43 	bl	80055ee <__hi0bits>
 8005168:	f1c0 0020 	rsb	r0, r0, #32
 800516c:	9b07      	ldr	r3, [sp, #28]
 800516e:	4418      	add	r0, r3
 8005170:	f010 001f 	ands.w	r0, r0, #31
 8005174:	d047      	beq.n	8005206 <_dtoa_r+0x7fe>
 8005176:	f1c0 0320 	rsb	r3, r0, #32
 800517a:	2b04      	cmp	r3, #4
 800517c:	dd3b      	ble.n	80051f6 <_dtoa_r+0x7ee>
 800517e:	9b07      	ldr	r3, [sp, #28]
 8005180:	f1c0 001c 	rsb	r0, r0, #28
 8005184:	4482      	add	sl, r0
 8005186:	4406      	add	r6, r0
 8005188:	4403      	add	r3, r0
 800518a:	9307      	str	r3, [sp, #28]
 800518c:	f1ba 0f00 	cmp.w	sl, #0
 8005190:	dd05      	ble.n	800519e <_dtoa_r+0x796>
 8005192:	4652      	mov	r2, sl
 8005194:	9901      	ldr	r1, [sp, #4]
 8005196:	4620      	mov	r0, r4
 8005198:	f000 fb64 	bl	8005864 <__lshift>
 800519c:	9001      	str	r0, [sp, #4]
 800519e:	9b07      	ldr	r3, [sp, #28]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	dd05      	ble.n	80051b0 <_dtoa_r+0x7a8>
 80051a4:	4629      	mov	r1, r5
 80051a6:	461a      	mov	r2, r3
 80051a8:	4620      	mov	r0, r4
 80051aa:	f000 fb5b 	bl	8005864 <__lshift>
 80051ae:	4605      	mov	r5, r0
 80051b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80051b2:	b353      	cbz	r3, 800520a <_dtoa_r+0x802>
 80051b4:	4629      	mov	r1, r5
 80051b6:	9801      	ldr	r0, [sp, #4]
 80051b8:	f000 fba8 	bl	800590c <__mcmp>
 80051bc:	2800      	cmp	r0, #0
 80051be:	da24      	bge.n	800520a <_dtoa_r+0x802>
 80051c0:	2300      	movs	r3, #0
 80051c2:	220a      	movs	r2, #10
 80051c4:	9901      	ldr	r1, [sp, #4]
 80051c6:	4620      	mov	r0, r4
 80051c8:	f000 f9d6 	bl	8005578 <__multadd>
 80051cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051ce:	9001      	str	r0, [sp, #4]
 80051d0:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	f000 8142 	beq.w	800545e <_dtoa_r+0xa56>
 80051da:	2300      	movs	r3, #0
 80051dc:	4639      	mov	r1, r7
 80051de:	220a      	movs	r2, #10
 80051e0:	4620      	mov	r0, r4
 80051e2:	f000 f9c9 	bl	8005578 <__multadd>
 80051e6:	9b06      	ldr	r3, [sp, #24]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	4607      	mov	r7, r0
 80051ec:	dc4b      	bgt.n	8005286 <_dtoa_r+0x87e>
 80051ee:	9b08      	ldr	r3, [sp, #32]
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	dd48      	ble.n	8005286 <_dtoa_r+0x87e>
 80051f4:	e011      	b.n	800521a <_dtoa_r+0x812>
 80051f6:	d0c9      	beq.n	800518c <_dtoa_r+0x784>
 80051f8:	9a07      	ldr	r2, [sp, #28]
 80051fa:	331c      	adds	r3, #28
 80051fc:	441a      	add	r2, r3
 80051fe:	449a      	add	sl, r3
 8005200:	441e      	add	r6, r3
 8005202:	4613      	mov	r3, r2
 8005204:	e7c1      	b.n	800518a <_dtoa_r+0x782>
 8005206:	4603      	mov	r3, r0
 8005208:	e7f6      	b.n	80051f8 <_dtoa_r+0x7f0>
 800520a:	f1b9 0f00 	cmp.w	r9, #0
 800520e:	dc34      	bgt.n	800527a <_dtoa_r+0x872>
 8005210:	9b08      	ldr	r3, [sp, #32]
 8005212:	2b02      	cmp	r3, #2
 8005214:	dd31      	ble.n	800527a <_dtoa_r+0x872>
 8005216:	f8cd 9018 	str.w	r9, [sp, #24]
 800521a:	9b06      	ldr	r3, [sp, #24]
 800521c:	b963      	cbnz	r3, 8005238 <_dtoa_r+0x830>
 800521e:	4629      	mov	r1, r5
 8005220:	2205      	movs	r2, #5
 8005222:	4620      	mov	r0, r4
 8005224:	f000 f9a8 	bl	8005578 <__multadd>
 8005228:	4601      	mov	r1, r0
 800522a:	4605      	mov	r5, r0
 800522c:	9801      	ldr	r0, [sp, #4]
 800522e:	f000 fb6d 	bl	800590c <__mcmp>
 8005232:	2800      	cmp	r0, #0
 8005234:	f73f adfc 	bgt.w	8004e30 <_dtoa_r+0x428>
 8005238:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800523a:	9e04      	ldr	r6, [sp, #16]
 800523c:	ea6f 0b03 	mvn.w	fp, r3
 8005240:	f04f 0900 	mov.w	r9, #0
 8005244:	4629      	mov	r1, r5
 8005246:	4620      	mov	r0, r4
 8005248:	f000 f97f 	bl	800554a <_Bfree>
 800524c:	2f00      	cmp	r7, #0
 800524e:	f43f aebb 	beq.w	8004fc8 <_dtoa_r+0x5c0>
 8005252:	f1b9 0f00 	cmp.w	r9, #0
 8005256:	d005      	beq.n	8005264 <_dtoa_r+0x85c>
 8005258:	45b9      	cmp	r9, r7
 800525a:	d003      	beq.n	8005264 <_dtoa_r+0x85c>
 800525c:	4649      	mov	r1, r9
 800525e:	4620      	mov	r0, r4
 8005260:	f000 f973 	bl	800554a <_Bfree>
 8005264:	4639      	mov	r1, r7
 8005266:	4620      	mov	r0, r4
 8005268:	f000 f96f 	bl	800554a <_Bfree>
 800526c:	e6ac      	b.n	8004fc8 <_dtoa_r+0x5c0>
 800526e:	2500      	movs	r5, #0
 8005270:	462f      	mov	r7, r5
 8005272:	e7e1      	b.n	8005238 <_dtoa_r+0x830>
 8005274:	469b      	mov	fp, r3
 8005276:	462f      	mov	r7, r5
 8005278:	e5da      	b.n	8004e30 <_dtoa_r+0x428>
 800527a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800527c:	f8cd 9018 	str.w	r9, [sp, #24]
 8005280:	2b00      	cmp	r3, #0
 8005282:	f000 80f3 	beq.w	800546c <_dtoa_r+0xa64>
 8005286:	2e00      	cmp	r6, #0
 8005288:	dd05      	ble.n	8005296 <_dtoa_r+0x88e>
 800528a:	4639      	mov	r1, r7
 800528c:	4632      	mov	r2, r6
 800528e:	4620      	mov	r0, r4
 8005290:	f000 fae8 	bl	8005864 <__lshift>
 8005294:	4607      	mov	r7, r0
 8005296:	f1b8 0f00 	cmp.w	r8, #0
 800529a:	d04c      	beq.n	8005336 <_dtoa_r+0x92e>
 800529c:	6879      	ldr	r1, [r7, #4]
 800529e:	4620      	mov	r0, r4
 80052a0:	f000 f91f 	bl	80054e2 <_Balloc>
 80052a4:	693a      	ldr	r2, [r7, #16]
 80052a6:	3202      	adds	r2, #2
 80052a8:	4606      	mov	r6, r0
 80052aa:	0092      	lsls	r2, r2, #2
 80052ac:	f107 010c 	add.w	r1, r7, #12
 80052b0:	300c      	adds	r0, #12
 80052b2:	f000 f90b 	bl	80054cc <memcpy>
 80052b6:	2201      	movs	r2, #1
 80052b8:	4631      	mov	r1, r6
 80052ba:	4620      	mov	r0, r4
 80052bc:	f000 fad2 	bl	8005864 <__lshift>
 80052c0:	9b02      	ldr	r3, [sp, #8]
 80052c2:	f8dd a010 	ldr.w	sl, [sp, #16]
 80052c6:	f003 0301 	and.w	r3, r3, #1
 80052ca:	46b9      	mov	r9, r7
 80052cc:	9307      	str	r3, [sp, #28]
 80052ce:	4607      	mov	r7, r0
 80052d0:	4629      	mov	r1, r5
 80052d2:	9801      	ldr	r0, [sp, #4]
 80052d4:	f7ff fb0c 	bl	80048f0 <quorem>
 80052d8:	4649      	mov	r1, r9
 80052da:	4606      	mov	r6, r0
 80052dc:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80052e0:	9801      	ldr	r0, [sp, #4]
 80052e2:	f000 fb13 	bl	800590c <__mcmp>
 80052e6:	463a      	mov	r2, r7
 80052e8:	9002      	str	r0, [sp, #8]
 80052ea:	4629      	mov	r1, r5
 80052ec:	4620      	mov	r0, r4
 80052ee:	f000 fb27 	bl	8005940 <__mdiff>
 80052f2:	68c3      	ldr	r3, [r0, #12]
 80052f4:	4602      	mov	r2, r0
 80052f6:	bb03      	cbnz	r3, 800533a <_dtoa_r+0x932>
 80052f8:	4601      	mov	r1, r0
 80052fa:	9009      	str	r0, [sp, #36]	; 0x24
 80052fc:	9801      	ldr	r0, [sp, #4]
 80052fe:	f000 fb05 	bl	800590c <__mcmp>
 8005302:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005304:	4603      	mov	r3, r0
 8005306:	4611      	mov	r1, r2
 8005308:	4620      	mov	r0, r4
 800530a:	9309      	str	r3, [sp, #36]	; 0x24
 800530c:	f000 f91d 	bl	800554a <_Bfree>
 8005310:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005312:	b9a3      	cbnz	r3, 800533e <_dtoa_r+0x936>
 8005314:	9a08      	ldr	r2, [sp, #32]
 8005316:	b992      	cbnz	r2, 800533e <_dtoa_r+0x936>
 8005318:	9a07      	ldr	r2, [sp, #28]
 800531a:	b982      	cbnz	r2, 800533e <_dtoa_r+0x936>
 800531c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005320:	d029      	beq.n	8005376 <_dtoa_r+0x96e>
 8005322:	9b02      	ldr	r3, [sp, #8]
 8005324:	2b00      	cmp	r3, #0
 8005326:	dd01      	ble.n	800532c <_dtoa_r+0x924>
 8005328:	f106 0831 	add.w	r8, r6, #49	; 0x31
 800532c:	f10a 0601 	add.w	r6, sl, #1
 8005330:	f88a 8000 	strb.w	r8, [sl]
 8005334:	e786      	b.n	8005244 <_dtoa_r+0x83c>
 8005336:	4638      	mov	r0, r7
 8005338:	e7c2      	b.n	80052c0 <_dtoa_r+0x8b8>
 800533a:	2301      	movs	r3, #1
 800533c:	e7e3      	b.n	8005306 <_dtoa_r+0x8fe>
 800533e:	9a02      	ldr	r2, [sp, #8]
 8005340:	2a00      	cmp	r2, #0
 8005342:	db04      	blt.n	800534e <_dtoa_r+0x946>
 8005344:	d124      	bne.n	8005390 <_dtoa_r+0x988>
 8005346:	9a08      	ldr	r2, [sp, #32]
 8005348:	bb12      	cbnz	r2, 8005390 <_dtoa_r+0x988>
 800534a:	9a07      	ldr	r2, [sp, #28]
 800534c:	bb02      	cbnz	r2, 8005390 <_dtoa_r+0x988>
 800534e:	2b00      	cmp	r3, #0
 8005350:	ddec      	ble.n	800532c <_dtoa_r+0x924>
 8005352:	2201      	movs	r2, #1
 8005354:	9901      	ldr	r1, [sp, #4]
 8005356:	4620      	mov	r0, r4
 8005358:	f000 fa84 	bl	8005864 <__lshift>
 800535c:	4629      	mov	r1, r5
 800535e:	9001      	str	r0, [sp, #4]
 8005360:	f000 fad4 	bl	800590c <__mcmp>
 8005364:	2800      	cmp	r0, #0
 8005366:	dc03      	bgt.n	8005370 <_dtoa_r+0x968>
 8005368:	d1e0      	bne.n	800532c <_dtoa_r+0x924>
 800536a:	f018 0f01 	tst.w	r8, #1
 800536e:	d0dd      	beq.n	800532c <_dtoa_r+0x924>
 8005370:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005374:	d1d8      	bne.n	8005328 <_dtoa_r+0x920>
 8005376:	2339      	movs	r3, #57	; 0x39
 8005378:	f10a 0601 	add.w	r6, sl, #1
 800537c:	f88a 3000 	strb.w	r3, [sl]
 8005380:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005384:	2b39      	cmp	r3, #57	; 0x39
 8005386:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 800538a:	d04c      	beq.n	8005426 <_dtoa_r+0xa1e>
 800538c:	3301      	adds	r3, #1
 800538e:	e051      	b.n	8005434 <_dtoa_r+0xa2c>
 8005390:	2b00      	cmp	r3, #0
 8005392:	f10a 0601 	add.w	r6, sl, #1
 8005396:	dd05      	ble.n	80053a4 <_dtoa_r+0x99c>
 8005398:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800539c:	d0eb      	beq.n	8005376 <_dtoa_r+0x96e>
 800539e:	f108 0801 	add.w	r8, r8, #1
 80053a2:	e7c5      	b.n	8005330 <_dtoa_r+0x928>
 80053a4:	9b04      	ldr	r3, [sp, #16]
 80053a6:	9a06      	ldr	r2, [sp, #24]
 80053a8:	f806 8c01 	strb.w	r8, [r6, #-1]
 80053ac:	1af3      	subs	r3, r6, r3
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d021      	beq.n	80053f6 <_dtoa_r+0x9ee>
 80053b2:	2300      	movs	r3, #0
 80053b4:	220a      	movs	r2, #10
 80053b6:	9901      	ldr	r1, [sp, #4]
 80053b8:	4620      	mov	r0, r4
 80053ba:	f000 f8dd 	bl	8005578 <__multadd>
 80053be:	45b9      	cmp	r9, r7
 80053c0:	9001      	str	r0, [sp, #4]
 80053c2:	f04f 0300 	mov.w	r3, #0
 80053c6:	f04f 020a 	mov.w	r2, #10
 80053ca:	4649      	mov	r1, r9
 80053cc:	4620      	mov	r0, r4
 80053ce:	d105      	bne.n	80053dc <_dtoa_r+0x9d4>
 80053d0:	f000 f8d2 	bl	8005578 <__multadd>
 80053d4:	4681      	mov	r9, r0
 80053d6:	4607      	mov	r7, r0
 80053d8:	46b2      	mov	sl, r6
 80053da:	e779      	b.n	80052d0 <_dtoa_r+0x8c8>
 80053dc:	f000 f8cc 	bl	8005578 <__multadd>
 80053e0:	4639      	mov	r1, r7
 80053e2:	4681      	mov	r9, r0
 80053e4:	2300      	movs	r3, #0
 80053e6:	220a      	movs	r2, #10
 80053e8:	4620      	mov	r0, r4
 80053ea:	f000 f8c5 	bl	8005578 <__multadd>
 80053ee:	4607      	mov	r7, r0
 80053f0:	e7f2      	b.n	80053d8 <_dtoa_r+0x9d0>
 80053f2:	f04f 0900 	mov.w	r9, #0
 80053f6:	2201      	movs	r2, #1
 80053f8:	9901      	ldr	r1, [sp, #4]
 80053fa:	4620      	mov	r0, r4
 80053fc:	f000 fa32 	bl	8005864 <__lshift>
 8005400:	4629      	mov	r1, r5
 8005402:	9001      	str	r0, [sp, #4]
 8005404:	f000 fa82 	bl	800590c <__mcmp>
 8005408:	2800      	cmp	r0, #0
 800540a:	dcb9      	bgt.n	8005380 <_dtoa_r+0x978>
 800540c:	d102      	bne.n	8005414 <_dtoa_r+0xa0c>
 800540e:	f018 0f01 	tst.w	r8, #1
 8005412:	d1b5      	bne.n	8005380 <_dtoa_r+0x978>
 8005414:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005418:	2b30      	cmp	r3, #48	; 0x30
 800541a:	f106 32ff 	add.w	r2, r6, #4294967295	; 0xffffffff
 800541e:	f47f af11 	bne.w	8005244 <_dtoa_r+0x83c>
 8005422:	4616      	mov	r6, r2
 8005424:	e7f6      	b.n	8005414 <_dtoa_r+0xa0c>
 8005426:	9b04      	ldr	r3, [sp, #16]
 8005428:	4293      	cmp	r3, r2
 800542a:	d105      	bne.n	8005438 <_dtoa_r+0xa30>
 800542c:	9a04      	ldr	r2, [sp, #16]
 800542e:	f10b 0b01 	add.w	fp, fp, #1
 8005432:	2331      	movs	r3, #49	; 0x31
 8005434:	7013      	strb	r3, [r2, #0]
 8005436:	e705      	b.n	8005244 <_dtoa_r+0x83c>
 8005438:	4616      	mov	r6, r2
 800543a:	e7a1      	b.n	8005380 <_dtoa_r+0x978>
 800543c:	4b16      	ldr	r3, [pc, #88]	; (8005498 <_dtoa_r+0xa90>)
 800543e:	f7ff bb48 	b.w	8004ad2 <_dtoa_r+0xca>
 8005442:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005444:	2b00      	cmp	r3, #0
 8005446:	f47f ab23 	bne.w	8004a90 <_dtoa_r+0x88>
 800544a:	4b14      	ldr	r3, [pc, #80]	; (800549c <_dtoa_r+0xa94>)
 800544c:	f7ff bb41 	b.w	8004ad2 <_dtoa_r+0xca>
 8005450:	9b08      	ldr	r3, [sp, #32]
 8005452:	2b01      	cmp	r3, #1
 8005454:	f77f ae3b 	ble.w	80050ce <_dtoa_r+0x6c6>
 8005458:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800545c:	e64f      	b.n	80050fe <_dtoa_r+0x6f6>
 800545e:	9b06      	ldr	r3, [sp, #24]
 8005460:	2b00      	cmp	r3, #0
 8005462:	dc03      	bgt.n	800546c <_dtoa_r+0xa64>
 8005464:	9b08      	ldr	r3, [sp, #32]
 8005466:	2b02      	cmp	r3, #2
 8005468:	f73f aed7 	bgt.w	800521a <_dtoa_r+0x812>
 800546c:	9e04      	ldr	r6, [sp, #16]
 800546e:	9801      	ldr	r0, [sp, #4]
 8005470:	4629      	mov	r1, r5
 8005472:	f7ff fa3d 	bl	80048f0 <quorem>
 8005476:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800547a:	f806 8b01 	strb.w	r8, [r6], #1
 800547e:	9b04      	ldr	r3, [sp, #16]
 8005480:	9a06      	ldr	r2, [sp, #24]
 8005482:	1af3      	subs	r3, r6, r3
 8005484:	429a      	cmp	r2, r3
 8005486:	ddb4      	ble.n	80053f2 <_dtoa_r+0x9ea>
 8005488:	2300      	movs	r3, #0
 800548a:	220a      	movs	r2, #10
 800548c:	9901      	ldr	r1, [sp, #4]
 800548e:	4620      	mov	r0, r4
 8005490:	f000 f872 	bl	8005578 <__multadd>
 8005494:	9001      	str	r0, [sp, #4]
 8005496:	e7ea      	b.n	800546e <_dtoa_r+0xa66>
 8005498:	08005ff4 	.word	0x08005ff4
 800549c:	08006018 	.word	0x08006018

080054a0 <_localeconv_r>:
 80054a0:	4b04      	ldr	r3, [pc, #16]	; (80054b4 <_localeconv_r+0x14>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	6a18      	ldr	r0, [r3, #32]
 80054a6:	4b04      	ldr	r3, [pc, #16]	; (80054b8 <_localeconv_r+0x18>)
 80054a8:	2800      	cmp	r0, #0
 80054aa:	bf08      	it	eq
 80054ac:	4618      	moveq	r0, r3
 80054ae:	30f0      	adds	r0, #240	; 0xf0
 80054b0:	4770      	bx	lr
 80054b2:	bf00      	nop
 80054b4:	2000000c 	.word	0x2000000c
 80054b8:	20000070 	.word	0x20000070

080054bc <malloc>:
 80054bc:	4b02      	ldr	r3, [pc, #8]	; (80054c8 <malloc+0xc>)
 80054be:	4601      	mov	r1, r0
 80054c0:	6818      	ldr	r0, [r3, #0]
 80054c2:	f000 bb45 	b.w	8005b50 <_malloc_r>
 80054c6:	bf00      	nop
 80054c8:	2000000c 	.word	0x2000000c

080054cc <memcpy>:
 80054cc:	b510      	push	{r4, lr}
 80054ce:	1e43      	subs	r3, r0, #1
 80054d0:	440a      	add	r2, r1
 80054d2:	4291      	cmp	r1, r2
 80054d4:	d100      	bne.n	80054d8 <memcpy+0xc>
 80054d6:	bd10      	pop	{r4, pc}
 80054d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054e0:	e7f7      	b.n	80054d2 <memcpy+0x6>

080054e2 <_Balloc>:
 80054e2:	b570      	push	{r4, r5, r6, lr}
 80054e4:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80054e6:	4604      	mov	r4, r0
 80054e8:	460e      	mov	r6, r1
 80054ea:	b93d      	cbnz	r5, 80054fc <_Balloc+0x1a>
 80054ec:	2010      	movs	r0, #16
 80054ee:	f7ff ffe5 	bl	80054bc <malloc>
 80054f2:	6260      	str	r0, [r4, #36]	; 0x24
 80054f4:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80054f8:	6005      	str	r5, [r0, #0]
 80054fa:	60c5      	str	r5, [r0, #12]
 80054fc:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80054fe:	68eb      	ldr	r3, [r5, #12]
 8005500:	b183      	cbz	r3, 8005524 <_Balloc+0x42>
 8005502:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005504:	68db      	ldr	r3, [r3, #12]
 8005506:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800550a:	b9b8      	cbnz	r0, 800553c <_Balloc+0x5a>
 800550c:	2101      	movs	r1, #1
 800550e:	fa01 f506 	lsl.w	r5, r1, r6
 8005512:	1d6a      	adds	r2, r5, #5
 8005514:	0092      	lsls	r2, r2, #2
 8005516:	4620      	mov	r0, r4
 8005518:	f000 fabe 	bl	8005a98 <_calloc_r>
 800551c:	b160      	cbz	r0, 8005538 <_Balloc+0x56>
 800551e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8005522:	e00e      	b.n	8005542 <_Balloc+0x60>
 8005524:	2221      	movs	r2, #33	; 0x21
 8005526:	2104      	movs	r1, #4
 8005528:	4620      	mov	r0, r4
 800552a:	f000 fab5 	bl	8005a98 <_calloc_r>
 800552e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005530:	60e8      	str	r0, [r5, #12]
 8005532:	68db      	ldr	r3, [r3, #12]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1e4      	bne.n	8005502 <_Balloc+0x20>
 8005538:	2000      	movs	r0, #0
 800553a:	bd70      	pop	{r4, r5, r6, pc}
 800553c:	6802      	ldr	r2, [r0, #0]
 800553e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005542:	2300      	movs	r3, #0
 8005544:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005548:	e7f7      	b.n	800553a <_Balloc+0x58>

0800554a <_Bfree>:
 800554a:	b570      	push	{r4, r5, r6, lr}
 800554c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800554e:	4606      	mov	r6, r0
 8005550:	460d      	mov	r5, r1
 8005552:	b93c      	cbnz	r4, 8005564 <_Bfree+0x1a>
 8005554:	2010      	movs	r0, #16
 8005556:	f7ff ffb1 	bl	80054bc <malloc>
 800555a:	6270      	str	r0, [r6, #36]	; 0x24
 800555c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005560:	6004      	str	r4, [r0, #0]
 8005562:	60c4      	str	r4, [r0, #12]
 8005564:	b13d      	cbz	r5, 8005576 <_Bfree+0x2c>
 8005566:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005568:	686a      	ldr	r2, [r5, #4]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005570:	6029      	str	r1, [r5, #0]
 8005572:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005576:	bd70      	pop	{r4, r5, r6, pc}

08005578 <__multadd>:
 8005578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800557c:	690d      	ldr	r5, [r1, #16]
 800557e:	461f      	mov	r7, r3
 8005580:	4606      	mov	r6, r0
 8005582:	460c      	mov	r4, r1
 8005584:	f101 0c14 	add.w	ip, r1, #20
 8005588:	2300      	movs	r3, #0
 800558a:	f8dc 0000 	ldr.w	r0, [ip]
 800558e:	b281      	uxth	r1, r0
 8005590:	fb02 7101 	mla	r1, r2, r1, r7
 8005594:	0c0f      	lsrs	r7, r1, #16
 8005596:	0c00      	lsrs	r0, r0, #16
 8005598:	fb02 7000 	mla	r0, r2, r0, r7
 800559c:	b289      	uxth	r1, r1
 800559e:	3301      	adds	r3, #1
 80055a0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80055a4:	429d      	cmp	r5, r3
 80055a6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80055aa:	f84c 1b04 	str.w	r1, [ip], #4
 80055ae:	dcec      	bgt.n	800558a <__multadd+0x12>
 80055b0:	b1d7      	cbz	r7, 80055e8 <__multadd+0x70>
 80055b2:	68a3      	ldr	r3, [r4, #8]
 80055b4:	42ab      	cmp	r3, r5
 80055b6:	dc12      	bgt.n	80055de <__multadd+0x66>
 80055b8:	6861      	ldr	r1, [r4, #4]
 80055ba:	4630      	mov	r0, r6
 80055bc:	3101      	adds	r1, #1
 80055be:	f7ff ff90 	bl	80054e2 <_Balloc>
 80055c2:	6922      	ldr	r2, [r4, #16]
 80055c4:	3202      	adds	r2, #2
 80055c6:	f104 010c 	add.w	r1, r4, #12
 80055ca:	4680      	mov	r8, r0
 80055cc:	0092      	lsls	r2, r2, #2
 80055ce:	300c      	adds	r0, #12
 80055d0:	f7ff ff7c 	bl	80054cc <memcpy>
 80055d4:	4621      	mov	r1, r4
 80055d6:	4630      	mov	r0, r6
 80055d8:	f7ff ffb7 	bl	800554a <_Bfree>
 80055dc:	4644      	mov	r4, r8
 80055de:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80055e2:	3501      	adds	r5, #1
 80055e4:	615f      	str	r7, [r3, #20]
 80055e6:	6125      	str	r5, [r4, #16]
 80055e8:	4620      	mov	r0, r4
 80055ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080055ee <__hi0bits>:
 80055ee:	0c02      	lsrs	r2, r0, #16
 80055f0:	0412      	lsls	r2, r2, #16
 80055f2:	4603      	mov	r3, r0
 80055f4:	b9b2      	cbnz	r2, 8005624 <__hi0bits+0x36>
 80055f6:	0403      	lsls	r3, r0, #16
 80055f8:	2010      	movs	r0, #16
 80055fa:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80055fe:	bf04      	itt	eq
 8005600:	021b      	lsleq	r3, r3, #8
 8005602:	3008      	addeq	r0, #8
 8005604:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005608:	bf04      	itt	eq
 800560a:	011b      	lsleq	r3, r3, #4
 800560c:	3004      	addeq	r0, #4
 800560e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005612:	bf04      	itt	eq
 8005614:	009b      	lsleq	r3, r3, #2
 8005616:	3002      	addeq	r0, #2
 8005618:	2b00      	cmp	r3, #0
 800561a:	db06      	blt.n	800562a <__hi0bits+0x3c>
 800561c:	005b      	lsls	r3, r3, #1
 800561e:	d503      	bpl.n	8005628 <__hi0bits+0x3a>
 8005620:	3001      	adds	r0, #1
 8005622:	4770      	bx	lr
 8005624:	2000      	movs	r0, #0
 8005626:	e7e8      	b.n	80055fa <__hi0bits+0xc>
 8005628:	2020      	movs	r0, #32
 800562a:	4770      	bx	lr

0800562c <__lo0bits>:
 800562c:	6803      	ldr	r3, [r0, #0]
 800562e:	f013 0207 	ands.w	r2, r3, #7
 8005632:	4601      	mov	r1, r0
 8005634:	d00b      	beq.n	800564e <__lo0bits+0x22>
 8005636:	07da      	lsls	r2, r3, #31
 8005638:	d423      	bmi.n	8005682 <__lo0bits+0x56>
 800563a:	0798      	lsls	r0, r3, #30
 800563c:	bf49      	itett	mi
 800563e:	085b      	lsrmi	r3, r3, #1
 8005640:	089b      	lsrpl	r3, r3, #2
 8005642:	2001      	movmi	r0, #1
 8005644:	600b      	strmi	r3, [r1, #0]
 8005646:	bf5c      	itt	pl
 8005648:	600b      	strpl	r3, [r1, #0]
 800564a:	2002      	movpl	r0, #2
 800564c:	4770      	bx	lr
 800564e:	b298      	uxth	r0, r3
 8005650:	b9a8      	cbnz	r0, 800567e <__lo0bits+0x52>
 8005652:	0c1b      	lsrs	r3, r3, #16
 8005654:	2010      	movs	r0, #16
 8005656:	f013 0fff 	tst.w	r3, #255	; 0xff
 800565a:	bf04      	itt	eq
 800565c:	0a1b      	lsreq	r3, r3, #8
 800565e:	3008      	addeq	r0, #8
 8005660:	071a      	lsls	r2, r3, #28
 8005662:	bf04      	itt	eq
 8005664:	091b      	lsreq	r3, r3, #4
 8005666:	3004      	addeq	r0, #4
 8005668:	079a      	lsls	r2, r3, #30
 800566a:	bf04      	itt	eq
 800566c:	089b      	lsreq	r3, r3, #2
 800566e:	3002      	addeq	r0, #2
 8005670:	07da      	lsls	r2, r3, #31
 8005672:	d402      	bmi.n	800567a <__lo0bits+0x4e>
 8005674:	085b      	lsrs	r3, r3, #1
 8005676:	d006      	beq.n	8005686 <__lo0bits+0x5a>
 8005678:	3001      	adds	r0, #1
 800567a:	600b      	str	r3, [r1, #0]
 800567c:	4770      	bx	lr
 800567e:	4610      	mov	r0, r2
 8005680:	e7e9      	b.n	8005656 <__lo0bits+0x2a>
 8005682:	2000      	movs	r0, #0
 8005684:	4770      	bx	lr
 8005686:	2020      	movs	r0, #32
 8005688:	4770      	bx	lr

0800568a <__i2b>:
 800568a:	b510      	push	{r4, lr}
 800568c:	460c      	mov	r4, r1
 800568e:	2101      	movs	r1, #1
 8005690:	f7ff ff27 	bl	80054e2 <_Balloc>
 8005694:	2201      	movs	r2, #1
 8005696:	6144      	str	r4, [r0, #20]
 8005698:	6102      	str	r2, [r0, #16]
 800569a:	bd10      	pop	{r4, pc}

0800569c <__multiply>:
 800569c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056a0:	4614      	mov	r4, r2
 80056a2:	690a      	ldr	r2, [r1, #16]
 80056a4:	6923      	ldr	r3, [r4, #16]
 80056a6:	429a      	cmp	r2, r3
 80056a8:	bfb8      	it	lt
 80056aa:	460b      	movlt	r3, r1
 80056ac:	4688      	mov	r8, r1
 80056ae:	bfbc      	itt	lt
 80056b0:	46a0      	movlt	r8, r4
 80056b2:	461c      	movlt	r4, r3
 80056b4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80056b8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80056bc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80056c0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80056c4:	eb07 0609 	add.w	r6, r7, r9
 80056c8:	42b3      	cmp	r3, r6
 80056ca:	bfb8      	it	lt
 80056cc:	3101      	addlt	r1, #1
 80056ce:	f7ff ff08 	bl	80054e2 <_Balloc>
 80056d2:	f100 0514 	add.w	r5, r0, #20
 80056d6:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80056da:	462b      	mov	r3, r5
 80056dc:	2200      	movs	r2, #0
 80056de:	4573      	cmp	r3, lr
 80056e0:	d316      	bcc.n	8005710 <__multiply+0x74>
 80056e2:	f104 0214 	add.w	r2, r4, #20
 80056e6:	f108 0114 	add.w	r1, r8, #20
 80056ea:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80056ee:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80056f2:	9300      	str	r3, [sp, #0]
 80056f4:	9b00      	ldr	r3, [sp, #0]
 80056f6:	9201      	str	r2, [sp, #4]
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d80c      	bhi.n	8005716 <__multiply+0x7a>
 80056fc:	2e00      	cmp	r6, #0
 80056fe:	dd03      	ble.n	8005708 <__multiply+0x6c>
 8005700:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005704:	2b00      	cmp	r3, #0
 8005706:	d05d      	beq.n	80057c4 <__multiply+0x128>
 8005708:	6106      	str	r6, [r0, #16]
 800570a:	b003      	add	sp, #12
 800570c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005710:	f843 2b04 	str.w	r2, [r3], #4
 8005714:	e7e3      	b.n	80056de <__multiply+0x42>
 8005716:	f8b2 b000 	ldrh.w	fp, [r2]
 800571a:	f1bb 0f00 	cmp.w	fp, #0
 800571e:	d023      	beq.n	8005768 <__multiply+0xcc>
 8005720:	4689      	mov	r9, r1
 8005722:	46ac      	mov	ip, r5
 8005724:	f04f 0800 	mov.w	r8, #0
 8005728:	f859 4b04 	ldr.w	r4, [r9], #4
 800572c:	f8dc a000 	ldr.w	sl, [ip]
 8005730:	b2a3      	uxth	r3, r4
 8005732:	fa1f fa8a 	uxth.w	sl, sl
 8005736:	fb0b a303 	mla	r3, fp, r3, sl
 800573a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800573e:	f8dc 4000 	ldr.w	r4, [ip]
 8005742:	4443      	add	r3, r8
 8005744:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005748:	fb0b 840a 	mla	r4, fp, sl, r8
 800574c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005750:	46e2      	mov	sl, ip
 8005752:	b29b      	uxth	r3, r3
 8005754:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005758:	454f      	cmp	r7, r9
 800575a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800575e:	f84a 3b04 	str.w	r3, [sl], #4
 8005762:	d82b      	bhi.n	80057bc <__multiply+0x120>
 8005764:	f8cc 8004 	str.w	r8, [ip, #4]
 8005768:	9b01      	ldr	r3, [sp, #4]
 800576a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800576e:	3204      	adds	r2, #4
 8005770:	f1ba 0f00 	cmp.w	sl, #0
 8005774:	d020      	beq.n	80057b8 <__multiply+0x11c>
 8005776:	682b      	ldr	r3, [r5, #0]
 8005778:	4689      	mov	r9, r1
 800577a:	46a8      	mov	r8, r5
 800577c:	f04f 0b00 	mov.w	fp, #0
 8005780:	f8b9 c000 	ldrh.w	ip, [r9]
 8005784:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8005788:	fb0a 440c 	mla	r4, sl, ip, r4
 800578c:	445c      	add	r4, fp
 800578e:	46c4      	mov	ip, r8
 8005790:	b29b      	uxth	r3, r3
 8005792:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005796:	f84c 3b04 	str.w	r3, [ip], #4
 800579a:	f859 3b04 	ldr.w	r3, [r9], #4
 800579e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80057a2:	0c1b      	lsrs	r3, r3, #16
 80057a4:	fb0a b303 	mla	r3, sl, r3, fp
 80057a8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80057ac:	454f      	cmp	r7, r9
 80057ae:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80057b2:	d805      	bhi.n	80057c0 <__multiply+0x124>
 80057b4:	f8c8 3004 	str.w	r3, [r8, #4]
 80057b8:	3504      	adds	r5, #4
 80057ba:	e79b      	b.n	80056f4 <__multiply+0x58>
 80057bc:	46d4      	mov	ip, sl
 80057be:	e7b3      	b.n	8005728 <__multiply+0x8c>
 80057c0:	46e0      	mov	r8, ip
 80057c2:	e7dd      	b.n	8005780 <__multiply+0xe4>
 80057c4:	3e01      	subs	r6, #1
 80057c6:	e799      	b.n	80056fc <__multiply+0x60>

080057c8 <__pow5mult>:
 80057c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057cc:	4615      	mov	r5, r2
 80057ce:	f012 0203 	ands.w	r2, r2, #3
 80057d2:	4606      	mov	r6, r0
 80057d4:	460f      	mov	r7, r1
 80057d6:	d007      	beq.n	80057e8 <__pow5mult+0x20>
 80057d8:	3a01      	subs	r2, #1
 80057da:	4c21      	ldr	r4, [pc, #132]	; (8005860 <__pow5mult+0x98>)
 80057dc:	2300      	movs	r3, #0
 80057de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80057e2:	f7ff fec9 	bl	8005578 <__multadd>
 80057e6:	4607      	mov	r7, r0
 80057e8:	10ad      	asrs	r5, r5, #2
 80057ea:	d035      	beq.n	8005858 <__pow5mult+0x90>
 80057ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80057ee:	b93c      	cbnz	r4, 8005800 <__pow5mult+0x38>
 80057f0:	2010      	movs	r0, #16
 80057f2:	f7ff fe63 	bl	80054bc <malloc>
 80057f6:	6270      	str	r0, [r6, #36]	; 0x24
 80057f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80057fc:	6004      	str	r4, [r0, #0]
 80057fe:	60c4      	str	r4, [r0, #12]
 8005800:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005804:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005808:	b94c      	cbnz	r4, 800581e <__pow5mult+0x56>
 800580a:	f240 2171 	movw	r1, #625	; 0x271
 800580e:	4630      	mov	r0, r6
 8005810:	f7ff ff3b 	bl	800568a <__i2b>
 8005814:	2300      	movs	r3, #0
 8005816:	f8c8 0008 	str.w	r0, [r8, #8]
 800581a:	4604      	mov	r4, r0
 800581c:	6003      	str	r3, [r0, #0]
 800581e:	f04f 0800 	mov.w	r8, #0
 8005822:	07eb      	lsls	r3, r5, #31
 8005824:	d50a      	bpl.n	800583c <__pow5mult+0x74>
 8005826:	4639      	mov	r1, r7
 8005828:	4622      	mov	r2, r4
 800582a:	4630      	mov	r0, r6
 800582c:	f7ff ff36 	bl	800569c <__multiply>
 8005830:	4639      	mov	r1, r7
 8005832:	4681      	mov	r9, r0
 8005834:	4630      	mov	r0, r6
 8005836:	f7ff fe88 	bl	800554a <_Bfree>
 800583a:	464f      	mov	r7, r9
 800583c:	106d      	asrs	r5, r5, #1
 800583e:	d00b      	beq.n	8005858 <__pow5mult+0x90>
 8005840:	6820      	ldr	r0, [r4, #0]
 8005842:	b938      	cbnz	r0, 8005854 <__pow5mult+0x8c>
 8005844:	4622      	mov	r2, r4
 8005846:	4621      	mov	r1, r4
 8005848:	4630      	mov	r0, r6
 800584a:	f7ff ff27 	bl	800569c <__multiply>
 800584e:	6020      	str	r0, [r4, #0]
 8005850:	f8c0 8000 	str.w	r8, [r0]
 8005854:	4604      	mov	r4, r0
 8005856:	e7e4      	b.n	8005822 <__pow5mult+0x5a>
 8005858:	4638      	mov	r0, r7
 800585a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800585e:	bf00      	nop
 8005860:	08006118 	.word	0x08006118

08005864 <__lshift>:
 8005864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005868:	460c      	mov	r4, r1
 800586a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800586e:	6923      	ldr	r3, [r4, #16]
 8005870:	6849      	ldr	r1, [r1, #4]
 8005872:	eb0a 0903 	add.w	r9, sl, r3
 8005876:	68a3      	ldr	r3, [r4, #8]
 8005878:	4607      	mov	r7, r0
 800587a:	4616      	mov	r6, r2
 800587c:	f109 0501 	add.w	r5, r9, #1
 8005880:	42ab      	cmp	r3, r5
 8005882:	db32      	blt.n	80058ea <__lshift+0x86>
 8005884:	4638      	mov	r0, r7
 8005886:	f7ff fe2c 	bl	80054e2 <_Balloc>
 800588a:	2300      	movs	r3, #0
 800588c:	4680      	mov	r8, r0
 800588e:	f100 0114 	add.w	r1, r0, #20
 8005892:	461a      	mov	r2, r3
 8005894:	4553      	cmp	r3, sl
 8005896:	db2b      	blt.n	80058f0 <__lshift+0x8c>
 8005898:	6920      	ldr	r0, [r4, #16]
 800589a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800589e:	f104 0314 	add.w	r3, r4, #20
 80058a2:	f016 021f 	ands.w	r2, r6, #31
 80058a6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80058aa:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80058ae:	d025      	beq.n	80058fc <__lshift+0x98>
 80058b0:	f1c2 0e20 	rsb	lr, r2, #32
 80058b4:	2000      	movs	r0, #0
 80058b6:	681e      	ldr	r6, [r3, #0]
 80058b8:	468a      	mov	sl, r1
 80058ba:	4096      	lsls	r6, r2
 80058bc:	4330      	orrs	r0, r6
 80058be:	f84a 0b04 	str.w	r0, [sl], #4
 80058c2:	f853 0b04 	ldr.w	r0, [r3], #4
 80058c6:	459c      	cmp	ip, r3
 80058c8:	fa20 f00e 	lsr.w	r0, r0, lr
 80058cc:	d814      	bhi.n	80058f8 <__lshift+0x94>
 80058ce:	6048      	str	r0, [r1, #4]
 80058d0:	b108      	cbz	r0, 80058d6 <__lshift+0x72>
 80058d2:	f109 0502 	add.w	r5, r9, #2
 80058d6:	3d01      	subs	r5, #1
 80058d8:	4638      	mov	r0, r7
 80058da:	f8c8 5010 	str.w	r5, [r8, #16]
 80058de:	4621      	mov	r1, r4
 80058e0:	f7ff fe33 	bl	800554a <_Bfree>
 80058e4:	4640      	mov	r0, r8
 80058e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058ea:	3101      	adds	r1, #1
 80058ec:	005b      	lsls	r3, r3, #1
 80058ee:	e7c7      	b.n	8005880 <__lshift+0x1c>
 80058f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80058f4:	3301      	adds	r3, #1
 80058f6:	e7cd      	b.n	8005894 <__lshift+0x30>
 80058f8:	4651      	mov	r1, sl
 80058fa:	e7dc      	b.n	80058b6 <__lshift+0x52>
 80058fc:	3904      	subs	r1, #4
 80058fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8005902:	f841 2f04 	str.w	r2, [r1, #4]!
 8005906:	459c      	cmp	ip, r3
 8005908:	d8f9      	bhi.n	80058fe <__lshift+0x9a>
 800590a:	e7e4      	b.n	80058d6 <__lshift+0x72>

0800590c <__mcmp>:
 800590c:	6903      	ldr	r3, [r0, #16]
 800590e:	690a      	ldr	r2, [r1, #16]
 8005910:	1a9b      	subs	r3, r3, r2
 8005912:	b530      	push	{r4, r5, lr}
 8005914:	d10c      	bne.n	8005930 <__mcmp+0x24>
 8005916:	0092      	lsls	r2, r2, #2
 8005918:	3014      	adds	r0, #20
 800591a:	3114      	adds	r1, #20
 800591c:	1884      	adds	r4, r0, r2
 800591e:	4411      	add	r1, r2
 8005920:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005924:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005928:	4295      	cmp	r5, r2
 800592a:	d003      	beq.n	8005934 <__mcmp+0x28>
 800592c:	d305      	bcc.n	800593a <__mcmp+0x2e>
 800592e:	2301      	movs	r3, #1
 8005930:	4618      	mov	r0, r3
 8005932:	bd30      	pop	{r4, r5, pc}
 8005934:	42a0      	cmp	r0, r4
 8005936:	d3f3      	bcc.n	8005920 <__mcmp+0x14>
 8005938:	e7fa      	b.n	8005930 <__mcmp+0x24>
 800593a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800593e:	e7f7      	b.n	8005930 <__mcmp+0x24>

08005940 <__mdiff>:
 8005940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005944:	460d      	mov	r5, r1
 8005946:	4607      	mov	r7, r0
 8005948:	4611      	mov	r1, r2
 800594a:	4628      	mov	r0, r5
 800594c:	4614      	mov	r4, r2
 800594e:	f7ff ffdd 	bl	800590c <__mcmp>
 8005952:	1e06      	subs	r6, r0, #0
 8005954:	d108      	bne.n	8005968 <__mdiff+0x28>
 8005956:	4631      	mov	r1, r6
 8005958:	4638      	mov	r0, r7
 800595a:	f7ff fdc2 	bl	80054e2 <_Balloc>
 800595e:	2301      	movs	r3, #1
 8005960:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005968:	bfa4      	itt	ge
 800596a:	4623      	movge	r3, r4
 800596c:	462c      	movge	r4, r5
 800596e:	4638      	mov	r0, r7
 8005970:	6861      	ldr	r1, [r4, #4]
 8005972:	bfa6      	itte	ge
 8005974:	461d      	movge	r5, r3
 8005976:	2600      	movge	r6, #0
 8005978:	2601      	movlt	r6, #1
 800597a:	f7ff fdb2 	bl	80054e2 <_Balloc>
 800597e:	692b      	ldr	r3, [r5, #16]
 8005980:	60c6      	str	r6, [r0, #12]
 8005982:	6926      	ldr	r6, [r4, #16]
 8005984:	f105 0914 	add.w	r9, r5, #20
 8005988:	f104 0214 	add.w	r2, r4, #20
 800598c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005990:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005994:	f100 0514 	add.w	r5, r0, #20
 8005998:	f04f 0e00 	mov.w	lr, #0
 800599c:	f852 ab04 	ldr.w	sl, [r2], #4
 80059a0:	f859 4b04 	ldr.w	r4, [r9], #4
 80059a4:	fa1e f18a 	uxtah	r1, lr, sl
 80059a8:	b2a3      	uxth	r3, r4
 80059aa:	1ac9      	subs	r1, r1, r3
 80059ac:	0c23      	lsrs	r3, r4, #16
 80059ae:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80059b2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80059b6:	b289      	uxth	r1, r1
 80059b8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80059bc:	45c8      	cmp	r8, r9
 80059be:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80059c2:	4694      	mov	ip, r2
 80059c4:	f845 3b04 	str.w	r3, [r5], #4
 80059c8:	d8e8      	bhi.n	800599c <__mdiff+0x5c>
 80059ca:	45bc      	cmp	ip, r7
 80059cc:	d304      	bcc.n	80059d8 <__mdiff+0x98>
 80059ce:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80059d2:	b183      	cbz	r3, 80059f6 <__mdiff+0xb6>
 80059d4:	6106      	str	r6, [r0, #16]
 80059d6:	e7c5      	b.n	8005964 <__mdiff+0x24>
 80059d8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80059dc:	fa1e f381 	uxtah	r3, lr, r1
 80059e0:	141a      	asrs	r2, r3, #16
 80059e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059ec:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80059f0:	f845 3b04 	str.w	r3, [r5], #4
 80059f4:	e7e9      	b.n	80059ca <__mdiff+0x8a>
 80059f6:	3e01      	subs	r6, #1
 80059f8:	e7e9      	b.n	80059ce <__mdiff+0x8e>

080059fa <__d2b>:
 80059fa:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80059fe:	460e      	mov	r6, r1
 8005a00:	2101      	movs	r1, #1
 8005a02:	ec59 8b10 	vmov	r8, r9, d0
 8005a06:	4615      	mov	r5, r2
 8005a08:	f7ff fd6b 	bl	80054e2 <_Balloc>
 8005a0c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005a10:	4607      	mov	r7, r0
 8005a12:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005a16:	bb34      	cbnz	r4, 8005a66 <__d2b+0x6c>
 8005a18:	9301      	str	r3, [sp, #4]
 8005a1a:	f1b8 0300 	subs.w	r3, r8, #0
 8005a1e:	d027      	beq.n	8005a70 <__d2b+0x76>
 8005a20:	a802      	add	r0, sp, #8
 8005a22:	f840 3d08 	str.w	r3, [r0, #-8]!
 8005a26:	f7ff fe01 	bl	800562c <__lo0bits>
 8005a2a:	9900      	ldr	r1, [sp, #0]
 8005a2c:	b1f0      	cbz	r0, 8005a6c <__d2b+0x72>
 8005a2e:	9a01      	ldr	r2, [sp, #4]
 8005a30:	f1c0 0320 	rsb	r3, r0, #32
 8005a34:	fa02 f303 	lsl.w	r3, r2, r3
 8005a38:	430b      	orrs	r3, r1
 8005a3a:	40c2      	lsrs	r2, r0
 8005a3c:	617b      	str	r3, [r7, #20]
 8005a3e:	9201      	str	r2, [sp, #4]
 8005a40:	9b01      	ldr	r3, [sp, #4]
 8005a42:	61bb      	str	r3, [r7, #24]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	bf14      	ite	ne
 8005a48:	2102      	movne	r1, #2
 8005a4a:	2101      	moveq	r1, #1
 8005a4c:	6139      	str	r1, [r7, #16]
 8005a4e:	b1c4      	cbz	r4, 8005a82 <__d2b+0x88>
 8005a50:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005a54:	4404      	add	r4, r0
 8005a56:	6034      	str	r4, [r6, #0]
 8005a58:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005a5c:	6028      	str	r0, [r5, #0]
 8005a5e:	4638      	mov	r0, r7
 8005a60:	b003      	add	sp, #12
 8005a62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005a66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a6a:	e7d5      	b.n	8005a18 <__d2b+0x1e>
 8005a6c:	6179      	str	r1, [r7, #20]
 8005a6e:	e7e7      	b.n	8005a40 <__d2b+0x46>
 8005a70:	a801      	add	r0, sp, #4
 8005a72:	f7ff fddb 	bl	800562c <__lo0bits>
 8005a76:	9b01      	ldr	r3, [sp, #4]
 8005a78:	617b      	str	r3, [r7, #20]
 8005a7a:	2101      	movs	r1, #1
 8005a7c:	6139      	str	r1, [r7, #16]
 8005a7e:	3020      	adds	r0, #32
 8005a80:	e7e5      	b.n	8005a4e <__d2b+0x54>
 8005a82:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005a86:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005a8a:	6030      	str	r0, [r6, #0]
 8005a8c:	6918      	ldr	r0, [r3, #16]
 8005a8e:	f7ff fdae 	bl	80055ee <__hi0bits>
 8005a92:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005a96:	e7e1      	b.n	8005a5c <__d2b+0x62>

08005a98 <_calloc_r>:
 8005a98:	b538      	push	{r3, r4, r5, lr}
 8005a9a:	fb02 f401 	mul.w	r4, r2, r1
 8005a9e:	4621      	mov	r1, r4
 8005aa0:	f000 f856 	bl	8005b50 <_malloc_r>
 8005aa4:	4605      	mov	r5, r0
 8005aa6:	b118      	cbz	r0, 8005ab0 <_calloc_r+0x18>
 8005aa8:	4622      	mov	r2, r4
 8005aaa:	2100      	movs	r1, #0
 8005aac:	f7fe fabc 	bl	8004028 <memset>
 8005ab0:	4628      	mov	r0, r5
 8005ab2:	bd38      	pop	{r3, r4, r5, pc}

08005ab4 <_free_r>:
 8005ab4:	b538      	push	{r3, r4, r5, lr}
 8005ab6:	4605      	mov	r5, r0
 8005ab8:	2900      	cmp	r1, #0
 8005aba:	d045      	beq.n	8005b48 <_free_r+0x94>
 8005abc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ac0:	1f0c      	subs	r4, r1, #4
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	bfb8      	it	lt
 8005ac6:	18e4      	addlt	r4, r4, r3
 8005ac8:	f000 fa29 	bl	8005f1e <__malloc_lock>
 8005acc:	4a1f      	ldr	r2, [pc, #124]	; (8005b4c <_free_r+0x98>)
 8005ace:	6813      	ldr	r3, [r2, #0]
 8005ad0:	4610      	mov	r0, r2
 8005ad2:	b933      	cbnz	r3, 8005ae2 <_free_r+0x2e>
 8005ad4:	6063      	str	r3, [r4, #4]
 8005ad6:	6014      	str	r4, [r2, #0]
 8005ad8:	4628      	mov	r0, r5
 8005ada:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ade:	f000 ba1f 	b.w	8005f20 <__malloc_unlock>
 8005ae2:	42a3      	cmp	r3, r4
 8005ae4:	d90c      	bls.n	8005b00 <_free_r+0x4c>
 8005ae6:	6821      	ldr	r1, [r4, #0]
 8005ae8:	1862      	adds	r2, r4, r1
 8005aea:	4293      	cmp	r3, r2
 8005aec:	bf04      	itt	eq
 8005aee:	681a      	ldreq	r2, [r3, #0]
 8005af0:	685b      	ldreq	r3, [r3, #4]
 8005af2:	6063      	str	r3, [r4, #4]
 8005af4:	bf04      	itt	eq
 8005af6:	1852      	addeq	r2, r2, r1
 8005af8:	6022      	streq	r2, [r4, #0]
 8005afa:	6004      	str	r4, [r0, #0]
 8005afc:	e7ec      	b.n	8005ad8 <_free_r+0x24>
 8005afe:	4613      	mov	r3, r2
 8005b00:	685a      	ldr	r2, [r3, #4]
 8005b02:	b10a      	cbz	r2, 8005b08 <_free_r+0x54>
 8005b04:	42a2      	cmp	r2, r4
 8005b06:	d9fa      	bls.n	8005afe <_free_r+0x4a>
 8005b08:	6819      	ldr	r1, [r3, #0]
 8005b0a:	1858      	adds	r0, r3, r1
 8005b0c:	42a0      	cmp	r0, r4
 8005b0e:	d10b      	bne.n	8005b28 <_free_r+0x74>
 8005b10:	6820      	ldr	r0, [r4, #0]
 8005b12:	4401      	add	r1, r0
 8005b14:	1858      	adds	r0, r3, r1
 8005b16:	4282      	cmp	r2, r0
 8005b18:	6019      	str	r1, [r3, #0]
 8005b1a:	d1dd      	bne.n	8005ad8 <_free_r+0x24>
 8005b1c:	6810      	ldr	r0, [r2, #0]
 8005b1e:	6852      	ldr	r2, [r2, #4]
 8005b20:	605a      	str	r2, [r3, #4]
 8005b22:	4401      	add	r1, r0
 8005b24:	6019      	str	r1, [r3, #0]
 8005b26:	e7d7      	b.n	8005ad8 <_free_r+0x24>
 8005b28:	d902      	bls.n	8005b30 <_free_r+0x7c>
 8005b2a:	230c      	movs	r3, #12
 8005b2c:	602b      	str	r3, [r5, #0]
 8005b2e:	e7d3      	b.n	8005ad8 <_free_r+0x24>
 8005b30:	6820      	ldr	r0, [r4, #0]
 8005b32:	1821      	adds	r1, r4, r0
 8005b34:	428a      	cmp	r2, r1
 8005b36:	bf04      	itt	eq
 8005b38:	6811      	ldreq	r1, [r2, #0]
 8005b3a:	6852      	ldreq	r2, [r2, #4]
 8005b3c:	6062      	str	r2, [r4, #4]
 8005b3e:	bf04      	itt	eq
 8005b40:	1809      	addeq	r1, r1, r0
 8005b42:	6021      	streq	r1, [r4, #0]
 8005b44:	605c      	str	r4, [r3, #4]
 8005b46:	e7c7      	b.n	8005ad8 <_free_r+0x24>
 8005b48:	bd38      	pop	{r3, r4, r5, pc}
 8005b4a:	bf00      	nop
 8005b4c:	200001fc 	.word	0x200001fc

08005b50 <_malloc_r>:
 8005b50:	b570      	push	{r4, r5, r6, lr}
 8005b52:	1ccd      	adds	r5, r1, #3
 8005b54:	f025 0503 	bic.w	r5, r5, #3
 8005b58:	3508      	adds	r5, #8
 8005b5a:	2d0c      	cmp	r5, #12
 8005b5c:	bf38      	it	cc
 8005b5e:	250c      	movcc	r5, #12
 8005b60:	2d00      	cmp	r5, #0
 8005b62:	4606      	mov	r6, r0
 8005b64:	db01      	blt.n	8005b6a <_malloc_r+0x1a>
 8005b66:	42a9      	cmp	r1, r5
 8005b68:	d903      	bls.n	8005b72 <_malloc_r+0x22>
 8005b6a:	230c      	movs	r3, #12
 8005b6c:	6033      	str	r3, [r6, #0]
 8005b6e:	2000      	movs	r0, #0
 8005b70:	bd70      	pop	{r4, r5, r6, pc}
 8005b72:	f000 f9d4 	bl	8005f1e <__malloc_lock>
 8005b76:	4a21      	ldr	r2, [pc, #132]	; (8005bfc <_malloc_r+0xac>)
 8005b78:	6814      	ldr	r4, [r2, #0]
 8005b7a:	4621      	mov	r1, r4
 8005b7c:	b991      	cbnz	r1, 8005ba4 <_malloc_r+0x54>
 8005b7e:	4c20      	ldr	r4, [pc, #128]	; (8005c00 <_malloc_r+0xb0>)
 8005b80:	6823      	ldr	r3, [r4, #0]
 8005b82:	b91b      	cbnz	r3, 8005b8c <_malloc_r+0x3c>
 8005b84:	4630      	mov	r0, r6
 8005b86:	f000 f98f 	bl	8005ea8 <_sbrk_r>
 8005b8a:	6020      	str	r0, [r4, #0]
 8005b8c:	4629      	mov	r1, r5
 8005b8e:	4630      	mov	r0, r6
 8005b90:	f000 f98a 	bl	8005ea8 <_sbrk_r>
 8005b94:	1c43      	adds	r3, r0, #1
 8005b96:	d124      	bne.n	8005be2 <_malloc_r+0x92>
 8005b98:	230c      	movs	r3, #12
 8005b9a:	6033      	str	r3, [r6, #0]
 8005b9c:	4630      	mov	r0, r6
 8005b9e:	f000 f9bf 	bl	8005f20 <__malloc_unlock>
 8005ba2:	e7e4      	b.n	8005b6e <_malloc_r+0x1e>
 8005ba4:	680b      	ldr	r3, [r1, #0]
 8005ba6:	1b5b      	subs	r3, r3, r5
 8005ba8:	d418      	bmi.n	8005bdc <_malloc_r+0x8c>
 8005baa:	2b0b      	cmp	r3, #11
 8005bac:	d90f      	bls.n	8005bce <_malloc_r+0x7e>
 8005bae:	600b      	str	r3, [r1, #0]
 8005bb0:	50cd      	str	r5, [r1, r3]
 8005bb2:	18cc      	adds	r4, r1, r3
 8005bb4:	4630      	mov	r0, r6
 8005bb6:	f000 f9b3 	bl	8005f20 <__malloc_unlock>
 8005bba:	f104 000b 	add.w	r0, r4, #11
 8005bbe:	1d23      	adds	r3, r4, #4
 8005bc0:	f020 0007 	bic.w	r0, r0, #7
 8005bc4:	1ac3      	subs	r3, r0, r3
 8005bc6:	d0d3      	beq.n	8005b70 <_malloc_r+0x20>
 8005bc8:	425a      	negs	r2, r3
 8005bca:	50e2      	str	r2, [r4, r3]
 8005bcc:	e7d0      	b.n	8005b70 <_malloc_r+0x20>
 8005bce:	428c      	cmp	r4, r1
 8005bd0:	684b      	ldr	r3, [r1, #4]
 8005bd2:	bf16      	itet	ne
 8005bd4:	6063      	strne	r3, [r4, #4]
 8005bd6:	6013      	streq	r3, [r2, #0]
 8005bd8:	460c      	movne	r4, r1
 8005bda:	e7eb      	b.n	8005bb4 <_malloc_r+0x64>
 8005bdc:	460c      	mov	r4, r1
 8005bde:	6849      	ldr	r1, [r1, #4]
 8005be0:	e7cc      	b.n	8005b7c <_malloc_r+0x2c>
 8005be2:	1cc4      	adds	r4, r0, #3
 8005be4:	f024 0403 	bic.w	r4, r4, #3
 8005be8:	42a0      	cmp	r0, r4
 8005bea:	d005      	beq.n	8005bf8 <_malloc_r+0xa8>
 8005bec:	1a21      	subs	r1, r4, r0
 8005bee:	4630      	mov	r0, r6
 8005bf0:	f000 f95a 	bl	8005ea8 <_sbrk_r>
 8005bf4:	3001      	adds	r0, #1
 8005bf6:	d0cf      	beq.n	8005b98 <_malloc_r+0x48>
 8005bf8:	6025      	str	r5, [r4, #0]
 8005bfa:	e7db      	b.n	8005bb4 <_malloc_r+0x64>
 8005bfc:	200001fc 	.word	0x200001fc
 8005c00:	20000200 	.word	0x20000200

08005c04 <__ssputs_r>:
 8005c04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c08:	688e      	ldr	r6, [r1, #8]
 8005c0a:	429e      	cmp	r6, r3
 8005c0c:	4682      	mov	sl, r0
 8005c0e:	460c      	mov	r4, r1
 8005c10:	4690      	mov	r8, r2
 8005c12:	4699      	mov	r9, r3
 8005c14:	d837      	bhi.n	8005c86 <__ssputs_r+0x82>
 8005c16:	898a      	ldrh	r2, [r1, #12]
 8005c18:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005c1c:	d031      	beq.n	8005c82 <__ssputs_r+0x7e>
 8005c1e:	6825      	ldr	r5, [r4, #0]
 8005c20:	6909      	ldr	r1, [r1, #16]
 8005c22:	1a6f      	subs	r7, r5, r1
 8005c24:	6965      	ldr	r5, [r4, #20]
 8005c26:	2302      	movs	r3, #2
 8005c28:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c2c:	fb95 f5f3 	sdiv	r5, r5, r3
 8005c30:	f109 0301 	add.w	r3, r9, #1
 8005c34:	443b      	add	r3, r7
 8005c36:	429d      	cmp	r5, r3
 8005c38:	bf38      	it	cc
 8005c3a:	461d      	movcc	r5, r3
 8005c3c:	0553      	lsls	r3, r2, #21
 8005c3e:	d530      	bpl.n	8005ca2 <__ssputs_r+0x9e>
 8005c40:	4629      	mov	r1, r5
 8005c42:	f7ff ff85 	bl	8005b50 <_malloc_r>
 8005c46:	4606      	mov	r6, r0
 8005c48:	b950      	cbnz	r0, 8005c60 <__ssputs_r+0x5c>
 8005c4a:	230c      	movs	r3, #12
 8005c4c:	f8ca 3000 	str.w	r3, [sl]
 8005c50:	89a3      	ldrh	r3, [r4, #12]
 8005c52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c56:	81a3      	strh	r3, [r4, #12]
 8005c58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c60:	463a      	mov	r2, r7
 8005c62:	6921      	ldr	r1, [r4, #16]
 8005c64:	f7ff fc32 	bl	80054cc <memcpy>
 8005c68:	89a3      	ldrh	r3, [r4, #12]
 8005c6a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005c6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c72:	81a3      	strh	r3, [r4, #12]
 8005c74:	6126      	str	r6, [r4, #16]
 8005c76:	6165      	str	r5, [r4, #20]
 8005c78:	443e      	add	r6, r7
 8005c7a:	1bed      	subs	r5, r5, r7
 8005c7c:	6026      	str	r6, [r4, #0]
 8005c7e:	60a5      	str	r5, [r4, #8]
 8005c80:	464e      	mov	r6, r9
 8005c82:	454e      	cmp	r6, r9
 8005c84:	d900      	bls.n	8005c88 <__ssputs_r+0x84>
 8005c86:	464e      	mov	r6, r9
 8005c88:	4632      	mov	r2, r6
 8005c8a:	4641      	mov	r1, r8
 8005c8c:	6820      	ldr	r0, [r4, #0]
 8005c8e:	f000 f92d 	bl	8005eec <memmove>
 8005c92:	68a3      	ldr	r3, [r4, #8]
 8005c94:	1b9b      	subs	r3, r3, r6
 8005c96:	60a3      	str	r3, [r4, #8]
 8005c98:	6823      	ldr	r3, [r4, #0]
 8005c9a:	441e      	add	r6, r3
 8005c9c:	6026      	str	r6, [r4, #0]
 8005c9e:	2000      	movs	r0, #0
 8005ca0:	e7dc      	b.n	8005c5c <__ssputs_r+0x58>
 8005ca2:	462a      	mov	r2, r5
 8005ca4:	f000 f93d 	bl	8005f22 <_realloc_r>
 8005ca8:	4606      	mov	r6, r0
 8005caa:	2800      	cmp	r0, #0
 8005cac:	d1e2      	bne.n	8005c74 <__ssputs_r+0x70>
 8005cae:	6921      	ldr	r1, [r4, #16]
 8005cb0:	4650      	mov	r0, sl
 8005cb2:	f7ff feff 	bl	8005ab4 <_free_r>
 8005cb6:	e7c8      	b.n	8005c4a <__ssputs_r+0x46>

08005cb8 <_svfiprintf_r>:
 8005cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cbc:	461d      	mov	r5, r3
 8005cbe:	898b      	ldrh	r3, [r1, #12]
 8005cc0:	061f      	lsls	r7, r3, #24
 8005cc2:	b09d      	sub	sp, #116	; 0x74
 8005cc4:	4680      	mov	r8, r0
 8005cc6:	460c      	mov	r4, r1
 8005cc8:	4616      	mov	r6, r2
 8005cca:	d50f      	bpl.n	8005cec <_svfiprintf_r+0x34>
 8005ccc:	690b      	ldr	r3, [r1, #16]
 8005cce:	b96b      	cbnz	r3, 8005cec <_svfiprintf_r+0x34>
 8005cd0:	2140      	movs	r1, #64	; 0x40
 8005cd2:	f7ff ff3d 	bl	8005b50 <_malloc_r>
 8005cd6:	6020      	str	r0, [r4, #0]
 8005cd8:	6120      	str	r0, [r4, #16]
 8005cda:	b928      	cbnz	r0, 8005ce8 <_svfiprintf_r+0x30>
 8005cdc:	230c      	movs	r3, #12
 8005cde:	f8c8 3000 	str.w	r3, [r8]
 8005ce2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ce6:	e0c8      	b.n	8005e7a <_svfiprintf_r+0x1c2>
 8005ce8:	2340      	movs	r3, #64	; 0x40
 8005cea:	6163      	str	r3, [r4, #20]
 8005cec:	2300      	movs	r3, #0
 8005cee:	9309      	str	r3, [sp, #36]	; 0x24
 8005cf0:	2320      	movs	r3, #32
 8005cf2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005cf6:	2330      	movs	r3, #48	; 0x30
 8005cf8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005cfc:	9503      	str	r5, [sp, #12]
 8005cfe:	f04f 0b01 	mov.w	fp, #1
 8005d02:	4637      	mov	r7, r6
 8005d04:	463d      	mov	r5, r7
 8005d06:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005d0a:	b10b      	cbz	r3, 8005d10 <_svfiprintf_r+0x58>
 8005d0c:	2b25      	cmp	r3, #37	; 0x25
 8005d0e:	d13e      	bne.n	8005d8e <_svfiprintf_r+0xd6>
 8005d10:	ebb7 0a06 	subs.w	sl, r7, r6
 8005d14:	d00b      	beq.n	8005d2e <_svfiprintf_r+0x76>
 8005d16:	4653      	mov	r3, sl
 8005d18:	4632      	mov	r2, r6
 8005d1a:	4621      	mov	r1, r4
 8005d1c:	4640      	mov	r0, r8
 8005d1e:	f7ff ff71 	bl	8005c04 <__ssputs_r>
 8005d22:	3001      	adds	r0, #1
 8005d24:	f000 80a4 	beq.w	8005e70 <_svfiprintf_r+0x1b8>
 8005d28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d2a:	4453      	add	r3, sl
 8005d2c:	9309      	str	r3, [sp, #36]	; 0x24
 8005d2e:	783b      	ldrb	r3, [r7, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	f000 809d 	beq.w	8005e70 <_svfiprintf_r+0x1b8>
 8005d36:	2300      	movs	r3, #0
 8005d38:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005d3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d40:	9304      	str	r3, [sp, #16]
 8005d42:	9307      	str	r3, [sp, #28]
 8005d44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d48:	931a      	str	r3, [sp, #104]	; 0x68
 8005d4a:	462f      	mov	r7, r5
 8005d4c:	2205      	movs	r2, #5
 8005d4e:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005d52:	4850      	ldr	r0, [pc, #320]	; (8005e94 <_svfiprintf_r+0x1dc>)
 8005d54:	f7fa fa7c 	bl	8000250 <memchr>
 8005d58:	9b04      	ldr	r3, [sp, #16]
 8005d5a:	b9d0      	cbnz	r0, 8005d92 <_svfiprintf_r+0xda>
 8005d5c:	06d9      	lsls	r1, r3, #27
 8005d5e:	bf44      	itt	mi
 8005d60:	2220      	movmi	r2, #32
 8005d62:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005d66:	071a      	lsls	r2, r3, #28
 8005d68:	bf44      	itt	mi
 8005d6a:	222b      	movmi	r2, #43	; 0x2b
 8005d6c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005d70:	782a      	ldrb	r2, [r5, #0]
 8005d72:	2a2a      	cmp	r2, #42	; 0x2a
 8005d74:	d015      	beq.n	8005da2 <_svfiprintf_r+0xea>
 8005d76:	9a07      	ldr	r2, [sp, #28]
 8005d78:	462f      	mov	r7, r5
 8005d7a:	2000      	movs	r0, #0
 8005d7c:	250a      	movs	r5, #10
 8005d7e:	4639      	mov	r1, r7
 8005d80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d84:	3b30      	subs	r3, #48	; 0x30
 8005d86:	2b09      	cmp	r3, #9
 8005d88:	d94d      	bls.n	8005e26 <_svfiprintf_r+0x16e>
 8005d8a:	b1b8      	cbz	r0, 8005dbc <_svfiprintf_r+0x104>
 8005d8c:	e00f      	b.n	8005dae <_svfiprintf_r+0xf6>
 8005d8e:	462f      	mov	r7, r5
 8005d90:	e7b8      	b.n	8005d04 <_svfiprintf_r+0x4c>
 8005d92:	4a40      	ldr	r2, [pc, #256]	; (8005e94 <_svfiprintf_r+0x1dc>)
 8005d94:	1a80      	subs	r0, r0, r2
 8005d96:	fa0b f000 	lsl.w	r0, fp, r0
 8005d9a:	4318      	orrs	r0, r3
 8005d9c:	9004      	str	r0, [sp, #16]
 8005d9e:	463d      	mov	r5, r7
 8005da0:	e7d3      	b.n	8005d4a <_svfiprintf_r+0x92>
 8005da2:	9a03      	ldr	r2, [sp, #12]
 8005da4:	1d11      	adds	r1, r2, #4
 8005da6:	6812      	ldr	r2, [r2, #0]
 8005da8:	9103      	str	r1, [sp, #12]
 8005daa:	2a00      	cmp	r2, #0
 8005dac:	db01      	blt.n	8005db2 <_svfiprintf_r+0xfa>
 8005dae:	9207      	str	r2, [sp, #28]
 8005db0:	e004      	b.n	8005dbc <_svfiprintf_r+0x104>
 8005db2:	4252      	negs	r2, r2
 8005db4:	f043 0302 	orr.w	r3, r3, #2
 8005db8:	9207      	str	r2, [sp, #28]
 8005dba:	9304      	str	r3, [sp, #16]
 8005dbc:	783b      	ldrb	r3, [r7, #0]
 8005dbe:	2b2e      	cmp	r3, #46	; 0x2e
 8005dc0:	d10c      	bne.n	8005ddc <_svfiprintf_r+0x124>
 8005dc2:	787b      	ldrb	r3, [r7, #1]
 8005dc4:	2b2a      	cmp	r3, #42	; 0x2a
 8005dc6:	d133      	bne.n	8005e30 <_svfiprintf_r+0x178>
 8005dc8:	9b03      	ldr	r3, [sp, #12]
 8005dca:	1d1a      	adds	r2, r3, #4
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	9203      	str	r2, [sp, #12]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	bfb8      	it	lt
 8005dd4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005dd8:	3702      	adds	r7, #2
 8005dda:	9305      	str	r3, [sp, #20]
 8005ddc:	4d2e      	ldr	r5, [pc, #184]	; (8005e98 <_svfiprintf_r+0x1e0>)
 8005dde:	7839      	ldrb	r1, [r7, #0]
 8005de0:	2203      	movs	r2, #3
 8005de2:	4628      	mov	r0, r5
 8005de4:	f7fa fa34 	bl	8000250 <memchr>
 8005de8:	b138      	cbz	r0, 8005dfa <_svfiprintf_r+0x142>
 8005dea:	2340      	movs	r3, #64	; 0x40
 8005dec:	1b40      	subs	r0, r0, r5
 8005dee:	fa03 f000 	lsl.w	r0, r3, r0
 8005df2:	9b04      	ldr	r3, [sp, #16]
 8005df4:	4303      	orrs	r3, r0
 8005df6:	3701      	adds	r7, #1
 8005df8:	9304      	str	r3, [sp, #16]
 8005dfa:	7839      	ldrb	r1, [r7, #0]
 8005dfc:	4827      	ldr	r0, [pc, #156]	; (8005e9c <_svfiprintf_r+0x1e4>)
 8005dfe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e02:	2206      	movs	r2, #6
 8005e04:	1c7e      	adds	r6, r7, #1
 8005e06:	f7fa fa23 	bl	8000250 <memchr>
 8005e0a:	2800      	cmp	r0, #0
 8005e0c:	d038      	beq.n	8005e80 <_svfiprintf_r+0x1c8>
 8005e0e:	4b24      	ldr	r3, [pc, #144]	; (8005ea0 <_svfiprintf_r+0x1e8>)
 8005e10:	bb13      	cbnz	r3, 8005e58 <_svfiprintf_r+0x1a0>
 8005e12:	9b03      	ldr	r3, [sp, #12]
 8005e14:	3307      	adds	r3, #7
 8005e16:	f023 0307 	bic.w	r3, r3, #7
 8005e1a:	3308      	adds	r3, #8
 8005e1c:	9303      	str	r3, [sp, #12]
 8005e1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e20:	444b      	add	r3, r9
 8005e22:	9309      	str	r3, [sp, #36]	; 0x24
 8005e24:	e76d      	b.n	8005d02 <_svfiprintf_r+0x4a>
 8005e26:	fb05 3202 	mla	r2, r5, r2, r3
 8005e2a:	2001      	movs	r0, #1
 8005e2c:	460f      	mov	r7, r1
 8005e2e:	e7a6      	b.n	8005d7e <_svfiprintf_r+0xc6>
 8005e30:	2300      	movs	r3, #0
 8005e32:	3701      	adds	r7, #1
 8005e34:	9305      	str	r3, [sp, #20]
 8005e36:	4619      	mov	r1, r3
 8005e38:	250a      	movs	r5, #10
 8005e3a:	4638      	mov	r0, r7
 8005e3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e40:	3a30      	subs	r2, #48	; 0x30
 8005e42:	2a09      	cmp	r2, #9
 8005e44:	d903      	bls.n	8005e4e <_svfiprintf_r+0x196>
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d0c8      	beq.n	8005ddc <_svfiprintf_r+0x124>
 8005e4a:	9105      	str	r1, [sp, #20]
 8005e4c:	e7c6      	b.n	8005ddc <_svfiprintf_r+0x124>
 8005e4e:	fb05 2101 	mla	r1, r5, r1, r2
 8005e52:	2301      	movs	r3, #1
 8005e54:	4607      	mov	r7, r0
 8005e56:	e7f0      	b.n	8005e3a <_svfiprintf_r+0x182>
 8005e58:	ab03      	add	r3, sp, #12
 8005e5a:	9300      	str	r3, [sp, #0]
 8005e5c:	4622      	mov	r2, r4
 8005e5e:	4b11      	ldr	r3, [pc, #68]	; (8005ea4 <_svfiprintf_r+0x1ec>)
 8005e60:	a904      	add	r1, sp, #16
 8005e62:	4640      	mov	r0, r8
 8005e64:	f7fe f970 	bl	8004148 <_printf_float>
 8005e68:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8005e6c:	4681      	mov	r9, r0
 8005e6e:	d1d6      	bne.n	8005e1e <_svfiprintf_r+0x166>
 8005e70:	89a3      	ldrh	r3, [r4, #12]
 8005e72:	065b      	lsls	r3, r3, #25
 8005e74:	f53f af35 	bmi.w	8005ce2 <_svfiprintf_r+0x2a>
 8005e78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e7a:	b01d      	add	sp, #116	; 0x74
 8005e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e80:	ab03      	add	r3, sp, #12
 8005e82:	9300      	str	r3, [sp, #0]
 8005e84:	4622      	mov	r2, r4
 8005e86:	4b07      	ldr	r3, [pc, #28]	; (8005ea4 <_svfiprintf_r+0x1ec>)
 8005e88:	a904      	add	r1, sp, #16
 8005e8a:	4640      	mov	r0, r8
 8005e8c:	f7fe fbfe 	bl	800468c <_printf_i>
 8005e90:	e7ea      	b.n	8005e68 <_svfiprintf_r+0x1b0>
 8005e92:	bf00      	nop
 8005e94:	08006124 	.word	0x08006124
 8005e98:	0800612a 	.word	0x0800612a
 8005e9c:	0800612e 	.word	0x0800612e
 8005ea0:	08004149 	.word	0x08004149
 8005ea4:	08005c05 	.word	0x08005c05

08005ea8 <_sbrk_r>:
 8005ea8:	b538      	push	{r3, r4, r5, lr}
 8005eaa:	4c06      	ldr	r4, [pc, #24]	; (8005ec4 <_sbrk_r+0x1c>)
 8005eac:	2300      	movs	r3, #0
 8005eae:	4605      	mov	r5, r0
 8005eb0:	4608      	mov	r0, r1
 8005eb2:	6023      	str	r3, [r4, #0]
 8005eb4:	f7fa fef6 	bl	8000ca4 <_sbrk>
 8005eb8:	1c43      	adds	r3, r0, #1
 8005eba:	d102      	bne.n	8005ec2 <_sbrk_r+0x1a>
 8005ebc:	6823      	ldr	r3, [r4, #0]
 8005ebe:	b103      	cbz	r3, 8005ec2 <_sbrk_r+0x1a>
 8005ec0:	602b      	str	r3, [r5, #0]
 8005ec2:	bd38      	pop	{r3, r4, r5, pc}
 8005ec4:	20008030 	.word	0x20008030

08005ec8 <__ascii_mbtowc>:
 8005ec8:	b082      	sub	sp, #8
 8005eca:	b901      	cbnz	r1, 8005ece <__ascii_mbtowc+0x6>
 8005ecc:	a901      	add	r1, sp, #4
 8005ece:	b142      	cbz	r2, 8005ee2 <__ascii_mbtowc+0x1a>
 8005ed0:	b14b      	cbz	r3, 8005ee6 <__ascii_mbtowc+0x1e>
 8005ed2:	7813      	ldrb	r3, [r2, #0]
 8005ed4:	600b      	str	r3, [r1, #0]
 8005ed6:	7812      	ldrb	r2, [r2, #0]
 8005ed8:	1c10      	adds	r0, r2, #0
 8005eda:	bf18      	it	ne
 8005edc:	2001      	movne	r0, #1
 8005ede:	b002      	add	sp, #8
 8005ee0:	4770      	bx	lr
 8005ee2:	4610      	mov	r0, r2
 8005ee4:	e7fb      	b.n	8005ede <__ascii_mbtowc+0x16>
 8005ee6:	f06f 0001 	mvn.w	r0, #1
 8005eea:	e7f8      	b.n	8005ede <__ascii_mbtowc+0x16>

08005eec <memmove>:
 8005eec:	4288      	cmp	r0, r1
 8005eee:	b510      	push	{r4, lr}
 8005ef0:	eb01 0302 	add.w	r3, r1, r2
 8005ef4:	d807      	bhi.n	8005f06 <memmove+0x1a>
 8005ef6:	1e42      	subs	r2, r0, #1
 8005ef8:	4299      	cmp	r1, r3
 8005efa:	d00a      	beq.n	8005f12 <memmove+0x26>
 8005efc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f00:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005f04:	e7f8      	b.n	8005ef8 <memmove+0xc>
 8005f06:	4283      	cmp	r3, r0
 8005f08:	d9f5      	bls.n	8005ef6 <memmove+0xa>
 8005f0a:	1881      	adds	r1, r0, r2
 8005f0c:	1ad2      	subs	r2, r2, r3
 8005f0e:	42d3      	cmn	r3, r2
 8005f10:	d100      	bne.n	8005f14 <memmove+0x28>
 8005f12:	bd10      	pop	{r4, pc}
 8005f14:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f18:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005f1c:	e7f7      	b.n	8005f0e <memmove+0x22>

08005f1e <__malloc_lock>:
 8005f1e:	4770      	bx	lr

08005f20 <__malloc_unlock>:
 8005f20:	4770      	bx	lr

08005f22 <_realloc_r>:
 8005f22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f24:	4607      	mov	r7, r0
 8005f26:	4614      	mov	r4, r2
 8005f28:	460e      	mov	r6, r1
 8005f2a:	b921      	cbnz	r1, 8005f36 <_realloc_r+0x14>
 8005f2c:	4611      	mov	r1, r2
 8005f2e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005f32:	f7ff be0d 	b.w	8005b50 <_malloc_r>
 8005f36:	b922      	cbnz	r2, 8005f42 <_realloc_r+0x20>
 8005f38:	f7ff fdbc 	bl	8005ab4 <_free_r>
 8005f3c:	4625      	mov	r5, r4
 8005f3e:	4628      	mov	r0, r5
 8005f40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f42:	f000 f821 	bl	8005f88 <_malloc_usable_size_r>
 8005f46:	42a0      	cmp	r0, r4
 8005f48:	d20f      	bcs.n	8005f6a <_realloc_r+0x48>
 8005f4a:	4621      	mov	r1, r4
 8005f4c:	4638      	mov	r0, r7
 8005f4e:	f7ff fdff 	bl	8005b50 <_malloc_r>
 8005f52:	4605      	mov	r5, r0
 8005f54:	2800      	cmp	r0, #0
 8005f56:	d0f2      	beq.n	8005f3e <_realloc_r+0x1c>
 8005f58:	4631      	mov	r1, r6
 8005f5a:	4622      	mov	r2, r4
 8005f5c:	f7ff fab6 	bl	80054cc <memcpy>
 8005f60:	4631      	mov	r1, r6
 8005f62:	4638      	mov	r0, r7
 8005f64:	f7ff fda6 	bl	8005ab4 <_free_r>
 8005f68:	e7e9      	b.n	8005f3e <_realloc_r+0x1c>
 8005f6a:	4635      	mov	r5, r6
 8005f6c:	e7e7      	b.n	8005f3e <_realloc_r+0x1c>

08005f6e <__ascii_wctomb>:
 8005f6e:	b149      	cbz	r1, 8005f84 <__ascii_wctomb+0x16>
 8005f70:	2aff      	cmp	r2, #255	; 0xff
 8005f72:	bf85      	ittet	hi
 8005f74:	238a      	movhi	r3, #138	; 0x8a
 8005f76:	6003      	strhi	r3, [r0, #0]
 8005f78:	700a      	strbls	r2, [r1, #0]
 8005f7a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8005f7e:	bf98      	it	ls
 8005f80:	2001      	movls	r0, #1
 8005f82:	4770      	bx	lr
 8005f84:	4608      	mov	r0, r1
 8005f86:	4770      	bx	lr

08005f88 <_malloc_usable_size_r>:
 8005f88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f8c:	1f18      	subs	r0, r3, #4
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	bfbc      	itt	lt
 8005f92:	580b      	ldrlt	r3, [r1, r0]
 8005f94:	18c0      	addlt	r0, r0, r3
 8005f96:	4770      	bx	lr

08005f98 <_init>:
 8005f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f9a:	bf00      	nop
 8005f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f9e:	bc08      	pop	{r3}
 8005fa0:	469e      	mov	lr, r3
 8005fa2:	4770      	bx	lr

08005fa4 <_fini>:
 8005fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fa6:	bf00      	nop
 8005fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005faa:	bc08      	pop	{r3}
 8005fac:	469e      	mov	lr, r3
 8005fae:	4770      	bx	lr
