<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FW301 Power Service Board Firmware Documentation: C:/Users/marco/Documents/Data/Progetti-GIT/FW/fw_pcb301/firmware/src/packs/ATSAME51J20A_DFP/instance/sercom4.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FW301 Power Service Board Firmware Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('sercom4_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">sercom4.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a href="sercom4_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:abea9cb7ff010a3f0d04f64ecb1706cfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#abea9cb7ff010a3f0d04f64ecb1706cfa">SERCOM4_CLK_REDUCTION</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Reduce clock options to pin 1 for SPI and USART */</td></tr>
<tr class="memdesc:abea9cb7ff010a3f0d04f64ecb1706cfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instance header file for ATSAME51N20A.  <a href="sercom4_8h.html#abea9cb7ff010a3f0d04f64ecb1706cfa">More...</a><br /></td></tr>
<tr class="separator:abea9cb7ff010a3f0d04f64ecb1706cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc39ddea2ef8f7e7a2c8724845c8b565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#acc39ddea2ef8f7e7a2c8724845c8b565">SERCOM4_DLY_COMPENSATION</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Compensates for a fast DLY50 element. Assuming 20ns */</td></tr>
<tr class="separator:acc39ddea2ef8f7e7a2c8724845c8b565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a6755b24ed57d57ceedf6a33c3b345c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a3a6755b24ed57d57ceedf6a33c3b345c">SERCOM4_DMA</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* DMA support implemented? */</td></tr>
<tr class="separator:a3a6755b24ed57d57ceedf6a33c3b345c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7de8cf9e95745263a230853b13188522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a7de8cf9e95745263a230853b13188522">SERCOM4_DMAC_ID_RX</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(12)   /* Index of DMA RX trigger */</td></tr>
<tr class="separator:a7de8cf9e95745263a230853b13188522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeedc76f0fc42937b376b147db4319b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#aeedc76f0fc42937b376b147db4319b37">SERCOM4_DMAC_ID_TX</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(13)   /* Index of DMA TX trigger */</td></tr>
<tr class="separator:aeedc76f0fc42937b376b147db4319b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333a6f02ebb8cbecbf375981799be173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a333a6f02ebb8cbecbf375981799be173">SERCOM4_FIFO_DEPTH_POWER</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* 2^FIFO_DEPTH_POWER gives rx FIFO depth. */</td></tr>
<tr class="separator:a333a6f02ebb8cbecbf375981799be173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27a2ab6455dbca9d200890065a3b67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#af27a2ab6455dbca9d200890065a3b67b">SERCOM4_GCLK_ID_CORE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(34)</td></tr>
<tr class="separator:af27a2ab6455dbca9d200890065a3b67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee549568058d41a67429e4297920514d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#aee549568058d41a67429e4297920514d">SERCOM4_GCLK_ID_SLOW</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(3)</td></tr>
<tr class="separator:aee549568058d41a67429e4297920514d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c00f65941efe610ead92da1340c07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a63c00f65941efe610ead92da1340c07b">SERCOM4_INT_MSB</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(6)</td></tr>
<tr class="separator:a63c00f65941efe610ead92da1340c07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f78feff60962ce0dc9a5570795dcbb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a6f78feff60962ce0dc9a5570795dcbb7">SERCOM4_PMSB</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(3)</td></tr>
<tr class="separator:a6f78feff60962ce0dc9a5570795dcbb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a380a12928c32a56e0942eab3131ce7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a380a12928c32a56e0942eab3131ce7c5">SERCOM4_RETENTION_SUPPORT</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* Retention supported? */</td></tr>
<tr class="separator:a380a12928c32a56e0942eab3131ce7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a026eb189b5ea514c17dd9dc8249149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a0a026eb189b5ea514c17dd9dc8249149">SERCOM4_SE_CNT</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* SE counter included? */</td></tr>
<tr class="separator:a0a026eb189b5ea514c17dd9dc8249149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0e249fad2584973688708a8b993ba96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#aa0e249fad2584973688708a8b993ba96">SERCOM4_SPI</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* SPI mode implemented? */</td></tr>
<tr class="separator:aa0e249fad2584973688708a8b993ba96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f92099c340c892550f5f7b94568ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#ac1f92099c340c892550f5f7b94568ada">SERCOM4_SPI_HW_SS_CTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Master _SS hardware control implemented? */</td></tr>
<tr class="separator:ac1f92099c340c892550f5f7b94568ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba27a006fbed0ea3bdfa4eff6cf12a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#aba27a006fbed0ea3bdfa4eff6cf12a68">SERCOM4_SPI_ICSPACE_EXT</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* SPI inter character space implemented? */</td></tr>
<tr class="separator:aba27a006fbed0ea3bdfa4eff6cf12a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06fbb5ac49d8660557ade87761112e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a06fbb5ac49d8660557ade87761112e95">SERCOM4_SPI_OZMO</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* OZMO features implemented? */</td></tr>
<tr class="separator:a06fbb5ac49d8660557ade87761112e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55cd6ac1c16c8731557a3f53a20188d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#ab55cd6ac1c16c8731557a3f53a20188d">SERCOM4_SPI_WAKE_ON_SSL</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* _SS low detect implemented? */</td></tr>
<tr class="separator:ab55cd6ac1c16c8731557a3f53a20188d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e0463e31162f69df390696e4b29c52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a72e0463e31162f69df390696e4b29c52">SERCOM4_SPI_TX_READY_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(62)   /* SPI TX READY Interrupt */</td></tr>
<tr class="separator:a72e0463e31162f69df390696e4b29c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8f49e7082b90ab92b97cb28a28d360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#aeb8f49e7082b90ab92b97cb28a28d360">SERCOM4_SPI_TX_COMPLETE_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(63)   /* SPI TX COMPLETE Interrupt */</td></tr>
<tr class="separator:aeb8f49e7082b90ab92b97cb28a28d360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab33ff35ff5f41362fd29545493c58a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#ab33ff35ff5f41362fd29545493c58a20">SERCOM4_SPI_RX_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(64)   /* SPI RX Interrupt */</td></tr>
<tr class="separator:ab33ff35ff5f41362fd29545493c58a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05563cf7e46a13e3bef4e5f94d59c54e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a05563cf7e46a13e3bef4e5f94d59c54e">SERCOM4_SPI_ERROR_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(65)   /* SPI ERROR Interrupt */</td></tr>
<tr class="separator:a05563cf7e46a13e3bef4e5f94d59c54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24ed5a970af1a9b4150aa8488944ecc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a24ed5a970af1a9b4150aa8488944ecc9">SERCOM4_TTBIT_EXTENSION</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* 32-bit extension implemented? */</td></tr>
<tr class="separator:a24ed5a970af1a9b4150aa8488944ecc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa872c213a1063b8878aeb0182719b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a2aa872c213a1063b8878aeb0182719b9">SERCOM4_I2CM</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C Master mode implemented? */</td></tr>
<tr class="separator:a2aa872c213a1063b8878aeb0182719b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64193b9ad4159a14ea14b273d0d5d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#af64193b9ad4159a14ea14b273d0d5d6f">SERCOM4_I2CS</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C Slave mode implemented? */</td></tr>
<tr class="separator:af64193b9ad4159a14ea14b273d0d5d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32994e3c539debc01d5d5b305d96b59e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a32994e3c539debc01d5d5b305d96b59e">SERCOM4_I2CS_AUTO_ACK</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C slave automatic acknowledge implemented? */</td></tr>
<tr class="separator:a32994e3c539debc01d5d5b305d96b59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e523c692fc86a2a1a086258b297701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#ae1e523c692fc86a2a1a086258b297701">SERCOM4_I2CS_GROUP_CMD</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C slave group command implemented? */</td></tr>
<tr class="separator:ae1e523c692fc86a2a1a086258b297701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f09bd047a6cb3c8c07a893e83df4581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a4f09bd047a6cb3c8c07a893e83df4581">SERCOM4_I2CS_SDASETUP_CNT_SIZE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(8)    /* I2CS sda setup count size */</td></tr>
<tr class="separator:a4f09bd047a6cb3c8c07a893e83df4581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1f14e1da247d74d7621ea80cd90f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a6e1f14e1da247d74d7621ea80cd90f3c">SERCOM4_I2CS_SDASETUP_SIZE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(4)    /* I2CS sda setup size */</td></tr>
<tr class="separator:a6e1f14e1da247d74d7621ea80cd90f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4703ad01a8186073f0c4ebe3e2f6941c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a4703ad01a8186073f0c4ebe3e2f6941c">SERCOM4_I2CS_SUDAT</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C slave SDA setup implemented? */</td></tr>
<tr class="separator:a4703ad01a8186073f0c4ebe3e2f6941c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3f4afbf779409aa4a771a6827360fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a0a3f4afbf779409aa4a771a6827360fd">SERCOM4_I2C_FASTMP</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C fast mode plus implemented? */</td></tr>
<tr class="separator:a0a3f4afbf779409aa4a771a6827360fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d8799c3394009b83cf612e56f2cd2ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a2d8799c3394009b83cf612e56f2cd2ef">SERCOM4_I2C_HSMODE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART mode implemented? */</td></tr>
<tr class="separator:a2d8799c3394009b83cf612e56f2cd2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb11cba076f1abaaf8792c4e7a141e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#adb11cba076f1abaaf8792c4e7a141e8f">SERCOM4_I2C_SCLSM_MODE</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C SCL clock stretch mode implemented? */</td></tr>
<tr class="separator:adb11cba076f1abaaf8792c4e7a141e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c628cb3d3103e9a85cc5ef946ce098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a23c628cb3d3103e9a85cc5ef946ce098">SERCOM4_I2C_SMB_TIMEOUTS</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C SMBus timeouts implemented? */</td></tr>
<tr class="separator:a23c628cb3d3103e9a85cc5ef946ce098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76f38fad8bbd949845fa666f025e600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#ac76f38fad8bbd949845fa666f025e600">SERCOM4_I2C_TENBIT_ADR</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C ten bit enabled? */</td></tr>
<tr class="separator:ac76f38fad8bbd949845fa666f025e600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d94d4bd3ae6eafd5fa40d9f043f226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#ae6d94d4bd3ae6eafd5fa40d9f043f226">SERCOM4_I2C_0_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(62)   /* I2C 0 Interrupt */</td></tr>
<tr class="separator:ae6d94d4bd3ae6eafd5fa40d9f043f226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84547eb0ce03d6337740c3ab18287d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#aa84547eb0ce03d6337740c3ab18287d4">SERCOM4_I2C_1_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(63)   /* I2C 1 Interrupt */</td></tr>
<tr class="separator:aa84547eb0ce03d6337740c3ab18287d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9abf3c007370d87bc4dc72805264915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#af9abf3c007370d87bc4dc72805264915">SERCOM4_I2C_2_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(64)   /* I2C 2 Interrupt */</td></tr>
<tr class="separator:af9abf3c007370d87bc4dc72805264915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c3aede839585ea024a80065454b63e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a0c3aede839585ea024a80065454b63e3">SERCOM4_I2C_3_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(65)   /* I2C 3 Interrupt */</td></tr>
<tr class="separator:a0c3aede839585ea024a80065454b63e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc03ba9e7191b6a4ebad5c58a9a6462d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#abc03ba9e7191b6a4ebad5c58a9a6462d">SERCOM4_USART</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART mode implemented? */</td></tr>
<tr class="separator:abc03ba9e7191b6a4ebad5c58a9a6462d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd15e288383831954c4bbffdc8d84a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a2dd15e288383831954c4bbffdc8d84a0">SERCOM4_USART_AUTOBAUD</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART autobaud implemented? */</td></tr>
<tr class="separator:a2dd15e288383831954c4bbffdc8d84a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a753e542243c44e6866a03c936522553e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a753e542243c44e6866a03c936522553e">SERCOM4_USART_COLDET</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART collision detection implemented? */</td></tr>
<tr class="separator:a753e542243c44e6866a03c936522553e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a382375e98f35a08a5a4ed7ae579bb62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a382375e98f35a08a5a4ed7ae579bb62a">SERCOM4_USART_FLOW_CTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART flow control implemented? */</td></tr>
<tr class="separator:a382375e98f35a08a5a4ed7ae579bb62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4968a7161e70453bc6cf683e989fca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a4968a7161e70453bc6cf683e989fca60">SERCOM4_USART_FRAC_BAUD</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART fractional BAUD implemented? */</td></tr>
<tr class="separator:a4968a7161e70453bc6cf683e989fca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb82ac3872ff0465334788063b879148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#adb82ac3872ff0465334788063b879148">SERCOM4_USART_IRDA</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART IrDA implemented? */</td></tr>
<tr class="separator:adb82ac3872ff0465334788063b879148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8620dd01e71f7f1046e9ee2234e26f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#aa8620dd01e71f7f1046e9ee2234e26f5">SERCOM4_USART_ISO7816</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART ISO7816 mode implemented? */</td></tr>
<tr class="separator:aa8620dd01e71f7f1046e9ee2234e26f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33c62779358948caad115eb02cce6f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#aa33c62779358948caad115eb02cce6f6">SERCOM4_USART_LIN_MASTER</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART LIN Master mode implemented? */</td></tr>
<tr class="separator:aa33c62779358948caad115eb02cce6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787d1a914fa53e32fc32dca085b54f10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a787d1a914fa53e32fc32dca085b54f10">SERCOM4_USART_RS485</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART RS485 mode implemented? */</td></tr>
<tr class="separator:a787d1a914fa53e32fc32dca085b54f10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07f5317e8e14b6d517c7d6cd119aa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#ac07f5317e8e14b6d517c7d6cd119aa08">SERCOM4_USART_SAMPA_EXT</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART sample adjust implemented? */</td></tr>
<tr class="separator:ac07f5317e8e14b6d517c7d6cd119aa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2224e2316e5d58cac308da2fb8435d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#ad2224e2316e5d58cac308da2fb8435d8">SERCOM4_USART_SAMPR_EXT</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART oversampling adjustment implemented? */</td></tr>
<tr class="separator:ad2224e2316e5d58cac308da2fb8435d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a026e470f237d86015bdff86f33453d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a5a026e470f237d86015bdff86f33453d">SERCOM4_USART_TX_READY_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(62)   /* USART TX READY Interrupt */</td></tr>
<tr class="separator:a5a026e470f237d86015bdff86f33453d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b7e2919182af2c971d99caee04bb539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a9b7e2919182af2c971d99caee04bb539">SERCOM4_USART_TX_COMPLETE_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(63)   /* USART TX COMPLETE Interrupt */</td></tr>
<tr class="separator:a9b7e2919182af2c971d99caee04bb539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a673f58847d4f5608d006efe16e68f605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#a673f58847d4f5608d006efe16e68f605">SERCOM4_USART_RX_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(64)   /* USART RX Interrupt */</td></tr>
<tr class="separator:a673f58847d4f5608d006efe16e68f605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4aac20d20c6ba50ef814dee6744f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#aba4aac20d20c6ba50ef814dee6744f52">SERCOM4_USART_ERROR_INT_SRC</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(65)   /* USART ERROR Interrupt */</td></tr>
<tr class="separator:aba4aac20d20c6ba50ef814dee6744f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af380f3db9e962dcf90d36d585537e06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sercom4_8h.html#af380f3db9e962dcf90d36d585537e06d">SERCOM4_INSTANCE_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(96)</td></tr>
<tr class="separator:af380f3db9e962dcf90d36d585537e06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="abea9cb7ff010a3f0d04f64ecb1706cfa" name="abea9cb7ff010a3f0d04f64ecb1706cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abea9cb7ff010a3f0d04f64ecb1706cfa">&#9670;&nbsp;</a></span>SERCOM4_CLK_REDUCTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_CLK_REDUCTION&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Reduce clock options to pin 1 for SPI and USART */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instance header file for ATSAME51N20A. </p>
<p >Copyright (c) 2021 Microchip Technology Inc. and its subsidiaries.</p>
<p >Subject to your compliance with these terms, you may use Microchip software and any derivatives exclusively with Microchip products. It is your responsibility to comply with third party license terms applicable to your use of third party software (including open source software) that may accompany Microchip software.</p>
<p >THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.</p>
<p >IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE. </p>

</div>
</div>
<a id="acc39ddea2ef8f7e7a2c8724845c8b565" name="acc39ddea2ef8f7e7a2c8724845c8b565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc39ddea2ef8f7e7a2c8724845c8b565">&#9670;&nbsp;</a></span>SERCOM4_DLY_COMPENSATION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_DLY_COMPENSATION&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Compensates for a fast DLY50 element. Assuming 20ns */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a6755b24ed57d57ceedf6a33c3b345c" name="a3a6755b24ed57d57ceedf6a33c3b345c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a6755b24ed57d57ceedf6a33c3b345c">&#9670;&nbsp;</a></span>SERCOM4_DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_DMA&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* DMA support implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7de8cf9e95745263a230853b13188522" name="a7de8cf9e95745263a230853b13188522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7de8cf9e95745263a230853b13188522">&#9670;&nbsp;</a></span>SERCOM4_DMAC_ID_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_DMAC_ID_RX&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(12)   /* Index of DMA RX trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeedc76f0fc42937b376b147db4319b37" name="aeedc76f0fc42937b376b147db4319b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeedc76f0fc42937b376b147db4319b37">&#9670;&nbsp;</a></span>SERCOM4_DMAC_ID_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_DMAC_ID_TX&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(13)   /* Index of DMA TX trigger */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a333a6f02ebb8cbecbf375981799be173" name="a333a6f02ebb8cbecbf375981799be173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a333a6f02ebb8cbecbf375981799be173">&#9670;&nbsp;</a></span>SERCOM4_FIFO_DEPTH_POWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_FIFO_DEPTH_POWER&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* 2^FIFO_DEPTH_POWER gives rx FIFO depth. */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af27a2ab6455dbca9d200890065a3b67b" name="af27a2ab6455dbca9d200890065a3b67b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af27a2ab6455dbca9d200890065a3b67b">&#9670;&nbsp;</a></span>SERCOM4_GCLK_ID_CORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_GCLK_ID_CORE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(34)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee549568058d41a67429e4297920514d" name="aee549568058d41a67429e4297920514d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee549568058d41a67429e4297920514d">&#9670;&nbsp;</a></span>SERCOM4_GCLK_ID_SLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_GCLK_ID_SLOW&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6d94d4bd3ae6eafd5fa40d9f043f226" name="ae6d94d4bd3ae6eafd5fa40d9f043f226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d94d4bd3ae6eafd5fa40d9f043f226">&#9670;&nbsp;</a></span>SERCOM4_I2C_0_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2C_0_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(62)   /* I2C 0 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa84547eb0ce03d6337740c3ab18287d4" name="aa84547eb0ce03d6337740c3ab18287d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa84547eb0ce03d6337740c3ab18287d4">&#9670;&nbsp;</a></span>SERCOM4_I2C_1_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2C_1_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(63)   /* I2C 1 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9abf3c007370d87bc4dc72805264915" name="af9abf3c007370d87bc4dc72805264915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9abf3c007370d87bc4dc72805264915">&#9670;&nbsp;</a></span>SERCOM4_I2C_2_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2C_2_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(64)   /* I2C 2 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c3aede839585ea024a80065454b63e3" name="a0c3aede839585ea024a80065454b63e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c3aede839585ea024a80065454b63e3">&#9670;&nbsp;</a></span>SERCOM4_I2C_3_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2C_3_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(65)   /* I2C 3 Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a3f4afbf779409aa4a771a6827360fd" name="a0a3f4afbf779409aa4a771a6827360fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a3f4afbf779409aa4a771a6827360fd">&#9670;&nbsp;</a></span>SERCOM4_I2C_FASTMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2C_FASTMP&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C fast mode plus implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d8799c3394009b83cf612e56f2cd2ef" name="a2d8799c3394009b83cf612e56f2cd2ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8799c3394009b83cf612e56f2cd2ef">&#9670;&nbsp;</a></span>SERCOM4_I2C_HSMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2C_HSMODE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART mode implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb11cba076f1abaaf8792c4e7a141e8f" name="adb11cba076f1abaaf8792c4e7a141e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb11cba076f1abaaf8792c4e7a141e8f">&#9670;&nbsp;</a></span>SERCOM4_I2C_SCLSM_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2C_SCLSM_MODE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C SCL clock stretch mode implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23c628cb3d3103e9a85cc5ef946ce098" name="a23c628cb3d3103e9a85cc5ef946ce098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c628cb3d3103e9a85cc5ef946ce098">&#9670;&nbsp;</a></span>SERCOM4_I2C_SMB_TIMEOUTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2C_SMB_TIMEOUTS&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C SMBus timeouts implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac76f38fad8bbd949845fa666f025e600" name="ac76f38fad8bbd949845fa666f025e600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac76f38fad8bbd949845fa666f025e600">&#9670;&nbsp;</a></span>SERCOM4_I2C_TENBIT_ADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2C_TENBIT_ADR&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C ten bit enabled? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2aa872c213a1063b8878aeb0182719b9" name="a2aa872c213a1063b8878aeb0182719b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aa872c213a1063b8878aeb0182719b9">&#9670;&nbsp;</a></span>SERCOM4_I2CM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2CM&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C Master mode implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af64193b9ad4159a14ea14b273d0d5d6f" name="af64193b9ad4159a14ea14b273d0d5d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af64193b9ad4159a14ea14b273d0d5d6f">&#9670;&nbsp;</a></span>SERCOM4_I2CS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2CS&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C Slave mode implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32994e3c539debc01d5d5b305d96b59e" name="a32994e3c539debc01d5d5b305d96b59e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32994e3c539debc01d5d5b305d96b59e">&#9670;&nbsp;</a></span>SERCOM4_I2CS_AUTO_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2CS_AUTO_ACK&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C slave automatic acknowledge implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1e523c692fc86a2a1a086258b297701" name="ae1e523c692fc86a2a1a086258b297701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e523c692fc86a2a1a086258b297701">&#9670;&nbsp;</a></span>SERCOM4_I2CS_GROUP_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2CS_GROUP_CMD&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C slave group command implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f09bd047a6cb3c8c07a893e83df4581" name="a4f09bd047a6cb3c8c07a893e83df4581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f09bd047a6cb3c8c07a893e83df4581">&#9670;&nbsp;</a></span>SERCOM4_I2CS_SDASETUP_CNT_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2CS_SDASETUP_CNT_SIZE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(8)    /* I2CS sda setup count size */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e1f14e1da247d74d7621ea80cd90f3c" name="a6e1f14e1da247d74d7621ea80cd90f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e1f14e1da247d74d7621ea80cd90f3c">&#9670;&nbsp;</a></span>SERCOM4_I2CS_SDASETUP_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2CS_SDASETUP_SIZE&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(4)    /* I2CS sda setup size */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4703ad01a8186073f0c4ebe3e2f6941c" name="a4703ad01a8186073f0c4ebe3e2f6941c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4703ad01a8186073f0c4ebe3e2f6941c">&#9670;&nbsp;</a></span>SERCOM4_I2CS_SUDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_I2CS_SUDAT&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* I2C slave SDA setup implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af380f3db9e962dcf90d36d585537e06d" name="af380f3db9e962dcf90d36d585537e06d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af380f3db9e962dcf90d36d585537e06d">&#9670;&nbsp;</a></span>SERCOM4_INSTANCE_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_INSTANCE_ID&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(96)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63c00f65941efe610ead92da1340c07b" name="a63c00f65941efe610ead92da1340c07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63c00f65941efe610ead92da1340c07b">&#9670;&nbsp;</a></span>SERCOM4_INT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_INT_MSB&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f78feff60962ce0dc9a5570795dcbb7" name="a6f78feff60962ce0dc9a5570795dcbb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f78feff60962ce0dc9a5570795dcbb7">&#9670;&nbsp;</a></span>SERCOM4_PMSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_PMSB&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a380a12928c32a56e0942eab3131ce7c5" name="a380a12928c32a56e0942eab3131ce7c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a380a12928c32a56e0942eab3131ce7c5">&#9670;&nbsp;</a></span>SERCOM4_RETENTION_SUPPORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_RETENTION_SUPPORT&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* Retention supported? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a026eb189b5ea514c17dd9dc8249149" name="a0a026eb189b5ea514c17dd9dc8249149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a026eb189b5ea514c17dd9dc8249149">&#9670;&nbsp;</a></span>SERCOM4_SE_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_SE_CNT&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* SE counter included? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0e249fad2584973688708a8b993ba96" name="aa0e249fad2584973688708a8b993ba96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0e249fad2584973688708a8b993ba96">&#9670;&nbsp;</a></span>SERCOM4_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_SPI&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* SPI mode implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05563cf7e46a13e3bef4e5f94d59c54e" name="a05563cf7e46a13e3bef4e5f94d59c54e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05563cf7e46a13e3bef4e5f94d59c54e">&#9670;&nbsp;</a></span>SERCOM4_SPI_ERROR_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_SPI_ERROR_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(65)   /* SPI ERROR Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1f92099c340c892550f5f7b94568ada" name="ac1f92099c340c892550f5f7b94568ada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1f92099c340c892550f5f7b94568ada">&#9670;&nbsp;</a></span>SERCOM4_SPI_HW_SS_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_SPI_HW_SS_CTRL&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* Master _SS hardware control implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba27a006fbed0ea3bdfa4eff6cf12a68" name="aba27a006fbed0ea3bdfa4eff6cf12a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba27a006fbed0ea3bdfa4eff6cf12a68">&#9670;&nbsp;</a></span>SERCOM4_SPI_ICSPACE_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_SPI_ICSPACE_EXT&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* SPI inter character space implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06fbb5ac49d8660557ade87761112e95" name="a06fbb5ac49d8660557ade87761112e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06fbb5ac49d8660557ade87761112e95">&#9670;&nbsp;</a></span>SERCOM4_SPI_OZMO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_SPI_OZMO&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(0)    /* OZMO features implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab33ff35ff5f41362fd29545493c58a20" name="ab33ff35ff5f41362fd29545493c58a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab33ff35ff5f41362fd29545493c58a20">&#9670;&nbsp;</a></span>SERCOM4_SPI_RX_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_SPI_RX_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(64)   /* SPI RX Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb8f49e7082b90ab92b97cb28a28d360" name="aeb8f49e7082b90ab92b97cb28a28d360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb8f49e7082b90ab92b97cb28a28d360">&#9670;&nbsp;</a></span>SERCOM4_SPI_TX_COMPLETE_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_SPI_TX_COMPLETE_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(63)   /* SPI TX COMPLETE Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72e0463e31162f69df390696e4b29c52" name="a72e0463e31162f69df390696e4b29c52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72e0463e31162f69df390696e4b29c52">&#9670;&nbsp;</a></span>SERCOM4_SPI_TX_READY_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_SPI_TX_READY_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(62)   /* SPI TX READY Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab55cd6ac1c16c8731557a3f53a20188d" name="ab55cd6ac1c16c8731557a3f53a20188d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab55cd6ac1c16c8731557a3f53a20188d">&#9670;&nbsp;</a></span>SERCOM4_SPI_WAKE_ON_SSL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_SPI_WAKE_ON_SSL&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* _SS low detect implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24ed5a970af1a9b4150aa8488944ecc9" name="a24ed5a970af1a9b4150aa8488944ecc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24ed5a970af1a9b4150aa8488944ecc9">&#9670;&nbsp;</a></span>SERCOM4_TTBIT_EXTENSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_TTBIT_EXTENSION&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* 32-bit extension implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc03ba9e7191b6a4ebad5c58a9a6462d" name="abc03ba9e7191b6a4ebad5c58a9a6462d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc03ba9e7191b6a4ebad5c58a9a6462d">&#9670;&nbsp;</a></span>SERCOM4_USART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_USART&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART mode implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dd15e288383831954c4bbffdc8d84a0" name="a2dd15e288383831954c4bbffdc8d84a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd15e288383831954c4bbffdc8d84a0">&#9670;&nbsp;</a></span>SERCOM4_USART_AUTOBAUD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_USART_AUTOBAUD&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART autobaud implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a753e542243c44e6866a03c936522553e" name="a753e542243c44e6866a03c936522553e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a753e542243c44e6866a03c936522553e">&#9670;&nbsp;</a></span>SERCOM4_USART_COLDET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_USART_COLDET&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART collision detection implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba4aac20d20c6ba50ef814dee6744f52" name="aba4aac20d20c6ba50ef814dee6744f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4aac20d20c6ba50ef814dee6744f52">&#9670;&nbsp;</a></span>SERCOM4_USART_ERROR_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_USART_ERROR_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(65)   /* USART ERROR Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a382375e98f35a08a5a4ed7ae579bb62a" name="a382375e98f35a08a5a4ed7ae579bb62a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a382375e98f35a08a5a4ed7ae579bb62a">&#9670;&nbsp;</a></span>SERCOM4_USART_FLOW_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_USART_FLOW_CTRL&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART flow control implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4968a7161e70453bc6cf683e989fca60" name="a4968a7161e70453bc6cf683e989fca60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4968a7161e70453bc6cf683e989fca60">&#9670;&nbsp;</a></span>SERCOM4_USART_FRAC_BAUD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_USART_FRAC_BAUD&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART fractional BAUD implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb82ac3872ff0465334788063b879148" name="adb82ac3872ff0465334788063b879148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb82ac3872ff0465334788063b879148">&#9670;&nbsp;</a></span>SERCOM4_USART_IRDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_USART_IRDA&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART IrDA implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8620dd01e71f7f1046e9ee2234e26f5" name="aa8620dd01e71f7f1046e9ee2234e26f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8620dd01e71f7f1046e9ee2234e26f5">&#9670;&nbsp;</a></span>SERCOM4_USART_ISO7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_USART_ISO7816&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART ISO7816 mode implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa33c62779358948caad115eb02cce6f6" name="aa33c62779358948caad115eb02cce6f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa33c62779358948caad115eb02cce6f6">&#9670;&nbsp;</a></span>SERCOM4_USART_LIN_MASTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_USART_LIN_MASTER&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART LIN Master mode implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a787d1a914fa53e32fc32dca085b54f10" name="a787d1a914fa53e32fc32dca085b54f10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a787d1a914fa53e32fc32dca085b54f10">&#9670;&nbsp;</a></span>SERCOM4_USART_RS485</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_USART_RS485&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART RS485 mode implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a673f58847d4f5608d006efe16e68f605" name="a673f58847d4f5608d006efe16e68f605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a673f58847d4f5608d006efe16e68f605">&#9670;&nbsp;</a></span>SERCOM4_USART_RX_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_USART_RX_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(64)   /* USART RX Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac07f5317e8e14b6d517c7d6cd119aa08" name="ac07f5317e8e14b6d517c7d6cd119aa08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac07f5317e8e14b6d517c7d6cd119aa08">&#9670;&nbsp;</a></span>SERCOM4_USART_SAMPA_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_USART_SAMPA_EXT&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART sample adjust implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2224e2316e5d58cac308da2fb8435d8" name="ad2224e2316e5d58cac308da2fb8435d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2224e2316e5d58cac308da2fb8435d8">&#9670;&nbsp;</a></span>SERCOM4_USART_SAMPR_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_USART_SAMPR_EXT&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(1)    /* USART oversampling adjustment implemented? */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b7e2919182af2c971d99caee04bb539" name="a9b7e2919182af2c971d99caee04bb539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b7e2919182af2c971d99caee04bb539">&#9670;&nbsp;</a></span>SERCOM4_USART_TX_COMPLETE_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_USART_TX_COMPLETE_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(63)   /* USART TX COMPLETE Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a026e470f237d86015bdff86f33453d" name="a5a026e470f237d86015bdff86f33453d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a026e470f237d86015bdff86f33453d">&#9670;&nbsp;</a></span>SERCOM4_USART_TX_READY_INT_SRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SERCOM4_USART_TX_READY_INT_SRC&#160;&#160;&#160;<a class="el" href="group___s_a_m_e51_j20_a__definitions.html#gad2451e287402b297a2a0687b6a2e38c3">_UL_</a>(62)   /* USART TX READY Interrupt */</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_507dab797d19e55be58bf837a0775ca3.html">ATSAME51J20A_DFP</a></li><li class="navelem"><a class="el" href="dir_3322aa8b17cc7df84045153616149e41.html">instance</a></li><li class="navelem"><a class="el" href="sercom4_8h.html">sercom4.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
