{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696019366819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696019366819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 17:29:26 2023 " "Processing started: Fri Sep 29 17:29:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696019366819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019366819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019366819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696019367575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696019367576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file tff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tff_gate " "Found entity 1: tff_gate" {  } { { "tff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tff_gate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablememory7by5.v 1 1 " "Found 1 design units, including 1 entities, in source file tablememory7by5.v" { { "Info" "ISGN_ENTITY_NAME" "1 tablememory7by5 " "Found entity 1: tablememory7by5" {  } { { "tablememory7by5.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tablememory7by5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srlt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlt_gate " "Found entity 1: srlt_gate" {  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srff_gate " "Found entity 1: srff_gate" {  } { { "srff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srff_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shipgunner.v 1 1 " "Found 1 design units, including 1 entities, in source file shipgunner.v" { { "Info" "ISGN_ENTITY_NAME" "1 shipgunner " "Found entity 1: shipgunner" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to5.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to5.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to5 " "Found entity 1: multiplex35to5" {  } { { "multiplex35to5.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex35to5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to1 " "Found entity 1: multiplex35to1" {  } { { "multiplex35to1.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex35to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex1to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex1to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex1to35 " "Found entity 1: multiplex1to35" {  } { { "multiplex1to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex1to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372465 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mainmodule.v(499) " "Verilog HDL Module Instantiation warning at mainmodule.v(499): ignored dangling comma in List of Port Connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 499 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696019372465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainmodule " "Found entity 1: mainmodule" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower20clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower20clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower20clockdivider " "Found entity 1: binpower20clockdivider" {  } { { "binpower20clockdivider.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower20clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin3bcount.v 1 1 " "Found 1 design units, including 1 entities, in source file bin3bcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin3bcount " "Found entity 1: bin3bcount" {  } { { "bin3bcount.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/bin3bcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodermode.v 1 1 " "Found 1 design units, including 1 entities, in source file decodermode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodermode " "Found entity 1: decodermode" {  } { { "decodermode.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decodermode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodercolumn.v 1 1 " "Found 1 design units, including 1 entities, in source file decodercolumn.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodercolumn " "Found entity 1: decodercolumn" {  } { { "decodercolumn.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decodercolumn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderline.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderline.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderline " "Found entity 1: decoderline" {  } { { "decoderline.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decoderline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex21to7.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex21to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex21to7 " "Found entity 1: multiplex21to7" {  } { { "multiplex21to7.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex21to7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayselector.v 1 1 " "Found 1 design units, including 1 entities, in source file displayselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayselector " "Found entity 1: displayselector" {  } { { "displayselector.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/displayselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower18clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower18clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower18clockdivider " "Found entity 1: binpower18clockdivider" {  } { { "binpower18clockdivider.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower18clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower4buttonbouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower4buttonbouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower4buttonbouncer " "Found entity 1: binpower4buttonbouncer" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex140to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex140to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex140to35 " "Found entity 1: multiplex140to35" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bselector.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bselector " "Found entity 1: bin2bselector" {  } { { "bin2bselector.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/bin2bselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex70to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex70to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex70to35 " "Found entity 1: multiplex70to35" {  } { { "multiplex70to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372471 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NIPTART shipgunner.v(22) " "Verilog HDL Implicit Net warning at shipgunner.v(22): created implicit net for \"NIPTART\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IPTART shipgunner.v(22) " "Verilog HDL Implicit Net warning at shipgunner.v(22): created implicit net for \"IPTART\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rreset shipgunner.v(29) " "Verilog HDL Implicit Net warning at shipgunner.v(29): created implicit net for \"rreset\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "greset shipgunner.v(30) " "Verilog HDL Implicit Net warning at shipgunner.v(30): created implicit net for \"greset\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit0 binpower4buttonbouncer.v(25) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(25): created implicit net for \"Nconditionbit0\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit1 binpower4buttonbouncer.v(26) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(26): created implicit net for \"Nconditionbit1\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit2 binpower4buttonbouncer.v(27) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(27): created implicit net for \"Nconditionbit2\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit3 binpower4buttonbouncer.v(28) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(28): created implicit net for \"Nconditionbit3\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "togglecondition2 binpower4buttonbouncer.v(35) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(35): created implicit net for \"togglecondition2\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel0 multiplex140to35.v(129) " "Verilog HDL Implicit Net warning at multiplex140to35.v(129): created implicit net for \"bitsel0\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel1 multiplex140to35.v(130) " "Verilog HDL Implicit Net warning at multiplex140to35.v(130): created implicit net for \"bitsel1\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel2 multiplex140to35.v(131) " "Verilog HDL Implicit Net warning at multiplex140to35.v(131): created implicit net for \"bitsel2\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel3 multiplex140to35.v(132) " "Verilog HDL Implicit Net warning at multiplex140to35.v(132): created implicit net for \"bitsel3\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel0 multiplex70to35.v(98) " "Verilog HDL Implicit Net warning at multiplex70to35.v(98): created implicit net for \"bitsel0\"" {  } { { "multiplex70to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel1 multiplex70to35.v(99) " "Verilog HDL Implicit Net warning at multiplex70to35.v(99): created implicit net for \"bitsel1\"" {  } { { "multiplex70to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainmodule " "Elaborating entity \"mainmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696019372721 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "IPT160 displayselmux_0 mainmodule.v(727) " "Port \"IPT160\" on instance \"displayselmux_0\" at mainmodule.v(727) has multiple connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 727 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1696019372724 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "IPT161 displayselmux_0 mainmodule.v(727) " "Port \"IPT161\" on instance \"displayselmux_0\" at mainmodule.v(727) has multiple connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 727 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1696019372724 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "IPT162 displayselmux_0 mainmodule.v(727) " "Port \"IPT162\" on instance \"displayselmux_0\" at mainmodule.v(727) has multiple connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 727 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1696019372724 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "IPT163 displayselmux_0 mainmodule.v(727) " "Port \"IPT163\" on instance \"displayselmux_0\" at mainmodule.v(727) has multiple connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 727 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1696019372724 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "IPT164 displayselmux_0 mainmodule.v(727) " "Port \"IPT164\" on instance \"displayselmux_0\" at mainmodule.v(727) has multiple connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 727 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1696019372724 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696019372725 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696019373959 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 29 17:29:33 2023 " "Processing ended: Fri Sep 29 17:29:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696019373959 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696019373959 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696019373959 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019373959 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019374616 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696019366819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696019366819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 29 17:29:26 2023 " "Processing started: Fri Sep 29 17:29:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696019366819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019366819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEC498P2 -c mainmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019366819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696019367575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696019367576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file tff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tff_gate " "Found entity 1: tff_gate" {  } { { "tff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tff_gate.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tablememory7by5.v 1 1 " "Found 1 design units, including 1 entities, in source file tablememory7by5.v" { { "Info" "ISGN_ENTITY_NAME" "1 tablememory7by5 " "Found entity 1: tablememory7by5" {  } { { "tablememory7by5.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/tablememory7by5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlt_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srlt_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srlt_gate " "Found entity 1: srlt_gate" {  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srff_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file srff_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 srff_gate " "Found entity 1: srff_gate" {  } { { "srff_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srff_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shipgunner.v 1 1 " "Found 1 design units, including 1 entities, in source file shipgunner.v" { { "Info" "ISGN_ENTITY_NAME" "1 shipgunner " "Found entity 1: shipgunner" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to5.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to5.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to5 " "Found entity 1: multiplex35to5" {  } { { "multiplex35to5.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex35to5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex35to1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex35to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex35to1 " "Found entity 1: multiplex35to1" {  } { { "multiplex35to1.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex35to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex1to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex1to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex1to35 " "Found entity 1: multiplex1to35" {  } { { "multiplex1to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex1to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372465 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mainmodule.v(499) " "Verilog HDL Module Instantiation warning at mainmodule.v(499): ignored dangling comma in List of Port Connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 499 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696019372465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainmodule " "Found entity 1: mainmodule" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower20clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower20clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower20clockdivider " "Found entity 1: binpower20clockdivider" {  } { { "binpower20clockdivider.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower20clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin3bcount.v 1 1 " "Found 1 design units, including 1 entities, in source file bin3bcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin3bcount " "Found entity 1: bin3bcount" {  } { { "bin3bcount.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/bin3bcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodermode.v 1 1 " "Found 1 design units, including 1 entities, in source file decodermode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodermode " "Found entity 1: decodermode" {  } { { "decodermode.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decodermode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodercolumn.v 1 1 " "Found 1 design units, including 1 entities, in source file decodercolumn.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodercolumn " "Found entity 1: decodercolumn" {  } { { "decodercolumn.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decodercolumn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderline.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderline.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderline " "Found entity 1: decoderline" {  } { { "decoderline.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/decoderline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex21to7.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex21to7.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex21to7 " "Found entity 1: multiplex21to7" {  } { { "multiplex21to7.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex21to7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayselector.v 1 1 " "Found 1 design units, including 1 entities, in source file displayselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayselector " "Found entity 1: displayselector" {  } { { "displayselector.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/displayselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower18clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower18clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower18clockdivider " "Found entity 1: binpower18clockdivider" {  } { { "binpower18clockdivider.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower18clockdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binpower4buttonbouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file binpower4buttonbouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 binpower4buttonbouncer " "Found entity 1: binpower4buttonbouncer" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex140to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex140to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex140to35 " "Found entity 1: multiplex140to35" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bselector.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bselector " "Found entity 1: bin2bselector" {  } { { "bin2bselector.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/bin2bselector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex70to35.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex70to35.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex70to35 " "Found entity 1: multiplex70to35" {  } { { "multiplex70to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696019372471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019372471 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NIPTART shipgunner.v(22) " "Verilog HDL Implicit Net warning at shipgunner.v(22): created implicit net for \"NIPTART\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IPTART shipgunner.v(22) " "Verilog HDL Implicit Net warning at shipgunner.v(22): created implicit net for \"IPTART\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rreset shipgunner.v(29) " "Verilog HDL Implicit Net warning at shipgunner.v(29): created implicit net for \"rreset\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "greset shipgunner.v(30) " "Verilog HDL Implicit Net warning at shipgunner.v(30): created implicit net for \"greset\"" {  } { { "shipgunner.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/shipgunner.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit0 binpower4buttonbouncer.v(25) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(25): created implicit net for \"Nconditionbit0\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit1 binpower4buttonbouncer.v(26) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(26): created implicit net for \"Nconditionbit1\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit2 binpower4buttonbouncer.v(27) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(27): created implicit net for \"Nconditionbit2\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Nconditionbit3 binpower4buttonbouncer.v(28) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(28): created implicit net for \"Nconditionbit3\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "togglecondition2 binpower4buttonbouncer.v(35) " "Verilog HDL Implicit Net warning at binpower4buttonbouncer.v(35): created implicit net for \"togglecondition2\"" {  } { { "binpower4buttonbouncer.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/binpower4buttonbouncer.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel0 multiplex140to35.v(129) " "Verilog HDL Implicit Net warning at multiplex140to35.v(129): created implicit net for \"bitsel0\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel1 multiplex140to35.v(130) " "Verilog HDL Implicit Net warning at multiplex140to35.v(130): created implicit net for \"bitsel1\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel2 multiplex140to35.v(131) " "Verilog HDL Implicit Net warning at multiplex140to35.v(131): created implicit net for \"bitsel2\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel3 multiplex140to35.v(132) " "Verilog HDL Implicit Net warning at multiplex140to35.v(132): created implicit net for \"bitsel3\"" {  } { { "multiplex140to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex140to35.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel0 multiplex70to35.v(98) " "Verilog HDL Implicit Net warning at multiplex70to35.v(98): created implicit net for \"bitsel0\"" {  } { { "multiplex70to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bitsel1 multiplex70to35.v(99) " "Verilog HDL Implicit Net warning at multiplex70to35.v(99): created implicit net for \"bitsel1\"" {  } { { "multiplex70to35.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/multiplex70to35.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696019372472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainmodule " "Elaborating entity \"mainmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696019372721 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "IPT160 displayselmux_0 mainmodule.v(727) " "Port \"IPT160\" on instance \"displayselmux_0\" at mainmodule.v(727) has multiple connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 727 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1696019372724 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "IPT161 displayselmux_0 mainmodule.v(727) " "Port \"IPT161\" on instance \"displayselmux_0\" at mainmodule.v(727) has multiple connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 727 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1696019372724 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "IPT162 displayselmux_0 mainmodule.v(727) " "Port \"IPT162\" on instance \"displayselmux_0\" at mainmodule.v(727) has multiple connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 727 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1696019372724 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "IPT163 displayselmux_0 mainmodule.v(727) " "Port \"IPT163\" on instance \"displayselmux_0\" at mainmodule.v(727) has multiple connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 727 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1696019372724 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "IPT164 displayselmux_0 mainmodule.v(727) " "Port \"IPT164\" on instance \"displayselmux_0\" at mainmodule.v(727) has multiple connections" {  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 727 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Analysis & Synthesis" 0 -1 1696019372724 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696019372725 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696019373959 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 29 17:29:33 2023 " "Processing ended: Fri Sep 29 17:29:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696019373959 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696019373959 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696019373959 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696019373959 ""}
