Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 18 21:41:25 2024
| Host         : big16.seas.upenn.edu running 64-bit openSUSE Leap 15.5
| Command      : report_timing_summary -file ./vivado_output/post_synth_timing_summary_report.txt
| Design       : RiscvSystem
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3616)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (96)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3616)
---------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: datapath/flag_div_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[10].regs_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[10].regs_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[11].regs_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[11].regs_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[12].regs_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[12].regs_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[13].regs_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[13].regs_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[14].regs_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[14].regs_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[15].regs_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[15].regs_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[16].regs_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[16].regs_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[17].regs_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[17].regs_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[18].regs_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[18].regs_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[19].regs_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[19].regs_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[20].regs_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[20].regs_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[21].regs_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[21].regs_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[22].regs_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[22].regs_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[23].regs_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[23].regs_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[24].regs_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[24].regs_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[25].regs_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[25].regs_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[26].regs_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[26].regs_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[27].regs_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[27].regs_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[28].regs_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[28].regs_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[29].regs_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[29].regs_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[2].regs_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[2].regs_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[30].regs_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[30].regs_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[31].regs_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[31].regs_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[3].regs_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[3].regs_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[4].regs_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[4].regs_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[5].regs_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[5].regs_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[6].regs_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[6].regs_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[7].regs_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[7].regs_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[8].regs_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[8].regs_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[9].regs_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/gen_other_regs[9].regs_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/regs_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: datapath/rf/regs_reg[1][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mem/mem_reg_0_0/DOBDO[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mem/mem_reg_0_0/DOBDO[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mem/mem_reg_0_0/DOBDO[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mem/mem_reg_0_0/DOBDO[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mem/mem_reg_0_1/DOBDO[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mem/mem_reg_0_1/DOBDO[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mem/mem_reg_0_1/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mem/mem_reg_0_1/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mem/mem_reg_1_0/DOBDO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem/mem_reg_1_1/DOBDO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem/mem_reg_1_1/DOBDO[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: mem/mem_reg_1_1/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mem/mem_reg_1_1/DOBDO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mem/mem_reg_2_0/DOBDO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mem/mem_reg_2_0/DOBDO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mem/mem_reg_2_0/DOBDO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mem/mem_reg_2_0/DOBDO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem/mem_reg_3_0/DOBDO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem/mem_reg_3_0/DOBDO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem/mem_reg_3_0/DOBDO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem/mem_reg_3_1/DOBDO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem/mem_reg_3_1/DOBDO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem/mem_reg_3_1/DOBDO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: mem/mem_reg_3_1/DOBDO[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (96)
-------------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.883      -26.204                     32                 2086        0.045        0.000                      0                 2086        3.000        0.000                       0                  1625  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLOCK_100MHz          {0.000 5.000}      10.000          100.000         
  clk_mem_clk_wiz_0   {19.231 57.692}    76.923          13.000          
  clk_proc_clk_wiz_0  {0.000 38.462}     76.923          13.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_100MHz                                                                                                                                                            3.000        0.000                       0                     1  
  clk_mem_clk_wiz_0        25.931        0.000                      0                  759        0.045        0.000                      0                  759       37.962        0.000                       0                   395  
  clk_proc_clk_wiz_0       20.251        0.000                      0                 1223        0.045        0.000                      0                 1223       37.962        0.000                       0                  1226  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_proc_clk_wiz_0  clk_mem_clk_wiz_0        16.691        0.000                      0                  352       20.119        0.000                      0                  352  
clk_mem_clk_wiz_0   clk_proc_clk_wiz_0       -0.883      -26.204                     32                 1215       19.585        0.000                      0                 1215  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_100MHz
  To Clock:  CLOCK_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                mmcm/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               mmcm/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                mmcm/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                mmcm/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_wiz_0
  To Clock:  clk_mem_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       37.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.931ns  (required time - arrival time)
  Source:                 mem/mem_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            oled_device/mem_reg[0][0][0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.462ns  (clk_mem_clk_wiz_0 fall@57.692ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        12.086ns  (logic 5.732ns (47.428%)  route 6.354ns (52.572%))
  Logic Levels:           18  (CARRY4=8 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.550ns = ( 55.142 - 57.692 ) 
    Source Clock Delay      (SCD):    -1.769ns = ( 17.461 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.636ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.721 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    21.305    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.113    16.192 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.584    16.776    mmcm/clk_mem_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.877 r  mmcm/clkout2_buf/O
                         net (fo=352, unplaced)       0.584    17.461    mem/clock_mem
                         RAMB36E1                                     r  mem/mem_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    19.915 r  mem/mem_reg_1_1/DOBDO[3]
                         net (fo=260, unplaced)       0.800    20.715    datapath/rf/insn_from_imem[9]
                         LUT6 (Prop_lut6_I4_O)        0.124    20.839 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new[17]_i_9/O
                         net (fo=1, unplaced)         0.000    20.839    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new[17]_i_9_n_2
                         MUXF7 (Prop_muxf7_I1_O)      0.247    21.086 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[17]_i_3/O
                         net (fo=1, unplaced)         0.905    21.991    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[17]_i_3_n_2
                         LUT6 (Prop_lut6_I1_O)        0.298    22.289 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new[17]_i_1/O
                         net (fo=56, unplaced)        0.724    23.013    datapath/rf/A[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.533 r  datapath/rf/mem_reg_0_0_i_25/CO[3]
                         net (fo=1, unplaced)         0.009    23.542    datapath/rf/mem_reg_0_0_i_25_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.659 r  datapath/rf/mem_reg_0_0_i_23/CO[3]
                         net (fo=1, unplaced)         0.000    23.659    datapath/rf/mem_reg_0_0_i_23_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.776 r  datapath/rf/mem_reg_0_0_i_21/CO[3]
                         net (fo=1, unplaced)         0.000    23.776    datapath/rf/mem_reg_0_0_i_21_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.893 r  datapath/rf/mem_reg_0_0_i_17/CO[3]
                         net (fo=1, unplaced)         0.000    23.893    datapath/rf/mem_reg_0_0_i_17_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.010 r  datapath/rf/pcNext_reg[18]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    24.010    datapath/rf/pcNext_reg[18]_i_3_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.127 r  datapath/rf/pcNext_reg[23]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    24.127    datapath/rf/pcNext_reg[23]_i_5_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.244 r  datapath/rf/pcNext_reg[31]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    24.244    datapath/rf/pcNext_reg[31]_i_13_n_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    24.581 r  datapath/rf/pcNext_reg[31]_i_4/O[1]
                         net (fo=3, unplaced)         0.629    25.210    mem/pcCurrent_reg[31][1]
                         LUT5 (Prop_lut5_I1_O)        0.306    25.516 r  mem/mem_reg_0_0_i_101/O
                         net (fo=1, unplaced)         0.449    25.965    mem/addr_from_proc[29]
                         LUT4 (Prop_lut4_I0_O)        0.124    26.089 f  mem/mem_reg_0_0_i_92/O
                         net (fo=1, unplaced)         0.449    26.538    mem/mem_reg_0_0_i_92_n_2
                         LUT5 (Prop_lut5_I4_O)        0.124    26.662 f  mem/mem_reg_0_0_i_74/O
                         net (fo=1, unplaced)         0.449    27.111    mem/mem_reg_0_0_i_74_n_2
                         LUT6 (Prop_lut6_I5_O)        0.124    27.235 f  mem/mem_reg_0_0_i_66/O
                         net (fo=1, unplaced)         0.449    27.684    mem/mem_reg_0_0_i_66_n_2
                         LUT6 (Prop_lut6_I5_O)        0.124    27.808 f  mem/mem_reg_0_0_i_27/O
                         net (fo=5, unplaced)         0.477    28.285    mem/mem_reg_0_0_i_27_n_2
                         LUT5 (Prop_lut5_I0_O)        0.124    28.409 f  mem/mem[3][0][7]_i_2/O
                         net (fo=16, unplaced)        0.503    28.912    mem/mem[3][0][7]_i_2_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124    29.036 r  mem/mem[0][0][7]_i_1/O
                         net (fo=8, unplaced)         0.511    29.547    oled_device/mem_reg[0][0][7]_0[0]
                         FDRE                                         r  oled_device/mem_reg[0][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 fall edge)
                                                     57.692    57.692 f  
    Y9                                                0.000    57.692 f  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    57.692    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    59.112 f  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    59.551    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378    54.173 f  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.439    54.612    mmcm/clk_mem_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    54.703 f  mmcm/clkout2_buf/O
                         net (fo=352, unplaced)       0.439    55.142    oled_device/clock_mem
                         FDRE                                         r  oled_device/mem_reg[0][0][0]/C  (IS_INVERTED)
                         clock pessimism              0.636    55.778    
                         clock uncertainty           -0.101    55.677    
                         FDRE (Setup_fdre_C_CE)      -0.199    55.478    oled_device/mem_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         55.478    
                         arrival time                         -29.547    
  -------------------------------------------------------------------
                         slack                                 25.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mmcm/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            mmcm/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_wiz_0 rise@19.231ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns = ( 18.087 - 19.231 ) 
    Source Clock Delay      (SCD):    -1.156ns = ( 18.075 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    19.489 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114    19.603    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    17.827 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.114    17.941    mmcm/clk_mem_clk_wiz_0
                         BUFH (Prop_bufh_I_O)         0.020    17.961 r  mmcm/clkout2_buf_en/O
                         net (fo=8, unplaced)         0.114    18.075    mmcm/clk_mem_clk_wiz_0_en_clk
                         FDCE                                         r  mmcm/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    18.222 r  mmcm/seq_reg2_reg[0]/Q
                         net (fo=1, unplaced)         0.081    18.303    mmcm/seq_reg2[0]
                         FDCE                                         r  mmcm/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    19.677 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259    19.936    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    17.526 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.259    17.785    mmcm/clk_mem_clk_wiz_0
                         BUFH (Prop_bufh_I_O)         0.043    17.828 r  mmcm/clkout2_buf_en/O
                         net (fo=8, unplaced)         0.259    18.087    mmcm/clk_mem_clk_wiz_0_en_clk
                         FDCE                                         r  mmcm/seq_reg2_reg[1]/C
                         clock pessimism              0.133    18.220    
                         FDCE (Hold_fdce_C_D)         0.038    18.258    mmcm/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.258    
                         arrival time                          18.303    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mem_clk_wiz_0
Waveform(ns):       { 19.231 57.692 }
Period(ns):         76.923
Sources:            { mmcm/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         76.923      73.979               mem/mem_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       76.923      136.437              mmcm/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         38.462      37.962               data_rd_reg[0]_i_17/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         38.462      37.962               data_rd_reg[0]_i_17/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_proc_clk_wiz_0
  To Clock:  clk_proc_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       37.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.251ns  (required time - arrival time)
  Source:                 datapath/rf/gen_other_regs[23].regs_reg[23][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            datapath/div_sr_alu_n/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.923ns  (clk_proc_clk_wiz_0 rise@76.923ns - clk_proc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.470ns  (logic 20.535ns (36.364%)  route 35.935ns (63.636%))
  Logic Levels:           106  (CARRY4=71 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=13 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.550ns = ( 74.373 - 76.923 ) 
    Source Clock Delay      (SCD):    -1.769ns
    Clock Pessimism Removal (CPR):    0.636ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.074    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.038 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.584    -2.454    mmcm/clk_proc_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.353 r  mmcm/clkout1_buf/O
                         net (fo=1215, unplaced)      0.584    -1.769    datapath/rf/clock_processor
                         FDRE                                         r  datapath/rf/gen_other_regs[23].regs_reg[23][31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.291 r  datapath/rf/gen_other_regs[23].regs_reg[23][31]/Q
                         net (fo=2, unplaced)         0.976    -0.315    datapath/rf/regs[23]_69[31]
                         LUT6 (Prop_lut6_I0_O)        0.295    -0.020 r  datapath/rf/data_rd0_i_79/O
                         net (fo=1, unplaced)         0.000    -0.020    datapath/rf/data_rd0_i_79_n_2
                         MUXF7 (Prop_muxf7_I1_O)      0.247     0.227 r  datapath/rf/data_rd0_i_17/O
                         net (fo=2, unplaced)         0.916     1.143    datapath/rf/data_rd0_i_17_n_2
                         LUT6 (Prop_lut6_I1_O)        0.298     1.441 r  datapath/rf/data_rd0_i_1/O
                         net (fo=167, unplaced)       0.561     2.002    datapath/rf/B[14]
                         LUT2 (Prop_lut2_I1_O)        0.124     2.126 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new[19]_i_4/O
                         net (fo=1, unplaced)         0.000     2.126    datapath/rf/i_dividend1[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.659 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     2.668    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[19]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.785 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.785    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[23]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.902 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.902    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[27]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.019 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.019    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[31]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.136 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.136    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[1]_i_2_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.253 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[5]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     3.253    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[5]_i_6_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.370 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[9]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000     3.370    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[9]_i_22_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.487 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_38/CO[3]
                         net (fo=10, unplaced)        0.961     4.448    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_38_n_2
                         LUT3 (Prop_lut3_I1_O)        0.116     4.564 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[15]_i_33__0/O
                         net (fo=1, unplaced)         0.000     4.564    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[15]_i_33__0_n_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     5.140 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_21__0/CO[3]
                         net (fo=1, unplaced)         0.009     5.149    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_21__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.266 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.266    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.383 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     5.383    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.500 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_2__0/CO[3]
                         net (fo=233, unplaced)       1.039     6.539    datapath/rf/div_sr_alu_n/g_div_iteration[0].g_reg_iter.div_mod_a/less_than
                         LUT6 (Prop_lut6_I4_O)        0.124     6.663 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[14]_i_49__0/O
                         net (fo=1, unplaced)         0.333     6.996    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[14]_i_49__0_n_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.546 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_24__0/CO[3]
                         net (fo=1, unplaced)         0.009     7.555    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_24__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.672 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.672    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.789 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.789    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.906 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_2__0/CO[3]
                         net (fo=148, unplaced)       1.027     8.933    datapath/rf/div_sr_alu_n/g_div_iteration[1].g_reg_iter.div_mod_a/less_than
                         LUT4 (Prop_lut4_I3_O)        0.124     9.057 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[13]_i_93__0/O
                         net (fo=1, unplaced)         0.449     9.506    datapath/rf/div_sr_alu_n/store_remainder[2]_2[10]
                         LUT4 (Prop_lut4_I2_O)        0.124     9.630 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[13]_i_39__0/O
                         net (fo=1, unplaced)         0.639    10.269    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[13]_i_39__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.789 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    10.789    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.906 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    10.906    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.023 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_2__0/CO[3]
                         net (fo=45, unplaced)        0.998    12.021    datapath/rf/div_sr_alu_n/g_div_iteration[2].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    12.145 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[12]_i_88__0/O
                         net (fo=9, unplaced)         0.490    12.635    datapath/rf/div_sr_alu_n/store_remainder[3]_4[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    12.759 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[12]_i_54__0/O
                         net (fo=1, unplaced)         0.639    13.398    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[12]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.918 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_29__0/CO[3]
                         net (fo=1, unplaced)         0.009    13.927    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_29__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.044 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.044    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.161 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.161    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.278 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_2__0/CO[3]
                         net (fo=159, unplaced)       1.029    15.307    datapath/rf/div_sr_alu_n/g_div_iteration[3].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    15.431 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[13]_i_35/O
                         net (fo=9, unplaced)         0.490    15.921    datapath/rf/div_sr_alu_n/store_remainder[4]_6[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    16.045 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[11]_i_58/O
                         net (fo=1, unplaced)         0.639    16.684    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[11]_i_58_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.204 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    17.213    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_29_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.330 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    17.330    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.447 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    17.447    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.564 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_2__0/CO[3]
                         net (fo=75, unplaced)        1.010    18.574    datapath/rf/div_sr_alu_n/g_div_iteration[4].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    18.698 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[12]_i_7__0/O
                         net (fo=9, unplaced)         0.490    19.188    datapath/rf/div_sr_alu_n/store_remainder[5]_8[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    19.312 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[10]_i_54__0/O
                         net (fo=1, unplaced)         0.639    19.951    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[10]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.471 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    20.480    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_29_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.597 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    20.597    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.714 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    20.714    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.831 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_2__0/CO[3]
                         net (fo=156, unplaced)       1.029    21.860    datapath/rf/div_sr_alu_n/g_div_iteration[5].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    21.984 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[11]_i_34__0/O
                         net (fo=9, unplaced)         0.490    22.474    datapath/rf/div_sr_alu_n/store_remainder[6]_10[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    22.598 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[9]_i_58/O
                         net (fo=1, unplaced)         0.639    23.237    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[9]_i_58_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    23.757 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    23.766    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_29_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.883 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    23.883    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.000 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    24.000    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.117 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_2__0/CO[3]
                         net (fo=79, unplaced)        1.012    25.129    datapath/rf/div_sr_alu_n/g_div_iteration[6].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    25.253 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[10]_i_6__0/O
                         net (fo=9, unplaced)         0.490    25.743    datapath/rf/div_sr_alu_n/store_remainder[7]_12[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    25.867 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[8]_i_54__0/O
                         net (fo=1, unplaced)         0.639    26.506    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[8]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    27.026 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    27.035    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_29_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.152 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    27.152    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.269 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    27.269    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.386 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_2__0/CO[3]
                         net (fo=153, unplaced)       1.028    28.414    datapath/rf/div_sr_alu_n/g_div_iteration[7].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    28.538 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[9]_i_19__0/O
                         net (fo=9, unplaced)         0.490    29.028    datapath/rf/div_sr_alu_n/store_remainder[8]_14[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    29.152 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[7]_i_58/O
                         net (fo=1, unplaced)         0.639    29.791    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[7]_i_58_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    30.311 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    30.320    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_29_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.437 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    30.437    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.554 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    30.554    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.671 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_2__0/CO[3]
                         net (fo=83, unplaced)        1.013    31.684    datapath/rf/div_sr_alu_n/g_div_iteration[8].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    31.808 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[8]_i_5__0/O
                         net (fo=9, unplaced)         0.490    32.298    datapath/rf/div_sr_alu_n/store_remainder[9]_16[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    32.422 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[6]_i_47__0/O
                         net (fo=1, unplaced)         0.639    33.061    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[6]_i_47__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.581 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    33.590    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_29_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.707 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    33.707    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.824 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    33.824    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.941 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_2__0/CO[3]
                         net (fo=150, unplaced)       1.028    34.969    datapath/rf/div_sr_alu_n/g_div_iteration[9].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    35.093 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[7]_i_18__0/O
                         net (fo=9, unplaced)         0.490    35.583    datapath/rf/div_sr_alu_n/store_remainder[10]_18[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    35.707 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[5]_i_55/O
                         net (fo=1, unplaced)         0.639    36.346    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[5]_i_55_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    36.866 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    36.875    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_29_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.992 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    36.992    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.109 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    37.109    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.226 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_2__0/CO[3]
                         net (fo=87, unplaced)        1.014    38.240    datapath/rf/div_sr_alu_n/g_div_iteration[10].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    38.364 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[6]_i_4__0/O
                         net (fo=9, unplaced)         0.490    38.854    datapath/rf/div_sr_alu_n/store_remainder[11]_20[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    38.978 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[4]_i_42__0/O
                         net (fo=1, unplaced)         0.639    39.617    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[4]_i_42__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    40.137 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_26/CO[3]
                         net (fo=1, unplaced)         0.009    40.146    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_26_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.263 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    40.263    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.380 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    40.380    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.497 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_2__0/CO[3]
                         net (fo=147, unplaced)       1.027    41.524    datapath/rf/div_sr_alu_n/g_div_iteration[11].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    41.648 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[5]_i_3__0/O
                         net (fo=9, unplaced)         0.490    42.138    datapath/rf/div_sr_alu_n/store_remainder[12]_22[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    42.262 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[3]_i_44/O
                         net (fo=1, unplaced)         0.639    42.901    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[3]_i_44_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    43.421 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_26/CO[3]
                         net (fo=1, unplaced)         0.009    43.430    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_26_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.547 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    43.547    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.664 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    43.664    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.781 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_2__0/CO[3]
                         net (fo=91, unplaced)        1.015    44.796    datapath/rf/div_sr_alu_n/g_div_iteration[12].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    44.920 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[4]_i_3__0/O
                         net (fo=9, unplaced)         0.490    45.410    datapath/rf/div_sr_alu_n/store_remainder[13]_24[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    45.534 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[2]_i_38__0/O
                         net (fo=1, unplaced)         0.639    46.173    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[2]_i_38__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    46.693 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_22/CO[3]
                         net (fo=1, unplaced)         0.009    46.702    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_22_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.819 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    46.819    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.936 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    46.936    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.053 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_2__0/CO[3]
                         net (fo=144, unplaced)       1.027    48.080    datapath/rf/div_sr_alu_n/g_div_iteration[13].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    48.204 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[3]_i_2__0/O
                         net (fo=8, unplaced)         0.487    48.691    datapath/rf/div_sr_alu_n/store_remainder[14]_26[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    48.815 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[30]_i_119/O
                         net (fo=1, unplaced)         0.639    49.454    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[30]_i_119_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.974 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_87/CO[3]
                         net (fo=1, unplaced)         0.009    49.983    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_87_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.100 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_51__0/CO[3]
                         net (fo=1, unplaced)         0.000    50.100    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_51__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.217 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_15__0/CO[3]
                         net (fo=1, unplaced)         0.000    50.217    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_15__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.334 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_4__0/CO[3]
                         net (fo=88, unplaced)        1.014    51.348    datapath/rf/div_sr_alu_n/g_div_iteration[14].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    51.472 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[2]_i_2__0/O
                         net (fo=4, unplaced)         0.473    51.945    datapath/rf/div_sr_alu_n/store_remainder[15]_28[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    52.069 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[30]_i_127/O
                         net (fo=1, unplaced)         0.639    52.708    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[30]_i_127_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    53.228 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_100/CO[3]
                         net (fo=1, unplaced)         0.009    53.237    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_100_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.354 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000    53.354    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_64_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.471 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_27__0/CO[3]
                         net (fo=1, unplaced)         0.000    53.471    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_27__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.588 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_6__0/CO[3]
                         net (fo=32, unplaced)        0.989    54.577    datapath/rf/div_sr_alu_n/g_div_iteration[15].g_reg_iter.div_mod_a/less_than
                         LUT1 (Prop_lut1_I0_O)        0.124    54.701 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000    54.701    datapath/div_sr_alu_n/o_quotient[0]
                         FDRE                                         r  datapath/div_sr_alu_n/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    Y9                                                0.000    76.923 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    76.923    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    78.343 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    78.782    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    73.404 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.439    73.843    mmcm/clk_proc_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.934 r  mmcm/clkout1_buf/O
                         net (fo=1215, unplaced)      0.439    74.373    datapath/div_sr_alu_n/clock_processor
                         FDRE                                         r  datapath/div_sr_alu_n/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[0]/C
                         clock pessimism              0.636    75.009    
                         clock uncertainty           -0.101    74.908    
                         FDRE (Setup_fdre_C_D)        0.044    74.952    datapath/div_sr_alu_n/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[0]
  -------------------------------------------------------------------
                         required time                         74.952    
                         arrival time                         -54.701    
  -------------------------------------------------------------------
                         slack                                 20.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mmcm/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            mmcm/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_proc_clk_wiz_0 rise@0.000ns - clk_proc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.156ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.372    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.404 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.114    -1.290    mmcm/clk_proc_clk_wiz_0
                         BUFH (Prop_bufh_I_O)         0.020    -1.270 r  mmcm/clkout1_buf_en/O
                         net (fo=8, unplaced)         0.114    -1.156    mmcm/clk_proc_clk_wiz_0_en_clk
                         FDCE                                         r  mmcm/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147    -1.009 r  mmcm/seq_reg1_reg[0]/Q
                         net (fo=1, unplaced)         0.081    -0.928    mmcm/seq_reg1[0]
                         FDCE                                         r  mmcm/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.705    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.705 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.259    -1.446    mmcm/clk_proc_clk_wiz_0
                         BUFH (Prop_bufh_I_O)         0.043    -1.403 r  mmcm/clkout1_buf_en/O
                         net (fo=8, unplaced)         0.259    -1.144    mmcm/clk_proc_clk_wiz_0_en_clk
                         FDCE                                         r  mmcm/seq_reg1_reg[1]/C
                         clock pessimism              0.133    -1.011    
                         FDCE (Hold_fdce_C_D)         0.038    -0.973    mmcm/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.973    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_proc_clk_wiz_0
Waveform(ns):       { 0.000 38.462 }
Period(ns):         76.923
Sources:            { mmcm/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         76.923      74.768               mmcm/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       76.923      136.437              mmcm/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         38.462      37.962               datapath/rf/gen_other_regs[9].regs_reg[9][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         38.462      37.962               datapath/rf/gen_other_regs[9].regs_reg[9][25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                mmcm/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               mmcm/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_proc_clk_wiz_0
  To Clock:  clk_mem_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       20.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.691ns  (required time - arrival time)
  Source:                 datapath/pcCurrent_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            mem/mem_reg_0_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_mem_clk_wiz_0 rise@19.231ns - clk_proc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.478ns (37.411%)  route 0.800ns (62.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.550ns = ( 16.681 - 19.231 ) 
    Source Clock Delay      (SCD):    -1.769ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.074    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.038 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.584    -2.454    mmcm/clk_proc_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.353 r  mmcm/clkout1_buf/O
                         net (fo=1215, unplaced)      0.584    -1.769    datapath/clock_processor
                         FDRE                                         r  datapath/pcCurrent_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.291 r  datapath/pcCurrent_reg[10]/Q
                         net (fo=14, unplaced)        0.800    -0.492    mem/Q[10]
                         RAMB36E1                                     r  mem/mem_reg_0_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    20.651 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.090    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.378    15.712 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.439    16.151    mmcm/clk_mem_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.242 r  mmcm/clkout2_buf/O
                         net (fo=352, unplaced)       0.439    16.681    mem/clock_mem
                         RAMB36E1                                     r  mem/mem_reg_0_0/CLKBWRCLK
                         clock pessimism              0.481    17.161    
                         clock uncertainty           -0.221    16.940    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.741    16.199    mem/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                         16.199    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                 16.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.119ns  (arrival time - required time)
  Source:                 datapath/rf/gen_other_regs[8].regs_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            mem/mem_reg_0_0/ADDRARDADDR[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -19.231ns  (clk_mem_clk_wiz_0 fall@57.692ns - clk_proc_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        1.585ns  (logic 0.626ns (39.499%)  route 0.959ns (60.501%))
  Logic Levels:           5  (CARRY4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.158ns = ( 56.535 - 57.692 ) 
    Source Clock Delay      (SCD):    -1.150ns = ( 75.773 - 76.923 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    Y9                                                0.000    76.923 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    76.923    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    77.181 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114    77.295    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    75.519 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.114    75.633    mmcm/clk_proc_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    75.659 r  mmcm/clkout1_buf/O
                         net (fo=1215, unplaced)      0.114    75.773    datapath/rf/clock_processor
                         FDRE                                         r  datapath/rf/gen_other_regs[8].regs_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    75.920 r  datapath/rf/gen_other_regs[8].regs_reg[8][4]/Q
                         net (fo=2, unplaced)         0.136    76.056    datapath/rf/regs[8]_54[4]
                         LUT6 (Prop_lut6_I5_O)        0.098    76.154 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new[20]_i_10/O
                         net (fo=1, unplaced)         0.000    76.154    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new[20]_i_10_n_2
                         MUXF7 (Prop_muxf7_I0_O)      0.073    76.227 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[20]_i_4/O
                         net (fo=1, unplaced)         0.178    76.405    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[20]_i_4_n_2
                         LUT6 (Prop_lut6_I3_O)        0.108    76.513 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new[20]_i_1/O
                         net (fo=59, unplaced)        0.177    76.689    datapath/rf/A[4]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092    76.781 r  datapath/rf/mem_reg_0_0_i_24/O[1]
                         net (fo=1, unplaced)         0.132    76.913    mem/mem_reg_0_0_4[1]
                         LUT5 (Prop_lut5_I4_O)        0.108    77.021 r  mem/mem_reg_0_0_i_11/O
                         net (fo=56, unplaced)        0.337    77.358    mem/mem_reg_0_1_0[3]
                         RAMB36E1                                     r  mem/mem_reg_0_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 fall edge)
                                                     57.692    57.692 f  
    Y9                                                0.000    57.692 f  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    57.692    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    58.138 f  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259    58.397    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.410    55.988 f  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.259    56.247    mmcm/clk_mem_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    56.276 f  mmcm/clkout2_buf/O
                         net (fo=352, unplaced)       0.259    56.535    mem/clock_mem
                         RAMB36E1                                     r  mem/mem_reg_0_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.301    56.835    
                         clock uncertainty            0.221    57.056    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    57.239    mem/mem_reg_0_0
  -------------------------------------------------------------------
                         required time                        -57.239    
                         arrival time                          77.358    
  -------------------------------------------------------------------
                         slack                                 20.119    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_wiz_0
  To Clock:  clk_proc_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack       -0.883ns,  Total Violation      -26.204ns
Hold  :            0  Failing Endpoints,  Worst Slack       19.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.883ns  (required time - arrival time)
  Source:                 mem/mem_reg_1_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            datapath/div_sr_alu_n/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            57.692ns  (clk_proc_clk_wiz_0 rise@76.923ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        58.099ns  (logic 22.340ns (38.452%)  route 35.759ns (61.548%))
  Logic Levels:           106  (CARRY4=71 LUT1=1 LUT2=1 LUT3=1 LUT4=2 LUT5=13 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.550ns = ( 74.373 - 76.923 ) 
    Source Clock Delay      (SCD):    -1.769ns = ( 17.461 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.721 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584    21.305    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.113    16.192 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.584    16.776    mmcm/clk_mem_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.877 r  mmcm/clkout2_buf/O
                         net (fo=352, unplaced)       0.584    17.461    mem/clock_mem
                         RAMB36E1                                     r  mem/mem_reg_1_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    19.915 r  mem/mem_reg_1_1/DOBDO[3]
                         net (fo=260, unplaced)       0.800    20.715    datapath/rf/insn_from_imem[9]
                         LUT6 (Prop_lut6_I4_O)        0.124    20.839 r  datapath/rf/data_rd0_i_79/O
                         net (fo=1, unplaced)         0.000    20.839    datapath/rf/data_rd0_i_79_n_2
                         MUXF7 (Prop_muxf7_I1_O)      0.247    21.086 r  datapath/rf/data_rd0_i_17/O
                         net (fo=2, unplaced)         0.916    22.002    datapath/rf/data_rd0_i_17_n_2
                         LUT6 (Prop_lut6_I1_O)        0.298    22.300 r  datapath/rf/data_rd0_i_1/O
                         net (fo=167, unplaced)       0.561    22.861    datapath/rf/B[14]
                         LUT2 (Prop_lut2_I1_O)        0.124    22.985 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new[19]_i_4/O
                         net (fo=1, unplaced)         0.000    22.985    datapath/rf/i_dividend1[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.518 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    23.527    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[19]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.644 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.644    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[23]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.761 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.761    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[27]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.878 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[31]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    23.878    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[31]_i_1_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.995 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[1]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    23.995    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[1]_i_2_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.112 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[5]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    24.112    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[5]_i_6_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.229 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[9]_i_22/CO[3]
                         net (fo=1, unplaced)         0.000    24.229    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[9]_i_22_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.346 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_38/CO[3]
                         net (fo=10, unplaced)        0.961    25.307    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_38_n_2
                         LUT3 (Prop_lut3_I1_O)        0.116    25.423 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[15]_i_33__0/O
                         net (fo=1, unplaced)         0.000    25.423    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[15]_i_33__0_n_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    25.999 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_21__0/CO[3]
                         net (fo=1, unplaced)         0.009    26.008    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_21__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.125 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    26.125    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.242 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    26.242    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.359 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[15]_i_2__0/CO[3]
                         net (fo=233, unplaced)       1.039    27.398    datapath/rf/div_sr_alu_n/g_div_iteration[0].g_reg_iter.div_mod_a/less_than
                         LUT6 (Prop_lut6_I4_O)        0.124    27.522 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[14]_i_49__0/O
                         net (fo=1, unplaced)         0.333    27.855    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[14]_i_49__0_n_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.405 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_24__0/CO[3]
                         net (fo=1, unplaced)         0.009    28.414    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_24__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.531 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    28.531    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.648 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    28.648    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.765 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[14]_i_2__0/CO[3]
                         net (fo=148, unplaced)       1.027    29.792    datapath/rf/div_sr_alu_n/g_div_iteration[1].g_reg_iter.div_mod_a/less_than
                         LUT4 (Prop_lut4_I3_O)        0.124    29.916 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[13]_i_93__0/O
                         net (fo=1, unplaced)         0.449    30.365    datapath/rf/div_sr_alu_n/store_remainder[2]_2[10]
                         LUT4 (Prop_lut4_I2_O)        0.124    30.489 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[13]_i_39__0/O
                         net (fo=1, unplaced)         0.639    31.128    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[13]_i_39__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.648 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    31.648    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.765 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    31.765    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.882 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[13]_i_2__0/CO[3]
                         net (fo=45, unplaced)        0.998    32.880    datapath/rf/div_sr_alu_n/g_div_iteration[2].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    33.004 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[12]_i_88__0/O
                         net (fo=9, unplaced)         0.490    33.494    datapath/rf/div_sr_alu_n/store_remainder[3]_4[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    33.618 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[12]_i_54__0/O
                         net (fo=1, unplaced)         0.639    34.257    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[12]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    34.777 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_29__0/CO[3]
                         net (fo=1, unplaced)         0.009    34.786    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_29__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.903 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    34.903    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.020 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    35.020    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.137 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[12]_i_2__0/CO[3]
                         net (fo=159, unplaced)       1.029    36.166    datapath/rf/div_sr_alu_n/g_div_iteration[3].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    36.290 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[13]_i_35/O
                         net (fo=9, unplaced)         0.490    36.780    datapath/rf/div_sr_alu_n/store_remainder[4]_6[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    36.904 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[11]_i_58/O
                         net (fo=1, unplaced)         0.639    37.543    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[11]_i_58_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    38.063 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    38.072    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_29_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.189 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    38.189    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.306 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    38.306    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.423 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[11]_i_2__0/CO[3]
                         net (fo=75, unplaced)        1.010    39.433    datapath/rf/div_sr_alu_n/g_div_iteration[4].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    39.557 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[12]_i_7__0/O
                         net (fo=9, unplaced)         0.490    40.047    datapath/rf/div_sr_alu_n/store_remainder[5]_8[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    40.171 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[10]_i_54__0/O
                         net (fo=1, unplaced)         0.639    40.810    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[10]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.330 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    41.339    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_29_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.456 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    41.456    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.573 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    41.573    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.690 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[10]_i_2__0/CO[3]
                         net (fo=156, unplaced)       1.029    42.719    datapath/rf/div_sr_alu_n/g_div_iteration[5].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    42.843 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[11]_i_34__0/O
                         net (fo=9, unplaced)         0.490    43.333    datapath/rf/div_sr_alu_n/store_remainder[6]_10[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    43.457 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[9]_i_58/O
                         net (fo=1, unplaced)         0.639    44.096    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[9]_i_58_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    44.616 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    44.625    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_29_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.742 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    44.742    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.859 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    44.859    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.976 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[9]_i_2__0/CO[3]
                         net (fo=79, unplaced)        1.012    45.988    datapath/rf/div_sr_alu_n/g_div_iteration[6].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    46.112 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[10]_i_6__0/O
                         net (fo=9, unplaced)         0.490    46.602    datapath/rf/div_sr_alu_n/store_remainder[7]_12[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    46.726 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[8]_i_54__0/O
                         net (fo=1, unplaced)         0.639    47.365    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[8]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    47.885 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    47.894    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_29_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.011 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    48.011    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.128 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    48.128    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.245 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[8]_i_2__0/CO[3]
                         net (fo=153, unplaced)       1.028    49.273    datapath/rf/div_sr_alu_n/g_div_iteration[7].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    49.397 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[9]_i_19__0/O
                         net (fo=9, unplaced)         0.490    49.887    datapath/rf/div_sr_alu_n/store_remainder[8]_14[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    50.011 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[7]_i_58/O
                         net (fo=1, unplaced)         0.639    50.650    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[7]_i_58_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    51.170 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    51.179    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_29_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.296 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    51.296    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.413 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    51.413    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.530 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[7]_i_2__0/CO[3]
                         net (fo=83, unplaced)        1.013    52.543    datapath/rf/div_sr_alu_n/g_div_iteration[8].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    52.667 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[8]_i_5__0/O
                         net (fo=9, unplaced)         0.490    53.157    datapath/rf/div_sr_alu_n/store_remainder[9]_16[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    53.281 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[6]_i_47__0/O
                         net (fo=1, unplaced)         0.639    53.920    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[6]_i_47__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    54.440 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    54.449    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_29_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.566 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    54.566    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.683 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    54.683    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.800 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[6]_i_2__0/CO[3]
                         net (fo=150, unplaced)       1.028    55.828    datapath/rf/div_sr_alu_n/g_div_iteration[9].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    55.952 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[7]_i_18__0/O
                         net (fo=9, unplaced)         0.490    56.442    datapath/rf/div_sr_alu_n/store_remainder[10]_18[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    56.566 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[5]_i_55/O
                         net (fo=1, unplaced)         0.639    57.205    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[5]_i_55_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    57.725 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_29/CO[3]
                         net (fo=1, unplaced)         0.009    57.734    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_29_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.851 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    57.851    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.968 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    57.968    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.085 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[5]_i_2__0/CO[3]
                         net (fo=87, unplaced)        1.014    59.099    datapath/rf/div_sr_alu_n/g_div_iteration[10].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    59.223 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[6]_i_4__0/O
                         net (fo=9, unplaced)         0.490    59.713    datapath/rf/div_sr_alu_n/store_remainder[11]_20[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    59.837 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[4]_i_42__0/O
                         net (fo=1, unplaced)         0.639    60.476    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[4]_i_42__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    60.996 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_26/CO[3]
                         net (fo=1, unplaced)         0.009    61.005    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_26_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.122 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    61.122    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.239 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    61.239    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.356 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[4]_i_2__0/CO[3]
                         net (fo=147, unplaced)       1.027    62.383    datapath/rf/div_sr_alu_n/g_div_iteration[11].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    62.507 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[5]_i_3__0/O
                         net (fo=9, unplaced)         0.490    62.997    datapath/rf/div_sr_alu_n/store_remainder[12]_22[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    63.121 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[3]_i_44/O
                         net (fo=1, unplaced)         0.639    63.760    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[3]_i_44_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    64.280 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_26/CO[3]
                         net (fo=1, unplaced)         0.009    64.289    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_26_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.406 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    64.406    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.523 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    64.523    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.640 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[3]_i_2__0/CO[3]
                         net (fo=91, unplaced)        1.015    65.655    datapath/rf/div_sr_alu_n/g_div_iteration[12].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    65.779 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[4]_i_3__0/O
                         net (fo=9, unplaced)         0.490    66.269    datapath/rf/div_sr_alu_n/store_remainder[13]_24[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    66.393 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[2]_i_38__0/O
                         net (fo=1, unplaced)         0.639    67.032    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[2]_i_38__0_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    67.552 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_22/CO[3]
                         net (fo=1, unplaced)         0.009    67.561    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_22_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.678 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_12__0/CO[3]
                         net (fo=1, unplaced)         0.000    67.678    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_12__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.795 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000    67.795    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_3__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.912 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[2]_i_2__0/CO[3]
                         net (fo=144, unplaced)       1.027    68.939    datapath/rf/div_sr_alu_n/g_div_iteration[13].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    69.063 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[3]_i_2__0/O
                         net (fo=8, unplaced)         0.487    69.550    datapath/rf/div_sr_alu_n/store_remainder[14]_26[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    69.674 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[30]_i_119/O
                         net (fo=1, unplaced)         0.639    70.313    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[30]_i_119_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    70.833 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_87/CO[3]
                         net (fo=1, unplaced)         0.009    70.842    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_87_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.959 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_51__0/CO[3]
                         net (fo=1, unplaced)         0.000    70.959    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_51__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.076 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_15__0/CO[3]
                         net (fo=1, unplaced)         0.000    71.076    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_15__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.193 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_4__0/CO[3]
                         net (fo=88, unplaced)        1.014    72.207    datapath/rf/div_sr_alu_n/g_div_iteration[14].g_reg_iter.div_mod_a/less_than
                         LUT5 (Prop_lut5_I4_O)        0.124    72.331 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[2]_i_2__0/O
                         net (fo=4, unplaced)         0.473    72.804    datapath/rf/div_sr_alu_n/store_remainder[15]_28[1]
                         LUT6 (Prop_lut6_I1_O)        0.124    72.928 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[30]_i_127/O
                         net (fo=1, unplaced)         0.639    73.567    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new[30]_i_127_n_2
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    74.087 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_100/CO[3]
                         net (fo=1, unplaced)         0.009    74.096    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_100_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.213 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000    74.213    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_64_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.330 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_27__0/CO[3]
                         net (fo=1, unplaced)         0.000    74.330    datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_27__0_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.447 f  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.remainder_new_reg[30]_i_6__0/CO[3]
                         net (fo=32, unplaced)        0.989    75.436    datapath/rf/div_sr_alu_n/g_div_iteration[15].g_reg_iter.div_mod_a/less_than
                         LUT1 (Prop_lut1_I0_O)        0.124    75.560 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new[0]_i_1__0/O
                         net (fo=1, unplaced)         0.000    75.560    datapath/div_sr_alu_n/o_quotient[0]
                         FDRE                                         r  datapath/div_sr_alu_n/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    Y9                                                0.000    76.923 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    76.923    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    78.343 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    78.782    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    73.404 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.439    73.843    mmcm/clk_proc_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.934 r  mmcm/clkout1_buf/O
                         net (fo=1215, unplaced)      0.439    74.373    datapath/div_sr_alu_n/clock_processor
                         FDRE                                         r  datapath/div_sr_alu_n/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[0]/C
                         clock pessimism              0.481    74.854    
                         clock uncertainty           -0.221    74.633    
                         FDRE (Setup_fdre_C_D)        0.044    74.677    datapath/div_sr_alu_n/g_div_iteration[15].g_reg_iter.g_prep_pipe.quotient_new_reg[0]
  -------------------------------------------------------------------
                         required time                         74.677    
                         arrival time                         -75.560    
  -------------------------------------------------------------------
                         slack                                 -0.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.585ns  (arrival time - required time)
  Source:                 mem/mem_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -19.231ns  (clk_proc_clk_wiz_0 rise@0.000ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        0.967ns  (logic 0.630ns (65.143%)  route 0.337ns (34.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.158ns
    Source Clock Delay      (SCD):    -1.150ns = ( 18.081 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    19.489 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114    19.603    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.776    17.827 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, unplaced)         0.114    17.941    mmcm/clk_mem_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.967 r  mmcm/clkout2_buf/O
                         net (fo=352, unplaced)       0.114    18.081    mem/clock_mem
                         RAMB36E1                                     r  mem/mem_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585    18.666 r  mem/mem_reg_2_0/DOBDO[2]
                         net (fo=37, unplaced)        0.337    19.003    datapath/rf/insn_from_imem[12]
                         LUT6 (Prop_lut6_I4_O)        0.045    19.048 r  datapath/rf/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new[16]_i_1/O
                         net (fo=60, unplaced)        0.000    19.048    datapath/div_u_alu/A[0]
                         FDRE                                         r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.705    mmcm/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.705 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, unplaced)         0.259    -1.446    mmcm/clk_proc_clk_wiz_0
                         BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.417 r  mmcm/clkout1_buf/O
                         net (fo=1215, unplaced)      0.259    -1.158    datapath/div_u_alu/clock_processor
                         FDRE                                         r  datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[16]/C
                         clock pessimism              0.301    -0.857    
                         clock uncertainty            0.221    -0.636    
                         FDRE (Hold_fdre_C_D)         0.099    -0.537    datapath/div_u_alu/g_div_iteration[15].g_reg_iter.g_prep_pipe.dividend_new_reg[16]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          19.048    
  -------------------------------------------------------------------
                         slack                                 19.585    





