Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 77F7C4218B8;
	Wed,  1 Jul 2026 11:37:19 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1782905840; cv=none; b=BCeC0CA41sLoqftpB1UuNioagpGthffqyXxh/QV24qb6kt1UKyU3TAM9SG9DXlOqOMJLIwRlb/LaLtDOjLkRayRuI3PAUwNM/OHDPr/237i7pTz8MYgR7NZwKMoWNWQhtMSmKdiyRS+4/MlqOklMnsXClkwdEhgVCPVKQm3sz2I=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1782905840; c=relaxed/simple;
	bh=fFamLJXyVNWLfc4YsfADaYv0ySxF115qkDAdWhni5/o=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=hYRkUsumTviaOvo4P/xOvN6zyDLEjk3MXywQrWOWKWRn/qq/dr+r1dBcI/wMXMjuxjinyfvJ7Z6pyDrz3+QDJcL95otJH9j2mlq6ixm5gubOtZs+kWfJ5LumNXsugDjwXXkANviFXN8ejWNHgnq1u0AXh8+zXQFYZT5B1ubwDd8=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 869201F000E9;
	Wed,  1 Jul 2026 11:37:13 +0000 (UTC)
Message-ID: <df099fd8-6b6d-4b9e-80c4-0797d9ec5844@tuxon.dev>
Date: Wed, 1 Jul 2026 14:37:11 +0300
Precedence: bulk
X-Mailing-List: linux-renesas-soc@vger.kernel.org
List-Id: <linux-renesas-soc.vger.kernel.org>
List-Subscribe: <mailto:linux-renesas-soc+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-renesas-soc+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH] can: rcar_canfd: Change the initializing flow for clocks
 and resets
To: Biju <biju.das.au@gmail.com>, Marc Kleine-Budde <mkl@pengutronix.de>,
 Vincent Mailhol <mailhol@kernel.org>,
 Geert Uytterhoeven <geert+renesas@glider.be>,
 Magnus Damm <magnus.damm@gmail.com>, Philipp Zabel <p.zabel@pengutronix.de>
Cc: Tu Nguyen <tu.nguyen.xg@renesas.com>,
 Biju Das <biju.das.jz@bp.renesas.com>, Duy Nguyen
 <duy.nguyen.rh@renesas.com>,
 Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>,
 linux-can@vger.kernel.org, linux-renesas-soc@vger.kernel.org,
 linux-kernel@vger.kernel.org
References: <20260625135216.130450-1-biju.das.jz@bp.renesas.com>
Content-Language: en-US
From: Claudiu Beznea <claudiu.beznea@tuxon.dev>
In-Reply-To: <20260625135216.130450-1-biju.das.jz@bp.renesas.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit



On 6/25/26 16:51, Biju wrote:
> From: Tu Nguyen<tu.nguyen.xg@renesas.com>
> 
> Testing CANFD on RZ/G3E shows that many registers do not reset to their
> initial values with the current flow of deasserting resets first and then
> enabling clocks.
> 
> Based on the HW manual, clocks should be supplied first and the
> resets deasserted afterward.
> 
>   section 7.4.3 Procedure for Activating Modules: RZ/G2L
>   section 4.4.9.3 Procedure for Starting up Units: RZ/G3E
> 
> So, update the order of the initializing flow for resets and clocks
> to match the hardware manual, resetting all CANFD registers to their
> initial values. Also update rcar_canfd_global_deinit() to assert
> resets before disabling clocks, so the teardown path mirrors the new
> init ordering.
> 
> Fixes: 76e9353a80e9 ("can: rcar_canfd: Add support for RZ/G2L family")
> Signed-off-by: Tu Nguyen<tu.nguyen.xg@renesas.com>
> Signed-off-by: Biju Das<biju.das.jz@bp.renesas.com>

Tested-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
