<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>GDDR6 Channel Assignments for 2D NoC and DC Interfaces</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part48.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part50.htm">Next &gt;</a></p><p class="s7" style="padding-top: 17pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark52">&zwnj;</a>GDDR6 Channel Assignments for 2D NoC and DC Interfaces</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The reference design is configured to use channel 1 for all of the 2D NoC interfaces and channel 0 for all of the DC interfaces, so that the various AXI memory channels do not encounter conflict due to writing different values to the same memory space. However, it may be desirable in a user design for both of these interfaces to access the same address space in the memory, i.e., the 2D NoC writing to a memory location, and the DC interface reading from the same address or vice versa.</p><p style="text-indent: 0pt;text-align: left;"><span><img width="96" height="21" alt="image" src="Image_411.png"/></span></p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">gddr6_*_dc0</p><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">gddr6_*_dc0</p><p style="text-indent: 0pt;text-align: left;"/><p class="s8" style="padding-top: 3pt;padding-left: 3pt;text-indent: 0pt;text-align: left;">gddr6_*_dc0</p><p style="padding-top: 9pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">For the DC interfaces, only the        signals are driven.</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part48.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part50.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
