
*** Running vivado
    with args -log test_env.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source test_env.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 843.453 ; gain = 93.691
Command: read_checkpoint -auto_incremental -incremental G:/AC/mips/mips.srcs/utils_1/imports/synth_1/test_env.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from G:/AC/mips/mips.srcs/utils_1/imports/synth_1/test_env.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top test_env -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4528
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port regwrite is neither a static name nor a globally static expression [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:213]
WARNING: [Synth 8-1565] actual for formal port memwrite is neither a static name nor a globally static expression [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:248]
INFO: [Synth 8-638] synthesizing module 'test_env' [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:15]
INFO: [Synth 8-3491] module 'MPG' declared at 'G:/AC/mips/mips.srcs/sources_1/new/mpg.vhd:6' bound to instance 'mpg1' of component 'mpg' [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:157]
INFO: [Synth 8-638] synthesizing module 'MPG' [G:/AC/mips/mips.srcs/sources_1/new/mpg.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'MPG' (1#1) [G:/AC/mips/mips.srcs/sources_1/new/mpg.vhd:12]
INFO: [Synth 8-3491] module 'MPG' declared at 'G:/AC/mips/mips.srcs/sources_1/new/mpg.vhd:6' bound to instance 'mpg2' of component 'mpg' [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:163]
INFO: [Synth 8-3491] module 'ssd' declared at 'G:/AC/mips/mips.srcs/sources_1/new/ssd.vhd:6' bound to instance 'ssd1' of component 'ssd' [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:168]
INFO: [Synth 8-638] synthesizing module 'ssd' [G:/AC/mips/mips.srcs/sources_1/new/ssd.vhd:18]
INFO: [Synth 8-226] default block is never used [G:/AC/mips/mips.srcs/sources_1/new/ssd.vhd:35]
INFO: [Synth 8-226] default block is never used [G:/AC/mips/mips.srcs/sources_1/new/ssd.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ssd' (2#1) [G:/AC/mips/mips.srcs/sources_1/new/ssd.vhd:18]
INFO: [Synth 8-3491] module 'RAM' declared at 'G:/AC/mips/mips.srcs/sources_1/new/RAM.vhd:6' bound to instance 'ram1' of component 'RAM' [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:190]
INFO: [Synth 8-638] synthesizing module 'RAM' [G:/AC/mips/mips.srcs/sources_1/new/RAM.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'RAM' (3#1) [G:/AC/mips/mips.srcs/sources_1/new/RAM.vhd:15]
INFO: [Synth 8-3491] module 'IFetch' declared at 'G:/AC/mips/mips.srcs/sources_1/new/IFetch.vhd:6' bound to instance 'IFetch1' of component 'IFetch' [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:199]
INFO: [Synth 8-638] synthesizing module 'IFetch' [G:/AC/mips/mips.srcs/sources_1/new/IFetch.vhd:19]
WARNING: [Synth 8-614] signal 'pc_add' is read in the process but is not in the sensitivity list [G:/AC/mips/mips.srcs/sources_1/new/IFetch.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (4#1) [G:/AC/mips/mips.srcs/sources_1/new/IFetch.vhd:19]
INFO: [Synth 8-3491] module 'IDecode' declared at 'G:/AC/mips/mips.srcs/sources_1/new/IDecode.vhd:6' bound to instance 'IDecode1' of component 'IDecode' [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:210]
INFO: [Synth 8-638] synthesizing module 'IDecode' [G:/AC/mips/mips.srcs/sources_1/new/IDecode.vhd:21]
INFO: [Synth 8-3491] module 'reg_file' declared at 'G:/AC/mips/mips.srcs/sources_1/new/reg_file.vhd:6' bound to instance 'reg_file1' of component 'reg_file' [G:/AC/mips/mips.srcs/sources_1/new/IDecode.vhd:37]
INFO: [Synth 8-638] synthesizing module 'reg_file' [G:/AC/mips/mips.srcs/sources_1/new/reg_file.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (5#1) [G:/AC/mips/mips.srcs/sources_1/new/reg_file.vhd:20]
WARNING: [Synth 8-3848] Net sa in module/entity IDecode does not have driver. [G:/AC/mips/mips.srcs/sources_1/new/IDecode.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'IDecode' (6#1) [G:/AC/mips/mips.srcs/sources_1/new/IDecode.vhd:21]
INFO: [Synth 8-3491] module 'UC' declared at 'G:/AC/mips/mips.srcs/sources_1/new/UC.vhd:6' bound to instance 'UC1' of component 'UC' [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:223]
INFO: [Synth 8-638] synthesizing module 'UC' [G:/AC/mips/mips.srcs/sources_1/new/UC.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'UC' (7#1) [G:/AC/mips/mips.srcs/sources_1/new/UC.vhd:19]
INFO: [Synth 8-3491] module 'EX' declared at 'G:/AC/mips/mips.srcs/sources_1/new/EX.vhd:6' bound to instance 'EX1' of component 'EX' [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:235]
INFO: [Synth 8-638] synthesizing module 'EX' [G:/AC/mips/mips.srcs/sources_1/new/EX.vhd:19]
WARNING: [Synth 8-614] signal 'rezultat' is read in the process but is not in the sensitivity list [G:/AC/mips/mips.srcs/sources_1/new/EX.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'EX' (8#1) [G:/AC/mips/mips.srcs/sources_1/new/EX.vhd:19]
INFO: [Synth 8-3491] module 'MEM' declared at 'G:/AC/mips/mips.srcs/sources_1/new/MEM.vhd:6' bound to instance 'MEM1' of component 'MEM' [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MEM' [G:/AC/mips/mips.srcs/sources_1/new/MEM.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'MEM' (9#1) [G:/AC/mips/mips.srcs/sources_1/new/MEM.vhd:15]
INFO: [Synth 8-3491] module 'WB' declared at 'G:/AC/mips/mips.srcs/sources_1/new/WB.vhd:6' bound to instance 'WB1' of component 'WB' [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:255]
INFO: [Synth 8-638] synthesizing module 'WB' [G:/AC/mips/mips.srcs/sources_1/new/WB.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'WB' (10#1) [G:/AC/mips/mips.srcs/sources_1/new/WB.vhd:19]
WARNING: [Synth 8-3848] Net rdd1 in module/entity test_env does not have driver. [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:141]
WARNING: [Synth 8-3848] Net wr in module/entity test_env does not have driver. [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'test_env' (11#1) [G:/AC/mips/mips.srcs/sources_1/new/test_env.vhd:15]
WARNING: [Synth 8-7129] Port PC_next[12] in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_next[11] in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_next[10] in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_next[9] in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_next[8] in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_next[7] in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_next[6] in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_next[5] in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_next[4] in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_next[3] in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_next[2] in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_next[1] in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port PC_next[0] in module WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port sa in module IDecode is either unconnected or has no load
WARNING: [Synth 8-7129] Port en in module IDecode is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[15] in module IDecode is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[14] in module IDecode is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[13] in module IDecode is either unconnected or has no load
WARNING: [Synth 8-7129] Port ra[15] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ra[14] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ra[13] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ra[12] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ra[11] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ra[10] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ra[9] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ra[8] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ra[7] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ra[6] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ra[5] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port ra[4] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port wa[15] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port wa[14] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port wa[13] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port wa[12] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port wa[11] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port wa[10] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port wa[9] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port wa[8] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port wa[7] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port wa[6] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port wa[5] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port wa[4] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[4] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module test_env is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1577.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/AC/mips/mips.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [G:/AC/mips/mips.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/AC/mips/mips.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1577.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 1577.371 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---RAMs : 
	            1024K Bit	(65536 X 16 bit)          RAMs := 1     
	              256 Bit	(16 X 16 bit)          RAMs := 1     
+---Muxes : 
	 257 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   8 Input   16 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element ram1/RAM_reg was removed. 
WARNING: [Synth 8-7129] Port btn[4] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module test_env is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|test_env    | MEM1/ram_reg | 64 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 32     | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                      | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------------------+-----------+----------------------+-------------+
|test_env    | IDecode1/reg_file1/reg_file_reg | Implied   | 8 x 16               | RAM32M x 6  | 
+------------+---------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|test_env    | MEM1/ram_reg | 64 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 32     | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+---------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                      | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------------------+-----------+----------------------+-------------+
|test_env    | IDecode1/reg_file1/reg_file_reg | Implied   | 8 x 16               | RAM32M x 6  | 
+------------+---------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MEM1/ram_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    16|
|3     |LUT1     |    11|
|4     |LUT2     |     6|
|5     |LUT3     |    36|
|6     |LUT4     |    39|
|7     |LUT5     |    83|
|8     |LUT6     |    92|
|9     |MUXF7    |    18|
|10    |RAM32M   |     6|
|11    |RAMB36E1 |    32|
|17    |FDRE     |    38|
|18    |IBUF     |     6|
|19    |OBUF     |    27|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1577.371 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1577.371 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1577.371 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1577.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1577.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

Synth Design complete, checksum: 8020af0b
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 85 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1577.371 ; gain = 709.062
INFO: [Common 17-1381] The checkpoint 'G:/AC/mips/mips.runs/synth_1/test_env.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_env_utilization_synth.rpt -pb test_env_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 08:22:26 2022...
