Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 18 13:30:32 2022
| Host         : LLegion running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation
| Design       : alu
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A2[5]
                            (input port)
  Destination:            AR[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.886ns  (logic 4.822ns (23.089%)  route 16.064ns (76.911%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT1=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  A2[5] (IN)
                         net (fo=0)                   0.000     0.000    A2[5]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  A2_IBUF[5]_inst/O
                         net (fo=889, routed)         8.015     8.979    A2_IBUF[5]
    SLICE_X106Y112       LUT1 (Prop_lut1_I0_O)        0.124     9.103 r  AR_OBUF[26]_inst_i_21/O
                         net (fo=1, routed)           0.000     9.103    AR_OBUF[26]_inst_i_21_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.504 r  AR_OBUF[26]_inst_i_11/CO[3]
                         net (fo=4, routed)           1.373    10.877    AR_OBUF[26]_inst_i_11_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I3_O)        0.152    11.029 r  AR_OBUF[25]_inst_i_12/O
                         net (fo=2, routed)           1.046    12.076    AR_OBUF[25]_inst_i_12_n_0
    SLICE_X102Y109       LUT6 (Prop_lut6_I5_O)        0.326    12.402 r  AR_OBUF[23]_inst_i_12/O
                         net (fo=12, routed)          2.753    15.155    AR_OBUF[23]_inst_i_12_n_0
    SLICE_X109Y108       LUT6 (Prop_lut6_I5_O)        0.124    15.279 r  AR_OBUF[21]_inst_i_5/O
                         net (fo=1, routed)           0.814    16.093    AR_OBUF[21]_inst_i_5_n_0
    SLICE_X110Y108       LUT6 (Prop_lut6_I3_O)        0.124    16.217 r  AR_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           2.062    18.279    AR_OBUF[21]
    H18                  OBUF (Prop_obuf_I_O)         2.607    20.886 r  AR_OBUF[21]_inst/O
                         net (fo=0)                   0.000    20.886    AR[21]
    H18                                                               r  AR[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2[5]
                            (input port)
  Destination:            AR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.786ns  (logic 5.004ns (24.074%)  route 15.782ns (75.926%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT1=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  A2[5] (IN)
                         net (fo=0)                   0.000     0.000    A2[5]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  A2_IBUF[5]_inst/O
                         net (fo=889, routed)         8.015     8.979    A2_IBUF[5]
    SLICE_X106Y112       LUT1 (Prop_lut1_I0_O)        0.124     9.103 r  AR_OBUF[26]_inst_i_21/O
                         net (fo=1, routed)           0.000     9.103    AR_OBUF[26]_inst_i_21_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.504 r  AR_OBUF[26]_inst_i_11/CO[3]
                         net (fo=4, routed)           1.373    10.877    AR_OBUF[26]_inst_i_11_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I3_O)        0.152    11.029 r  AR_OBUF[25]_inst_i_12/O
                         net (fo=2, routed)           1.046    12.076    AR_OBUF[25]_inst_i_12_n_0
    SLICE_X102Y109       LUT6 (Prop_lut6_I5_O)        0.326    12.402 r  AR_OBUF[23]_inst_i_12/O
                         net (fo=12, routed)          1.404    13.806    AR_OBUF[23]_inst_i_12_n_0
    SLICE_X103Y105       LUT6 (Prop_lut6_I3_O)        0.124    13.930 r  AR_OBUF[5]_inst_i_14/O
                         net (fo=1, routed)           1.090    15.020    AR_OBUF[5]_inst_i_14_n_0
    SLICE_X102Y101       LUT6 (Prop_lut6_I5_O)        0.124    15.144 r  AR_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.965    16.109    AR_OBUF[5]_inst_i_5_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I5_O)        0.124    16.233 r  AR_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.889    18.121    AR_OBUF[5]
    L15                  OBUF (Prop_obuf_I_O)         2.665    20.786 r  AR_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.786    AR[5]
    L15                                                               r  AR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2[5]
                            (input port)
  Destination:            AR[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.414ns  (logic 4.820ns (23.613%)  route 15.593ns (76.387%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT1=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  A2[5] (IN)
                         net (fo=0)                   0.000     0.000    A2[5]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  A2_IBUF[5]_inst/O
                         net (fo=889, routed)         8.015     8.979    A2_IBUF[5]
    SLICE_X106Y112       LUT1 (Prop_lut1_I0_O)        0.124     9.103 r  AR_OBUF[26]_inst_i_21/O
                         net (fo=1, routed)           0.000     9.103    AR_OBUF[26]_inst_i_21_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.504 r  AR_OBUF[26]_inst_i_11/CO[3]
                         net (fo=4, routed)           1.373    10.877    AR_OBUF[26]_inst_i_11_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I3_O)        0.152    11.029 r  AR_OBUF[25]_inst_i_12/O
                         net (fo=2, routed)           1.046    12.076    AR_OBUF[25]_inst_i_12_n_0
    SLICE_X102Y109       LUT6 (Prop_lut6_I5_O)        0.326    12.402 r  AR_OBUF[23]_inst_i_12/O
                         net (fo=12, routed)          2.373    14.774    AR_OBUF[23]_inst_i_12_n_0
    SLICE_X112Y109       LUT6 (Prop_lut6_I5_O)        0.124    14.898 r  AR_OBUF[23]_inst_i_5/O
                         net (fo=1, routed)           0.663    15.562    AR_OBUF[23]_inst_i_5_n_0
    SLICE_X112Y109       LUT6 (Prop_lut6_I3_O)        0.124    15.686 r  AR_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           2.123    17.808    AR_OBUF[23]
    H17                  OBUF (Prop_obuf_I_O)         2.605    20.414 r  AR_OBUF[23]_inst/O
                         net (fo=0)                   0.000    20.414    AR[23]
    H17                                                               r  AR[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2[5]
                            (input port)
  Destination:            AR[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.288ns  (logic 4.821ns (23.762%)  route 15.467ns (76.238%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT1=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  A2[5] (IN)
                         net (fo=0)                   0.000     0.000    A2[5]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  A2_IBUF[5]_inst/O
                         net (fo=889, routed)         8.015     8.979    A2_IBUF[5]
    SLICE_X106Y112       LUT1 (Prop_lut1_I0_O)        0.124     9.103 r  AR_OBUF[26]_inst_i_21/O
                         net (fo=1, routed)           0.000     9.103    AR_OBUF[26]_inst_i_21_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.504 r  AR_OBUF[26]_inst_i_11/CO[3]
                         net (fo=4, routed)           1.373    10.877    AR_OBUF[26]_inst_i_11_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I3_O)        0.152    11.029 r  AR_OBUF[25]_inst_i_12/O
                         net (fo=2, routed)           1.046    12.076    AR_OBUF[25]_inst_i_12_n_0
    SLICE_X102Y109       LUT6 (Prop_lut6_I5_O)        0.326    12.402 r  AR_OBUF[23]_inst_i_12/O
                         net (fo=12, routed)          2.518    14.920    AR_OBUF[23]_inst_i_12_n_0
    SLICE_X109Y108       LUT6 (Prop_lut6_I5_O)        0.124    15.044 r  AR_OBUF[19]_inst_i_5/O
                         net (fo=1, routed)           0.433    15.477    AR_OBUF[19]_inst_i_5_n_0
    SLICE_X109Y108       LUT6 (Prop_lut6_I3_O)        0.124    15.601 r  AR_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           2.081    17.682    AR_OBUF[19]
    F20                  OBUF (Prop_obuf_I_O)         2.606    20.288 r  AR_OBUF[19]_inst/O
                         net (fo=0)                   0.000    20.288    AR[19]
    F20                                                               r  AR[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2[5]
                            (input port)
  Destination:            AR[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.206ns  (logic 4.958ns (24.539%)  route 15.247ns (75.461%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT1=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  A2[5] (IN)
                         net (fo=0)                   0.000     0.000    A2[5]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  A2_IBUF[5]_inst/O
                         net (fo=889, routed)         7.604     8.568    A2_IBUF[5]
    SLICE_X100Y112       LUT1 (Prop_lut1_I0_O)        0.124     8.692 r  AR_OBUF[29]_inst_i_18/O
                         net (fo=1, routed)           0.000     8.692    AR_OBUF[29]_inst_i_18_n_0
    SLICE_X100Y112       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.225 r  AR_OBUF[29]_inst_i_14/CO[3]
                         net (fo=4, routed)           0.952    10.177    AR_OBUF[29]_inst_i_14_n_0
    SLICE_X101Y109       LUT5 (Prop_lut5_I3_O)        0.124    10.301 r  AR_OBUF[28]_inst_i_13/O
                         net (fo=2, routed)           0.970    11.271    AR_OBUF[28]_inst_i_13_n_0
    SLICE_X102Y109       LUT6 (Prop_lut6_I5_O)        0.124    11.395 r  AR_OBUF[26]_inst_i_8/O
                         net (fo=13, routed)          2.161    13.555    AR_OBUF[26]_inst_i_8_n_0
    SLICE_X113Y103       LUT6 (Prop_lut6_I1_O)        0.124    13.679 r  AR_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.939    14.619    AR_OBUF[10]_inst_i_11_n_0
    SLICE_X111Y101       LUT6 (Prop_lut6_I5_O)        0.124    14.743 r  AR_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           0.712    15.455    AR_OBUF[10]_inst_i_5_n_0
    SLICE_X113Y101       LUT6 (Prop_lut6_I5_O)        0.124    15.579 r  AR_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.909    17.488    AR_OBUF[10]
    K14                  OBUF (Prop_obuf_I_O)         2.717    20.206 r  AR_OBUF[10]_inst/O
                         net (fo=0)                   0.000    20.206    AR[10]
    K14                                                               r  AR[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2[5]
                            (input port)
  Destination:            AR[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.181ns  (logic 4.832ns (23.945%)  route 15.348ns (76.055%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT1=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  A2[5] (IN)
                         net (fo=0)                   0.000     0.000    A2[5]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  A2_IBUF[5]_inst/O
                         net (fo=889, routed)         8.015     8.979    A2_IBUF[5]
    SLICE_X106Y112       LUT1 (Prop_lut1_I0_O)        0.124     9.103 r  AR_OBUF[26]_inst_i_21/O
                         net (fo=1, routed)           0.000     9.103    AR_OBUF[26]_inst_i_21_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.504 r  AR_OBUF[26]_inst_i_11/CO[3]
                         net (fo=4, routed)           1.373    10.877    AR_OBUF[26]_inst_i_11_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I3_O)        0.152    11.029 r  AR_OBUF[25]_inst_i_12/O
                         net (fo=2, routed)           1.046    12.076    AR_OBUF[25]_inst_i_12_n_0
    SLICE_X102Y109       LUT6 (Prop_lut6_I5_O)        0.326    12.402 r  AR_OBUF[23]_inst_i_12/O
                         net (fo=12, routed)          2.231    14.632    AR_OBUF[23]_inst_i_12_n_0
    SLICE_X112Y107       LUT6 (Prop_lut6_I5_O)        0.124    14.756 r  AR_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.680    15.436    AR_OBUF[15]_inst_i_5_n_0
    SLICE_X112Y107       LUT6 (Prop_lut6_I3_O)        0.124    15.560 r  AR_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.003    17.563    AR_OBUF[15]
    H20                  OBUF (Prop_obuf_I_O)         2.617    20.181 r  AR_OBUF[15]_inst/O
                         net (fo=0)                   0.000    20.181    AR[15]
    H20                                                               r  AR[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2[5]
                            (input port)
  Destination:            AR[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.043ns  (logic 4.954ns (24.718%)  route 15.089ns (75.282%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT1=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  A2[5] (IN)
                         net (fo=0)                   0.000     0.000    A2[5]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  A2_IBUF[5]_inst/O
                         net (fo=889, routed)         8.015     8.979    A2_IBUF[5]
    SLICE_X106Y112       LUT1 (Prop_lut1_I0_O)        0.124     9.103 r  AR_OBUF[26]_inst_i_21/O
                         net (fo=1, routed)           0.000     9.103    AR_OBUF[26]_inst_i_21_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.504 r  AR_OBUF[26]_inst_i_11/CO[3]
                         net (fo=4, routed)           1.373    10.877    AR_OBUF[26]_inst_i_11_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I3_O)        0.152    11.029 r  AR_OBUF[25]_inst_i_12/O
                         net (fo=2, routed)           1.046    12.076    AR_OBUF[25]_inst_i_12_n_0
    SLICE_X102Y109       LUT6 (Prop_lut6_I5_O)        0.326    12.402 r  AR_OBUF[23]_inst_i_12/O
                         net (fo=12, routed)          1.366    13.767    AR_OBUF[23]_inst_i_12_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I5_O)        0.124    13.891 r  AR_OBUF[11]_inst_i_15/O
                         net (fo=1, routed)           0.433    14.325    AR_OBUF[11]_inst_i_15_n_0
    SLICE_X106Y105       LUT6 (Prop_lut6_I5_O)        0.124    14.449 r  AR_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.972    15.421    AR_OBUF[11]_inst_i_6_n_0
    SLICE_X112Y104       LUT6 (Prop_lut6_I5_O)        0.124    15.545 r  AR_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.883    17.428    AR_OBUF[11]
    G15                  OBUF (Prop_obuf_I_O)         2.615    20.043 r  AR_OBUF[11]_inst/O
                         net (fo=0)                   0.000    20.043    AR[11]
    G15                                                               r  AR[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2[5]
                            (input port)
  Destination:            AR[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.014ns  (logic 4.804ns (24.005%)  route 15.210ns (75.995%))
  Logic Levels:           8  (CARRY4=1 IBUF=1 LUT1=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  A2[5] (IN)
                         net (fo=0)                   0.000     0.000    A2[5]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  A2_IBUF[5]_inst/O
                         net (fo=889, routed)         8.015     8.979    A2_IBUF[5]
    SLICE_X106Y112       LUT1 (Prop_lut1_I0_O)        0.124     9.103 r  AR_OBUF[26]_inst_i_21/O
                         net (fo=1, routed)           0.000     9.103    AR_OBUF[26]_inst_i_21_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.504 r  AR_OBUF[26]_inst_i_11/CO[3]
                         net (fo=4, routed)           1.373    10.877    AR_OBUF[26]_inst_i_11_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I3_O)        0.152    11.029 r  AR_OBUF[25]_inst_i_12/O
                         net (fo=2, routed)           1.046    12.076    AR_OBUF[25]_inst_i_12_n_0
    SLICE_X102Y109       LUT6 (Prop_lut6_I5_O)        0.326    12.402 r  AR_OBUF[23]_inst_i_12/O
                         net (fo=12, routed)          2.348    14.750    AR_OBUF[23]_inst_i_12_n_0
    SLICE_X111Y107       LUT6 (Prop_lut6_I5_O)        0.124    14.874 r  AR_OBUF[17]_inst_i_5/O
                         net (fo=1, routed)           0.505    15.379    AR_OBUF[17]_inst_i_5_n_0
    SLICE_X110Y107       LUT6 (Prop_lut6_I3_O)        0.124    15.503 r  AR_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           1.922    17.425    AR_OBUF[17]
    G18                  OBUF (Prop_obuf_I_O)         2.590    20.014 r  AR_OBUF[17]_inst/O
                         net (fo=0)                   0.000    20.014    AR[17]
    G18                                                               r  AR[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2[5]
                            (input port)
  Destination:            AR[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.011ns  (logic 5.053ns (25.250%)  route 14.958ns (74.750%))
  Logic Levels:           9  (CARRY4=1 IBUF=1 LUT1=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  A2[5] (IN)
                         net (fo=0)                   0.000     0.000    A2[5]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  A2_IBUF[5]_inst/O
                         net (fo=889, routed)         8.015     8.979    A2_IBUF[5]
    SLICE_X106Y112       LUT1 (Prop_lut1_I0_O)        0.124     9.103 r  AR_OBUF[26]_inst_i_21/O
                         net (fo=1, routed)           0.000     9.103    AR_OBUF[26]_inst_i_21_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.504 r  AR_OBUF[26]_inst_i_11/CO[3]
                         net (fo=4, routed)           1.373    10.877    AR_OBUF[26]_inst_i_11_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I3_O)        0.152    11.029 r  AR_OBUF[25]_inst_i_12/O
                         net (fo=2, routed)           1.046    12.076    AR_OBUF[25]_inst_i_12_n_0
    SLICE_X102Y109       LUT6 (Prop_lut6_I5_O)        0.326    12.402 r  AR_OBUF[23]_inst_i_12/O
                         net (fo=12, routed)          0.742    13.143    AR_OBUF[23]_inst_i_12_n_0
    SLICE_X104Y105       LUT6 (Prop_lut6_I5_O)        0.124    13.267 r  AR_OBUF[9]_inst_i_11/O
                         net (fo=1, routed)           0.983    14.251    AR_OBUF[9]_inst_i_11_n_0
    SLICE_X104Y101       LUT6 (Prop_lut6_I5_O)        0.124    14.375 r  AR_OBUF[9]_inst_i_5/O
                         net (fo=1, routed)           0.891    15.265    AR_OBUF[9]_inst_i_5_n_0
    SLICE_X113Y101       LUT6 (Prop_lut6_I5_O)        0.124    15.389 r  AR_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.908    17.297    AR_OBUF[9]
    J14                  OBUF (Prop_obuf_I_O)         2.714    20.011 r  AR_OBUF[9]_inst/O
                         net (fo=0)                   0.000    20.011    AR[9]
    J14                                                               r  AR[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A2[5]
                            (input port)
  Destination:            AR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.793ns  (logic 5.074ns (25.633%)  route 14.720ns (74.367%))
  Logic Levels:           10  (CARRY4=2 IBUF=1 LUT1=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  A2[5] (IN)
                         net (fo=0)                   0.000     0.000    A2[5]
    R16                  IBUF (Prop_ibuf_I_O)         0.964     0.964 f  A2_IBUF[5]_inst/O
                         net (fo=889, routed)         7.913     8.877    A2_IBUF[5]
    SLICE_X103Y103       LUT1 (Prop_lut1_I0_O)        0.124     9.001 r  AR_OBUF[23]_inst_i_33/O
                         net (fo=1, routed)           0.000     9.001    AR_OBUF[23]_inst_i_33_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.402 r  AR_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     9.402    AR_OBUF[23]_inst_i_26_n_0
    SLICE_X103Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.516 r  AR_OBUF[23]_inst_i_13/CO[3]
                         net (fo=4, routed)           1.429    10.944    AR_OBUF[23]_inst_i_13_n_0
    SLICE_X99Y106        LUT5 (Prop_lut5_I3_O)        0.152    11.096 r  AR_OBUF[22]_inst_i_20/O
                         net (fo=2, routed)           0.801    11.897    AR_OBUF[22]_inst_i_20_n_0
    SLICE_X103Y106       LUT6 (Prop_lut6_I5_O)        0.326    12.223 r  AR_OBUF[6]_inst_i_20/O
                         net (fo=10, routed)          0.842    13.065    AR_OBUF[6]_inst_i_20_n_0
    SLICE_X102Y103       LUT4 (Prop_lut4_I3_O)        0.124    13.189 r  AR_OBUF[2]_inst_i_12/O
                         net (fo=1, routed)           0.975    14.163    AR_OBUF[2]_inst_i_12_n_0
    SLICE_X100Y102       LUT6 (Prop_lut6_I0_O)        0.124    14.287 r  AR_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.830    15.118    AR_OBUF[2]_inst_i_3_n_0
    SLICE_X102Y102       LUT6 (Prop_lut6_I1_O)        0.124    15.242 r  AR_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.931    17.172    AR_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         2.621    19.793 r  AR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.793    AR[2]
    K16                                                               r  AR[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OP[0]
                            (input port)
  Destination:            AR[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.560ns (56.818%)  route 1.186ns (43.182%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  OP[0] (IN)
                         net (fo=0)                   0.000     0.000    OP[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  OP_IBUF[0]_inst/O
                         net (fo=56, routed)          0.634     0.871    OP_IBUF[0]
    SLICE_X112Y101       LUT6 (Prop_lut6_I5_O)        0.045     0.916 r  AR_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.111     1.027    AR_OBUF[10]_inst_i_4_n_0
    SLICE_X113Y101       LUT6 (Prop_lut6_I4_O)        0.045     1.072 r  AR_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.440     1.513    AR_OBUF[10]
    K14                  OBUF (Prop_obuf_I_O)         1.233     2.746 r  AR_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.746    AR[10]
    K14                                                               r  AR[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[0]
                            (input port)
  Destination:            AR[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.557ns (56.676%)  route 1.190ns (43.324%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  OP[0] (IN)
                         net (fo=0)                   0.000     0.000    OP[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  OP_IBUF[0]_inst/O
                         net (fo=56, routed)          0.671     0.908    OP_IBUF[0]
    SLICE_X113Y101       LUT6 (Prop_lut6_I3_O)        0.045     0.953 r  AR_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.082     1.035    AR_OBUF[9]_inst_i_4_n_0
    SLICE_X113Y101       LUT6 (Prop_lut6_I4_O)        0.045     1.080 r  AR_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.437     1.517    AR_OBUF[9]
    J14                  OBUF (Prop_obuf_I_O)         1.230     2.747 r  AR_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.747    AR[9]
    J14                                                               r  AR[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[0]
                            (input port)
  Destination:            AR[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.511ns (54.736%)  route 1.250ns (45.264%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  OP[0] (IN)
                         net (fo=0)                   0.000     0.000    OP[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  OP_IBUF[0]_inst/O
                         net (fo=56, routed)          0.551     0.788    OP_IBUF[0]
    SLICE_X112Y100       LUT6 (Prop_lut6_I3_O)        0.045     0.833 r  AR_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.279     1.112    AR_OBUF[8]_inst_i_4_n_0
    SLICE_X113Y101       LUT6 (Prop_lut6_I4_O)        0.045     1.157 r  AR_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.419     1.577    AR_OBUF[8]
    N15                  OBUF (Prop_obuf_I_O)         1.184     2.761 r  AR_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.761    AR[8]
    N15                                                               r  AR[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[1]
                            (input port)
  Destination:            AR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.779ns  (logic 1.513ns (54.455%)  route 1.266ns (45.545%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  OP[1] (IN)
                         net (fo=0)                   0.000     0.000    OP[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  OP_IBUF[1]_inst/O
                         net (fo=54, routed)          0.622     0.864    OP_IBUF[1]
    SLICE_X111Y99        LUT6 (Prop_lut6_I2_O)        0.045     0.909 r  AR_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.220     1.129    AR_OBUF[5]_inst_i_3_n_0
    SLICE_X111Y99        LUT6 (Prop_lut6_I3_O)        0.045     1.174 r  AR_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.424     1.598    AR_OBUF[5]
    L15                  OBUF (Prop_obuf_I_O)         1.182     2.779 r  AR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.779    AR[5]
    L15                                                               r  AR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[0]
                            (input port)
  Destination:            AR[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 1.459ns (49.584%)  route 1.484ns (50.416%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  OP[0] (IN)
                         net (fo=0)                   0.000     0.000    OP[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  OP_IBUF[0]_inst/O
                         net (fo=56, routed)          0.696     0.933    OP_IBUF[0]
    SLICE_X112Y101       LUT6 (Prop_lut6_I5_O)        0.045     0.978 r  AR_OBUF[11]_inst_i_5/O
                         net (fo=1, routed)           0.364     1.342    AR_OBUF[11]_inst_i_5_n_0
    SLICE_X112Y104       LUT6 (Prop_lut6_I4_O)        0.045     1.387 r  AR_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.424     1.811    AR_OBUF[11]
    G15                  OBUF (Prop_obuf_I_O)         1.132     2.943 r  AR_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.943    AR[11]
    G15                                                               r  AR[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ANEG
                            (input port)
  Destination:            AR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.039ns  (logic 1.587ns (52.210%)  route 1.452ns (47.790%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  ANEG (IN)
                         net (fo=0)                   0.000     0.000    ANEG
    V12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  ANEG_IBUF_inst/O
                         net (fo=97, routed)          0.465     0.725    ANEG_IBUF
    SLICE_X111Y98        LUT6 (Prop_lut6_I2_O)        0.045     0.770 r  AR_OBUF[7]_inst_i_16/O
                         net (fo=7, routed)           0.455     1.225    AR_OBUF[7]_inst_i_16_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I1_O)        0.045     1.270 r  AR_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.056     1.326    AR_OBUF[3]_inst_i_7_n_0
    SLICE_X104Y103       LUT6 (Prop_lut6_I5_O)        0.045     1.371 r  AR_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.476     1.847    AR_OBUF[3]
    M15                  OBUF (Prop_obuf_I_O)         1.192     3.039 r  AR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.039    AR[3]
    M15                                                               r  AR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ANEG
                            (input port)
  Destination:            AR[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.070ns  (logic 1.585ns (51.627%)  route 1.485ns (48.373%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  ANEG (IN)
                         net (fo=0)                   0.000     0.000    ANEG
    V12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  ANEG_IBUF_inst/O
                         net (fo=97, routed)          0.716     0.976    ANEG_IBUF
    SLICE_X111Y101       LUT6 (Prop_lut6_I2_O)        0.045     1.021 r  AR_OBUF[6]_inst_i_14/O
                         net (fo=5, routed)           0.155     1.176    AR_OBUF[6]_inst_i_14_n_0
    SLICE_X110Y100       LUT6 (Prop_lut6_I0_O)        0.045     1.221 r  AR_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.291     1.512    AR_OBUF[4]_inst_i_5_n_0
    SLICE_X106Y103       LUT6 (Prop_lut6_I3_O)        0.045     1.557 r  AR_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.323     1.880    AR_OBUF[4]
    M14                  OBUF (Prop_obuf_I_O)         1.190     3.070 r  AR_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.070    AR[4]
    M14                                                               r  AR[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ANEG
                            (input port)
  Destination:            AR[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.073ns  (logic 1.599ns (52.034%)  route 1.474ns (47.966%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  ANEG (IN)
                         net (fo=0)                   0.000     0.000    ANEG
    V12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  ANEG_IBUF_inst/O
                         net (fo=97, routed)          0.542     0.802    ANEG_IBUF
    SLICE_X111Y100       LUT6 (Prop_lut6_I2_O)        0.045     0.847 r  AR_OBUF[6]_inst_i_19/O
                         net (fo=6, routed)           0.299     1.146    AR_OBUF[6]_inst_i_19_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I5_O)        0.045     1.191 r  AR_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.181     1.372    AR_OBUF[6]_inst_i_6_n_0
    SLICE_X111Y102       LUT6 (Prop_lut6_I4_O)        0.045     1.417 r  AR_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.452     1.869    AR_OBUF[6]
    L14                  OBUF (Prop_obuf_I_O)         1.205     3.073 r  AR_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.073    AR[6]
    L14                                                               r  AR[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[2]
                            (input port)
  Destination:            AR[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.076ns  (logic 1.496ns (48.657%)  route 1.579ns (51.343%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  OP[2] (IN)
                         net (fo=0)                   0.000     0.000    OP[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  OP_IBUF[2]_inst/O
                         net (fo=159, routed)         0.721     0.966    OP_IBUF[2]
    SLICE_X112Y100       LUT6 (Prop_lut6_I2_O)        0.045     1.011 r  AR_OBUF[14]_inst_i_10/O
                         net (fo=1, routed)           0.250     1.261    AR_OBUF[14]_inst_i_10_n_0
    SLICE_X112Y101       LUT6 (Prop_lut6_I1_O)        0.045     1.306 r  AR_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.168     1.474    AR_OBUF[14]_inst_i_7_n_0
    SLICE_X112Y104       LUT6 (Prop_lut6_I5_O)        0.045     1.519 r  AR_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.440     1.959    AR_OBUF[14]
    G19                  OBUF (Prop_obuf_I_O)         1.117     3.076 r  AR_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.076    AR[14]
    G19                                                               r  AR[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ANEG
                            (input port)
  Destination:            AR[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.099ns  (logic 1.576ns (50.877%)  route 1.522ns (49.123%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  ANEG (IN)
                         net (fo=0)                   0.000     0.000    ANEG
    V12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 f  ANEG_IBUF_inst/O
                         net (fo=97, routed)          0.465     0.725    ANEG_IBUF
    SLICE_X111Y98        LUT6 (Prop_lut6_I2_O)        0.045     0.770 r  AR_OBUF[7]_inst_i_16/O
                         net (fo=7, routed)           0.394     1.164    AR_OBUF[7]_inst_i_16_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I2_O)        0.045     1.209 r  AR_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.283     1.492    AR_OBUF[7]_inst_i_6_n_0
    SLICE_X110Y105       LUT6 (Prop_lut6_I4_O)        0.045     1.537 r  AR_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.380     1.917    AR_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.182     3.099 r  AR_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.099    AR[7]
    N16                                                               r  AR[7] (OUT)
  -------------------------------------------------------------------    -------------------





