;
; Copyright (c) 2016, CJE Micro's Ltd
; All rights reserved.
;
; Redistribution and use in source and binary forms, with or without
; modification, are permitted provided that the following conditions are met: 
;     * Redistributions of source code must retain the above copyright
;       notice, this list of conditions and the following disclaimer.
;     * Redistributions in binary form must reproduce the above copyright
;       notice, this list of conditions and the following disclaimer in the
;       documentation and/or other materials provided with the distribution.
;     * Neither the name of RISC OS Open Ltd nor the names of its contributors
;       may be used to endorse or promote products derived from this software
;       without specific prior written permission.
; 
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
; IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
; ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
; LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
; CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
; SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
; INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
; CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
; ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
; POSSIBILITY OF SUCH DAMAGE.
;

        EXPORT  SATA_Init
        IMPORT  memcpy

        GET     ListOpts
        GET     Macros
        GET     APCS/$APCS
        GET     OSEntries
        GET     hdr/omap543x
        GET     hdr/StaticWS

sb      RN      9

; RISC OS device number for controller's IRQ line
SATA_IRQ                        *       OMAP54XX_IRQ_SATA

        AREA    |Asm$$Code|, CODE, READONLY, PIC

        MACRO
$class  HALDeviceField $field, $value
        LCLS    myvalue
      [ "$value" = ""
myvalue SETS    "$field"
      |
myvalue SETS    "$value"
      ]
        ASSERT  . - %A0 = HALDevice_$class$field
      [ ?HALDevice_$class$field = 2
        DCW     $myvalue
   ELIF ?HALDevice_$class$field = 4
        DCD     $myvalue
      |
        %       ?HALDevice_$class$field
      ]
        MEND

; Template for device block

Template
0
        HALDeviceField Type,            HALDeviceType_ExpCtl + HALDeviceExpCtl_AHCI
        HALDeviceField ID,              HALDeviceID_AHCI_SynopsisDWC
        HALDeviceField Location,        HALDeviceBus_Sys + HALDeviceSysBus_NoC
        HALDeviceField Version,         HALDeviceAHCI_MajorVersion_SATADriver
        HALDeviceField Description
        HALDeviceField Address,         0 ; patched up at initialisation
        HALDeviceField Reserved1,       0
        HALDeviceField Activate
        HALDeviceField Deactivate
        HALDeviceField Reset
        HALDeviceField Sleep
        HALDeviceField Device,          SATA_IRQ
        HALDeviceField TestIRQ
        HALDeviceField ClearIRQ,        0
        HALDeviceField Reserved2,       0
AHCI    HALDeviceField Flags,           0
        %       %A0 + HALDevice_AHCISize - .
        ASSERT  . - %A0 = :INDEX: SATASB
        DCD     0                       ; patched up at initialisation
        ASSERT  . - %A0 = SATA_DeviceSize

        ; Initialise the SATA HAL device
SATA_Init ROUT
        FunctionEntry
        ADRL    a1, SATAWS
        ADR     a2, Template
        MOV     a3, #SATA_DeviceSize
        BL      memcpy

        ADRL    a1, SATAWS
        STR     sb, SATASB

        LDR     ip, L4_Core_Log
        ADD     ip, ip, #L4_SATA - L4_Core
        STR     ip, [a1, #HALDevice_Address]

        MOV     a2, a1
        MOV     a1, #0 ; flags
        Pull    "lr"
        LDR     pc, OSentries+4*OS_AddDevice ; tail call

Description DATA
        =       "OMAP5 SATA advanced host controller", 0
        ALIGN

NOPEntry ROUT
        Return  , LinkNotStacked

Activate ROUT
        FunctionEntry "sb"
        LDR     sb, SATASB

        ; This is where PHY initialisation would go, but it seems that u-Boot
        ; has already done this for us. It's probably best to leave the PHY
        ; alone, since any future board revisions can be then expected to be
        ; handled on our behalf by the u-Boot maintainers.

        MOV     a1, #1
        Return  "sb"

Deactivate * NOPEntry

Reset * NOPEntry

Sleep ROUT
        ; Could probably turn clock to controller on/off to
        ; save power, but for now don't support power saving
        MOV     a1, #0
        Return  , LinkNotStacked

TestIRQ ROUT
        ; Not a shared interrupt, so it must be our fault
        MOV     a1, #1
        Return  , LinkNotStacked

        END
