Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Aug 22 14:57:24 2020
| Host         : DESKTOP-A70U0DK running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 75
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 3          |
| TIMING-9  | Warning  | Unknown CDC Logic             | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 71         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CLR, design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on M0_AXIS_TREADY_0 relative to clock(s) clock_clk_p, design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[0] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[10] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[11] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[12] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[13] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[14] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[15] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[16] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[17] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[18] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[19] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[1] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[20] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[21] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[22] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[23] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[24] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[25] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[26] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[27] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[28] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[29] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[2] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[30] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[31] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[3] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[4] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[5] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[6] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[7] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[8] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TDATA_0[9] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TLAST_0 relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on S0_AXIS_TVALID_0 relative to clock(s) clock_clk_p, design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[0] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[10] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[11] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[12] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[13] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[14] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[15] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[16] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[17] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[18] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[19] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[1] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[20] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[21] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[22] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[23] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[24] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[25] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[26] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[27] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[28] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[29] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[2] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[30] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[31] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[3] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[4] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[5] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[6] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[7] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[8] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TDATA_0[9] relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TLAST_0 relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on M0_AXIS_TVALID_0 relative to clock(s) clock_clk_p
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on S0_AXIS_TREADY_0 relative to clock(s) clock_clk_p
Related violations: <none>


