# Basic Gates
This project implements all Basic Gates using Verilog (using Vivado).

## Files
- `src/`: Contains and Implements all basic gates.
- `tb/basic_gates_tb.v` : Testbench for verification.
- `sim/`: Contains output waveform with an png.
- `vivado_project/`: Contains Vivado xpr file for the project.

## Running the Simulation
1. Open a new project in Vivado (name it basic_gates).
2. Add `basic_gates_tb.v` to Simulation source and all design files in `src/` to Design Sources.
3. Run Simulation and check the output waveform.
