;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, 3
	ADD -816, <0
	JMN -14, @-20
	MOV -7, <-20
	SUB <0, -0
	SUB @121, 103
	SUB @121, 103
	JMZ <130, 9
	SLT 300, 93
	SPL 0, <-54
	MOV -1, <-20
	MOV -1, <-20
	ADD 56, @300
	DJN -1, @-20
	ADD 56, @300
	SUB @-127, 100
	MOV -7, <-20
	SUB -816, <0
	SUB #72, @200
	ADD 56, @300
	SUB #72, @200
	SUB <0, @2
	ADD 56, @300
	CMP <0, @2
	SUB @-127, 100
	SUB 12, @10
	MOV #130, 9
	MOV -7, <-20
	JMZ 1, 100
	SUB <0, @2
	SUB @-127, 100
	CMP <-360, 46
	MOV 270, 67
	SUB -816, <0
	SUB 12, @10
	ADD 210, 30
	CMP -207, <-120
	ADD -1, 4
	ADD -1, 4
	ADD -1, 4
	ADD 210, 30
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
