{"sha": "8b1d5eb76b5f9f8aba560fa3b5d92c6f0d821565", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OGIxZDVlYjc2YjVmOWY4YWJhNTYwZmEzYjVkOTJjNmYwZDgyMTU2NQ==", "commit": {"author": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "1993-01-25T20:20:50Z"}, "committer": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "1993-01-25T20:20:50Z"}, "message": "(movsi, movtf, movdf, movdi, movsf): Delete f/r and r/f\nconstraint pairs.\n\nFrom-SVN: r3336", "tree": {"sha": "7c5a8279a6190458be6bae4ce87a3aa2ee4159b4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/7c5a8279a6190458be6bae4ce87a3aa2ee4159b4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/8b1d5eb76b5f9f8aba560fa3b5d92c6f0d821565", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8b1d5eb76b5f9f8aba560fa3b5d92c6f0d821565", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8b1d5eb76b5f9f8aba560fa3b5d92c6f0d821565", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8b1d5eb76b5f9f8aba560fa3b5d92c6f0d821565/comments", "author": null, "committer": null, "parents": [{"sha": "2ccdef65e975cff8fa213416860db7b8d412879f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2ccdef65e975cff8fa213416860db7b8d412879f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2ccdef65e975cff8fa213416860db7b8d412879f"}], "stats": {"total": 42, "additions": 20, "deletions": 22}, "files": [{"sha": "bcb2e96335224fffcccf82606609bfd0d8f46edf", "filename": "gcc/config/sparc/sparc.md", "status": "modified", "additions": 20, "deletions": 22, "changes": 42, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8b1d5eb76b5f9f8aba560fa3b5d92c6f0d821565/gcc%2Fconfig%2Fsparc%2Fsparc.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8b1d5eb76b5f9f8aba560fa3b5d92c6f0d821565/gcc%2Fconfig%2Fsparc%2Fsparc.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fsparc%2Fsparc.md?ref=8b1d5eb76b5f9f8aba560fa3b5d92c6f0d821565", "patch": "@@ -806,8 +806,8 @@\n ;; in an fp register, or an fp number is an integer register.\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"reg_or_nonsymb_mem_operand\" \"=r,r,r,f,Q,Q,rf\")\n-\t(match_operand:SI 1 \"move_operand\" \"rI,K,Q,!Q,rJ,!f,!fr\"))]\n+  [(set (match_operand:SI 0 \"reg_or_nonsymb_mem_operand\" \"=r,r,r,f,Q,Q\")\n+\t(match_operand:SI 1 \"move_operand\" \"rI,K,Q,!Q,rJ,!f\"))]\n   \"register_operand (operands[0], SImode)\n    || register_operand (operands[1], SImode)\n    || operands[1] == const0_rtx\"\n@@ -817,10 +817,9 @@\n    ld %1,%0\n    ld %1,%0\n    st %r1,%0\n-   st %r1,%0\n-   st %r1,[%@-4]\\;ld [%@-4],%0\"\n-  [(set_attr \"type\" \"move,move,load,load,store,store,multi\")\n-   (set_attr \"length\" \"*,1,*,*,*,*,*\")])\n+   st %r1,%0\"\n+  [(set_attr \"type\" \"move,move,load,load,store,store\")\n+   (set_attr \"length\" \"*,1,*,*,*,*\")])\n \n ;; Special pic pattern, for loading the address of a label into a register.\n ;; It clobbers o7 because the call puts the return address (i.e. pc value)\n@@ -1110,8 +1109,8 @@\n }\")\n \n (define_insn \"\"\n-  [(set (match_operand:TF 0 \"reg_or_nonsymb_mem_operand\" \"=f,r,Q,Q,f,&r,?f,?r\")\n-\t(match_operand:TF 1 \"reg_or_nonsymb_mem_operand\" \"f,r,f,r,Q,Q,r,f\"))]\n+  [(set (match_operand:TF 0 \"reg_or_nonsymb_mem_operand\" \"=f,r,Q,Q,f,&r\")\n+\t(match_operand:TF 1 \"reg_or_nonsymb_mem_operand\" \"f,r,f,r,Q,Q\"))]\n   \"TARGET_FPU\n    && (register_operand (operands[0], TFmode)\n        || register_operand (operands[1], TFmode))\"\n@@ -1121,8 +1120,8 @@\n     return output_fp_move_quad (operands);\n   return output_move_quad (operands);\n }\"\n-  [(set_attr \"type\" \"fp,move,fpstore,store,fpload,load,multi,multi\")\n-   (set_attr \"length\" \"4,4,5,5,5,5,5,5\")])\n+  [(set_attr \"type\" \"fp,move,fpstore,store,fpload,load\")\n+   (set_attr \"length\" \"4,4,5,5,5,5\")])\n \n ;; Exactly the same as above, except that all `f' cases are deleted.\n ;; This is necessary to prevent reload from ever trying to use a `f' reg\n@@ -1194,8 +1193,8 @@\n }\")\n \n (define_insn \"\"\n-  [(set (match_operand:DF 0 \"reg_or_nonsymb_mem_operand\" \"=T,U,f,r,Q,Q,f,&r,?f,?r\")\n-\t(match_operand:DF 1 \"reg_or_nonsymb_mem_operand\" \"U,T,f,r,f,r,Q,Q,r,f\"))]\n+  [(set (match_operand:DF 0 \"reg_or_nonsymb_mem_operand\" \"=T,U,f,r,Q,Q,f,&r\")\n+\t(match_operand:DF 1 \"reg_or_nonsymb_mem_operand\" \"U,T,f,r,f,r,Q,Q\"))]\n   \"TARGET_FPU\n    && (register_operand (operands[0], DFmode)\n        || register_operand (operands[1], DFmode))\"\n@@ -1205,8 +1204,8 @@\n     return output_fp_move_double (operands);\n   return output_move_double (operands);\n }\"\n-  [(set_attr \"type\" \"fpstore,fpload,fp,move,fpstore,store,fpload,load,multi,multi\")\n-   (set_attr \"length\" \"1,1,2,2,3,3,3,3,3,3\")])\n+  [(set_attr \"type\" \"fpstore,fpload,fp,move,fpstore,store,fpload,load\")\n+   (set_attr \"length\" \"1,1,2,2,3,3,3,3\")])\n \n ;; Exactly the same as above, except that all `f' cases are deleted.\n ;; This is necessary to prevent reload from ever trying to use a `f' reg\n@@ -1251,8 +1250,8 @@\n }\")\n \n (define_insn \"\"\n-  [(set (match_operand:DI 0 \"reg_or_nonsymb_mem_operand\" \"=r,Q,&r,&r,?f,?f,?f,?r,?Q\")\n-\t(match_operand:DI 1 \"general_operand\" \"r,r,Q,i,r,f,Q,f,f\"))]\n+  [(set (match_operand:DI 0 \"reg_or_nonsymb_mem_operand\" \"=r,Q,&r,&r,?f,?f,?Q\")\n+\t(match_operand:DI 1 \"general_operand\" \"r,r,Q,i,f,Q,f\"))]\n   \"register_operand (operands[0], DImode)\n    || register_operand (operands[1], DImode)\n    || operands[1] == const0_rtx\"\n@@ -1262,8 +1261,8 @@\n     return output_fp_move_double (operands);\n   return output_move_double (operands);\n }\"\n-  [(set_attr \"type\" \"move,store,load,multi,multi,fp,fpload,multi,fpstore\")\n-   (set_attr \"length\" \"2,3,3,3,3,2,3,3,3\")])\n+  [(set_attr \"type\" \"move,store,load,multi,fp,fpload,fpstore\")\n+   (set_attr \"length\" \"2,3,3,3,2,3,3\")])\n \n ;; Floating-point move insns.\n \n@@ -1300,20 +1299,19 @@\n }\")\n \n (define_insn \"\"\n-  [(set (match_operand:SF 0 \"reg_or_nonsymb_mem_operand\" \"=f,r,rf,f,r,Q,Q\")\n-\t(match_operand:SF 1 \"reg_or_nonsymb_mem_operand\" \"f,r,!rf,Q,Q,f,r\"))]\n+  [(set (match_operand:SF 0 \"reg_or_nonsymb_mem_operand\" \"=f,r,f,r,Q,Q\")\n+\t(match_operand:SF 1 \"reg_or_nonsymb_mem_operand\" \"f,r,Q,Q,f,r\"))]\n   \"TARGET_FPU\n    && (register_operand (operands[0], SFmode)\n        || register_operand (operands[1], SFmode))\"\n   \"@\n    fmovs %1,%0\n    mov %1,%0\n-   st %r1,[%@-4]\\;ld [%@-4],%0\n    ld %1,%0\n    ld %1,%0\n    st %r1,%0\n    st %r1,%0\"\n-  [(set_attr \"type\" \"fp,move,multi,fpload,load,fpstore,store\")])\n+  [(set_attr \"type\" \"fp,move,fpload,load,fpstore,store\")])\n \n ;; Exactly the same as above, except that all `f' cases are deleted.\n ;; This is necessary to prevent reload from ever trying to use a `f' reg"}]}