Analysis & Synthesis report for neo430_test
Fri Oct 27 22:42:16 2017
Quartus Prime Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][15]__1|altsyncram_1f81:auto_generated
 18. Source assignments for neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][7]__2|altsyncram_1f81:auto_generated
 19. Source assignments for neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0|altsyncram_scc1:auto_generated
 20. Source assignments for neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_h_rtl_0|altsyncram_ql91:auto_generated
 21. Source assignments for neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_l_rtl_0|altsyncram_pl91:auto_generated
 22. Source assignments for neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0|altsyncram_gmv:auto_generated
 23. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst
 24. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst
 25. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst
 26. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst
 27. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_alu:neo430_alu_inst
 28. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst
 29. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst
 30. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][15]__1
 31. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][7]__2
 32. Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst
 33. Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0
 34. Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_h_rtl_0
 35. Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_l_rtl_0
 36. Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst"
 39. Port Connectivity Checks: "neo430_top:neo430_top_test_inst"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 27 22:42:16 2017       ;
; Quartus Prime Version              ; 17.0.1 Build 598 06/07/2017 SJ Lite Edition ;
; Revision Name                      ; neo430_test                                 ;
; Top-level Entity Name              ; neo430_test                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,250                                       ;
;     Total combinational functions  ; 1,044                                       ;
;     Dedicated logic registers      ; 564                                         ;
; Total registers                    ; 564                                         ;
; Total pins                         ; 12                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 73,984                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; neo430_test        ; neo430_test        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                         ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                            ; Library ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+
; ../rtl/core/neo430_wdt.vhd                       ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_wdt.vhd                                   ;         ;
; ../rtl/core/neo430_wb_interface.vhd              ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_wb_interface.vhd                          ;         ;
; ../rtl/core/neo430_usart.vhd                     ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_usart.vhd                                 ;         ;
; ../rtl/core/neo430_top.vhd                       ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd                                   ;         ;
; ../rtl/core/neo430_timer.vhd                     ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_timer.vhd                                 ;         ;
; ../rtl/core/neo430_sysconfig.vhd                 ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_sysconfig.vhd                             ;         ;
; ../rtl/core/neo430_reg_file.vhd                  ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd                              ;         ;
; ../rtl/core/neo430_package.vhd                   ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_package.vhd                               ;         ;
; ../rtl/core/neo430_imem.vhd                      ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_imem.vhd                                  ;         ;
; ../rtl/core/neo430_gpio.vhd                      ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_gpio.vhd                                  ;         ;
; ../rtl/core/neo430_dmem.vhd                      ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_dmem.vhd                                  ;         ;
; ../rtl/core/neo430_cpu.vhd                       ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd                                   ;         ;
; ../rtl/core/neo430_control.vhd                   ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_control.vhd                               ;         ;
; ../rtl/core/neo430_bootloader_image.vhd          ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_bootloader_image.vhd                      ;         ;
; ../rtl/core/neo430_boot_rom.vhd                  ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_boot_rom.vhd                              ;         ;
; ../rtl/core/neo430_application_image.vhd         ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_application_image.vhd                     ;         ;
; ../rtl/core/neo430_alu.vhd                       ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_alu.vhd                                   ;         ;
; ../rtl/core/neo430_addr_gen.vhd                  ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/core/neo430_addr_gen.vhd                              ;         ;
; ../rtl/top_templates/neo430_test.vhd             ; yes             ; User VHDL File                                        ; /home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd                         ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                                          ; /home/greblus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                                          ; /home/greblus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                                          ; /home/greblus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                                          ; /home/greblus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                                   ; yes             ; Megafunction                                          ; /home/greblus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                                          ; /home/greblus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                       ; yes             ; Megafunction                                          ; /home/greblus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                       ; yes             ; Megafunction                                          ; /home/greblus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                                          ; /home/greblus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_1f81.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/greblus/fpga_fun/neo430/neo/db/altsyncram_1f81.tdf                                ;         ;
; db/altsyncram_scc1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/greblus/fpga_fun/neo430/neo/db/altsyncram_scc1.tdf                                ;         ;
; db/altsyncram_ql91.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/greblus/fpga_fun/neo430/neo/db/altsyncram_ql91.tdf                                ;         ;
; db/neo430_test.ram1_neo430_imem_ca1e2f00.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/greblus/fpga_fun/neo430/neo/db/neo430_test.ram1_neo430_imem_ca1e2f00.hdl.mif      ;         ;
; db/altsyncram_pl91.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/greblus/fpga_fun/neo430/neo/db/altsyncram_pl91.tdf                                ;         ;
; db/neo430_test.ram0_neo430_imem_ca1e2f00.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/greblus/fpga_fun/neo430/neo/db/neo430_test.ram0_neo430_imem_ca1e2f00.hdl.mif      ;         ;
; db/altsyncram_gmv.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/greblus/fpga_fun/neo430/neo/db/altsyncram_gmv.tdf                                 ;         ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,250       ;
;                                             ;             ;
; Total combinational functions               ; 1044        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 610         ;
;     -- 3 input functions                    ; 249         ;
;     -- <=2 input functions                  ; 185         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 936         ;
;     -- arithmetic mode                      ; 108         ;
;                                             ;             ;
; Total registers                             ; 564         ;
;     -- Dedicated logic registers            ; 564         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 12          ;
; Total memory bits                           ; 73984       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk_i~input ;
; Maximum fan-out                             ; 636         ;
; Total fan-out                               ; 6074        ;
; Average fan-out                             ; 3.56        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                   ; Entity Name         ; Library Name ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |neo430_test                                                            ; 1044 (0)            ; 564 (0)                   ; 73984       ; 0            ; 0       ; 0         ; 12   ; 0            ; |neo430_test                                                                                                                                                          ; neo430_test         ; work         ;
;    |neo430_top:neo430_top_test_inst|                                    ; 1044 (87)           ; 564 (18)                  ; 73984       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst                                                                                                                          ; neo430_top          ; work         ;
;       |neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst| ; 1 (1)               ; 1 (1)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst                                                          ; neo430_boot_rom     ; work         ;
;          |altsyncram:Mux15_rtl_0|                                       ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0                                   ; altsyncram          ; work         ;
;             |altsyncram_gmv:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0|altsyncram_gmv:auto_generated     ; altsyncram_gmv      ; work         ;
;       |neo430_cpu:neo430_cpu_inst|                                      ; 579 (15)            ; 189 (2)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst                                                                                               ; neo430_cpu          ; work         ;
;          |neo430_addr_gen:neo430_addr_gen_inst|                         ; 92 (92)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst                                                          ; neo430_addr_gen     ; work         ;
;          |neo430_alu:neo430_alu_inst|                                   ; 240 (240)           ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_alu:neo430_alu_inst                                                                    ; neo430_alu          ; work         ;
;          |neo430_control:neo430_control_inst|                           ; 146 (146)           ; 89 (89)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst                                                            ; neo430_control      ; work         ;
;          |neo430_reg_file:neo430_reg_file_inst|                         ; 86 (86)             ; 33 (33)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst                                                          ; neo430_reg_file     ; work         ;
;             |altsyncram:reg_file_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0                                ; altsyncram          ; work         ;
;                |altsyncram_scc1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0|altsyncram_scc1:auto_generated ; altsyncram_scc1     ; work         ;
;       |neo430_dmem:neo430_dmem_inst|                                    ; 4 (4)               ; 1 (1)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst                                                                                             ; neo430_dmem         ; work         ;
;          |altsyncram:dmem_file[0][15]__1|                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][15]__1                                                              ; altsyncram          ; work         ;
;             |altsyncram_1f81:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][15]__1|altsyncram_1f81:auto_generated                               ; altsyncram_1f81     ; work         ;
;          |altsyncram:dmem_file[0][7]__2|                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][7]__2                                                               ; altsyncram          ; work         ;
;             |altsyncram_1f81:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][7]__2|altsyncram_1f81:auto_generated                                ; altsyncram_1f81     ; work         ;
;       |neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|             ; 30 (30)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst                                                                      ; neo430_gpio         ; work         ;
;       |neo430_imem:neo430_imem_inst|                                    ; 4 (4)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst                                                                                             ; neo430_imem         ; work         ;
;          |altsyncram:imem_file_h_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_h_rtl_0                                                                ; altsyncram          ; work         ;
;             |altsyncram_ql91:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_h_rtl_0|altsyncram_ql91:auto_generated                                 ; altsyncram_ql91     ; work         ;
;          |altsyncram:imem_file_l_rtl_0|                                 ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_l_rtl_0                                                                ; altsyncram          ; work         ;
;             |altsyncram_pl91:auto_generated|                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_l_rtl_0|altsyncram_pl91:auto_generated                                 ; altsyncram_pl91     ; work         ;
;       |neo430_sysconfig:neo430_sysconfig_inst|                          ; 43 (43)             ; 85 (85)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst                                                                                   ; neo430_sysconfig    ; work         ;
;       |neo430_timer:\neo430_timer_inst_true:neo430_timer_inst|          ; 85 (85)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_timer:\neo430_timer_inst_true:neo430_timer_inst                                                                   ; neo430_timer        ; work         ;
;       |neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|          ; 158 (158)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst                                                                   ; neo430_usart        ; work         ;
;       |neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|  ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst                                                           ; neo430_wb_interface ; work         ;
;       |neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|                ; 46 (46)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst                                                                         ; neo430_wdt          ; work         ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+
; Name                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+
; neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0|altsyncram_gmv:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 1024         ; 24           ; --           ; --           ; 24576 ; test.neo430_test0.rtl.mif                        ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0|altsyncram_scc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256   ; None                                             ;
; neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][15]__1|altsyncram_1f81:auto_generated|ALTSYNCRAM                               ; AUTO ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192  ; None                                             ;
; neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][7]__2|altsyncram_1f81:auto_generated|ALTSYNCRAM                                ; AUTO ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192  ; None                                             ;
; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_h_rtl_0|altsyncram_ql91:auto_generated|ALTSYNCRAM                                 ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; db/neo430_test.ram1_neo430_imem_ca1e2f00.hdl.mif ;
; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_l_rtl_0|altsyncram_pl91:auto_generated|ALTSYNCRAM                                 ; AUTO ; Single Port      ; 2048         ; 8            ; --           ; --           ; 16384 ; db/neo430_test.ram0_neo430_imem_ca1e2f00.hdl.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|state                                                                                                                                                                                                                                                                                                                       ;
+------------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+------------------+------------------+------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+----------------+----------------+-------------+
; Name             ; state.IRQ_5 ; state.IRQ_4 ; state.IRQ_3 ; state.IRQ_2 ; state.IRQ_1 ; state.IRQ_0 ; state.RETI_4 ; state.RETI_3 ; state.RETI_2 ; state.RETI_1 ; state.RETI_0 ; state.PUSHCALL_2 ; state.PUSHCALL_1 ; state.PUSHCALL_0 ; state.TRANS_9 ; state.TRANS_8 ; state.TRANS_7 ; state.TRANS_6 ; state.TRANS_4 ; state.TRANS_3 ; state.TRANS_1 ; state.TRANS_0 ; state.BRANCH ; state.DECODE ; state.IFETCH_1 ; state.IFETCH_0 ; state.RESET ;
+------------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+------------------+------------------+------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+----------------+----------------+-------------+
; state.RESET      ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 0           ;
; state.IFETCH_0   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 1              ; 1           ;
; state.IFETCH_1   ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 1              ; 0              ; 1           ;
; state.DECODE     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 1            ; 0              ; 0              ; 1           ;
; state.BRANCH     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ; 0            ; 0              ; 0              ; 1           ;
; state.TRANS_0    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.TRANS_1    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.TRANS_3    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.TRANS_4    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.TRANS_6    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.TRANS_7    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.TRANS_8    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.TRANS_9    ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.PUSHCALL_0 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 1                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.PUSHCALL_1 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 1                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.PUSHCALL_2 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 1                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.RETI_0     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.RETI_1     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.RETI_2     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.RETI_3     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.RETI_4     ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.IRQ_0      ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.IRQ_1      ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.IRQ_2      ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.IRQ_3      ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.IRQ_4      ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
; state.IRQ_5      ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0                ; 0                ; 0                ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0              ; 1           ;
+------------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+------------------+------------------+------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+----------------+----------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                  ; Reason for Removal                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; neo430_top:neo430_top_test_inst|xirq_sync[0]                                                                   ; Stuck at GND due to stuck port data_in                                                                                  ;
; neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst|rdata0[10]                              ; Stuck at GND due to stuck port data_in                                                                                  ;
; neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|data_o[5..15]                 ; Stuck at GND due to stuck port data_in                                                                                  ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[0..15]              ; Stuck at GND due to stuck port data_in                                                                                  ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[0..15]             ; Stuck at GND due to stuck port data_in                                                                                  ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|din[0..15]                 ; Stuck at GND due to stuck port data_in                                                                                  ;
; neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|spi_miso_ff0            ; Stuck at GND due to stuck port data_in                                                                                  ;
; neo430_top:neo430_top_test_inst|xirq_sync[1]                                                                   ; Stuck at GND due to stuck port data_in                                                                                  ;
; neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|spi_miso_ff1            ; Stuck at GND due to stuck port data_in                                                                                  ;
; neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst|rdata0[0]                               ; Merged with neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst|rdata0[8]                            ;
; neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst|rdata0[1,3,4]                           ; Merged with neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst|rdata0[6]                            ;
; neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_rdata[0..30] ; Merged with neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_rdata[31] ;
; neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|data_o[1..14]   ; Merged with neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|data_o[0]    ;
; neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_rdata[31]    ; Stuck at GND due to stuck port data_in                                                                                  ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|irq_buf[3]       ; Stuck at GND due to stuck port data_in                                                                                  ;
; neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|data_o[0]       ; Stuck at GND due to stuck port data_in                                                                                  ;
; neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_tx_sreg[9]         ; Stuck at VCC due to stuck port data_in                                                                                  ;
; Total Number of Removed Registers = 117                                                                        ;                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                   ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+
; neo430_top:neo430_top_test_inst|xirq_sync[0]                                                                ; Stuck at GND              ; neo430_top:neo430_top_test_inst|xirq_sync[1],                                                            ;
;                                                                                                             ; due to stuck port data_in ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|irq_buf[3] ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[7]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[7]           ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|wb_rdata[31] ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst|data_o[0] ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|spi_miso_ff0         ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|spi_miso_ff1      ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[0]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[0]           ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[1]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[1]           ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[2]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[2]           ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[3]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[3]           ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[4]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[4]           ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[5]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[5]           ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[6]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[6]           ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[8]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[8]           ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[9]               ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[9]           ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[10]              ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[10]          ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[11]              ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[11]          ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[12]              ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[12]          ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[13]              ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[13]          ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[14]              ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[14]          ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|in_buf[15]              ; Stuck at GND              ; neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|sync_in[15]          ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 564   ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 45    ;
; Number of registers using Asynchronous Clear ; 66    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 340   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                          ;
+---------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------+---------+
; neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|clk_sel[0] ; 4       ;
; neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|clk_sel[1] ; 4       ;
; neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|clk_sel[2] ; 2       ;
; neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|rst_gen[3] ; 1       ;
; neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|rst_gen[2] ; 1       ;
; neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|rst_gen[1] ; 1       ;
; neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|rst_gen[0] ; 1       ;
; Total number of inverted registers = 7                                                      ;         ;
+---------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                             ; RAM Name                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[0]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[1]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[2]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[3]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[4]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[5]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[6]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[7]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[8]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[9]  ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[10] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[11] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[12] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[13] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[14] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[15] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[16] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[17] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[18] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[19] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[20] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[21] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[22] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[23] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0_bypass[24] ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0 ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                ; Megafunction                                                                                                ; Type ;
+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------+
; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|rdata[8..15]                                    ; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|imem_file_h_rtl_0                              ; RAM  ;
; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|rdata[0..7]                                     ; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|imem_file_l_rtl_0                              ; RAM  ;
; neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|rdata[0..15] ; neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|Mux15_rtl_0 ; ROM  ;
; neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst|rdata0[2,5..7,9,11,12,15]             ; neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|Mux15_rtl_0 ; ROM  ;
+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|data_o[14]             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_tx_sreg[3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_tx_bitcnt[0]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|src[3]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_rx_reg[5]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_rx_bitcnt[2]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|spi_bitcnt[1]          ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst|cnt[2]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst|data_o[14]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|data_o[7]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_tx_baud_cnt[3]    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|uart_rx_baud_cnt[4]    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst|spi_rtx_sreg[5]        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_timer:\neo430_timer_inst_true:neo430_timer_inst|data_o[0]              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|am[2]           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_timer:\neo430_timer_inst_true:neo430_timer_inst|tcnt[6]                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst|mem_addr_o[4] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst|mem_addr_o[1] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|in_data[14]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|ctrl_nxt        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|data_o[10]    ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|state_nxt       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst|data_o[3]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|state_nxt       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|state_nxt.RESET ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst|Mux4          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|data_o[2]     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_alu:neo430_alu_inst|Mux0                    ;
; 14:1               ; 7 bits    ; 63 LEs        ; 42 LEs               ; 21 LEs                 ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_alu:neo430_alu_inst|Mux15                   ;
; 14:1               ; 6 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_alu:neo430_alu_inst|Mux2                    ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|Selector34      ;
; 37:1               ; 2 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; No         ; |neo430_test|neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst|Selector18      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][15]__1|altsyncram_1f81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][7]__2|altsyncram_1f81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0|altsyncram_scc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_h_rtl_0|altsyncram_ql91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_l_rtl_0|altsyncram_pl91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0|altsyncram_gmv:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst ;
+----------------+------------------+------------------------------------------+
; Parameter Name ; Value            ; Type                                     ;
+----------------+------------------+------------------------------------------+
; clock_speed    ; 50000000         ; Signed Integer                           ;
; imem_size      ; 4096             ; Signed Integer                           ;
; dmem_size      ; 2048             ; Signed Integer                           ;
; user_code      ; 1100101011111110 ; Unsigned Binary                          ;
; dadd_use       ; true             ; Enumerated                               ;
; cfu_use        ; false            ; Enumerated                               ;
; wb32_use       ; true             ; Enumerated                               ;
; wdt_use        ; true             ; Enumerated                               ;
; gpio_use       ; true             ; Enumerated                               ;
; timer_use      ; true             ; Enumerated                               ;
; usart_use      ; true             ; Enumerated                               ;
; bootld_use     ; true             ; Enumerated                               ;
; imem_as_rom    ; false            ; Enumerated                               ;
+----------------+------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; dadd_use       ; true  ; Enumerated                                                                     ;
; bootld_use     ; true  ; Enumerated                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; dadd_use       ; true  ; Enumerated                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; bootld_use     ; true  ; Enumerated                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_alu:neo430_alu_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; dadd_use       ; true  ; Enumerated                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; imem_size      ; 4096  ; Signed Integer                                                                   ;
; imem_as_rom    ; false ; Enumerated                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; dmem_size      ; 2048  ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][15]__1 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                      ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_1f81      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][7]__2 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_1f81      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst ;
+----------------+------------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                            ;
+----------------+------------------+---------------------------------------------------------------------------------+
; clock_speed    ; 50000000         ; Signed Integer                                                                  ;
; imem_size      ; 4096             ; Signed Integer                                                                  ;
; dmem_size      ; 2048             ; Signed Integer                                                                  ;
; user_code      ; 1100101011111110 ; Unsigned Binary                                                                 ;
; dadd_use       ; true             ; Enumerated                                                                      ;
; cfu_use        ; false            ; Enumerated                                                                      ;
; wb32_use       ; true             ; Enumerated                                                                      ;
; wdt_use        ; true             ; Enumerated                                                                      ;
; gpio_use       ; true             ; Enumerated                                                                      ;
; timer_use      ; true             ; Enumerated                                                                      ;
; usart_use      ; true             ; Enumerated                                                                      ;
; bootld_use     ; true             ; Enumerated                                                                      ;
; imem_as_rom    ; false            ; Enumerated                                                                      ;
+----------------+------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_scc1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_h_rtl_0 ;
+------------------------------------+--------------------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                               ;
+------------------------------------+--------------------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT                                      ; Untyped                                            ;
; WIDTH_A                            ; 8                                                ; Untyped                                            ;
; WIDTHAD_A                          ; 11                                               ; Untyped                                            ;
; NUMWORDS_A                         ; 2048                                             ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                            ;
; WIDTH_B                            ; 1                                                ; Untyped                                            ;
; WIDTHAD_B                          ; 1                                                ; Untyped                                            ;
; NUMWORDS_B                         ; 1                                                ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                            ;
; INIT_FILE                          ; db/neo430_test.ram1_neo430_imem_ca1e2f00.hdl.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                     ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_ql91                                  ; Untyped                                            ;
+------------------------------------+--------------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_l_rtl_0 ;
+------------------------------------+--------------------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                               ;
+------------------------------------+--------------------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT                                      ; Untyped                                            ;
; WIDTH_A                            ; 8                                                ; Untyped                                            ;
; WIDTHAD_A                          ; 11                                               ; Untyped                                            ;
; NUMWORDS_A                         ; 2048                                             ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                            ;
; WIDTH_B                            ; 1                                                ; Untyped                                            ;
; WIDTHAD_B                          ; 1                                                ; Untyped                                            ;
; NUMWORDS_B                         ; 1                                                ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                            ;
; INIT_FILE                          ; db/neo430_test.ram0_neo430_imem_ca1e2f00.hdl.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                     ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_pl91                                  ; Untyped                                            ;
+------------------------------------+--------------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0 ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                                                   ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                                                ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                                                                                ;
; WIDTH_A                            ; 24                        ; Untyped                                                                                                ;
; WIDTHAD_A                          ; 10                        ; Untyped                                                                                                ;
; NUMWORDS_A                         ; 1024                      ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                                                ;
; WIDTH_B                            ; 1                         ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 1                         ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 1                         ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                         ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                                                                                ;
; INIT_FILE                          ; test.neo430_test0.rtl.mif ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_gmv            ; Untyped                                                                                                ;
+------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                         ;
; Entity Instance                           ; neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][15]__1                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][7]__2                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                        ;
;     -- NUMWORDS_A                         ; 16                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                                                        ;
;     -- NUMWORDS_B                         ; 16                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_h_rtl_0                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_l_rtl_0                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0    ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                       ;
;     -- WIDTH_A                            ; 24                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst"                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; irq_ack_o[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neo430_top:neo430_top_test_inst"                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; gpio_o[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; gpio_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; spi_sclk_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_mosi_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spi_miso_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; spi_cs_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_adr_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_dat_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_dat_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_we_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_sel_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_stb_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_cyc_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_ack_i      ; Input  ; Info     ; Stuck at GND                                                                        ;
; irq_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; irq_ack_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 12                          ;
; cycloneiii_ff         ; 564                         ;
;     CLR               ; 43                          ;
;     CLR SCLR          ; 1                           ;
;     ENA               ; 262                         ;
;     ENA CLR           ; 22                          ;
;     ENA SCLR          ; 17                          ;
;     ENA SLD           ; 39                          ;
;     SCLR              ; 1                           ;
;     SCLR SLD          ; 6                           ;
;     plain             ; 173                         ;
; cycloneiii_lcell_comb ; 1052                        ;
;     arith             ; 108                         ;
;         2 data inputs ; 56                          ;
;         3 data inputs ; 52                          ;
;     normal            ; 944                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 113                         ;
;         3 data inputs ; 197                         ;
;         4 data inputs ; 610                         ;
; cycloneiii_ram_block  ; 72                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 6.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.1 Build 598 06/07/2017 SJ Lite Edition
    Info: Processing started: Fri Oct 27 22:41:41 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c neo430_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_wdt.vhd
    Info (12022): Found design unit 1: neo430_wdt-neo430_wdt_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_wdt.vhd Line: 56
    Info (12023): Found entity 1: neo430_wdt File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_wdt.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_wb_interface.vhd
    Info (12022): Found design unit 1: neo430_wb_interface-neo430_wb_interface_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_wb_interface.vhd Line: 53
    Info (12023): Found entity 1: neo430_wb_interface File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_wb_interface.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_usart.vhd
    Info (12022): Found design unit 1: neo430_usart-neo430_usart_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_usart.vhd Line: 60
    Info (12023): Found entity 1: neo430_usart File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_usart.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd
    Info (12022): Found design unit 1: neo430_top-neo430_top_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd Line: 99
    Info (12023): Found entity 1: neo430_top File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_timer.vhd
    Info (12022): Found design unit 1: neo430_timer-neo430_timer_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_timer.vhd Line: 51
    Info (12023): Found entity 1: neo430_timer File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_timer.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_sysconfig.vhd
    Info (12022): Found design unit 1: neo430_sysconfig-neo430_sysconfig_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_sysconfig.vhd Line: 65
    Info (12023): Found entity 1: neo430_sysconfig File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_sysconfig.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd
    Info (12022): Found design unit 1: neo430_reg_file-neo430_reg_file_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd Line: 54
    Info (12023): Found entity 1: neo430_reg_file File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd Line: 34
Info (12021): Found 2 design units, including 0 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_package.vhd
    Info (12022): Found design unit 1: neo430_package File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_package.vhd Line: 29
    Info (12022): Found design unit 2: neo430_package-body File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_package.vhd Line: 585
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_imem.vhd
    Info (12022): Found design unit 1: neo430_imem-neo430_imem_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_imem.vhd Line: 54
    Info (12023): Found entity 1: neo430_imem File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_imem.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_gpio.vhd
    Info (12022): Found design unit 1: neo430_gpio-neo430_gpio_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_gpio.vhd Line: 52
    Info (12023): Found entity 1: neo430_gpio File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_gpio.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_dmem.vhd
    Info (12022): Found design unit 1: neo430_dmem-neo430_dmem_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_dmem.vhd Line: 46
    Info (12023): Found entity 1: neo430_dmem File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_dmem.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd
    Info (12022): Found design unit 1: neo430_cpu-neo430_cpu_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd Line: 56
    Info (12023): Found entity 1: neo430_cpu File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_control.vhd
    Info (12022): Found design unit 1: neo430_control-neo430_control_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_control.vhd Line: 55
    Info (12023): Found entity 1: neo430_control File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_control.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_cfu.vhd
    Info (12022): Found design unit 1: neo430_cfu-neo430_cfu_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_cfu.vhd Line: 55
    Info (12023): Found entity 1: neo430_cfu File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_cfu.vhd Line: 41
Info (12021): Found 1 design units, including 0 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_bootloader_image.vhd
    Info (12022): Found design unit 1: neo430_bootloader_image File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_bootloader_image.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_boot_rom.vhd
    Info (12022): Found design unit 1: neo430_boot_rom-neo430_boot_rom_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_boot_rom.vhd Line: 45
    Info (12023): Found entity 1: neo430_boot_rom File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_boot_rom.vhd Line: 36
Info (12021): Found 1 design units, including 0 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_application_image.vhd
    Info (12022): Found design unit 1: neo430_application_image File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_application_image.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_alu.vhd
    Info (12022): Found design unit 1: neo430_alu-neo430_alu_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_alu.vhd Line: 54
    Info (12023): Found entity 1: neo430_alu File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_alu.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/core/neo430_addr_gen.vhd
    Info (12022): Found design unit 1: neo430_addr_gen-neo430_addr_gen_rtl File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_addr_gen.vhd Line: 51
    Info (12023): Found entity 1: neo430_addr_gen File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_addr_gen.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file /home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd
    Info (12022): Found design unit 1: neo430_test-neo430_test_rtl File: /home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd Line: 49
    Info (12023): Found entity 1: neo430_test File: /home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd Line: 36
Info (12127): Elaborating entity "neo430_test" for the top level hierarchy
Info (12128): Elaborating entity "neo430_top" for hierarchy "neo430_top:neo430_top_test_inst" File: /home/greblus/fpga_fun/neo430/rtl/top_templates/neo430_test.vhd Line: 59
Info (12128): Elaborating entity "neo430_cpu" for hierarchy "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst" File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd Line: 202
Info (12128): Elaborating entity "neo430_control" for hierarchy "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_control:neo430_control_inst" File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd Line: 76
Info (12128): Elaborating entity "neo430_reg_file" for hierarchy "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst" File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd Line: 99
Warning (10631): VHDL Process Statement warning at neo430_reg_file.vhd(91): inferring latch(es) for signal or variable "sreg", which holds its previous value in one or more paths through the process File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd Line: 91
Info (10041): Inferred latch for "sreg[5]" at neo430_reg_file.vhd(91) File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd Line: 91
Info (10041): Inferred latch for "sreg[6]" at neo430_reg_file.vhd(91) File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd Line: 91
Info (10041): Inferred latch for "sreg[7]" at neo430_reg_file.vhd(91) File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd Line: 91
Info (10041): Inferred latch for "sreg[9]" at neo430_reg_file.vhd(91) File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd Line: 91
Info (10041): Inferred latch for "sreg[10]" at neo430_reg_file.vhd(91) File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd Line: 91
Info (10041): Inferred latch for "sreg[11]" at neo430_reg_file.vhd(91) File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd Line: 91
Info (10041): Inferred latch for "sreg[12]" at neo430_reg_file.vhd(91) File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd Line: 91
Info (10041): Inferred latch for "sreg[13]" at neo430_reg_file.vhd(91) File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_reg_file.vhd Line: 91
Info (12128): Elaborating entity "neo430_alu" for hierarchy "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_alu:neo430_alu_inst" File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd Line: 121
Info (12128): Elaborating entity "neo430_addr_gen" for hierarchy "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_addr_gen:neo430_addr_gen_inst" File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_cpu.vhd Line: 142
Info (12128): Elaborating entity "neo430_imem" for hierarchy "neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst" File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd Line: 248
Info (12128): Elaborating entity "neo430_dmem" for hierarchy "neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst" File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd Line: 263
Info (12128): Elaborating entity "altsyncram" for hierarchy "neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][15]__1"
Info (12130): Elaborated megafunction instantiation "neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][15]__1"
Info (12133): Instantiated megafunction "neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][15]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1f81.tdf
    Info (12023): Found entity 1: altsyncram_1f81 File: /home/greblus/fpga_fun/neo430/neo/db/altsyncram_1f81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1f81" for hierarchy "neo430_top:neo430_top_test_inst|neo430_dmem:neo430_dmem_inst|altsyncram:dmem_file[0][15]__1|altsyncram_1f81:auto_generated" File: /home/greblus/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "neo430_boot_rom" for hierarchy "neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst" File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd Line: 281
Info (12128): Elaborating entity "neo430_wb_interface" for hierarchy "neo430_top:neo430_top_test_inst|neo430_wb_interface:\neo430_wb32_if_inst_true:neo430_wb32_inst" File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd Line: 331
Info (12128): Elaborating entity "neo430_usart" for hierarchy "neo430_top:neo430_top_test_inst|neo430_usart:\neo430_usart_inst_true:neo430_usart_inst" File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd Line: 368
Info (12128): Elaborating entity "neo430_gpio" for hierarchy "neo430_top:neo430_top_test_inst|neo430_gpio:\neo430_gpio_inst_true:neo430_gpio_inst" File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd Line: 408
Info (12128): Elaborating entity "neo430_timer" for hierarchy "neo430_top:neo430_top_test_inst|neo430_timer:\neo430_timer_inst_true:neo430_timer_inst" File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd Line: 437
Info (12128): Elaborating entity "neo430_wdt" for hierarchy "neo430_top:neo430_top_test_inst|neo430_wdt:\neo430_wdt_inst_true:neo430_wdt_inst" File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd Line: 466
Info (12128): Elaborating entity "neo430_sysconfig" for hierarchy "neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst" File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_top.vhd Line: 494
Warning (276020): Inferred RAM node "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "neo430_top:neo430_top_test_inst|neo430_sysconfig:neo430_sysconfig_inst|irqvec_mem" is uninferred due to inappropriate RAM size File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_sysconfig.vhd Line: 90
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|reg_file_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|imem_file_h_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/neo430_test.ram1_neo430_imem_ca1e2f00.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|imem_file_l_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/neo430_test.ram0_neo430_imem_ca1e2f00.hdl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|Mux15_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to test.neo430_test0.rtl.mif
Info (12130): Elaborated megafunction instantiation "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0"
Info (12133): Instantiated megafunction "neo430_top:neo430_top_test_inst|neo430_cpu:neo430_cpu_inst|neo430_reg_file:neo430_reg_file_inst|altsyncram:reg_file_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_scc1.tdf
    Info (12023): Found entity 1: altsyncram_scc1 File: /home/greblus/fpga_fun/neo430/neo/db/altsyncram_scc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_h_rtl_0"
Info (12133): Instantiated megafunction "neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_h_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/neo430_test.ram1_neo430_imem_ca1e2f00.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ql91.tdf
    Info (12023): Found entity 1: altsyncram_ql91 File: /home/greblus/fpga_fun/neo430/neo/db/altsyncram_ql91.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_l_rtl_0"
Info (12133): Instantiated megafunction "neo430_top:neo430_top_test_inst|neo430_imem:neo430_imem_inst|altsyncram:imem_file_l_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/neo430_test.ram0_neo430_imem_ca1e2f00.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pl91.tdf
    Info (12023): Found entity 1: altsyncram_pl91 File: /home/greblus/fpga_fun/neo430/neo/db/altsyncram_pl91.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0"
Info (12133): Instantiated megafunction "neo430_top:neo430_top_test_inst|neo430_boot_rom:\neo430_boot_rom_inst_true:neo430_boot_rom_inst|altsyncram:Mux15_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "test.neo430_test0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gmv.tdf
    Info (12023): Found entity 1: altsyncram_gmv File: /home/greblus/fpga_fun/neo430/neo/db/altsyncram_gmv.tdf Line: 28
Info (13000): Registers with preset signals will power-up high File: /home/greblus/fpga_fun/neo430/rtl/core/neo430_wdt.vhd Line: 105
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1428 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 1344 logic cells
    Info (21064): Implemented 72 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 1047 megabytes
    Info: Processing ended: Fri Oct 27 22:42:16 2017
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:43


