---
id: IEEEP1500/D-1.4.2021-11
title:
- type: main
  content: IEEE Draft Standard Testability Method for Embedded Core-based Integrated
    Circuits
  format: text/plain
link:
- content: https://ieeexplore.ieee.org/document/9612152
  type: src
type: standard
docid:
- id: IEEE P1500/D-1.4.2021-11
  type: IEEE
  primary: true
- id: 978-1-5044-8133-5
  type: ISBN
docnumber: IEEE P1500/D-1.4.2021-11
date:
- type: created
  value: '2021-11-10'
- type: published
  value: '2021-11-11'
- type: issued
  value: '2021'
contributor:
- organization:
    name:
    - Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
    contact:
    - city: New York
      country: USA
  role:
  - publisher
revdate: '2021-11-11'
language:
- en
script:
- Latn
abstract:
- content: This standard defines a mechanism for the test of core designs within a
    system on chip (SoC). This mechanism constitutes a hardware architecture and leverages
    the core test language (CTL) to facilitate communication between core designers
    and core integrators.
  language:
  - en
  script:
  - Latn
  format: text/plain
copyright:
- owner:
  - name:
    - Institute of Electrical and Electronics Engineers
    abbreviation: IEEE
    url: http://www.ieee.org
  from: '2021'
relation:
- type: updates
  bibitem:
    formattedref:
      content: IEEE 1500.2005
      format: text/plain
  description:
    content: revises
    language:
    - en
    script:
    - Latn
    format: text/plain
keyword:
- IEEE Standards
- Integrated circuits
- Embedded systems
- Testing
- core test
- embedded core test
- IP test
- test reuse
ics:
- code: '31.200'
  text: Integrated circuits. Microelectronics
