<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › kernel › perf_event.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>perf_event.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* Performance event support for sparc64.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009, 2010 David S. Miller &lt;davem@davemloft.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This code is based almost entirely upon the x86 perf event</span>
<span class="cm"> * code, which is:</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2008 Thomas Gleixner &lt;tglx@linutronix.de&gt;</span>
<span class="cm"> *  Copyright (C) 2008-2009 Red Hat, Inc., Ingo Molnar</span>
<span class="cm"> *  Copyright (C) 2009 Jaswinder Singh Rajput</span>
<span class="cm"> *  Copyright (C) 2009 Advanced Micro Devices, Inc., Robert Richter</span>
<span class="cm"> *  Copyright (C) 2008-2009 Red Hat, Inc., Peter Zijlstra &lt;pzijlstr@redhat.com&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/perf_event.h&gt;</span>
<span class="cp">#include &lt;linux/kprobes.h&gt;</span>
<span class="cp">#include &lt;linux/ftrace.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/kdebug.h&gt;</span>
<span class="cp">#include &lt;linux/mutex.h&gt;</span>

<span class="cp">#include &lt;asm/stacktrace.h&gt;</span>
<span class="cp">#include &lt;asm/cpudata.h&gt;</span>
<span class="cp">#include &lt;asm/uaccess.h&gt;</span>
<span class="cp">#include &lt;linux/atomic.h&gt;</span>
<span class="cp">#include &lt;asm/nmi.h&gt;</span>
<span class="cp">#include &lt;asm/pcr.h&gt;</span>
<span class="cp">#include &lt;asm/perfctr.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>

<span class="cp">#include &quot;kernel.h&quot;</span>
<span class="cp">#include &quot;kstack.h&quot;</span>

<span class="cm">/* Sparc64 chips have two performance counters, 32-bits each, with</span>
<span class="cm"> * overflow interrupts generated on transition from 0xffffffff to 0.</span>
<span class="cm"> * The counters are accessed in one go using a 64-bit register.</span>
<span class="cm"> *</span>
<span class="cm"> * Both counters are controlled using a single control register.  The</span>
<span class="cm"> * only way to stop all sampling is to clear all of the context (user,</span>
<span class="cm"> * supervisor, hypervisor) sampling enable bits.  But these bits apply</span>
<span class="cm"> * to both counters, thus the two counters can&#39;t be enabled/disabled</span>
<span class="cm"> * individually.</span>
<span class="cm"> *</span>
<span class="cm"> * The control register has two event fields, one for each of the two</span>
<span class="cm"> * counters.  It&#39;s thus nearly impossible to have one counter going</span>
<span class="cm"> * while keeping the other one stopped.  Therefore it is possible to</span>
<span class="cm"> * get overflow interrupts for counters not currently &quot;in use&quot; and</span>
<span class="cm"> * that condition must be checked in the overflow interrupt handler.</span>
<span class="cm"> *</span>
<span class="cm"> * So we use a hack, in that we program inactive counters with the</span>
<span class="cm"> * &quot;sw_count0&quot; and &quot;sw_count1&quot; events.  These count how many times</span>
<span class="cm"> * the instruction &quot;sethi %hi(0xfc000), %g0&quot; is executed.  It&#39;s an</span>
<span class="cm"> * unusual way to encode a NOP and therefore will not trigger in</span>
<span class="cm"> * normal code.</span>
<span class="cm"> */</span>

<span class="cp">#define MAX_HWEVENTS			2</span>
<span class="cp">#define MAX_PERIOD			((1UL &lt;&lt; 32) - 1)</span>

<span class="cp">#define PIC_UPPER_INDEX			0</span>
<span class="cp">#define PIC_LOWER_INDEX			1</span>
<span class="cp">#define PIC_NO_INDEX			-1</span>

<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="p">{</span>
	<span class="cm">/* Number of events currently scheduled onto this cpu.</span>
<span class="cm">	 * This tells how many entries in the arrays below</span>
<span class="cm">	 * are valid.</span>
<span class="cm">	 */</span>
	<span class="kt">int</span>			<span class="n">n_events</span><span class="p">;</span>

	<span class="cm">/* Number of new events added since the last hw_perf_disable().</span>
<span class="cm">	 * This works because the perf event layer always adds new</span>
<span class="cm">	 * events inside of a perf_{disable,enable}() sequence.</span>
<span class="cm">	 */</span>
	<span class="kt">int</span>			<span class="n">n_added</span><span class="p">;</span>

	<span class="cm">/* Array of events current scheduled on this cpu.  */</span>
	<span class="k">struct</span> <span class="n">perf_event</span>	<span class="o">*</span><span class="n">event</span><span class="p">[</span><span class="n">MAX_HWEVENTS</span><span class="p">];</span>

	<span class="cm">/* Array of encoded longs, specifying the %pcr register</span>
<span class="cm">	 * encoding and the mask of PIC counters this even can</span>
<span class="cm">	 * be scheduled on.  See perf_event_encode() et al.</span>
<span class="cm">	 */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">events</span><span class="p">[</span><span class="n">MAX_HWEVENTS</span><span class="p">];</span>

	<span class="cm">/* The current counter index assigned to an event.  When the</span>
<span class="cm">	 * event hasn&#39;t been programmed into the cpu yet, this will</span>
<span class="cm">	 * hold PIC_NO_INDEX.  The event-&gt;hw.idx value tells us where</span>
<span class="cm">	 * we ought to schedule the event.</span>
<span class="cm">	 */</span>
	<span class="kt">int</span>			<span class="n">current_idx</span><span class="p">[</span><span class="n">MAX_HWEVENTS</span><span class="p">];</span>

	<span class="cm">/* Software copy of %pcr register on this cpu.  */</span>
	<span class="n">u64</span>			<span class="n">pcr</span><span class="p">;</span>

	<span class="cm">/* Enabled/disable state.  */</span>
	<span class="kt">int</span>			<span class="n">enabled</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">group_flag</span><span class="p">;</span>
<span class="p">};</span>
<span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span><span class="p">,</span> <span class="n">cpu_hw_events</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">enabled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">};</span>

<span class="cm">/* An event map describes the characteristics of a performance</span>
<span class="cm"> * counter event.  In particular it gives the encoding as well as</span>
<span class="cm"> * a mask telling which counters the event can be measured on.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">perf_event_map</span> <span class="p">{</span>
	<span class="n">u16</span>	<span class="n">encoding</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">pic_mask</span><span class="p">;</span>
<span class="cp">#define PIC_NONE	0x00</span>
<span class="cp">#define PIC_UPPER	0x01</span>
<span class="cp">#define PIC_LOWER	0x02</span>
<span class="p">};</span>

<span class="cm">/* Encode a perf_event_map entry into a long.  */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">perf_event_encode</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">perf_event_map</span> <span class="o">*</span><span class="n">pmap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">pmap</span><span class="o">-&gt;</span><span class="n">encoding</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="n">pmap</span><span class="o">-&gt;</span><span class="n">pic_mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">perf_event_get_msk</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">perf_event_get_enc</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define C(x) PERF_COUNT_HW_CACHE_##x</span>

<span class="cp">#define CACHE_OP_UNSUPPORTED	0xfffe</span>
<span class="cp">#define CACHE_OP_NONSENSE	0xffff</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">perf_event_map</span> <span class="n">cache_map_t</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">]</span>
				<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">];</span>

<span class="k">struct</span> <span class="n">sparc_pmu</span> <span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">perf_event_map</span>	<span class="o">*</span><span class="p">(</span><span class="o">*</span><span class="n">event_map</span><span class="p">)(</span><span class="kt">int</span><span class="p">);</span>
	<span class="k">const</span> <span class="n">cache_map_t</span>		<span class="o">*</span><span class="n">cache_map</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">max_events</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">upper_shift</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">lower_shift</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">event_mask</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">hv_bit</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">irq_bit</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">upper_nop</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">lower_nop</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">perf_event_map</span> <span class="n">ultra3_perfmon_event_map</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CPU_CYCLES</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_INSTRUCTIONS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0001</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_REFERENCES</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0009</span><span class="p">,</span> <span class="n">PIC_LOWER</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MISSES</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0009</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">perf_event_map</span> <span class="o">*</span><span class="nf">ultra3_event_map</span><span class="p">(</span><span class="kt">int</span> <span class="n">event_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">ultra3_perfmon_event_map</span><span class="p">[</span><span class="n">event_id</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">cache_map_t</span> <span class="n">ultra3_cache_map</span> <span class="o">=</span> <span class="p">{</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1D</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x09</span><span class="p">,</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x09</span><span class="p">,</span> <span class="n">PIC_UPPER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0a</span><span class="p">,</span> <span class="n">PIC_LOWER</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0a</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1I</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x09</span><span class="p">,</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x09</span><span class="p">,</span> <span class="n">PIC_UPPER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_NONSENSE</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_NONSENSE</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">LL</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="n">PIC_UPPER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="n">PIC_LOWER</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x12</span><span class="p">,</span> <span class="n">PIC_UPPER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x11</span><span class="p">,</span> <span class="n">PIC_UPPER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">BPU</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>  <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sparc_pmu</span> <span class="n">ultra3_pmu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">event_map</span>	<span class="o">=</span> <span class="n">ultra3_event_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_map</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">ultra3_cache_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_events</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ultra3_perfmon_event_map</span><span class="p">),</span>
	<span class="p">.</span><span class="n">upper_shift</span>	<span class="o">=</span> <span class="mi">11</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lower_shift</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">event_mask</span>	<span class="o">=</span> <span class="mh">0x3f</span><span class="p">,</span>
	<span class="p">.</span><span class="n">upper_nop</span>	<span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lower_nop</span>	<span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Niagara1 is very limited.  The upper PIC is hard-locked to count</span>
<span class="cm"> * only instructions, so it is free running which creates all kinds of</span>
<span class="cm"> * problems.  Some hardware designs make one wonder if the creator</span>
<span class="cm"> * even looked at how this stuff gets used by software.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">perf_event_map</span> <span class="n">niagara1_perfmon_event_map</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CPU_CYCLES</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_INSTRUCTIONS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_REFERENCES</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PIC_NONE</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MISSES</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x03</span><span class="p">,</span> <span class="n">PIC_LOWER</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">perf_event_map</span> <span class="o">*</span><span class="nf">niagara1_event_map</span><span class="p">(</span><span class="kt">int</span> <span class="n">event_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">niagara1_perfmon_event_map</span><span class="p">[</span><span class="n">event_id</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">cache_map_t</span> <span class="n">niagara1_cache_map</span> <span class="o">=</span> <span class="p">{</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1D</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x03</span><span class="p">,</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x03</span><span class="p">,</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1I</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x02</span><span class="p">,</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_NONSENSE</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_NONSENSE</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">LL</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x07</span><span class="p">,</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x07</span><span class="p">,</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x05</span><span class="p">,</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">BPU</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>  <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sparc_pmu</span> <span class="n">niagara1_pmu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">event_map</span>	<span class="o">=</span> <span class="n">niagara1_event_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_map</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">niagara1_cache_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_events</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">niagara1_perfmon_event_map</span><span class="p">),</span>
	<span class="p">.</span><span class="n">upper_shift</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lower_shift</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">event_mask</span>	<span class="o">=</span> <span class="mh">0x7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">upper_nop</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lower_nop</span>	<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">perf_event_map</span> <span class="n">niagara2_perfmon_event_map</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CPU_CYCLES</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x02ff</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_INSTRUCTIONS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x02ff</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_REFERENCES</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0208</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_CACHE_MISSES</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0302</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BRANCH_INSTRUCTIONS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0201</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span> <span class="p">},</span>
	<span class="p">[</span><span class="n">PERF_COUNT_HW_BRANCH_MISSES</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0202</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">perf_event_map</span> <span class="o">*</span><span class="nf">niagara2_event_map</span><span class="p">(</span><span class="kt">int</span> <span class="n">event_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">niagara2_perfmon_event_map</span><span class="p">[</span><span class="n">event_id</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="n">cache_map_t</span> <span class="n">niagara2_cache_map</span> <span class="o">=</span> <span class="p">{</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1D</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0208</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0302</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0210</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0302</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">L1I</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x02ff</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0301</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_NONSENSE</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_NONSENSE</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">LL</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0208</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0330</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0210</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0320</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">DTLB</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x0b08</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">ITLB</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0xb04</span><span class="p">,</span> <span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">BPU</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">NODE</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">OP_READ</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span><span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>  <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_WRITE</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
	<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">OP_PREFETCH</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_ACCESS</span><span class="p">)</span> <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
		<span class="p">[</span> <span class="n">C</span><span class="p">(</span><span class="n">RESULT_MISS</span><span class="p">)</span>   <span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CACHE_OP_UNSUPPORTED</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sparc_pmu</span> <span class="n">niagara2_pmu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">event_map</span>	<span class="o">=</span> <span class="n">niagara2_event_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_map</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">niagara2_cache_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_events</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">niagara2_perfmon_event_map</span><span class="p">),</span>
	<span class="p">.</span><span class="n">upper_shift</span>	<span class="o">=</span> <span class="mi">19</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lower_shift</span>	<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">.</span><span class="n">event_mask</span>	<span class="o">=</span> <span class="mh">0xfff</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hv_bit</span>		<span class="o">=</span> <span class="mh">0x8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_bit</span>	<span class="o">=</span> <span class="mh">0x30</span><span class="p">,</span>
	<span class="p">.</span><span class="n">upper_nop</span>	<span class="o">=</span> <span class="mh">0x220</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lower_nop</span>	<span class="o">=</span> <span class="mh">0x220</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sparc_pmu</span> <span class="o">*</span><span class="n">sparc_pmu</span> <span class="n">__read_mostly</span><span class="p">;</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">event_encoding</span><span class="p">(</span><span class="n">u64</span> <span class="n">event_id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="n">PIC_UPPER_INDEX</span><span class="p">)</span>
		<span class="n">event_id</span> <span class="o">&lt;&lt;=</span> <span class="n">sparc_pmu</span><span class="o">-&gt;</span><span class="n">upper_shift</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">event_id</span> <span class="o">&lt;&lt;=</span> <span class="n">sparc_pmu</span><span class="o">-&gt;</span><span class="n">lower_shift</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">event_id</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">mask_for_index</span><span class="p">(</span><span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">event_encoding</span><span class="p">(</span><span class="n">sparc_pmu</span><span class="o">-&gt;</span><span class="n">event_mask</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">nop_for_index</span><span class="p">(</span><span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">event_encoding</span><span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="n">PIC_UPPER_INDEX</span> <span class="o">?</span>
			      <span class="n">sparc_pmu</span><span class="o">-&gt;</span><span class="n">upper_nop</span> <span class="o">:</span>
			      <span class="n">sparc_pmu</span><span class="o">-&gt;</span><span class="n">lower_nop</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">sparc_pmu_enable_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">,</span> <span class="n">mask</span> <span class="o">=</span> <span class="n">mask_for_index</span><span class="p">(</span><span class="n">idx</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pcr</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">;</span>
	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pcr</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">pcr_ops</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pcr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">sparc_pmu_disable_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">mask</span> <span class="o">=</span> <span class="n">mask_for_index</span><span class="p">(</span><span class="n">idx</span><span class="p">);</span>
	<span class="n">u64</span> <span class="n">nop</span> <span class="o">=</span> <span class="n">nop_for_index</span><span class="p">(</span><span class="n">idx</span><span class="p">);</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pcr</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">nop</span><span class="p">;</span>
	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pcr</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">pcr_ops</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pcr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">read_pmc</span><span class="p">(</span><span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">read_pic</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="n">PIC_UPPER_INDEX</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">&gt;&gt;=</span> <span class="mi">32</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">write_pmc</span><span class="p">(</span><span class="kt">int</span> <span class="n">idx</span><span class="p">,</span> <span class="n">u64</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">shift</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">pic</span><span class="p">;</span>

	<span class="n">shift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="n">PIC_UPPER_INDEX</span><span class="p">)</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span> <span class="mh">0xffffffff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">&lt;&lt;=</span> <span class="n">shift</span><span class="p">;</span>

	<span class="n">read_pic</span><span class="p">(</span><span class="n">pic</span><span class="p">);</span>
	<span class="n">pic</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">pic</span> <span class="o">|=</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">write_pic</span><span class="p">(</span><span class="n">pic</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">sparc_perf_event_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="mi">64</span> <span class="o">-</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">prev_raw_count</span><span class="p">,</span> <span class="n">new_raw_count</span><span class="p">;</span>
	<span class="n">s64</span> <span class="n">delta</span><span class="p">;</span>

<span class="nl">again:</span>
	<span class="n">prev_raw_count</span> <span class="o">=</span> <span class="n">local64_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">prev_count</span><span class="p">);</span>
	<span class="n">new_raw_count</span> <span class="o">=</span> <span class="n">read_pmc</span><span class="p">(</span><span class="n">idx</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">local64_cmpxchg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">prev_count</span><span class="p">,</span> <span class="n">prev_raw_count</span><span class="p">,</span>
			     <span class="n">new_raw_count</span><span class="p">)</span> <span class="o">!=</span> <span class="n">prev_raw_count</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">again</span><span class="p">;</span>

	<span class="n">delta</span> <span class="o">=</span> <span class="p">(</span><span class="n">new_raw_count</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">)</span> <span class="o">-</span> <span class="p">(</span><span class="n">prev_raw_count</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
	<span class="n">delta</span> <span class="o">&gt;&gt;=</span> <span class="n">shift</span><span class="p">;</span>

	<span class="n">local64_add</span><span class="p">(</span><span class="n">delta</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">);</span>
	<span class="n">local64_sub</span><span class="p">(</span><span class="n">delta</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">period_left</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">new_raw_count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sparc_perf_event_set_period</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span>
				       <span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s64</span> <span class="n">left</span> <span class="o">=</span> <span class="n">local64_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">period_left</span><span class="p">);</span>
	<span class="n">s64</span> <span class="n">period</span> <span class="o">=</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">left</span> <span class="o">&lt;=</span> <span class="o">-</span><span class="n">period</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">left</span> <span class="o">=</span> <span class="n">period</span><span class="p">;</span>
		<span class="n">local64_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">period_left</span><span class="p">,</span> <span class="n">left</span><span class="p">);</span>
		<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">last_period</span> <span class="o">=</span> <span class="n">period</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">left</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">left</span> <span class="o">+=</span> <span class="n">period</span><span class="p">;</span>
		<span class="n">local64_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">period_left</span><span class="p">,</span> <span class="n">left</span><span class="p">);</span>
		<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">last_period</span> <span class="o">=</span> <span class="n">period</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">left</span> <span class="o">&gt;</span> <span class="n">MAX_PERIOD</span><span class="p">)</span>
		<span class="n">left</span> <span class="o">=</span> <span class="n">MAX_PERIOD</span><span class="p">;</span>

	<span class="n">local64_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">prev_count</span><span class="p">,</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="o">-</span><span class="n">left</span><span class="p">);</span>

	<span class="n">write_pmc</span><span class="p">(</span><span class="n">idx</span><span class="p">,</span> <span class="p">(</span><span class="n">u64</span><span class="p">)(</span><span class="o">-</span><span class="n">left</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="n">perf_event_update_userpage</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* If performance event entries have been added, move existing</span>
<span class="cm"> * events around (if necessary) and then assign new entries to</span>
<span class="cm"> * counters.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u64</span> <span class="nf">maybe_change_configuration</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">u64</span> <span class="n">pcr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_added</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="cm">/* Read in the counters which are moving.  */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_events</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">cp</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">current_idx</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">!=</span> <span class="n">PIC_NO_INDEX</span> <span class="o">&amp;&amp;</span>
		    <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">current_idx</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">!=</span> <span class="n">cp</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">idx</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">sparc_perf_event_update</span><span class="p">(</span><span class="n">cp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cp</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span>
						<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">current_idx</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">current_idx</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">PIC_NO_INDEX</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Assign to counters all unassigned events.  */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_events</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">cp</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cp</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">;</span>
		<span class="n">u64</span> <span class="n">enc</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">current_idx</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">!=</span> <span class="n">PIC_NO_INDEX</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">sparc_perf_event_set_period</span><span class="p">(</span><span class="n">cp</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">current_idx</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>

		<span class="n">enc</span> <span class="o">=</span> <span class="n">perf_event_get_enc</span><span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">pcr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask_for_index</span><span class="p">(</span><span class="n">idx</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">PERF_HES_STOPPED</span><span class="p">)</span>
			<span class="n">pcr</span> <span class="o">|=</span> <span class="n">nop_for_index</span><span class="p">(</span><span class="n">idx</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">pcr</span> <span class="o">|=</span> <span class="n">event_encoding</span><span class="p">(</span><span class="n">enc</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
	<span class="p">}</span>
<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">pcr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sparc_pmu_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">pmu</span> <span class="o">*</span><span class="n">pmu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="n">u64</span> <span class="n">pcr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">barrier</span><span class="p">();</span>

	<span class="n">pcr</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pcr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_events</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pcr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pcr</span> <span class="o">=</span> <span class="n">maybe_change_configuration</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">pcr</span><span class="p">);</span>

		<span class="cm">/* We require that all of the events have the same</span>
<span class="cm">		 * configuration, so just fetch the settings from the</span>
<span class="cm">		 * first entry.</span>
<span class="cm">		 */</span>
		<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pcr</span> <span class="o">=</span> <span class="n">pcr</span> <span class="o">|</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">config_base</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pcr_ops</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pcr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sparc_pmu_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">pmu</span> <span class="o">*</span><span class="n">pmu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_added</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pcr</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PCR_UTRACE</span> <span class="o">|</span> <span class="n">PCR_STRACE</span> <span class="o">|</span>
		 <span class="n">sparc_pmu</span><span class="o">-&gt;</span><span class="n">hv_bit</span> <span class="o">|</span> <span class="n">sparc_pmu</span><span class="o">-&gt;</span><span class="n">irq_bit</span><span class="p">);</span>
	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pcr</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">pcr_ops</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pcr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">active_event_index</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_events</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="n">event</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_events</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">current_idx</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sparc_pmu_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">active_event_index</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">event</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PERF_EF_RELOAD</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARN_ON_ONCE</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">PERF_HES_UPTODATE</span><span class="p">));</span>
		<span class="n">sparc_perf_event_set_period</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">sparc_pmu_enable_event</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sparc_pmu_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">active_event_index</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">event</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">PERF_HES_STOPPED</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">sparc_pmu_disable_event</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">state</span> <span class="o">|=</span> <span class="n">PERF_HES_STOPPED</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">PERF_HES_UPTODATE</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">PERF_EF_UPDATE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">sparc_perf_event_update</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">state</span> <span class="o">|=</span> <span class="n">PERF_HES_UPTODATE</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sparc_pmu_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span> <span class="kt">int</span> <span class="n">_flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">perf_pmu_disable</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_events</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">event</span> <span class="o">==</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="p">{</span>
			<span class="cm">/* Absorb the final count and turn off the</span>
<span class="cm">			 * event.</span>
<span class="cm">			 */</span>
			<span class="n">sparc_pmu_stop</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">PERF_EF_UPDATE</span><span class="p">);</span>

			<span class="cm">/* Shift remaining entries down into</span>
<span class="cm">			 * the existing slot.</span>
<span class="cm">			 */</span>
			<span class="k">while</span> <span class="p">(</span><span class="o">++</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_events</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
				<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
				<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">current_idx</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span>
					<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">current_idx</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
			<span class="p">}</span>

			<span class="n">perf_event_update_userpage</span><span class="p">(</span><span class="n">event</span><span class="p">);</span>

			<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_events</span><span class="o">--</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">perf_pmu_enable</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">sparc_pmu_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">active_event_index</span><span class="p">(</span><span class="n">cpuc</span><span class="p">,</span> <span class="n">event</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>

	<span class="n">sparc_perf_event_update</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">atomic_t</span> <span class="n">active_events</span> <span class="o">=</span> <span class="n">ATOMIC_INIT</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEFINE_MUTEX</span><span class="p">(</span><span class="n">pmc_grab_mutex</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">perf_stop_nmi_watchdog</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">unused</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>

	<span class="n">stop_nmi_watchdog</span><span class="p">(</span><span class="nb">NULL</span><span class="p">);</span>
	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pcr</span> <span class="o">=</span> <span class="n">pcr_ops</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">perf_event_grab_pmc</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">atomic_inc_not_zero</span><span class="p">(</span><span class="o">&amp;</span><span class="n">active_events</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pmc_grab_mutex</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">active_events</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nmi_active</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">on_each_cpu</span><span class="p">(</span><span class="n">perf_stop_nmi_watchdog</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">BUG_ON</span><span class="p">(</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nmi_active</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">active_events</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pmc_grab_mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">perf_event_release_pmc</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">atomic_dec_and_mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">active_events</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pmc_grab_mutex</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nmi_active</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">on_each_cpu</span><span class="p">(</span><span class="n">start_nmi_watchdog</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pmc_grab_mutex</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">perf_event_map</span> <span class="o">*</span><span class="nf">sparc_map_cache_event</span><span class="p">(</span><span class="n">u64</span> <span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cache_type</span><span class="p">,</span> <span class="n">cache_op</span><span class="p">,</span> <span class="n">cache_result</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">perf_event_map</span> <span class="o">*</span><span class="n">pmap</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sparc_pmu</span><span class="o">-&gt;</span><span class="n">cache_map</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOENT</span><span class="p">);</span>

	<span class="n">cache_type</span> <span class="o">=</span> <span class="p">(</span><span class="n">config</span> <span class="o">&gt;&gt;</span>  <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cache_type</span> <span class="o">&gt;=</span> <span class="n">PERF_COUNT_HW_CACHE_MAX</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">EINVAL</span><span class="p">);</span>

	<span class="n">cache_op</span> <span class="o">=</span> <span class="p">(</span><span class="n">config</span> <span class="o">&gt;&gt;</span>  <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cache_op</span> <span class="o">&gt;=</span> <span class="n">PERF_COUNT_HW_CACHE_OP_MAX</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">EINVAL</span><span class="p">);</span>

	<span class="n">cache_result</span> <span class="o">=</span> <span class="p">(</span><span class="n">config</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cache_result</span> <span class="o">&gt;=</span> <span class="n">PERF_COUNT_HW_CACHE_RESULT_MAX</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">EINVAL</span><span class="p">);</span>

	<span class="n">pmap</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">((</span><span class="o">*</span><span class="n">sparc_pmu</span><span class="o">-&gt;</span><span class="n">cache_map</span><span class="p">)[</span><span class="n">cache_type</span><span class="p">][</span><span class="n">cache_op</span><span class="p">][</span><span class="n">cache_result</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pmap</span><span class="o">-&gt;</span><span class="n">encoding</span> <span class="o">==</span> <span class="n">CACHE_OP_UNSUPPORTED</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOENT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pmap</span><span class="o">-&gt;</span><span class="n">encoding</span> <span class="o">==</span> <span class="n">CACHE_OP_NONSENSE</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">EINVAL</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">pmap</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">hw_perf_event_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">perf_event_release_pmc</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* Make sure all events can be scheduled into the hardware at</span>
<span class="cm"> * the same time.  This is simplified by the fact that we only</span>
<span class="cm"> * need to support 2 simultaneous HW events.</span>
<span class="cm"> *</span>
<span class="cm"> * As a side effect, the evts[]-&gt;hw.idx values will be assigned</span>
<span class="cm"> * on success.  These are pending indexes.  When the events are</span>
<span class="cm"> * actually programmed into the chip, these values will propagate</span>
<span class="cm"> * to the per-cpu cpuc-&gt;current_idx[] slots, see the code in</span>
<span class="cm"> * maybe_change_configuration() for details.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sparc_check_constraints</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">**</span><span class="n">evts</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">events</span><span class="p">,</span> <span class="kt">int</span> <span class="n">n_ev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">msk0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">msk1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* This case is possible when we are invoked from</span>
<span class="cm">	 * hw_perf_group_sched_in().</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">n_ev</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">n_ev</span> <span class="o">&gt;</span> <span class="n">MAX_HWEVENTS</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">msk0</span> <span class="o">=</span> <span class="n">perf_event_get_msk</span><span class="p">(</span><span class="n">events</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">n_ev</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">msk0</span> <span class="o">&amp;</span> <span class="n">PIC_LOWER</span><span class="p">)</span>
			<span class="n">idx0</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">success</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">n_ev</span> <span class="o">!=</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">msk1</span> <span class="o">=</span> <span class="n">perf_event_get_msk</span><span class="p">(</span><span class="n">events</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

	<span class="cm">/* If both events can go on any counter, OK.  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">msk0</span> <span class="o">==</span> <span class="p">(</span><span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="n">msk1</span> <span class="o">==</span> <span class="p">(</span><span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">success</span><span class="p">;</span>

	<span class="cm">/* If one event is limited to a specific counter,</span>
<span class="cm">	 * and the other can go on both, OK.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">msk0</span> <span class="o">==</span> <span class="n">PIC_UPPER</span> <span class="o">||</span> <span class="n">msk0</span> <span class="o">==</span> <span class="n">PIC_LOWER</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="n">msk1</span> <span class="o">==</span> <span class="p">(</span><span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">msk0</span> <span class="o">&amp;</span> <span class="n">PIC_LOWER</span><span class="p">)</span>
			<span class="n">idx0</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">success</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">msk1</span> <span class="o">==</span> <span class="n">PIC_UPPER</span> <span class="o">||</span> <span class="n">msk1</span> <span class="o">==</span> <span class="n">PIC_LOWER</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="n">msk0</span> <span class="o">==</span> <span class="p">(</span><span class="n">PIC_UPPER</span> <span class="o">|</span> <span class="n">PIC_LOWER</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">msk1</span> <span class="o">&amp;</span> <span class="n">PIC_UPPER</span><span class="p">)</span>
			<span class="n">idx0</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">success</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* If the events are fixed to different counters, OK.  */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">msk0</span> <span class="o">==</span> <span class="n">PIC_UPPER</span> <span class="o">&amp;&amp;</span> <span class="n">msk1</span> <span class="o">==</span> <span class="n">PIC_LOWER</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">msk0</span> <span class="o">==</span> <span class="n">PIC_LOWER</span> <span class="o">&amp;&amp;</span> <span class="n">msk1</span> <span class="o">==</span> <span class="n">PIC_UPPER</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">msk0</span> <span class="o">&amp;</span> <span class="n">PIC_LOWER</span><span class="p">)</span>
			<span class="n">idx0</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">success</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Otherwise, there is a conflict.  */</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

<span class="nl">success:</span>
	<span class="n">evts</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">idx</span> <span class="o">=</span> <span class="n">idx0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">n_ev</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">evts</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">idx</span> <span class="o">=</span> <span class="n">idx0</span> <span class="o">^</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">check_excludes</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">**</span><span class="n">evts</span><span class="p">,</span> <span class="kt">int</span> <span class="n">n_prev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">n_new</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">eu</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ek</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">eh</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">n</span><span class="p">,</span> <span class="n">first</span><span class="p">;</span>

	<span class="n">n</span> <span class="o">=</span> <span class="n">n_prev</span> <span class="o">+</span> <span class="n">n_new</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">n</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">first</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">n</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">event</span> <span class="o">=</span> <span class="n">evts</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">first</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">eu</span> <span class="o">=</span> <span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">exclude_user</span><span class="p">;</span>
			<span class="n">ek</span> <span class="o">=</span> <span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">exclude_kernel</span><span class="p">;</span>
			<span class="n">eh</span> <span class="o">=</span> <span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">exclude_hv</span><span class="p">;</span>
			<span class="n">first</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">exclude_user</span> <span class="o">!=</span> <span class="n">eu</span> <span class="o">||</span>
			   <span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">exclude_kernel</span> <span class="o">!=</span> <span class="n">ek</span> <span class="o">||</span>
			   <span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">.</span><span class="n">exclude_hv</span> <span class="o">!=</span> <span class="n">eh</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">collect_events</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">group</span><span class="p">,</span> <span class="kt">int</span> <span class="n">max_count</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">evts</span><span class="p">[],</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">events</span><span class="p">,</span>
			  <span class="kt">int</span> <span class="o">*</span><span class="n">current_idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">n</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_software_event</span><span class="p">(</span><span class="n">group</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">n</span> <span class="o">&gt;=</span> <span class="n">max_count</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="n">evts</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">=</span> <span class="n">group</span><span class="p">;</span>
		<span class="n">events</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">=</span> <span class="n">group</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">event_base</span><span class="p">;</span>
		<span class="n">current_idx</span><span class="p">[</span><span class="n">n</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="n">PIC_NO_INDEX</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">group</span><span class="o">-&gt;</span><span class="n">sibling_list</span><span class="p">,</span> <span class="n">group_entry</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_software_event</span><span class="p">(</span><span class="n">event</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="n">event</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">!=</span> <span class="n">PERF_EVENT_STATE_OFF</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">n</span> <span class="o">&gt;=</span> <span class="n">max_count</span><span class="p">)</span>
				<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
			<span class="n">evts</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">=</span> <span class="n">event</span><span class="p">;</span>
			<span class="n">events</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">=</span> <span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">event_base</span><span class="p">;</span>
			<span class="n">current_idx</span><span class="p">[</span><span class="n">n</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="n">PIC_NO_INDEX</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">n</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sparc_pmu_add</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ef_flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">n0</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">perf_pmu_disable</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">);</span>

	<span class="n">n0</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_events</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">n0</span> <span class="o">&gt;=</span> <span class="n">MAX_HWEVENTS</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">[</span><span class="n">n0</span><span class="p">]</span> <span class="o">=</span> <span class="n">event</span><span class="p">;</span>
	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">[</span><span class="n">n0</span><span class="p">]</span> <span class="o">=</span> <span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">event_base</span><span class="p">;</span>
	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">current_idx</span><span class="p">[</span><span class="n">n0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PIC_NO_INDEX</span><span class="p">;</span>

	<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="n">PERF_HES_UPTODATE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ef_flags</span> <span class="o">&amp;</span> <span class="n">PERF_EF_START</span><span class="p">))</span>
		<span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">state</span> <span class="o">|=</span> <span class="n">PERF_HES_STOPPED</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If group events scheduling transaction was started,</span>
<span class="cm">	 * skip the schedulability test here, it will be performed</span>
<span class="cm">	 * at commit time(-&gt;commit_txn) as a whole</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">group_flag</span> <span class="o">&amp;</span> <span class="n">PERF_EVENT_TXN</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">nocheck</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">check_excludes</span><span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">,</span> <span class="n">n0</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sparc_check_constraints</span><span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">,</span> <span class="n">n0</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

<span class="nl">nocheck:</span>
	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_events</span><span class="o">++</span><span class="p">;</span>
	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_added</span><span class="o">++</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">out:</span>
	<span class="n">perf_pmu_enable</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sparc_pmu_event_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">perf_event_attr</span> <span class="o">*</span><span class="n">attr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">attr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">evts</span><span class="p">[</span><span class="n">MAX_HWEVENTS</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">events</span><span class="p">[</span><span class="n">MAX_HWEVENTS</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">current_idx_dmy</span><span class="p">[</span><span class="n">MAX_HWEVENTS</span><span class="p">];</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">perf_event_map</span> <span class="o">*</span><span class="n">pmap</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">n</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nmi_active</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="cm">/* does not support taken branch sampling */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">has_branch_stack</span><span class="p">(</span><span class="n">event</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">attr</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PERF_TYPE_HARDWARE</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">attr</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">&gt;=</span> <span class="n">sparc_pmu</span><span class="o">-&gt;</span><span class="n">max_events</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="n">pmap</span> <span class="o">=</span> <span class="n">sparc_pmu</span><span class="o">-&gt;</span><span class="n">event_map</span><span class="p">(</span><span class="n">attr</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">PERF_TYPE_HW_CACHE</span>:
		<span class="n">pmap</span> <span class="o">=</span> <span class="n">sparc_map_cache_event</span><span class="p">(</span><span class="n">attr</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">pmap</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">pmap</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">PERF_TYPE_RAW</span>:
		<span class="n">pmap</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>

	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pmap</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">event_base</span> <span class="o">=</span> <span class="n">perf_event_encode</span><span class="p">(</span><span class="n">pmap</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * User gives us &quot;(encoding &lt;&lt; 16) | pic_mask&quot; for</span>
<span class="cm">		 * PERF_TYPE_RAW events.</span>
<span class="cm">		 */</span>
		<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">event_base</span> <span class="o">=</span> <span class="n">attr</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* We save the enable bits in the config_base.  */</span>
	<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span> <span class="o">=</span> <span class="n">sparc_pmu</span><span class="o">-&gt;</span><span class="n">irq_bit</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">attr</span><span class="o">-&gt;</span><span class="n">exclude_user</span><span class="p">)</span>
		<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span> <span class="o">|=</span> <span class="n">PCR_UTRACE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">attr</span><span class="o">-&gt;</span><span class="n">exclude_kernel</span><span class="p">)</span>
		<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span> <span class="o">|=</span> <span class="n">PCR_STRACE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">attr</span><span class="o">-&gt;</span><span class="n">exclude_hv</span><span class="p">)</span>
		<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">config_base</span> <span class="o">|=</span> <span class="n">sparc_pmu</span><span class="o">-&gt;</span><span class="n">hv_bit</span><span class="p">;</span>

	<span class="n">n</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">group_leader</span> <span class="o">!=</span> <span class="n">event</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">n</span> <span class="o">=</span> <span class="n">collect_events</span><span class="p">(</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">group_leader</span><span class="p">,</span>
				   <span class="n">MAX_HWEVENTS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
				   <span class="n">evts</span><span class="p">,</span> <span class="n">events</span><span class="p">,</span> <span class="n">current_idx_dmy</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">n</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">events</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">=</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">event_base</span><span class="p">;</span>
	<span class="n">evts</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">=</span> <span class="n">event</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">check_excludes</span><span class="p">(</span><span class="n">evts</span><span class="p">,</span> <span class="n">n</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sparc_check_constraints</span><span class="p">(</span><span class="n">evts</span><span class="p">,</span> <span class="n">events</span><span class="p">,</span> <span class="n">n</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">=</span> <span class="n">PIC_NO_INDEX</span><span class="p">;</span>

	<span class="cm">/* Try to do all error checking before this point, as unwinding</span>
<span class="cm">	 * state after grabbing the PMC is difficult.</span>
<span class="cm">	 */</span>
	<span class="n">perf_event_grab_pmc</span><span class="p">();</span>
	<span class="n">event</span><span class="o">-&gt;</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">hw_perf_event_destroy</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span> <span class="o">=</span> <span class="n">MAX_PERIOD</span><span class="p">;</span>
		<span class="n">hwc</span><span class="o">-&gt;</span><span class="n">last_period</span> <span class="o">=</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span><span class="p">;</span>
		<span class="n">local64_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hwc</span><span class="o">-&gt;</span><span class="n">period_left</span><span class="p">,</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">sample_period</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Start group events scheduling transaction</span>
<span class="cm"> * Set the flag to make pmu::enable() not perform the</span>
<span class="cm"> * schedulability test, it will be performed at commit time</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sparc_pmu_start_txn</span><span class="p">(</span><span class="k">struct</span> <span class="n">pmu</span> <span class="o">*</span><span class="n">pmu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuhw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>

	<span class="n">perf_pmu_disable</span><span class="p">(</span><span class="n">pmu</span><span class="p">);</span>
	<span class="n">cpuhw</span><span class="o">-&gt;</span><span class="n">group_flag</span> <span class="o">|=</span> <span class="n">PERF_EVENT_TXN</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Stop group events scheduling transaction</span>
<span class="cm"> * Clear the flag and pmu::enable() will perform the</span>
<span class="cm"> * schedulability test.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sparc_pmu_cancel_txn</span><span class="p">(</span><span class="k">struct</span> <span class="n">pmu</span> <span class="o">*</span><span class="n">pmu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuhw</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>

	<span class="n">cpuhw</span><span class="o">-&gt;</span><span class="n">group_flag</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PERF_EVENT_TXN</span><span class="p">;</span>
	<span class="n">perf_pmu_enable</span><span class="p">(</span><span class="n">pmu</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Commit group events scheduling transaction</span>
<span class="cm"> * Perform the group schedulability test as a whole</span>
<span class="cm"> * Return 0 if success</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sparc_pmu_commit_txn</span><span class="p">(</span><span class="k">struct</span> <span class="n">pmu</span> <span class="o">*</span><span class="n">pmu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">n</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sparc_pmu</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>
	<span class="n">n</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_events</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">check_excludes</span><span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">n</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sparc_check_constraints</span><span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">,</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">events</span><span class="p">,</span> <span class="n">n</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>

	<span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">group_flag</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PERF_EVENT_TXN</span><span class="p">;</span>
	<span class="n">perf_pmu_enable</span><span class="p">(</span><span class="n">pmu</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pmu</span> <span class="n">pmu</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pmu_enable</span>	<span class="o">=</span> <span class="n">sparc_pmu_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmu_disable</span>	<span class="o">=</span> <span class="n">sparc_pmu_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">event_init</span>	<span class="o">=</span> <span class="n">sparc_pmu_event_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">add</span>		<span class="o">=</span> <span class="n">sparc_pmu_add</span><span class="p">,</span>
	<span class="p">.</span><span class="n">del</span>		<span class="o">=</span> <span class="n">sparc_pmu_del</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>		<span class="o">=</span> <span class="n">sparc_pmu_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop</span>		<span class="o">=</span> <span class="n">sparc_pmu_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">sparc_pmu_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start_txn</span>	<span class="o">=</span> <span class="n">sparc_pmu_start_txn</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cancel_txn</span>	<span class="o">=</span> <span class="n">sparc_pmu_cancel_txn</span><span class="p">,</span>
	<span class="p">.</span><span class="n">commit_txn</span>	<span class="o">=</span> <span class="n">sparc_pmu_commit_txn</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">perf_event_print_debug</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">pcr</span><span class="p">,</span> <span class="n">pic</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sparc_pmu</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="n">pcr</span> <span class="o">=</span> <span class="n">pcr_ops</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">();</span>
	<span class="n">read_pic</span><span class="p">(</span><span class="n">pic</span><span class="p">);</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;CPU#%d: PCR[%016llx] PIC[%016llx]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">cpu</span><span class="p">,</span> <span class="n">pcr</span><span class="p">,</span> <span class="n">pic</span><span class="p">);</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__kprobes</span> <span class="nf">perf_event_nmi_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">self</span><span class="p">,</span>
					    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cmd</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">__args</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">die_args</span> <span class="o">*</span><span class="n">args</span> <span class="o">=</span> <span class="n">__args</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">perf_sample_data</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpu_hw_events</span> <span class="o">*</span><span class="n">cpuc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">active_events</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">NOTIFY_DONE</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DIE_NMI</span>:
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">return</span> <span class="n">NOTIFY_DONE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">regs</span> <span class="o">=</span> <span class="n">args</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>

	<span class="n">cpuc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">cpu_hw_events</span><span class="p">);</span>

	<span class="cm">/* If the PMU has the TOE IRQ enable bits, we need to do a</span>
<span class="cm">	 * dummy write to the %pcr to clear the overflow bits and thus</span>
<span class="cm">	 * the interrupt.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Do this before we peek at the counters to determine</span>
<span class="cm">	 * overflow so we don&#39;t lose any events.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sparc_pmu</span><span class="o">-&gt;</span><span class="n">irq_bit</span><span class="p">)</span>
		<span class="n">pcr_ops</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">(</span><span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">pcr</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">n_events</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">perf_event</span> <span class="o">*</span><span class="n">event</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">cpuc</span><span class="o">-&gt;</span><span class="n">current_idx</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">struct</span> <span class="n">hw_perf_event</span> <span class="o">*</span><span class="n">hwc</span><span class="p">;</span>
		<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

		<span class="n">hwc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">event</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">sparc_perf_event_update</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">perf_sample_data_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">hwc</span><span class="o">-&gt;</span><span class="n">last_period</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sparc_perf_event_set_period</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="n">hwc</span><span class="p">,</span> <span class="n">idx</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">perf_event_overflow</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">data</span><span class="p">,</span> <span class="n">regs</span><span class="p">))</span>
			<span class="n">sparc_pmu_stop</span><span class="p">(</span><span class="n">event</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">NOTIFY_STOP</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__read_mostly</span> <span class="k">struct</span> <span class="n">notifier_block</span> <span class="n">perf_event_nmi_notifier</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">notifier_call</span>		<span class="o">=</span> <span class="n">perf_event_nmi_handler</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">bool</span> <span class="n">__init</span> <span class="nf">supported_pmu</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">sparc_pmu_type</span><span class="p">,</span> <span class="s">&quot;ultra3&quot;</span><span class="p">)</span> <span class="o">||</span>
	    <span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">sparc_pmu_type</span><span class="p">,</span> <span class="s">&quot;ultra3+&quot;</span><span class="p">)</span> <span class="o">||</span>
	    <span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">sparc_pmu_type</span><span class="p">,</span> <span class="s">&quot;ultra3i&quot;</span><span class="p">)</span> <span class="o">||</span>
	    <span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">sparc_pmu_type</span><span class="p">,</span> <span class="s">&quot;ultra4+&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">sparc_pmu</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ultra3_pmu</span><span class="p">;</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">sparc_pmu_type</span><span class="p">,</span> <span class="s">&quot;niagara&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">sparc_pmu</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">niagara1_pmu</span><span class="p">;</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">sparc_pmu_type</span><span class="p">,</span> <span class="s">&quot;niagara2&quot;</span><span class="p">)</span> <span class="o">||</span>
	    <span class="o">!</span><span class="n">strcmp</span><span class="p">(</span><span class="n">sparc_pmu_type</span><span class="p">,</span> <span class="s">&quot;niagara3&quot;</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">sparc_pmu</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">niagara2_pmu</span><span class="p">;</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">init_hw_perf_events</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;Performance events: &quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">supported_pmu</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;No support for PMU type &#39;%s&#39;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">sparc_pmu_type</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pr_cont</span><span class="p">(</span><span class="s">&quot;Supported PMU type is &#39;%s&#39;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">sparc_pmu_type</span><span class="p">);</span>

	<span class="n">perf_pmu_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pmu</span><span class="p">,</span> <span class="s">&quot;cpu&quot;</span><span class="p">,</span> <span class="n">PERF_TYPE_RAW</span><span class="p">);</span>
	<span class="n">register_die_notifier</span><span class="p">(</span><span class="o">&amp;</span><span class="n">perf_event_nmi_notifier</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">early_initcall</span><span class="p">(</span><span class="n">init_hw_perf_events</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">perf_callchain_kernel</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_callchain_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span>
			   <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ksp</span><span class="p">,</span> <span class="n">fp</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_FUNCTION_GRAPH_TRACER</span>
	<span class="kt">int</span> <span class="n">graph</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">stack_trace_flush</span><span class="p">();</span>

	<span class="n">perf_callchain_store</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">tpc</span><span class="p">);</span>

	<span class="n">ksp</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">u_regs</span><span class="p">[</span><span class="n">UREG_I6</span><span class="p">];</span>
	<span class="n">fp</span> <span class="o">=</span> <span class="n">ksp</span> <span class="o">+</span> <span class="n">STACK_BIAS</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">sparc_stackf</span> <span class="o">*</span><span class="n">sf</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pc</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">kstack_valid</span><span class="p">(</span><span class="n">current_thread_info</span><span class="p">(),</span> <span class="n">fp</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">sf</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sparc_stackf</span> <span class="o">*</span><span class="p">)</span> <span class="n">fp</span><span class="p">;</span>
		<span class="n">regs</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">sf</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">kstack_is_trap_frame</span><span class="p">(</span><span class="n">current_thread_info</span><span class="p">(),</span> <span class="n">regs</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">user_mode</span><span class="p">(</span><span class="n">regs</span><span class="p">))</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">pc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">tpc</span><span class="p">;</span>
			<span class="n">fp</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">u_regs</span><span class="p">[</span><span class="n">UREG_I6</span><span class="p">]</span> <span class="o">+</span> <span class="n">STACK_BIAS</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">pc</span> <span class="o">=</span> <span class="n">sf</span><span class="o">-&gt;</span><span class="n">callers_pc</span><span class="p">;</span>
			<span class="n">fp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">sf</span><span class="o">-&gt;</span><span class="n">fp</span> <span class="o">+</span> <span class="n">STACK_BIAS</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">perf_callchain_store</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">pc</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_FUNCTION_GRAPH_TRACER</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">8UL</span><span class="p">)</span> <span class="o">==</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">return_to_handler</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">index</span> <span class="o">=</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">curr_ret_stack</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">current</span><span class="o">-&gt;</span><span class="n">ret_stack</span> <span class="o">&amp;&amp;</span> <span class="n">index</span> <span class="o">&gt;=</span> <span class="n">graph</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">pc</span> <span class="o">=</span> <span class="n">current</span><span class="o">-&gt;</span><span class="n">ret_stack</span><span class="p">[</span><span class="n">index</span> <span class="o">-</span> <span class="n">graph</span><span class="p">].</span><span class="n">ret</span><span class="p">;</span>
				<span class="n">perf_callchain_store</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">pc</span><span class="p">);</span>
				<span class="n">graph</span><span class="o">++</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
<span class="cp">#endif</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">nr</span> <span class="o">&lt;</span> <span class="n">PERF_MAX_STACK_DEPTH</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">perf_callchain_user_64</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_callchain_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ufp</span><span class="p">;</span>

	<span class="n">perf_callchain_store</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">tpc</span><span class="p">);</span>

	<span class="n">ufp</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">u_regs</span><span class="p">[</span><span class="n">UREG_I6</span><span class="p">]</span> <span class="o">+</span> <span class="n">STACK_BIAS</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">sparc_stackf</span> <span class="o">*</span><span class="n">usf</span><span class="p">,</span> <span class="n">sf</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pc</span><span class="p">;</span>

		<span class="n">usf</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sparc_stackf</span> <span class="o">*</span><span class="p">)</span> <span class="n">ufp</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">__copy_from_user_inatomic</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sf</span><span class="p">,</span> <span class="n">usf</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">sf</span><span class="p">)))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">pc</span> <span class="o">=</span> <span class="n">sf</span><span class="p">.</span><span class="n">callers_pc</span><span class="p">;</span>
		<span class="n">ufp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">sf</span><span class="p">.</span><span class="n">fp</span> <span class="o">+</span> <span class="n">STACK_BIAS</span><span class="p">;</span>
		<span class="n">perf_callchain_store</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">pc</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">nr</span> <span class="o">&lt;</span> <span class="n">PERF_MAX_STACK_DEPTH</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">perf_callchain_user_32</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_callchain_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span>
				   <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ufp</span><span class="p">;</span>

	<span class="n">perf_callchain_store</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">tpc</span><span class="p">);</span>

	<span class="n">ufp</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">u_regs</span><span class="p">[</span><span class="n">UREG_I6</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xffffffffUL</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">sparc_stackf32</span> <span class="o">*</span><span class="n">usf</span><span class="p">,</span> <span class="n">sf</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pc</span><span class="p">;</span>

		<span class="n">usf</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sparc_stackf32</span> <span class="o">*</span><span class="p">)</span> <span class="n">ufp</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">__copy_from_user_inatomic</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sf</span><span class="p">,</span> <span class="n">usf</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">sf</span><span class="p">)))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">pc</span> <span class="o">=</span> <span class="n">sf</span><span class="p">.</span><span class="n">callers_pc</span><span class="p">;</span>
		<span class="n">ufp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">sf</span><span class="p">.</span><span class="n">fp</span><span class="p">;</span>
		<span class="n">perf_callchain_store</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">pc</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">nr</span> <span class="o">&lt;</span> <span class="n">PERF_MAX_STACK_DEPTH</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">perf_callchain_user</span><span class="p">(</span><span class="k">struct</span> <span class="n">perf_callchain_entry</span> <span class="o">*</span><span class="n">entry</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">flushw_user</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_thread_flag</span><span class="p">(</span><span class="n">TIF_32BIT</span><span class="p">))</span>
		<span class="n">perf_callchain_user_32</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">perf_callchain_user_64</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
