#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Apr 23 13:38:53 2021
# Process ID: 1488
# Log file: D:/Document FPGA/ThayThuy/FPGA/Virtex_4_ML402/project_ISE_division50Mhz/planAhead_run_1/planAhead.log
# Journal file: D:/Document FPGA/ThayThuy/FPGA/Virtex_4_ML402/project_ISE_division50Mhz/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {D:/Document FPGA/ThayThuy/FPGA/Virtex_4_ML402/project_ISE_division50Mhz/pa.fromNetlist.tcl}
startgroup
set_property package_pin AE14 [get_ports clk_in]
endgroup
startgroup
set_property package_pin G5 [get_ports clk_out]
endgroup
save_constraints
