// Seed: 2019141127
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output uwire id_2,
    input wand id_3,
    output tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output tri id_7,
    input tri1 id_8
);
  wire id_10;
endmodule
macromodule module_1 (
    input wor id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wor id_3,
    input tri0 id_4,
    input wand id_5,
    input wire id_6,
    input tri id_7
);
  id_9(
      id_0, 1'b0, 1
  ); module_0(
      id_0, id_1, id_2, id_0, id_3, id_5, id_6, id_3, id_0
  );
  assign id_2 = id_4;
endmodule
