{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425782633898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425782633898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 10:43:53 2015 " "Processing started: Sun Mar 08 10:43:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425782633898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425782633898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_CPU -c RISC_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_CPU -c RISC_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425782633898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1425782634179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myaddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myaddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myaddr-behav " "Found design unit 1: myaddr-behav" {  } { { "myaddr.vhd" "" { Text "E:/FINIAL/RISC_CPU/myaddr.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""} { "Info" "ISGN_ENTITY_NAME" "1 myaddr " "Found entity 1: myaddr" {  } { { "myaddr.vhd" "" { Text "E:/FINIAL/RISC_CPU/myaddr.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machinectl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machinectl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machinectl-behav " "Found design unit 1: machinectl-behav" {  } { { "machinectl.vhd" "" { Text "E:/FINIAL/RISC_CPU/machinectl.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""} { "Info" "ISGN_ENTITY_NAME" "1 machinectl " "Found entity 1: machinectl" {  } { { "machinectl.vhd" "" { Text "E:/FINIAL/RISC_CPU/machinectl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine-behav " "Found design unit 1: machine-behav" {  } { { "machine.vhd" "" { Text "E:/FINIAL/RISC_CPU/machine.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine " "Found entity 1: machine" {  } { { "machine.vhd" "" { Text "E:/FINIAL/RISC_CPU/machine.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myalu-behav " "Found design unit 1: myalu-behav" {  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""} { "Info" "ISGN_ENTITY_NAME" "1 myalu " "Found entity 1: myalu" {  } { { "myalu.vhd" "" { Text "E:/FINIAL/RISC_CPU/myalu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-behav " "Found design unit 1: accumulator-behav" {  } { { "accumulator.vhd" "" { Text "E:/FINIAL/RISC_CPU/accumulator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.vhd" "" { Text "E:/FINIAL/RISC_CPU/accumulator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-behav " "Found design unit 1: instruction_register-behav" {  } { { "instruction_register.vhd" "" { Text "E:/FINIAL/RISC_CPU/instruction_register.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "E:/FINIAL/RISC_CPU/instruction_register.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datactl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datactl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datactl-behav " "Found design unit 1: datactl-behav" {  } { { "datactl.vhd" "" { Text "E:/FINIAL/RISC_CPU/datactl.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""} { "Info" "ISGN_ENTITY_NAME" "1 datactl " "Found entity 1: datactl" {  } { { "datactl.vhd" "" { Text "E:/FINIAL/RISC_CPU/datactl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behav " "Found design unit 1: counter-behav" {  } { { "counter.vhd" "" { Text "E:/FINIAL/RISC_CPU/counter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "E:/FINIAL/RISC_CPU/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkgen-behav " "Found design unit 1: clkgen-behav" {  } { { "clkgen.vhd" "" { Text "E:/FINIAL/RISC_CPU/clkgen.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.vhd" "" { Text "E:/FINIAL/RISC_CPU/clkgen.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_decodeer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_decodeer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_decodeer-behav " "Found design unit 1: addr_decodeer-behav" {  } { { "addr_decodeer.vhd" "" { Text "E:/FINIAL/RISC_CPU/addr_decodeer.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_decodeer " "Found entity 1: addr_decodeer" {  } { { "addr_decodeer.vhd" "" { Text "E:/FINIAL/RISC_CPU/addr_decodeer.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-behav " "Found design unit 1: rom1-behav" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1-behav " "Found design unit 1: ram1-behav" {  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_cpu_tpo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file risc_cpu_tpo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_CPU_TPO " "Found entity 1: RISC_CPU_TPO" {  } { { "RISC_CPU_TPO.bdf" "" { Schematic "E:/FINIAL/RISC_CPU/RISC_CPU_TPO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_bdf " "Found entity 1: clk_gen_bdf" {  } { { "clk_gen_bdf.bdf" "" { Schematic "E:/FINIAL/RISC_CPU/clk_gen_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instuction_register_bdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instuction_register_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instuction_register_bdf " "Found entity 1: instuction_register_bdf" {  } { { "instuction_register_bdf.bdf" "" { Schematic "E:/FINIAL/RISC_CPU/instuction_register_bdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_CPU-instru " "Found design unit 1: RISC_CPU-instru" {  } { { "RISC_CPU.vhd" "" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_CPU " "Found entity 1: RISC_CPU" {  } { { "RISC_CPU.vhd" "" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_cpu_tpo1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_cpu_tpo1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_CPU_TPO1-instu " "Found design unit 1: RISC_CPU_TPO1-instu" {  } { { "RISC_CPU_TPO1.vhd" "" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_CPU_TPO1 " "Found entity 1: RISC_CPU_TPO1" {  } { { "RISC_CPU_TPO1.vhd" "" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425782634738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_CPU_TPO1 " "Elaborating entity \"RISC_CPU_TPO1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425782634785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_CPU RISC_CPU:U0 " "Elaborating entity \"RISC_CPU\" for hierarchy \"RISC_CPU:U0\"" {  } { { "RISC_CPU_TPO1.vhd" "U0" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782634800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen RISC_CPU:U0\|clkgen:U0 " "Elaborating entity \"clkgen\" for hierarchy \"RISC_CPU:U0\|clkgen:U0\"" {  } { { "RISC_CPU.vhd" "U0" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782634800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register RISC_CPU:U0\|instruction_register:U1 " "Elaborating entity \"instruction_register\" for hierarchy \"RISC_CPU:U0\|instruction_register:U1\"" {  } { { "RISC_CPU.vhd" "U1" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782634800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator RISC_CPU:U0\|accumulator:U2 " "Elaborating entity \"accumulator\" for hierarchy \"RISC_CPU:U0\|accumulator:U2\"" {  } { { "RISC_CPU.vhd" "U2" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782634800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myalu RISC_CPU:U0\|myalu:U3 " "Elaborating entity \"myalu\" for hierarchy \"RISC_CPU:U0\|myalu:U3\"" {  } { { "RISC_CPU.vhd" "U3" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782634800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machinectl RISC_CPU:U0\|machinectl:U4 " "Elaborating entity \"machinectl\" for hierarchy \"RISC_CPU:U0\|machinectl:U4\"" {  } { { "RISC_CPU.vhd" "U4" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782634800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine RISC_CPU:U0\|machine:U5 " "Elaborating entity \"machine\" for hierarchy \"RISC_CPU:U0\|machine:U5\"" {  } { { "RISC_CPU.vhd" "U5" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782634816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myaddr RISC_CPU:U0\|myaddr:U6 " "Elaborating entity \"myaddr\" for hierarchy \"RISC_CPU:U0\|myaddr:U6\"" {  } { { "RISC_CPU.vhd" "U6" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782634816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter RISC_CPU:U0\|counter:U7 " "Elaborating entity \"counter\" for hierarchy \"RISC_CPU:U0\|counter:U7\"" {  } { { "RISC_CPU.vhd" "U7" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782634816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datactl RISC_CPU:U0\|datactl:U8 " "Elaborating entity \"datactl\" for hierarchy \"RISC_CPU:U0\|datactl:U8\"" {  } { { "RISC_CPU.vhd" "U8" { Text "E:/FINIAL/RISC_CPU/RISC_CPU.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782634816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 ram1:U2 " "Elaborating entity \"ram1\" for hierarchy \"ram1:U2\"" {  } { { "RISC_CPU_TPO1.vhd" "U2" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782634832 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem ram1.vhd(18) " "VHDL Process Statement warning at ram1.vhd(18): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram1.vhd" "" { Text "E:/FINIAL/RISC_CPU/ram1.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425782634925 "|RISC_CPU_TPO|ram1:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 rom1:U3 " "Elaborating entity \"rom1\" for hierarchy \"rom1:U3\"" {  } { { "RISC_CPU_TPO1.vhd" "U3" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782634925 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem rom1.vhd(21) " "VHDL Process Statement warning at rom1.vhd(21): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1425782634941 "|RISC_CPU_TPO1|rom1:U3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "mem\[4..1023\] rom1.vhd(12) " "Using initial value X (don't care) for net \"mem\[4..1023\]\" at rom1.vhd(12)" {  } { { "rom1.vhd" "" { Text "E:/FINIAL/RISC_CPU/rom1.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425782634941 "|RISC_CPU_TPO1|rom1:U3"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U1 addr_decoder " "Node instance \"U1\" instantiates undefined entity \"addr_decoder\"" {  } { { "RISC_CPU_TPO1.vhd" "U1" { Text "E:/FINIAL/RISC_CPU/RISC_CPU_TPO1.vhd" 41 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425782634972 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425782635112 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 08 10:43:55 2015 " "Processing ended: Sun Mar 08 10:43:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425782635112 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425782635112 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425782635112 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425782635112 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425782635721 ""}
