Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  5 16:50:14 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_methodology -file dedicated_methodology_drc_routed.rpt -pb dedicated_methodology_drc_routed.pb -rpx dedicated_methodology_drc_routed.rpx
| Design       : dedicated
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 11
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 2          |
| TIMING-18 | Warning          | Missing input or output delay | 1          |
| TIMING-20 | Warning          | Non-clocked latch             | 8          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin U_fnd_controller/U_counter/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin U_fnd_controller/U_counter/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch U_counter_datapath/U_three_state_buffer/data_reg_reg[0] cannot be properly analyzed as its control pin U_counter_datapath/U_three_state_buffer/data_reg_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch U_counter_datapath/U_three_state_buffer/data_reg_reg[1] cannot be properly analyzed as its control pin U_counter_datapath/U_three_state_buffer/data_reg_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch U_counter_datapath/U_three_state_buffer/data_reg_reg[2] cannot be properly analyzed as its control pin U_counter_datapath/U_three_state_buffer/data_reg_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch U_counter_datapath/U_three_state_buffer/data_reg_reg[3] cannot be properly analyzed as its control pin U_counter_datapath/U_three_state_buffer/data_reg_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch U_counter_datapath/U_three_state_buffer/data_reg_reg[4] cannot be properly analyzed as its control pin U_counter_datapath/U_three_state_buffer/data_reg_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch U_counter_datapath/U_three_state_buffer/data_reg_reg[5] cannot be properly analyzed as its control pin U_counter_datapath/U_three_state_buffer/data_reg_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch U_counter_datapath/U_three_state_buffer/data_reg_reg[6] cannot be properly analyzed as its control pin U_counter_datapath/U_three_state_buffer/data_reg_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch U_counter_datapath/U_three_state_buffer/data_reg_reg[7] cannot be properly analyzed as its control pin U_counter_datapath/U_three_state_buffer/data_reg_reg[7]/G is not reached by a timing clock
Related violations: <none>


