m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
vdecode2
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1737852592
!i10b 1
!s100 MeI;a:EBTRUBf7V]ETEVi0
I?Y_VUSMZa1HQ_R7=Roz9Z2
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 decode2_sv_unit
S1
Z3 dC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3
Z4 w1737851353
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/decode2.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/decode2.sv
L0 4
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1737852592.000000
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/decode2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/decode2.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vdecode7
R0
R1
!i10b 1
!s100 E70b:7LB?X5HK7R`e:0173
IRca0=]niWBG7N0=Ll==oJ1
R2
!s105 decode7_sv_unit
S1
R3
R4
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/decode7.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/decode7.sv
L0 4
R5
r1
!s85 0
31
R6
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/decode7.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/decode7.sv|
!i113 1
R7
R8
venc2freq
R0
R1
!i10b 1
!s100 g8;<BkBoO;>Tdz0hFX`E61
IGV:jmXK:LDZEzceSfoFU90
R2
!s105 enc2freq_sv_unit
S1
R3
w1737851728
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/enc2freq.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/enc2freq.sv
L0 5
R5
r1
!s85 0
31
R6
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/enc2freq.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/enc2freq.sv|
!i113 1
R7
R8
venc2freq_tb
R0
R1
!i10b 1
!s100 IEaMIiMLbhQ^ATU04z5Kn1
II?M8NFlIO4Y@k3K=Pk5Vz2
R2
!s105 enc2freq_tb_sv_unit
S1
R3
w1737852030
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Test_Benches/enc2freq_tb.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Test_Benches/enc2freq_tb.sv
L0 6
R5
r1
!s85 0
31
R6
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Test_Benches/enc2freq_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Test_Benches/enc2freq_tb.sv|
!i113 1
R7
R8
vlab3
R0
R1
!i10b 1
!s100 `YlVz3fA1hWdEVD5g_Oa13
Iiz54A7^Kzmm_7Fm1i5gP>1
R2
!s105 lab3_sv_unit
S1
R3
w1737852587
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/lab3.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/lab3.sv
L0 4
R5
r1
!s85 0
31
R6
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/lab3.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/lab3.sv|
!i113 1
R7
R8
vtonegen
R0
R1
!i10b 1
!s100 ?RZeSb[Yc=6CH[82[SA`h1
I0eH:Z^:[Km28K<^zYfEGM3
R2
!s105 tonegen_sv_unit
S1
R3
w1737851729
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/tonegen.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/tonegen.sv
L0 4
R5
r1
!s85 0
31
R6
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/tonegen.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Modules/tonegen.sv|
!i113 1
R7
R8
vtonegen_tb
R0
R1
!i10b 1
!s100 NHefV;^=4V`M4Zjk9zn;Y2
IZ=Qf52]Ch2V]m`>_S6AG@0
R2
!s105 tonegen_tb_sv_unit
S1
R3
w1737851374
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Test_Benches/tonegen_tb.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Test_Benches/tonegen_tb.sv
L0 9
R5
r1
!s85 0
31
R6
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Test_Benches/tonegen_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab3/Test_Benches/tonegen_tb.sv|
!i113 1
R7
R8
