// -------------------------------------------------------------
// 
// File Name: D:\AddSub_b16\AddSub_b16_V1.v
// Created: 2023-06-14 13:57:23
// 
// Generated by MATLAB 9.1 and HDL Coder 3.9
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 4e-08
// Target subsystem base rate: 4e-08
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: AddSub_b16_V1
// Source Path: AddSub_b16/AddSub_b16_V1
// Hierarchy Level: 0
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module AddSub_b16_V1
          (
           AddA_b16,
           AddB_b16,
           SubA_b16,
           SubB_b16,
           Add_b16,
           Sub_b16
          );



  input   signed [15:0] AddA_b16;  // int16
  input   signed [15:0] AddB_b16;  // int16
  input   signed [15:0] SubA_b16;  // int16
  input   signed [15:0] SubB_b16;  // int16
  output  signed [15:0] Add_b16;  // int16
  output  signed [15:0] Sub_b16;  // int16

  wire signed [15:0] Add2_out1;  // int16
  wire signed [15:0] Add1_out1;  // int16


  assign Add2_out1 = AddA_b16 + AddB_b16;



  assign Add_b16 = Add2_out1;

  assign Add1_out1 = SubA_b16 - SubB_b16;



  assign Sub_b16 = Add1_out1;

endmodule  // AddSub_b16_V1

