

================================================================
== Vitis HLS Report for 'transposeMatrix'
================================================================
* Date:           Wed Sep 24 09:59:18 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mattrans
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      127|      127|  1.270 us|  1.270 us|  128|  128|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   2155|    -|
|Register         |        -|    -|     129|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     129|   2157|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+-----+-----------+-----+-----------+
    |    Name    | LUT | Input Size| Bits| Total Bits|
    +------------+-----+-----------+-----+-----------+
    |B_address0  |  680|        129|    8|       1032|
    |B_address1  |  680|        129|    8|       1032|
    |B_d0        |   53|         10|   32|        320|
    |B_d1        |   53|         10|   32|        320|
    |ap_NS_fsm   |  680|        129|    1|        129|
    |ap_done     |    9|          2|    1|          2|
    +------------+-----+-----------+-----+-----------+
    |Total       | 2155|        409|   82|       2835|
    +------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------+-----+----+-----+-----------+
    |     Name    |  FF | LUT| Bits| Const Bits|
    +-------------+-----+----+-----+-----------+
    |ap_CS_fsm    |  128|   0|  128|          0|
    |ap_done_reg  |    1|   0|    1|          0|
    +-------------+-----+----+-----+-----------+
    |Total        |  129|   0|  129|          0|
    +-------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  transposeMatrix|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  transposeMatrix|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  transposeMatrix|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  transposeMatrix|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  transposeMatrix|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  transposeMatrix|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  transposeMatrix|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  transposeMatrix|  return value|
|B_address0   |  out|    8|   ap_memory|                B|         array|
|B_ce0        |  out|    1|   ap_memory|                B|         array|
|B_we0        |  out|    1|   ap_memory|                B|         array|
|B_d0         |  out|   32|   ap_memory|                B|         array|
|B_address1   |  out|    8|   ap_memory|                B|         array|
|B_ce1        |  out|    1|   ap_memory|                B|         array|
|B_we1        |  out|    1|   ap_memory|                B|         array|
|B_d1         |  out|   32|   ap_memory|                B|         array|
+-------------+-----+-----+------------+-----------------+--------------+

