// Seed: 1158463431
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  assign id_3 = id_2;
  assign id_3 = id_1;
  wand id_4, id_5;
  logic [7:0] id_6;
  assign id_6[1] = id_6;
  assign id_4 = 1;
  assign module_1.type_1 = 0;
  wire id_7;
  logic [7:0] id_8;
  wire id_9;
  wire id_10;
  id_11(
      .id_0(id_10), .id_1(~id_8[1]), .id_2(1)
  );
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    input  wor   id_2,
    output tri1  id_3
);
  always @(posedge 1'd0) begin : LABEL_0
    id_0 <= 1;
  end
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire id_6;
endmodule
