<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='339' type='bool'/>
<offset>4752</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='338'>/// A register class is artificial if all its members are artificial.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='755' u='w' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='760' u='w' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='819' u='w' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankENS_9StringRefENS0_3KeyE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='822' u='w' c='_ZN4llvm20CodeGenRegisterClassC1ERNS_14CodeGenRegBankENS_9StringRefENS0_3KeyE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='939' u='r' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1186' u='r' c='_ZN4llvm14CodeGenRegBankC1ERNS_12RecordKeeperERKNS_14CodeGenHwModesE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1873' u='r' c='_ZN4llvm14CodeGenRegBank18computeRegUnitSetsEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2240' u='r' c='_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2287' u='r' c='_ZN4llvm14CodeGenRegBank30computeInferredRegisterClassesEv'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='205' u='r' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter19EmitRegUnitPressureERN4llvm11raw_ostreamERKNS1_14CodeGenRegBankERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE'/>
