Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 13 17:10:13 2022
| Host         : DESKTOP-F3P71CO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (13)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: timer/slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.471        0.000                      0                 1504       -0.498      -47.154                     99                 1504        4.500        0.000                       0                   558  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.471        0.000                      0                 1504       -0.498      -47.154                     99                 1504        4.500        0.000                       0                   558  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.471ns,  Total Violation        0.000ns
Hold  :           99  Failing Endpoints,  Worst Slack       -0.498ns,  Total Violation      -47.154ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_level_store_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 3.045ns (36.034%)  route 5.405ns (63.966%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.556     5.140    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=64, routed)          1.227     6.885    beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.152     7.037 r  beta/game_controlunit/M_digit1_q[3]_i_2/O
                         net (fo=23, routed)          1.282     8.319    beta/regfile/M_score_store_q_reg[8]_0[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I3_O)        0.376     8.695 r  beta/regfile/out0_carry_i_9/O
                         net (fo=1, routed)           0.749     9.444    beta/game_alu/S[0]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    10.302 r  beta/game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.302    beta/game_alu/out0_carry_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.416 r  beta/game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.416    beta/game_alu/out0_carry__0_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.530 r  beta/game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.530    beta/game_alu/out0_carry__1_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.769 f  beta/game_alu/out0_carry__2/O[2]
                         net (fo=2, routed)           0.612    11.382    beta/game_alu/FSM_sequential_M_game_fsm_q_reg[2]_0[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.302    11.684 f  beta/game_alu/M_z_q_i_4/O
                         net (fo=1, routed)           0.282    11.966    beta/game_alu/M_z_q_i_4_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124    12.090 f  beta/game_alu/M_z_q_i_3/O
                         net (fo=1, routed)           0.306    12.395    beta/game_alu/M_z_q_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.519 r  beta/game_alu/M_z_q_i_1/O
                         net (fo=2, routed)           0.453    12.972    beta/game_controlunit/M_z_d
    SLICE_X5Y27          LUT6 (Prop_lut6_I2_O)        0.124    13.096 r  beta/game_controlunit/M_score_store_q[0]_i_1/O
                         net (fo=4, routed)           0.495    13.591    beta/regfile/D[0]
    SLICE_X4Y25          FDRE                                         r  beta/regfile/M_level_store_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.500    14.905    beta/regfile/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  beta/regfile/M_level_store_q_reg[0]/C
                         clock pessimism              0.259    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)       -0.067    15.062    beta/regfile/M_level_store_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -13.591    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_score_store_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 3.045ns (36.059%)  route 5.400ns (63.941%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.556     5.140    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=64, routed)          1.227     6.885    beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.152     7.037 r  beta/game_controlunit/M_digit1_q[3]_i_2/O
                         net (fo=23, routed)          1.282     8.319    beta/regfile/M_score_store_q_reg[8]_0[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I3_O)        0.376     8.695 r  beta/regfile/out0_carry_i_9/O
                         net (fo=1, routed)           0.749     9.444    beta/game_alu/S[0]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    10.302 r  beta/game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.302    beta/game_alu/out0_carry_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.416 r  beta/game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.416    beta/game_alu/out0_carry__0_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.530 r  beta/game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.530    beta/game_alu/out0_carry__1_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.769 f  beta/game_alu/out0_carry__2/O[2]
                         net (fo=2, routed)           0.612    11.382    beta/game_alu/FSM_sequential_M_game_fsm_q_reg[2]_0[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.302    11.684 f  beta/game_alu/M_z_q_i_4/O
                         net (fo=1, routed)           0.282    11.966    beta/game_alu/M_z_q_i_4_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124    12.090 f  beta/game_alu/M_z_q_i_3/O
                         net (fo=1, routed)           0.306    12.395    beta/game_alu/M_z_q_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.519 r  beta/game_alu/M_z_q_i_1/O
                         net (fo=2, routed)           0.453    12.972    beta/game_controlunit/M_z_d
    SLICE_X5Y27          LUT6 (Prop_lut6_I2_O)        0.124    13.096 r  beta/game_controlunit/M_score_store_q[0]_i_1/O
                         net (fo=4, routed)           0.489    13.585    beta/regfile/D[0]
    SLICE_X5Y25          FDRE                                         r  beta/regfile/M_score_store_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.500    14.905    beta/regfile/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  beta/regfile/M_score_store_q_reg[0]/C
                         clock pessimism              0.259    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)       -0.067    15.062    beta/regfile/M_score_store_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_state_store_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 3.045ns (36.679%)  route 5.257ns (63.321%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.556     5.140    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=64, routed)          1.227     6.885    beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.152     7.037 r  beta/game_controlunit/M_digit1_q[3]_i_2/O
                         net (fo=23, routed)          1.282     8.319    beta/regfile/M_score_store_q_reg[8]_0[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I3_O)        0.376     8.695 r  beta/regfile/out0_carry_i_9/O
                         net (fo=1, routed)           0.749     9.444    beta/game_alu/S[0]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    10.302 r  beta/game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.302    beta/game_alu/out0_carry_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.416 r  beta/game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.416    beta/game_alu/out0_carry__0_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.530 r  beta/game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.530    beta/game_alu/out0_carry__1_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.769 f  beta/game_alu/out0_carry__2/O[2]
                         net (fo=2, routed)           0.612    11.382    beta/game_alu/FSM_sequential_M_game_fsm_q_reg[2]_0[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.302    11.684 f  beta/game_alu/M_z_q_i_4/O
                         net (fo=1, routed)           0.282    11.966    beta/game_alu/M_z_q_i_4_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124    12.090 f  beta/game_alu/M_z_q_i_3/O
                         net (fo=1, routed)           0.306    12.395    beta/game_alu/M_z_q_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.519 r  beta/game_alu/M_z_q_i_1/O
                         net (fo=2, routed)           0.453    12.972    beta/game_controlunit/M_z_d
    SLICE_X5Y27          LUT6 (Prop_lut6_I2_O)        0.124    13.096 r  beta/game_controlunit/M_score_store_q[0]_i_1/O
                         net (fo=4, routed)           0.346    13.442    beta/regfile/D[0]
    SLICE_X4Y26          FDRE                                         r  beta/regfile/M_state_store_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.502    14.907    beta/regfile/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  beta/regfile/M_state_store_q_reg[0]/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X4Y26          FDRE (Setup_fdre_C_D)       -0.067    15.064    beta/regfile/M_state_store_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -13.442    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.956ns  (logic 3.045ns (38.274%)  route 4.911ns (61.726%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.556     5.140    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=64, routed)          1.227     6.885    beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.152     7.037 r  beta/game_controlunit/M_digit1_q[3]_i_2/O
                         net (fo=23, routed)          1.282     8.319    beta/regfile/M_score_store_q_reg[8]_0[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I3_O)        0.376     8.695 r  beta/regfile/out0_carry_i_9/O
                         net (fo=1, routed)           0.749     9.444    beta/game_alu/S[0]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    10.302 r  beta/game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.302    beta/game_alu/out0_carry_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.416 r  beta/game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.416    beta/game_alu/out0_carry__0_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.530 r  beta/game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.530    beta/game_alu/out0_carry__1_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.769 f  beta/game_alu/out0_carry__2/O[2]
                         net (fo=2, routed)           0.612    11.382    beta/game_alu/FSM_sequential_M_game_fsm_q_reg[2]_0[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.302    11.684 f  beta/game_alu/M_z_q_i_4/O
                         net (fo=1, routed)           0.282    11.966    beta/game_alu/M_z_q_i_4_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124    12.090 f  beta/game_alu/M_z_q_i_3/O
                         net (fo=1, routed)           0.306    12.395    beta/game_alu/M_z_q_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.519 r  beta/game_alu/M_z_q_i_1/O
                         net (fo=2, routed)           0.453    12.972    beta/game_controlunit/M_z_d
    SLICE_X5Y27          LUT6 (Prop_lut6_I2_O)        0.124    13.096 r  beta/game_controlunit/M_score_store_q[0]_i_1/O
                         net (fo=4, routed)           0.000    13.096    beta/regfile/D[0]
    SLICE_X5Y27          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.503    14.908    beta/regfile/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[0]/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)        0.029    15.161    beta/regfile/M_pattern_store_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/M_z_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.731ns  (logic 2.921ns (37.783%)  route 4.810ns (62.217%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.556     5.140    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=64, routed)          1.227     6.885    beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.152     7.037 r  beta/game_controlunit/M_digit1_q[3]_i_2/O
                         net (fo=23, routed)          1.282     8.319    beta/regfile/M_score_store_q_reg[8]_0[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I3_O)        0.376     8.695 r  beta/regfile/out0_carry_i_9/O
                         net (fo=1, routed)           0.749     9.444    beta/game_alu/S[0]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    10.302 r  beta/game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.302    beta/game_alu/out0_carry_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.416 r  beta/game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.416    beta/game_alu/out0_carry__0_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.530 r  beta/game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.530    beta/game_alu/out0_carry__1_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.769 f  beta/game_alu/out0_carry__2/O[2]
                         net (fo=2, routed)           0.612    11.382    beta/game_alu/FSM_sequential_M_game_fsm_q_reg[2]_0[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.302    11.684 f  beta/game_alu/M_z_q_i_4/O
                         net (fo=1, routed)           0.282    11.966    beta/game_alu/M_z_q_i_4_n_0
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.124    12.090 f  beta/game_alu/M_z_q_i_3/O
                         net (fo=1, routed)           0.306    12.395    beta/game_alu/M_z_q_i_3_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.124    12.519 r  beta/game_alu/M_z_q_i_1/O
                         net (fo=2, routed)           0.352    12.871    beta/M_z_d
    SLICE_X7Y27          FDRE                                         r  beta/M_z_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.503    14.908    beta/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  beta/M_z_q_reg/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)       -0.067    15.065    beta/M_z_q_reg
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -12.871    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_level_store_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.674ns  (logic 2.549ns (33.214%)  route 5.125ns (66.786%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.556     5.140    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=64, routed)          1.227     6.885    beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.152     7.037 r  beta/game_controlunit/M_digit1_q[3]_i_2/O
                         net (fo=23, routed)          1.282     8.319    beta/regfile/M_score_store_q_reg[8]_0[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I3_O)        0.376     8.695 r  beta/regfile/out0_carry_i_9/O
                         net (fo=1, routed)           0.749     9.444    beta/game_alu/S[0]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    10.302 r  beta/game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.302    beta/game_alu/out0_carry_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.524 r  beta/game_alu/out0_carry__0/O[0]
                         net (fo=2, routed)           0.443    10.968    beta/game_controlunit/M_score_store_q_reg[7][0]
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.299    11.267 r  beta/game_controlunit/M_score_store_q[4]_i_2/O
                         net (fo=1, routed)           0.482    11.748    beta/game_controlunit/M_score_store_q[4]_i_2_n_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.124    11.872 r  beta/game_controlunit/M_score_store_q[4]_i_1/O
                         net (fo=5, routed)           0.943    12.815    beta/regfile/D[4]
    SLICE_X3Y25          FDRE                                         r  beta/regfile/M_level_store_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.502    14.907    beta/regfile/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  beta/regfile/M_level_store_q_reg[4]/C
                         clock pessimism              0.259    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)       -0.101    15.030    beta/regfile/M_level_store_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_level_store_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 1.490ns (19.534%)  route 6.138ns (80.466%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.556     5.140    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=64, routed)          1.535     7.193    beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.124     7.317 r  beta/game_controlunit/out0_carry_i_1/O
                         net (fo=12, routed)          1.175     8.492    beta/game_controlunit/M_pattern_store_q_reg[0]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124     8.616 r  beta/game_controlunit/M_score_store_q[7]_i_6/O
                         net (fo=6, routed)           0.648     9.264    beta/game_controlunit/M_score_store_q[7]_i_6_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.150     9.414 r  beta/game_controlunit/M_score_store_q[15]_i_10/O
                         net (fo=2, routed)           0.507     9.921    beta/game_controlunit/M_score_store_q[15]_i_10_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I3_O)        0.326    10.247 r  beta/game_controlunit/M_score_store_q[15]_i_7/O
                         net (fo=7, routed)           0.648    10.895    beta/game_controlunit/M_score_store_q[15]_i_7_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124    11.019 f  beta/game_controlunit/M_score_store_q[15]_i_5/O
                         net (fo=1, routed)           0.645    11.665    beta/game_controlunit/M_score_store_q[15]_i_5_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I2_O)        0.124    11.789 r  beta/game_controlunit/M_score_store_q[15]_i_2/O
                         net (fo=4, routed)           0.980    12.768    beta/regfile/D[15]
    SLICE_X3Y26          FDRE                                         r  beta/regfile/M_level_store_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.504    14.909    beta/regfile/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  beta/regfile/M_level_store_q_reg[15]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X3Y26          FDRE (Setup_fdre_C_D)       -0.105    15.028    beta/regfile/M_level_store_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -12.768    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.592ns  (logic 1.490ns (19.625%)  route 6.102ns (80.375%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.556     5.140    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=64, routed)          1.535     7.193    beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.124     7.317 r  beta/game_controlunit/out0_carry_i_1/O
                         net (fo=12, routed)          1.175     8.492    beta/game_controlunit/M_pattern_store_q_reg[0]
    SLICE_X5Y24          LUT4 (Prop_lut4_I0_O)        0.124     8.616 r  beta/game_controlunit/M_score_store_q[7]_i_6/O
                         net (fo=6, routed)           0.648     9.264    beta/game_controlunit/M_score_store_q[7]_i_6_n_0
    SLICE_X5Y25          LUT2 (Prop_lut2_I1_O)        0.150     9.414 r  beta/game_controlunit/M_score_store_q[15]_i_10/O
                         net (fo=2, routed)           0.665    10.079    beta/game_controlunit/M_score_store_q[15]_i_10_n_0
    SLICE_X4Y26          LUT5 (Prop_lut5_I1_O)        0.326    10.405 f  beta/game_controlunit/M_score_store_q[15]_i_8/O
                         net (fo=7, routed)           0.613    11.019    beta/game_controlunit/M_score_store_q[15]_i_8_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I1_O)        0.124    11.143 f  beta/game_controlunit/M_score_store_q[9]_i_2/O
                         net (fo=1, routed)           0.642    11.785    beta/game_controlunit/M_score_store_q[9]_i_2_n_0
    SLICE_X0Y27          LUT5 (Prop_lut5_I2_O)        0.124    11.909 r  beta/game_controlunit/M_score_store_q[9]_i_1/O
                         net (fo=4, routed)           0.824    12.733    beta/regfile/D[9]
    SLICE_X3Y27          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.505    14.910    beta/regfile/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[9]/C
                         clock pessimism              0.259    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X3Y27          FDRE (Setup_fdre_C_D)       -0.105    15.029    beta/regfile/M_pattern_store_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 2.647ns (34.987%)  route 4.919ns (65.013%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.556     5.140    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=64, routed)          1.227     6.885    beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.152     7.037 r  beta/game_controlunit/M_digit1_q[3]_i_2/O
                         net (fo=23, routed)          1.282     8.319    beta/regfile/M_score_store_q_reg[8]_0[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I3_O)        0.376     8.695 r  beta/regfile/out0_carry_i_9/O
                         net (fo=1, routed)           0.749     9.444    beta/game_alu/S[0]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    10.302 r  beta/game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.302    beta/game_alu/out0_carry_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.615 r  beta/game_alu/out0_carry__0/O[3]
                         net (fo=2, routed)           0.492    11.108    beta/game_controlunit/M_score_store_q_reg[7][3]
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.306    11.414 r  beta/game_controlunit/M_score_store_q[7]_i_2/O
                         net (fo=1, routed)           0.415    11.829    beta/game_controlunit/M_score_store_q[7]_i_2_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.124    11.953 r  beta/game_controlunit/M_score_store_q[7]_i_1/O
                         net (fo=5, routed)           0.753    12.706    beta/regfile/D[7]
    SLICE_X4Y27          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.503    14.908    beta/regfile/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[7]/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)       -0.067    15.065    beta/regfile/M_pattern_store_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -12.706    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_score_store_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 2.647ns (35.288%)  route 4.854ns (64.712%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.556     5.140    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518     5.658 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[0]/Q
                         net (fo=64, routed)          1.227     6.885    beta/game_controlunit/M_game_fsm_q[0]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.152     7.037 r  beta/game_controlunit/M_digit1_q[3]_i_2/O
                         net (fo=23, routed)          1.282     8.319    beta/regfile/M_score_store_q_reg[8]_0[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I3_O)        0.376     8.695 r  beta/regfile/out0_carry_i_9/O
                         net (fo=1, routed)           0.749     9.444    beta/game_alu/S[0]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.858    10.302 r  beta/game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.302    beta/game_alu/out0_carry_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.615 r  beta/game_alu/out0_carry__0/O[3]
                         net (fo=2, routed)           0.492    11.108    beta/game_controlunit/M_score_store_q_reg[7][3]
    SLICE_X1Y25          LUT6 (Prop_lut6_I4_O)        0.306    11.414 r  beta/game_controlunit/M_score_store_q[7]_i_2/O
                         net (fo=1, routed)           0.415    11.829    beta/game_controlunit/M_score_store_q[7]_i_2_n_0
    SLICE_X0Y25          LUT4 (Prop_lut4_I0_O)        0.124    11.953 r  beta/game_controlunit/M_score_store_q[7]_i_1/O
                         net (fo=5, routed)           0.689    12.642    beta/regfile/D[7]
    SLICE_X0Y26          FDRE                                         r  beta/regfile/M_score_store_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         1.504    14.909    beta/regfile/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  beta/regfile/M_score_store_q_reg[7]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)       -0.067    15.066    beta/regfile/M_score_store_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -12.642    
  -------------------------------------------------------------------
                         slack                                  2.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.498ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.310ns (19.494%)  route 1.280ns (80.506%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.646     1.590    beta/regfile/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.854     2.044    beta/regfile/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[10]/C
                         clock pessimism              0.000     2.044    
                         clock uncertainty            0.035     2.079    
    SLICE_X2Y28          FDRE (Hold_fdre_C_R)         0.009     2.088    beta/regfile/M_pattern_store_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.498ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.310ns (19.494%)  route 1.280ns (80.506%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.646     1.590    beta/regfile/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.854     2.044    beta/regfile/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[11]/C
                         clock pessimism              0.000     2.044    
                         clock uncertainty            0.035     2.079    
    SLICE_X2Y28          FDRE (Hold_fdre_C_R)         0.009     2.088    beta/regfile/M_pattern_store_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.498ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.310ns (19.494%)  route 1.280ns (80.506%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.646     1.590    beta/regfile/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.854     2.044    beta/regfile/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[12]/C
                         clock pessimism              0.000     2.044    
                         clock uncertainty            0.035     2.079    
    SLICE_X2Y28          FDRE (Hold_fdre_C_R)         0.009     2.088    beta/regfile/M_pattern_store_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.498ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.310ns (19.494%)  route 1.280ns (80.506%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.646     1.590    beta/regfile/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.854     2.044    beta/regfile/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[13]/C
                         clock pessimism              0.000     2.044    
                         clock uncertainty            0.035     2.079    
    SLICE_X2Y28          FDRE (Hold_fdre_C_R)         0.009     2.088    beta/regfile/M_pattern_store_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.498ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.310ns (19.494%)  route 1.280ns (80.506%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.646     1.590    beta/regfile/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.854     2.044    beta/regfile/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[14]/C
                         clock pessimism              0.000     2.044    
                         clock uncertainty            0.035     2.079    
    SLICE_X2Y28          FDRE (Hold_fdre_C_R)         0.009     2.088    beta/regfile/M_pattern_store_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.497ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/counter1/M_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.310ns (19.856%)  route 1.251ns (80.144%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.617     1.561    beta/counter1/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  beta/counter1/M_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.824     2.014    beta/counter1/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  beta/counter1/M_ctr_q_reg[10]/C
                         clock pessimism              0.000     2.014    
                         clock uncertainty            0.035     2.049    
    SLICE_X8Y21          FDRE (Hold_fdre_C_R)         0.009     2.058    beta/counter1/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.497ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/counter1/M_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.310ns (19.856%)  route 1.251ns (80.144%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.617     1.561    beta/counter1/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  beta/counter1/M_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.824     2.014    beta/counter1/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  beta/counter1/M_ctr_q_reg[11]/C
                         clock pessimism              0.000     2.014    
                         clock uncertainty            0.035     2.049    
    SLICE_X8Y21          FDRE (Hold_fdre_C_R)         0.009     2.058    beta/counter1/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.497ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/counter1/M_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.310ns (19.856%)  route 1.251ns (80.144%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.617     1.561    beta/counter1/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  beta/counter1/M_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.824     2.014    beta/counter1/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  beta/counter1/M_ctr_q_reg[8]/C
                         clock pessimism              0.000     2.014    
                         clock uncertainty            0.035     2.049    
    SLICE_X8Y21          FDRE (Hold_fdre_C_R)         0.009     2.058    beta/counter1/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.497ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/counter1/M_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.310ns (19.856%)  route 1.251ns (80.144%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.617     1.561    beta/counter1/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  beta/counter1/M_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.824     2.014    beta/counter1/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  beta/counter1/M_ctr_q_reg[9]/C
                         clock pessimism              0.000     2.014    
                         clock uncertainty            0.035     2.049    
    SLICE_X8Y21          FDRE (Hold_fdre_C_R)         0.009     2.058    beta/counter1/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.497ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.310ns (19.555%)  route 1.275ns (80.445%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.641     1.585    beta/regfile/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=656, routed)         0.848     2.038    beta/regfile/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[3]/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.035     2.073    
    SLICE_X6Y25          FDRE (Hold_fdre_C_R)         0.009     2.082    beta/regfile/M_pattern_store_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                 -0.497    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y27    beta/M_z_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y39    beta/clearbuttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y41    beta/clearbuttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y41    beta/clearbuttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42    beta/clearbuttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42    beta/clearbuttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y23    beta/counter1/M_ctr_q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y23    beta/counter1/M_ctr_q_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y23    beta/counter1/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y23    beta/counter1/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y23    beta/counter1/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y23    beta/counter1/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y43    beta/passbuttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y43    beta/passbuttoncond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   beta/playerbuttoncond_gen_0[1].playerbuttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   beta/playerbuttoncond_gen_0[1].playerbuttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   beta/playerbuttoncond_gen_0[1].playerbuttoncond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y43   beta/playerbuttoncond_gen_0[1].playerbuttoncond/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y23   timer/slowclock/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    beta/M_z_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y19    beta/counter1/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    beta/counter1/M_ctr_q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    beta/counter1/M_ctr_q_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    beta/counter1/M_ctr_q_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y24    beta/counter1/M_ctr_q_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    beta/counter1/M_ctr_q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y25    beta/counter1/M_ctr_q_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y43    beta/passbuttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y43    beta/passbuttoncond/sync/M_pipe_q_reg[1]/C



