;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-24
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 30
	SUB @0, @2
	MOV -1, <-24
	CMP #270, <1
	MOV -4, <-20
	MOV -1, <-24
	MOV -1, <-24
	ADD #270, <1
	ADD -130, 9
	ADD -130, 9
	SLT #300, 91
	SLT #300, 91
	MOV -1, <-20
	JMN @12, #200
	SUB 240, 60
	MOV #912, @200
	SUB 240, 60
	SPL 0, <-102
	JMZ -4, @-20
	MOV -4, <-20
	SPL 0, <-102
	SLT #0, -11
	SLT #0, -11
	SLT #0, -11
	SLT #0, -11
	SLT #0, -11
	JMP 280, 60
	SUB -209, <-520
	SLT 0, 901
	ADD 240, 60
	JMZ @-91, @-20
	SUB @829, 500
	MOV -4, <-20
	SUB @124, 106
	MOV -4, <-20
	ADD <300, 90
	MOV -4, <-20
	CMP -207, <-120
	ADD <300, 90
	SUB @121, 106
	MOV -1, <-24
	MOV -4, <-20
	MOV -4, <-20
	ADD <300, 90
	SPL 0, <753
	MOV -1, <-24
