# Benchmark "control_merge" written by ABC on Sun Jul 13 14:42:53 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins_valid[0] \
 ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] ins_valid[5] \
 ins_valid[6] ins_valid[7] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] outs[0] outs[1] outs_valid index[0] \
 index[1] index[2] index_valid

.latch        n88 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n93 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n98 control.tehb.dataReg[0]  0
.latch       n103 control.tehb.dataReg[1]  0
.latch       n108 control.tehb.dataReg[2]  0
.latch       n113 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n63
01 1
.names control.tehb.control.fullReg new_n63 ins_ready[1]
01 1
.names ins_valid[0] new_n63 new_n65
00 1
.names ins_valid[2] new_n65 new_n66
11 1
.names control.tehb.control.fullReg new_n66 ins_ready[2]
01 1
.names ins_valid[3] new_n65 new_n68
11 1
.names new_n66 new_n68 new_n69
01 1
.names control.tehb.control.fullReg new_n69 ins_ready[3]
01 1
.names new_n66 new_n69 new_n71
00 1
.names new_n65 new_n71 new_n72
11 1
.names ins_valid[4] new_n72 new_n73
11 1
.names control.tehb.control.fullReg new_n73 ins_ready[4]
01 1
.names new_n72 new_n73 new_n75
10 1
.names ins_valid[5] new_n75 new_n76
11 1
.names control.tehb.control.fullReg new_n76 ins_ready[5]
01 1
.names new_n75 new_n76 new_n78
10 1
.names ins_valid[6] new_n78 new_n79
11 1
.names control.tehb.control.fullReg new_n79 ins_ready[6]
01 1
.names ins_valid[7] new_n78 new_n81
11 1
.names new_n79 new_n81 new_n82
01 1
.names control.tehb.control.fullReg new_n82 ins_ready[7]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n84
11 1
.names new_n63 new_n69 new_n85
00 1
.names new_n73 new_n85 new_n86
00 1
.names new_n76 new_n86 new_n87
00 1
.names new_n79 new_n87 new_n88_1
00 1
.names new_n82 new_n88_1 new_n89
00 1
.names control.tehb.control.fullReg new_n89 new_n90
00 1
.names new_n84 new_n90 index[0]
00 0
.names ins[0] index[0] new_n92
10 1
.names ins[2] index[0] new_n93_1
11 1
.names new_n92 new_n93_1 new_n94
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n95
11 1
.names new_n79 new_n82 new_n96
00 1
.names new_n71 new_n96 new_n97
11 1
.names control.tehb.control.fullReg new_n97 new_n98_1
00 1
.names new_n95 new_n98_1 index[1]
00 0
.names new_n94 index[1] new_n100
00 1
.names ins[4] index[0] new_n101
10 1
.names ins[6] index[0] new_n102
11 1
.names new_n101 new_n102 new_n103_1
00 1
.names index[1] new_n103_1 new_n104
10 1
.names new_n100 new_n104 new_n105
00 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg new_n106
11 1
.names new_n73 new_n76 new_n107
00 1
.names new_n96 new_n107 new_n108_1
11 1
.names control.tehb.control.fullReg new_n108_1 new_n109
00 1
.names new_n106 new_n109 index[2]
00 0
.names new_n105 index[2] new_n111
00 1
.names ins[8] index[0] new_n112
10 1
.names ins[10] index[0] new_n113_1
11 1
.names new_n112 new_n113_1 new_n114
00 1
.names index[1] new_n114 new_n115
00 1
.names ins[12] index[0] new_n116
10 1
.names ins[14] index[0] new_n117
11 1
.names new_n116 new_n117 new_n118
00 1
.names index[1] new_n118 new_n119
10 1
.names new_n115 new_n119 new_n120
00 1
.names index[2] new_n120 new_n121
10 1
.names new_n111 new_n121 outs[0]
00 0
.names ins[1] index[0] new_n123
10 1
.names ins[3] index[0] new_n124
11 1
.names new_n123 new_n124 new_n125
00 1
.names index[1] new_n125 new_n126
00 1
.names ins[5] index[0] new_n127
10 1
.names ins[7] index[0] new_n128
11 1
.names new_n127 new_n128 new_n129
00 1
.names index[1] new_n129 new_n130
10 1
.names new_n126 new_n130 new_n131
00 1
.names index[2] new_n131 new_n132
00 1
.names ins[9] index[0] new_n133
10 1
.names ins[11] index[0] new_n134
11 1
.names new_n133 new_n134 new_n135
00 1
.names index[1] new_n135 new_n136
00 1
.names ins[13] index[0] new_n137
10 1
.names ins[15] index[0] new_n138
11 1
.names new_n137 new_n138 new_n139
00 1
.names index[1] new_n139 new_n140
10 1
.names new_n136 new_n140 new_n141
00 1
.names index[2] new_n141 new_n142
10 1
.names new_n132 new_n142 outs[1]
00 0
.names new_n78 new_n96 new_n144
11 1
.names control.tehb.control.fullReg new_n144 new_n145
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n145 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n145 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n148
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n149
01 1
.names new_n148 new_n149 new_n150
00 1
.names rst new_n150 new_n151
00 1
.names new_n145 new_n151 n113
01 1
.names new_n148 n113 n88
01 0
.names new_n149 n113 n93
01 0
.names control.tehb.control.fullReg new_n150 new_n155
00 1
.names new_n144 new_n155 new_n156
01 1
.names control.tehb.dataReg[0] new_n156 new_n157
10 1
.names new_n89 new_n156 new_n158
01 1
.names new_n157 new_n158 new_n159
00 1
.names rst new_n159 n98
00 1
.names control.tehb.dataReg[1] new_n156 new_n161
10 1
.names new_n97 new_n156 new_n162
01 1
.names new_n161 new_n162 new_n163
00 1
.names rst new_n163 n103
00 1
.names control.tehb.dataReg[2] new_n156 new_n165
10 1
.names new_n108_1 new_n156 new_n166
01 1
.names new_n165 new_n166 new_n167
00 1
.names rst new_n167 n108
00 1
.end
