// Seed: 1473748328
module module_0 ();
  assign id_1 = 1'b0;
  module_2(
      id_1, id_1, id_1, id_1, id_1
  );
  assign id_1 = ~"";
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output logic id_2,
    input supply1 id_3
    , id_9,
    input logic id_4,
    input wire id_5,
    output logic id_6,
    input supply1 id_7
);
  always begin
    if (1) force id_9 = 1;
    else id_6 <= id_4;
    id_2 <= id_9[1];
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
