{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652079438302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652079438318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 15:57:18 2022 " "Processing started: Mon May 09 15:57:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652079438318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652079438318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kadai1 -c kadai1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off kadai1 -c kadai1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652079438318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652079438864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652079438864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/templates/decode_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/templates/decode_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7seg " "Found entity 1: decode_7seg" {  } { { "../../hw2019/verilog-src/templates/decode_7seg.v" "" { Text "Z:/hw2019/verilog-src/templates/decode_7seg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652079451627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652079451627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/public/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/public/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../../hw2019/verilog-src/public/led_driver.v" "" { Text "Z:/hw2019/verilog-src/public/led_driver.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652079451642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652079451642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hw2019/verilog-src/public/kadai1.v 1 1 " "Found 1 design units, including 1 entities, in source file /hw2019/verilog-src/public/kadai1.v" { { "Info" "ISGN_ENTITY_NAME" "1 kadai1 " "Found entity 1: kadai1" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652079451674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652079451674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kadai1 " "Elaborating entity \"kadai1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652079451720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver led_driver:led_driver_inst " "Elaborating entity \"led_driver\" for hierarchy \"led_driver:led_driver_inst\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "led_driver_inst" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652079451783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7seg decode_7seg:decode1 " "Elaborating entity \"decode_7seg\" for hierarchy \"decode_7seg:decode1\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "decode1" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652079451830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 decode_7seg.v(20) " "Verilog HDL assignment warning at decode_7seg.v(20): truncated value with size 8 to match size of target (4)" {  } { { "../../hw2019/verilog-src/templates/decode_7seg.v" "" { Text "Z:/hw2019/verilog-src/templates/decode_7seg.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652079451830 "|kadai1|decode_7seg:decode1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 decode_7seg.v(21) " "Verilog HDL assignment warning at decode_7seg.v(21): truncated value with size 8 to match size of target (4)" {  } { { "../../hw2019/verilog-src/templates/decode_7seg.v" "" { Text "Z:/hw2019/verilog-src/templates/decode_7seg.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652079451845 "|kadai1|decode_7seg:decode1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 decode_7seg.v(22) " "Verilog HDL assignment warning at decode_7seg.v(22): truncated value with size 8 to match size of target (4)" {  } { { "../../hw2019/verilog-src/templates/decode_7seg.v" "" { Text "Z:/hw2019/verilog-src/templates/decode_7seg.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652079451845 "|kadai1|decode_7seg:decode1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 decode_7seg.v(23) " "Verilog HDL assignment warning at decode_7seg.v(23): truncated value with size 8 to match size of target (4)" {  } { { "../../hw2019/verilog-src/templates/decode_7seg.v" "" { Text "Z:/hw2019/verilog-src/templates/decode_7seg.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652079451845 "|kadai1|decode_7seg:decode1"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../hw2019/verilog-src/public/led_driver.v" "" { Text "Z:/hw2019/verilog-src/public/led_driver.v" 200 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1652079452486 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1652079452486 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[0\] GND " "Pin \"seg_x\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[1\] GND " "Pin \"seg_x\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_x[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[2\] GND " "Pin \"seg_x\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_x[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[3\] GND " "Pin \"seg_x\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_x[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[4\] GND " "Pin \"seg_x\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_x[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[5\] GND " "Pin \"seg_x\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_x[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[6\] GND " "Pin \"seg_x\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_x[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_x\[7\] GND " "Pin \"seg_x\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_x[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[0\] GND " "Pin \"seg_y\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[4\] GND " "Pin \"seg_y\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[5\] GND " "Pin \"seg_y\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[6\] GND " "Pin \"seg_y\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_y\[7\] GND " "Pin \"seg_y\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[0\] GND " "Pin \"led_out\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|led_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[1\] GND " "Pin \"led_out\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|led_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[2\] GND " "Pin \"led_out\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|led_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[3\] GND " "Pin \"led_out\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|led_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[0\] GND " "Pin \"seg_a\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[1\] GND " "Pin \"seg_a\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[2\] GND " "Pin \"seg_a\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_a[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[3\] GND " "Pin \"seg_a\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_a[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[4\] GND " "Pin \"seg_a\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_a[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[5\] GND " "Pin \"seg_a\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_a[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[6\] GND " "Pin \"seg_a\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_a[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_a\[7\] GND " "Pin \"seg_a\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_a[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[0\] GND " "Pin \"seg_b\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[1\] GND " "Pin \"seg_b\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[2\] GND " "Pin \"seg_b\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[3\] GND " "Pin \"seg_b\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[4\] GND " "Pin \"seg_b\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[5\] GND " "Pin \"seg_b\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[6\] GND " "Pin \"seg_b\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_b\[7\] GND " "Pin \"seg_b\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[0\] GND " "Pin \"seg_c\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_c[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[1\] GND " "Pin \"seg_c\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_c[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[2\] GND " "Pin \"seg_c\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_c[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[3\] GND " "Pin \"seg_c\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_c[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[4\] GND " "Pin \"seg_c\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_c[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[5\] GND " "Pin \"seg_c\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_c[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[6\] GND " "Pin \"seg_c\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_c[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_c\[7\] GND " "Pin \"seg_c\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_c[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[0\] GND " "Pin \"seg_d\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[1\] GND " "Pin \"seg_d\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[2\] GND " "Pin \"seg_d\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[3\] GND " "Pin \"seg_d\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[4\] GND " "Pin \"seg_d\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_d[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[5\] GND " "Pin \"seg_d\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_d[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[6\] GND " "Pin \"seg_d\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_d[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_d\[7\] GND " "Pin \"seg_d\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_d[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[0\] GND " "Pin \"seg_e\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_e[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[1\] GND " "Pin \"seg_e\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_e[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[2\] GND " "Pin \"seg_e\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_e[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[3\] GND " "Pin \"seg_e\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_e[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[4\] GND " "Pin \"seg_e\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_e[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[5\] GND " "Pin \"seg_e\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_e[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[6\] GND " "Pin \"seg_e\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_e[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_e\[7\] GND " "Pin \"seg_e\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_e[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[0\] GND " "Pin \"seg_f\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_f[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[1\] GND " "Pin \"seg_f\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_f[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[2\] GND " "Pin \"seg_f\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_f[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[3\] GND " "Pin \"seg_f\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_f[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[4\] GND " "Pin \"seg_f\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_f[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[5\] GND " "Pin \"seg_f\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_f[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[6\] GND " "Pin \"seg_f\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_f[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_f\[7\] GND " "Pin \"seg_f\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_f[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[0\] GND " "Pin \"seg_g\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[1\] GND " "Pin \"seg_g\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[2\] GND " "Pin \"seg_g\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[3\] GND " "Pin \"seg_g\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[4\] GND " "Pin \"seg_g\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[5\] GND " "Pin \"seg_g\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[6\] GND " "Pin \"seg_g\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_g\[7\] GND " "Pin \"seg_g\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[0\] GND " "Pin \"seg_h\[0\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_h[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[1\] GND " "Pin \"seg_h\[1\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_h[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[2\] GND " "Pin \"seg_h\[2\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_h[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[3\] GND " "Pin \"seg_h\[3\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_h[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[4\] GND " "Pin \"seg_h\[4\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_h[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[5\] GND " "Pin \"seg_h\[5\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_h[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[6\] GND " "Pin \"seg_h\[6\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_h[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_h\[7\] GND " "Pin \"seg_h\[7\]\" is stuck at GND" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652079452502 "|kadai1|seg_h[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652079452502 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652079452611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652079453345 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652079453345 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "41 " "Design contains 41 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_a0 " "No output dependent on input pin \"psw_a0\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_a0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_a1 " "No output dependent on input pin \"psw_a1\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_a1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_a2 " "No output dependent on input pin \"psw_a2\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_a2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_a3 " "No output dependent on input pin \"psw_a3\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_a3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_a4 " "No output dependent on input pin \"psw_a4\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_a4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_b0 " "No output dependent on input pin \"psw_b0\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_b0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_b1 " "No output dependent on input pin \"psw_b1\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_b1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_b2 " "No output dependent on input pin \"psw_b2\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_b2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_b3 " "No output dependent on input pin \"psw_b3\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_b3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_b4 " "No output dependent on input pin \"psw_b4\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_b4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c0 " "No output dependent on input pin \"psw_c0\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_c0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c1 " "No output dependent on input pin \"psw_c1\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_c1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c2 " "No output dependent on input pin \"psw_c2\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_c2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c3 " "No output dependent on input pin \"psw_c3\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_c3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_c4 " "No output dependent on input pin \"psw_c4\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_c4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_d0 " "No output dependent on input pin \"psw_d0\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_d0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_d1 " "No output dependent on input pin \"psw_d1\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_d1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_d2 " "No output dependent on input pin \"psw_d2\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_d2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_d3 " "No output dependent on input pin \"psw_d3\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_d3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw_d4 " "No output dependent on input pin \"psw_d4\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|psw_d4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[0\] " "No output dependent on input pin \"hex_b\[0\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|hex_b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[1\] " "No output dependent on input pin \"hex_b\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|hex_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[2\] " "No output dependent on input pin \"hex_b\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|hex_b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hex_b\[3\] " "No output dependent on input pin \"hex_b\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|hex_b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[0\] " "No output dependent on input pin \"dip_a\[0\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[1\] " "No output dependent on input pin \"dip_a\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[2\] " "No output dependent on input pin \"dip_a\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[3\] " "No output dependent on input pin \"dip_a\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[4\] " "No output dependent on input pin \"dip_a\[4\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_a[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[5\] " "No output dependent on input pin \"dip_a\[5\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_a[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[6\] " "No output dependent on input pin \"dip_a\[6\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_a[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_a\[7\] " "No output dependent on input pin \"dip_a\[7\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_a[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[0\] " "No output dependent on input pin \"dip_b\[0\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_b[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[1\] " "No output dependent on input pin \"dip_b\[1\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[2\] " "No output dependent on input pin \"dip_b\[2\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[3\] " "No output dependent on input pin \"dip_b\[3\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[4\] " "No output dependent on input pin \"dip_b\[4\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_b[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[5\] " "No output dependent on input pin \"dip_b\[5\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_b[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[6\] " "No output dependent on input pin \"dip_b\[6\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_b[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dip_b\[7\] " "No output dependent on input pin \"dip_b\[7\]\"" {  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652079453876 "|kadai1|dip_b[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652079453876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "200 " "Implemented 200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652079453876 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652079453876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652079453876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652079453876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652079453939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 15:57:33 2022 " "Processing ended: Mon May 09 15:57:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652079453939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652079453939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652079453939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652079453939 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652079456407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652079456422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 15:57:35 2022 " "Processing started: Mon May 09 15:57:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652079456422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652079456422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off kadai1 -c kadai1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off kadai1 -c kadai1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652079456422 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652079456688 ""}
{ "Info" "0" "" "Project  = kadai1" {  } {  } 0 0 "Project  = kadai1" 0 0 "Fitter" 0 0 1652079456688 ""}
{ "Info" "0" "" "Revision = kadai1" {  } {  } 0 0 "Revision = kadai1" 0 0 "Fitter" 0 0 1652079456704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652079456938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652079456938 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "kadai1 EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"kadai1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652079456953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652079457047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1652079457047 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652079457360 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652079457360 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1652079457703 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1652079457703 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "Z:/schoolpc/Hardware1/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "Z:/schoolpc/Hardware1/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "Z:/schoolpc/Hardware1/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "Z:/schoolpc/Hardware1/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652079457703 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "Z:/schoolpc/Hardware1/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1652079457703 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1652079457703 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652079457719 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "kadai1.sdc " "Synopsys Design Constraints File file not found: 'kadai1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652079458594 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652079458594 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652079458594 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1652079458594 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652079458594 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clock~input (placed in PIN A12 (CLK8, DIFFCLK_5n)) " "Automatically promoted node sys_clock~input (placed in PIN A12 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1652079458609 ""}  } { { "../../hw2019/verilog-src/public/kadai1.v" "" { Text "Z:/hw2019/verilog-src/public/kadai1.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "Z:/schoolpc/Hardware1/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1652079458609 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652079458969 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652079458969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1652079458969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652079458969 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652079458969 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652079458969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652079458969 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652079458969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652079458984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652079458984 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652079458984 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652079459125 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1652079459156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652079460390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652079460468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652079460499 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652079462077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652079462077 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652079462468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "Z:/schoolpc/Hardware1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652079463546 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652079463546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652079463999 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652079463999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652079464014 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652079464233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652079464248 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652079464467 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652079464467 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652079464811 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652079465248 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/schoolpc/Hardware1/output_files/kadai1.fit.smsg " "Generated suppressed messages file Z:/schoolpc/Hardware1/output_files/kadai1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652079465733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5607 " "Peak virtual memory: 5607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652079466560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 15:57:46 2022 " "Processing ended: Mon May 09 15:57:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652079466560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652079466560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652079466560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652079466560 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652079468779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652079468794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 15:57:48 2022 " "Processing started: Mon May 09 15:57:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652079468794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652079468794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off kadai1 -c kadai1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off kadai1 -c kadai1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652079468794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652079469294 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1652079470356 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652079470419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652079470903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 15:57:50 2022 " "Processing ended: Mon May 09 15:57:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652079470903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652079470903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652079470903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652079470903 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652079471622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652079472621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652079472621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 15:57:52 2022 " "Processing started: Mon May 09 15:57:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652079472621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652079472621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta kadai1 -c kadai1 " "Command: quartus_sta kadai1 -c kadai1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652079472621 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652079472903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652079473137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652079473137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652079473199 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652079473199 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "kadai1.sdc " "Synopsys Design Constraints File file not found: 'kadai1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652079473543 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652079473543 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clock sys_clock " "create_clock -period 1.000 -name sys_clock sys_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1652079473543 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652079473543 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652079473543 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652079473543 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652079473543 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1652079473590 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652079473621 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652079473621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.168 " "Worst-case setup slack is -2.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079473637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079473637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.168             -44.710 sys_clock  " "   -2.168             -44.710 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079473637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652079473637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.419 " "Worst-case hold slack is 0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079473652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079473652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 sys_clock  " "    0.419               0.000 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079473652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652079473652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652079473668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652079473684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079473699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079473699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 sys_clock  " "   -3.000             -40.265 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079473699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652079473699 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1652079473746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652079473777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652079474121 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652079474246 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652079474277 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652079474277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.785 " "Worst-case setup slack is -1.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.785             -35.232 sys_clock  " "   -1.785             -35.232 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652079474277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 sys_clock  " "    0.356               0.000 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652079474293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652079474324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652079474355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 sys_clock  " "   -3.000             -40.265 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652079474371 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1652079474418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652079474621 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1652079474621 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1652079474621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.435 " "Worst-case setup slack is -0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.435              -5.813 sys_clock  " "   -0.435              -5.813 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652079474636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 sys_clock  " "    0.182               0.000 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652079474652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652079474668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652079474683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.754 sys_clock  " "   -3.000             -33.754 sys_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652079474699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652079474699 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652079475386 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652079475386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652079475621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 09 15:57:55 2022 " "Processing ended: Mon May 09 15:57:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652079475621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652079475621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652079475621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652079475621 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 139 s " "Quartus Prime Full Compilation was successful. 0 errors, 139 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652079476995 ""}
