// Generated by CIRCT unknown git version
module ddr3_p0_write_datapath_m10(	// file.cleaned.mlir:2:3
  input        pll_afi_clk,	// file.cleaned.mlir:2:44
               reset_n,	// file.cleaned.mlir:2:66
  input  [1:0] afi_dqs_en,	// file.cleaned.mlir:2:84
               afi_wdata,	// file.cleaned.mlir:2:105
               afi_wdata_valid,	// file.cleaned.mlir:2:125
               afi_dm,	// file.cleaned.mlir:2:151
  output [1:0] phy_ddio_dq,	// file.cleaned.mlir:2:169
               phy_ddio_dqs_en,	// file.cleaned.mlir:2:191
               phy_ddio_wrdata_en,	// file.cleaned.mlir:2:217
               phy_ddio_wrdata_mask	// file.cleaned.mlir:2:246
);

  assign phy_ddio_dq = 2'h0;	// file.cleaned.mlir:3:14, :4:5
  assign phy_ddio_dqs_en = 2'h0;	// file.cleaned.mlir:3:14, :4:5
  assign phy_ddio_wrdata_en = 2'h0;	// file.cleaned.mlir:3:14, :4:5
  assign phy_ddio_wrdata_mask = 2'h0;	// file.cleaned.mlir:3:14, :4:5
endmodule

