Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,uSRAM 1K,PLLs and CCCs,Chip Globals,MSS,10/100/1000 Ethernet,RCOSC_50MHZ
Primitives/Primitives,0,0,0,0,50,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CCC_0/Primitives,0,0,0,0,0,0,1,3,0,0,0
SF2_MSS_sys_sb_0/COREI2C_0/G0a.0.ui2c/Primitives,342,111,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/COREI2C_0/Primitives,2,8,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CORERESETP_0/Primitives,2,9,0,0,0,0,0,1,0,0,0
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/Primitives,235,218,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/Primitives,1,0,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/Primitives,7,0,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/Primitives,28,35,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/Primitives,72,18,108,108,0,3,0,0,0,0,0
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/Primitives,59,18,108,108,0,3,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreAPB3_0/Primitives,4,0,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/Primitives,282,0,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreGPIO_0/Primitives,301,180,36,36,0,1,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreUARTapb_0/Primitives,37,24,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/Primitives,26,24,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a.tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/Primitives,20,21,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/Primitives,0,0,36,36,0,1,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/Primitives,19,21,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07.rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/Primitives,1,0,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/Primitives,0,0,36,36,0,1,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/Primitives,74,39,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/Primitives,24,19,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/Primitives,28,23,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/FABOSC_0/Primitives,0,0,0,0,0,0,0,0,0,0,1
SF2_MSS_sys_sb_0/IO_0/Primitives,0,0,0,0,1,0,0,0,0,0,0
SF2_MSS_sys_sb_0/IO_1/Primitives,0,0,0,0,1,0,0,0,0,0,0
SF2_MSS_sys_sb_0/Primitives,3,0,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/Primitives,0,0,0,0,0,0,0,0,1,0,0
SF2_MSS_sys_sb_0/corepwm_0_0/G0b.timebase_inst/Primitives,108,32,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/corepwm_0_0/Primitives,2,3,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58.reg_if_inst/Primitives,44,164,0,0,0,0,0,0,0,0,0
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63.pwm_gen_inst/Primitives,90,3,0,0,0,0,0,0,0,0,0
