module wideexpr_00818(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[3]?(+($signed($signed($signed($signed($signed((ctrl[5]?s4:3'sb111))))))))|(s2):((+((s3)^(1'sb1)))>>(s0))<<($signed((ctrl[4]?{(~|((ctrl[0]?s1:(1'sb0)|(3'sb011))))-((ctrl[1]?((s4)&(u0))+({3{u5}}):((5'sb10011)^~(u0))>>((s1)>>(1'sb0))))}:u6))));
  assign y1 = 3'sb001;
  assign y2 = $unsigned(((ctrl[3]?4'sb0101:-(3'sb000)))>>($signed({$unsigned((5'sb10001)<<({(s3)^~(s0),(1'sb1)<=(6'sb101001),(ctrl[2]?2'b10:s5),$signed(3'sb001)}))})));
  assign y3 = 2'sb01;
  assign y4 = 5'sb00110;
  assign y5 = (ctrl[4]?|((ctrl[5]?(ctrl[4]?$signed((+(4'b1110))<<<(4'sb0011)):4'sb1000):(((+(2'sb00))>>>($signed((ctrl[4]?s2:s7))))>>((ctrl[7]?3'sb100:$signed(-(6'b001001)))))^($signed((($signed(1'b0))<<(u6))-(((ctrl[6]?3'sb101:s5))|(-(u2))))))):$unsigned((ctrl[0]?s7:$signed(((ctrl[3]?$signed(5'sb11100):+({1{u2}})))<<((ctrl[7]?$signed((ctrl[4]?s4:s6)):(u1)<=((4'b1111)^(5'b01100))))))));
  assign y6 = ($signed(4'sb0000))>>((s5)>>>(5'sb11000));
  assign y7 = 2'sb10;
endmodule
