

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Wed Apr 20 16:10:36 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.40|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  392|  392|  392|  392|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_dct_1d_fu_359  |dct_1d  |   14|   14|   14|   14|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  128|  128|        16|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  128|  128|        16|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    241|    159|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      8|    876|    248|
|Memory           |        2|      -|    256|     16|
|Multiplexer      |        -|      -|      -|    748|
|Register         |        -|      -|    100|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      8|   1473|   1171|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|     10|      4|      6|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_dct_1d_fu_359  |dct_1d  |        0|      8|  876|  248|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        0|      8|  876|  248|
    +-------------------+--------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |col_inbuf_0_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_1_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_2_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_3_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_4_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_5_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_6_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |col_inbuf_7_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |row_outbuf_U   |dct_2d_row_outbuf   |        1|   0|   0|    64|   16|     1|         1024|
    |col_outbuf_U   |dct_2d_row_outbuf   |        1|   0|   0|    64|   16|     1|         1024|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                    |        2| 256|  16|   192|  160|    10|         3072|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |i_4_fu_408_p2                   |     +    |      0|  17|   9|           4|           1|
    |i_5_fu_505_p2                   |     +    |      0|  17|   9|           4|           1|
    |i_6_fu_483_p2                   |     +    |      0|  17|   9|           4|           1|
    |i_7_fu_576_p2                   |     +    |      0|  17|   9|           4|           1|
    |indvar_flatten_next1_fu_517_p2  |     +    |      0|  26|  12|           7|           1|
    |indvar_flatten_next_fu_420_p2   |     +    |      0|  26|  12|           7|           1|
    |j_2_fu_426_p2                   |     +    |      0|  17|   9|           1|           4|
    |j_3_fu_523_p2                   |     +    |      0|  17|   9|           4|           1|
    |tmp_11_fu_565_p2                |     +    |      0|  29|  13|           8|           8|
    |tmp_2_fu_595_p2                 |     +    |      0|  29|  13|           8|           8|
    |tmp_8_fu_472_p2                 |     +    |      0|  29|  13|           8|           8|
    |exitcond_flatten1_fu_511_p2     |   icmp   |      0|   0|   4|           7|           8|
    |exitcond_flatten_fu_414_p2      |   icmp   |      0|   0|   4|           7|           8|
    |tmp_4_fu_432_p2                 |   icmp   |      0|   0|   2|           4|           5|
    |tmp_9_fu_499_p2                 |   icmp   |      0|   0|   2|           4|           5|
    |tmp_fu_402_p2                   |   icmp   |      0|   0|   2|           4|           5|
    |tmp_s_fu_529_p2                 |   icmp   |      0|   0|   2|           4|           5|
    |ap_block_state1                 |    or    |      0|   0|   2|           1|           1|
    |i_1_mid2_fu_438_p3              |  select  |      0|   0|   4|           1|           1|
    |i_3_mid2_fu_535_p3              |  select  |      0|   0|   4|           1|           1|
    |j_1_cast9_mid2_v_fu_543_p3      |  select  |      0|   0|   4|           1|           4|
    |j_cast_mid2_v_fu_446_p3         |  select  |      0|   0|   4|           1|           4|
    |ap_enable_pp0                   |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_pp1                   |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1         |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 241| 159|          98|          90|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  55|         10|    1|         10|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2    |   9|          2|    1|          2|
    |col_inbuf_0_address0       |  15|          3|    3|          9|
    |col_inbuf_0_ce0            |  15|          3|    1|          3|
    |col_inbuf_1_address0       |  15|          3|    3|          9|
    |col_inbuf_1_ce0            |  15|          3|    1|          3|
    |col_inbuf_2_address0       |  15|          3|    3|          9|
    |col_inbuf_2_ce0            |  15|          3|    1|          3|
    |col_inbuf_3_address0       |  15|          3|    3|          9|
    |col_inbuf_3_ce0            |  15|          3|    1|          3|
    |col_inbuf_4_address0       |  15|          3|    3|          9|
    |col_inbuf_4_ce0            |  15|          3|    1|          3|
    |col_inbuf_5_address0       |  15|          3|    3|          9|
    |col_inbuf_5_ce0            |  15|          3|    1|          3|
    |col_inbuf_6_address0       |  15|          3|    3|          9|
    |col_inbuf_6_ce0            |  15|          3|    1|          3|
    |col_inbuf_7_address0       |  15|          3|    3|          9|
    |col_inbuf_7_ce0            |  15|          3|    1|          3|
    |col_outbuf_address0        |  15|          3|    6|         18|
    |col_outbuf_ce0             |  15|          3|    1|          3|
    |col_outbuf_we0             |   9|          2|    1|          2|
    |grp_dct_1d_fu_359_i_2      |  15|          3|    4|         12|
    |grp_dct_1d_fu_359_i_21     |  15|          3|    4|         12|
    |grp_dct_1d_fu_359_src1_q0  |  15|          3|   16|         48|
    |grp_dct_1d_fu_359_src2_q0  |  15|          3|   16|         48|
    |grp_dct_1d_fu_359_src3_q0  |  15|          3|   16|         48|
    |grp_dct_1d_fu_359_src4_q0  |  15|          3|   16|         48|
    |grp_dct_1d_fu_359_src5_q0  |  15|          3|   16|         48|
    |grp_dct_1d_fu_359_src6_q0  |  15|          3|   16|         48|
    |grp_dct_1d_fu_359_src7_q0  |  15|          3|   16|         48|
    |grp_dct_1d_fu_359_src_q0   |  15|          3|   16|         48|
    |i_1_phi_fu_307_p4          |   9|          2|    4|          8|
    |i_1_reg_303                |   9|          2|    4|          8|
    |i_2_reg_314                |   9|          2|    4|          8|
    |i_3_phi_fu_352_p4          |   9|          2|    4|          8|
    |i_3_reg_348                |   9|          2|    4|          8|
    |i_reg_269                  |   9|          2|    4|          8|
    |in_block_0_ce0             |   9|          2|    1|          2|
    |in_block_1_ce0             |   9|          2|    1|          2|
    |in_block_2_ce0             |   9|          2|    1|          2|
    |in_block_3_ce0             |   9|          2|    1|          2|
    |in_block_4_ce0             |   9|          2|    1|          2|
    |in_block_5_ce0             |   9|          2|    1|          2|
    |in_block_6_ce0             |   9|          2|    1|          2|
    |in_block_7_ce0             |   9|          2|    1|          2|
    |indvar_flatten1_reg_326    |   9|          2|    7|         14|
    |indvar_flatten_reg_281     |   9|          2|    7|         14|
    |j_1_phi_fu_341_p4          |   9|          2|    4|          8|
    |j_1_reg_337                |   9|          2|    4|          8|
    |j_phi_fu_296_p4            |   9|          2|    4|          8|
    |j_reg_292                  |   9|          2|    4|          8|
    |row_outbuf_address0        |  15|          3|    6|         18|
    |row_outbuf_ce0             |  15|          3|    1|          3|
    |row_outbuf_we0             |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 748|        154|  252|        694|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                   |  9|   0|    9|          0|
    |ap_done_reg                                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                     |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                     |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                     |  1|   0|    1|          0|
    |ap_reg_grp_dct_1d_fu_359_ap_start           |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_j_cast_mid2_v_reg_630      |  4|   0|    4|          0|
    |ap_reg_pp0_iter1_tmp_6_reg_637              |  3|   0|    3|          0|
    |ap_reg_pp1_iter1_exitcond_flatten1_reg_660  |  1|   0|    1|          0|
    |ap_reg_pp1_iter1_i_3_mid2_reg_669           |  4|   0|    4|          0|
    |ap_reg_pp1_iter1_j_1_cast9_mid2_v_reg_676   |  4|   0|    4|          0|
    |exitcond_flatten1_reg_660                   |  1|   0|    1|          0|
    |exitcond_flatten_reg_615                    |  1|   0|    1|          0|
    |i_1_mid2_reg_624                            |  4|   0|    4|          0|
    |i_1_reg_303                                 |  4|   0|    4|          0|
    |i_2_reg_314                                 |  4|   0|    4|          0|
    |i_3_mid2_reg_669                            |  4|   0|    4|          0|
    |i_3_reg_348                                 |  4|   0|    4|          0|
    |i_4_reg_610                                 |  4|   0|    4|          0|
    |i_5_reg_655                                 |  4|   0|    4|          0|
    |i_reg_269                                   |  4|   0|    4|          0|
    |indvar_flatten1_reg_326                     |  7|   0|    7|          0|
    |indvar_flatten_reg_281                      |  7|   0|    7|          0|
    |j_1_cast9_mid2_v_reg_676                    |  4|   0|    4|          0|
    |j_1_reg_337                                 |  4|   0|    4|          0|
    |j_cast_mid2_v_reg_630                       |  4|   0|    4|          0|
    |j_reg_292                                   |  4|   0|    4|          0|
    |tmp_6_reg_637                               |  3|   0|    3|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |100|   0|  100|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_continue          |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_0_address0  | out |    3|  ap_memory |  in_block_0  |     array    |
|in_block_0_ce0       | out |    1|  ap_memory |  in_block_0  |     array    |
|in_block_0_q0        |  in |   16|  ap_memory |  in_block_0  |     array    |
|in_block_1_address0  | out |    3|  ap_memory |  in_block_1  |     array    |
|in_block_1_ce0       | out |    1|  ap_memory |  in_block_1  |     array    |
|in_block_1_q0        |  in |   16|  ap_memory |  in_block_1  |     array    |
|in_block_2_address0  | out |    3|  ap_memory |  in_block_2  |     array    |
|in_block_2_ce0       | out |    1|  ap_memory |  in_block_2  |     array    |
|in_block_2_q0        |  in |   16|  ap_memory |  in_block_2  |     array    |
|in_block_3_address0  | out |    3|  ap_memory |  in_block_3  |     array    |
|in_block_3_ce0       | out |    1|  ap_memory |  in_block_3  |     array    |
|in_block_3_q0        |  in |   16|  ap_memory |  in_block_3  |     array    |
|in_block_4_address0  | out |    3|  ap_memory |  in_block_4  |     array    |
|in_block_4_ce0       | out |    1|  ap_memory |  in_block_4  |     array    |
|in_block_4_q0        |  in |   16|  ap_memory |  in_block_4  |     array    |
|in_block_5_address0  | out |    3|  ap_memory |  in_block_5  |     array    |
|in_block_5_ce0       | out |    1|  ap_memory |  in_block_5  |     array    |
|in_block_5_q0        |  in |   16|  ap_memory |  in_block_5  |     array    |
|in_block_6_address0  | out |    3|  ap_memory |  in_block_6  |     array    |
|in_block_6_ce0       | out |    1|  ap_memory |  in_block_6  |     array    |
|in_block_6_q0        |  in |   16|  ap_memory |  in_block_6  |     array    |
|in_block_7_address0  | out |    3|  ap_memory |  in_block_7  |     array    |
|in_block_7_ce0       | out |    1|  ap_memory |  in_block_7  |     array    |
|in_block_7_q0        |  in |   16|  ap_memory |  in_block_7  |     array    |
|out_block_address0   | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0        | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0         | out |   16|  ap_memory |   out_block  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

