// Seed: 3028416896
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    input tri1 id_4,
    output tri0 id_5
);
  assign id_3 = {id_4, -1};
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd56,
    parameter id_6 = 32'd27
) (
    input tri0 id_0,
    input supply0 _id_1,
    input uwire id_2,
    input tri id_3,
    input tri1 id_4,
    input wor id_5,
    output tri1 _id_6,
    output wire id_7
);
  logic [1 : !  id_1] \id_9 ;
  parameter id_10 = -1'h0 !== 1 == -1;
  logic [-1 : id_6] id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_7,
      id_3,
      id_7
  );
  wire id_12;
  tri0 id_13 = -1;
endmodule
