Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar  1 11:37:05 2022
| Host         : PF1K6K4W running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     92.745        0.000                      0                  260        0.052        0.000                      0                  260        2.000        0.000                       0                   138  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in1_0                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       92.745        0.000                      0                  260        0.052        0.000                      0                  260       49.500        0.000                       0                   134  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       92.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.745ns  (required time - arrival time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 2.569ns (38.368%)  route 4.127ns (61.632%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.855    -0.861    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/Q
                         net (fo=2, routed)           0.775     0.370    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]
    SLICE_X106Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.026 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.026    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.140 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.140    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.254    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.368 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.368    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.702 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3/O[1]
                         net (fo=5, routed)           1.173     2.875    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3_n_6
    SLICE_X108Y86        LUT4 (Prop_lut4_I0_O)        0.329     3.204 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10/O
                         net (fo=2, routed)           0.824     4.028    design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10_n_0
    SLICE_X108Y85        LUT6 (Prop_lut6_I5_O)        0.328     4.356 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3/O
                         net (fo=1, routed)           0.313     4.669    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     4.793 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1/O
                         net (fo=32, routed)          1.042     5.834    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1_n_0
    SLICE_X107Y82        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   101.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.675    98.506    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y82        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]/C
                         clock pessimism              0.608    99.114    
                         clock uncertainty           -0.105    99.009    
    SLICE_X107Y82        FDRE (Setup_fdre_C_R)       -0.429    98.580    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]
  -------------------------------------------------------------------
                         required time                         98.580    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                 92.745    

Slack (MET) :             92.745ns  (required time - arrival time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 2.569ns (38.368%)  route 4.127ns (61.632%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.855    -0.861    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/Q
                         net (fo=2, routed)           0.775     0.370    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]
    SLICE_X106Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.026 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.026    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.140 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.140    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.254    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.368 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.368    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.702 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3/O[1]
                         net (fo=5, routed)           1.173     2.875    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3_n_6
    SLICE_X108Y86        LUT4 (Prop_lut4_I0_O)        0.329     3.204 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10/O
                         net (fo=2, routed)           0.824     4.028    design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10_n_0
    SLICE_X108Y85        LUT6 (Prop_lut6_I5_O)        0.328     4.356 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3/O
                         net (fo=1, routed)           0.313     4.669    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     4.793 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1/O
                         net (fo=32, routed)          1.042     5.834    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1_n_0
    SLICE_X107Y82        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   101.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.675    98.506    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y82        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[1]/C
                         clock pessimism              0.608    99.114    
                         clock uncertainty           -0.105    99.009    
    SLICE_X107Y82        FDRE (Setup_fdre_C_R)       -0.429    98.580    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[1]
  -------------------------------------------------------------------
                         required time                         98.580    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                 92.745    

Slack (MET) :             92.745ns  (required time - arrival time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 2.569ns (38.368%)  route 4.127ns (61.632%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.855    -0.861    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/Q
                         net (fo=2, routed)           0.775     0.370    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]
    SLICE_X106Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.026 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.026    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.140 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.140    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.254    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.368 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.368    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.702 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3/O[1]
                         net (fo=5, routed)           1.173     2.875    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3_n_6
    SLICE_X108Y86        LUT4 (Prop_lut4_I0_O)        0.329     3.204 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10/O
                         net (fo=2, routed)           0.824     4.028    design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10_n_0
    SLICE_X108Y85        LUT6 (Prop_lut6_I5_O)        0.328     4.356 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3/O
                         net (fo=1, routed)           0.313     4.669    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     4.793 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1/O
                         net (fo=32, routed)          1.042     5.834    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1_n_0
    SLICE_X107Y82        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   101.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.675    98.506    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y82        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[2]/C
                         clock pessimism              0.608    99.114    
                         clock uncertainty           -0.105    99.009    
    SLICE_X107Y82        FDRE (Setup_fdre_C_R)       -0.429    98.580    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[2]
  -------------------------------------------------------------------
                         required time                         98.580    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                 92.745    

Slack (MET) :             92.745ns  (required time - arrival time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 2.569ns (38.368%)  route 4.127ns (61.632%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 98.506 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.855    -0.861    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/Q
                         net (fo=2, routed)           0.775     0.370    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]
    SLICE_X106Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.026 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.026    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.140 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.140    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.254    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.368 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.368    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.702 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3/O[1]
                         net (fo=5, routed)           1.173     2.875    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3_n_6
    SLICE_X108Y86        LUT4 (Prop_lut4_I0_O)        0.329     3.204 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10/O
                         net (fo=2, routed)           0.824     4.028    design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10_n_0
    SLICE_X108Y85        LUT6 (Prop_lut6_I5_O)        0.328     4.356 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3/O
                         net (fo=1, routed)           0.313     4.669    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     4.793 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1/O
                         net (fo=32, routed)          1.042     5.834    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1_n_0
    SLICE_X107Y82        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   101.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.675    98.506    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y82        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[3]/C
                         clock pessimism              0.608    99.114    
                         clock uncertainty           -0.105    99.009    
    SLICE_X107Y82        FDRE (Setup_fdre_C_R)       -0.429    98.580    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[3]
  -------------------------------------------------------------------
                         required time                         98.580    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                 92.745    

Slack (MET) :             92.767ns  (required time - arrival time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 2.569ns (38.456%)  route 4.111ns (61.544%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.855    -0.861    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/Q
                         net (fo=2, routed)           0.775     0.370    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]
    SLICE_X106Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.026 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.026    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.140 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.140    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.254    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.368 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.368    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.702 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3/O[1]
                         net (fo=5, routed)           1.173     2.875    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3_n_6
    SLICE_X108Y86        LUT4 (Prop_lut4_I0_O)        0.329     3.204 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10/O
                         net (fo=2, routed)           0.824     4.028    design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10_n_0
    SLICE_X108Y85        LUT6 (Prop_lut6_I5_O)        0.328     4.356 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3/O
                         net (fo=1, routed)           0.313     4.669    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     4.793 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1/O
                         net (fo=32, routed)          1.026     5.819    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1_n_0
    SLICE_X107Y89        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   101.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.681    98.512    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y89        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[28]/C
                         clock pessimism              0.608    99.120    
                         clock uncertainty           -0.105    99.015    
    SLICE_X107Y89        FDRE (Setup_fdre_C_R)       -0.429    98.586    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[28]
  -------------------------------------------------------------------
                         required time                         98.586    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                 92.767    

Slack (MET) :             92.767ns  (required time - arrival time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 2.569ns (38.456%)  route 4.111ns (61.544%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.855    -0.861    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/Q
                         net (fo=2, routed)           0.775     0.370    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]
    SLICE_X106Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.026 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.026    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.140 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.140    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.254    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.368 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.368    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.702 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3/O[1]
                         net (fo=5, routed)           1.173     2.875    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3_n_6
    SLICE_X108Y86        LUT4 (Prop_lut4_I0_O)        0.329     3.204 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10/O
                         net (fo=2, routed)           0.824     4.028    design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10_n_0
    SLICE_X108Y85        LUT6 (Prop_lut6_I5_O)        0.328     4.356 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3/O
                         net (fo=1, routed)           0.313     4.669    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     4.793 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1/O
                         net (fo=32, routed)          1.026     5.819    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1_n_0
    SLICE_X107Y89        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   101.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.681    98.512    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y89        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[29]/C
                         clock pessimism              0.608    99.120    
                         clock uncertainty           -0.105    99.015    
    SLICE_X107Y89        FDRE (Setup_fdre_C_R)       -0.429    98.586    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[29]
  -------------------------------------------------------------------
                         required time                         98.586    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                 92.767    

Slack (MET) :             92.767ns  (required time - arrival time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 2.569ns (38.456%)  route 4.111ns (61.544%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.855    -0.861    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/Q
                         net (fo=2, routed)           0.775     0.370    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]
    SLICE_X106Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.026 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.026    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.140 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.140    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.254    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.368 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.368    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.702 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3/O[1]
                         net (fo=5, routed)           1.173     2.875    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3_n_6
    SLICE_X108Y86        LUT4 (Prop_lut4_I0_O)        0.329     3.204 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10/O
                         net (fo=2, routed)           0.824     4.028    design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10_n_0
    SLICE_X108Y85        LUT6 (Prop_lut6_I5_O)        0.328     4.356 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3/O
                         net (fo=1, routed)           0.313     4.669    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     4.793 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1/O
                         net (fo=32, routed)          1.026     5.819    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1_n_0
    SLICE_X107Y89        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   101.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.681    98.512    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y89        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[30]/C
                         clock pessimism              0.608    99.120    
                         clock uncertainty           -0.105    99.015    
    SLICE_X107Y89        FDRE (Setup_fdre_C_R)       -0.429    98.586    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[30]
  -------------------------------------------------------------------
                         required time                         98.586    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                 92.767    

Slack (MET) :             92.767ns  (required time - arrival time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 2.569ns (38.456%)  route 4.111ns (61.544%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.855    -0.861    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/Q
                         net (fo=2, routed)           0.775     0.370    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]
    SLICE_X106Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.026 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.026    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.140 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.140    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.254    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.368 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.368    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.702 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3/O[1]
                         net (fo=5, routed)           1.173     2.875    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3_n_6
    SLICE_X108Y86        LUT4 (Prop_lut4_I0_O)        0.329     3.204 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10/O
                         net (fo=2, routed)           0.824     4.028    design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10_n_0
    SLICE_X108Y85        LUT6 (Prop_lut6_I5_O)        0.328     4.356 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3/O
                         net (fo=1, routed)           0.313     4.669    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     4.793 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1/O
                         net (fo=32, routed)          1.026     5.819    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1_n_0
    SLICE_X107Y89        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   101.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.681    98.512    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y89        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[31]/C
                         clock pessimism              0.608    99.120    
                         clock uncertainty           -0.105    99.015    
    SLICE_X107Y89        FDRE (Setup_fdre_C_R)       -0.429    98.586    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[31]
  -------------------------------------------------------------------
                         required time                         98.586    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                 92.767    

Slack (MET) :             92.908ns  (required time - arrival time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 2.569ns (39.291%)  route 3.969ns (60.709%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.855    -0.861    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/Q
                         net (fo=2, routed)           0.775     0.370    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]
    SLICE_X106Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.026 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.026    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.140 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.140    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.254    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.368 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.368    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.702 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3/O[1]
                         net (fo=5, routed)           1.173     2.875    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3_n_6
    SLICE_X108Y86        LUT4 (Prop_lut4_I0_O)        0.329     3.204 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10/O
                         net (fo=2, routed)           0.824     4.028    design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10_n_0
    SLICE_X108Y85        LUT6 (Prop_lut6_I5_O)        0.328     4.356 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3/O
                         net (fo=1, routed)           0.313     4.669    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     4.793 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1/O
                         net (fo=32, routed)          0.884     5.677    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1_n_0
    SLICE_X107Y88        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   101.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.680    98.511    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y88        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[24]/C
                         clock pessimism              0.608    99.119    
                         clock uncertainty           -0.105    99.014    
    SLICE_X107Y88        FDRE (Setup_fdre_C_R)       -0.429    98.585    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[24]
  -------------------------------------------------------------------
                         required time                         98.585    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                 92.908    

Slack (MET) :             92.908ns  (required time - arrival time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 2.569ns (39.291%)  route 3.969ns (60.709%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 98.511 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.855    -0.861    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.456    -0.405 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]/Q
                         net (fo=2, routed)           0.775     0.370    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[5]
    SLICE_X106Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.026 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.026    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_13_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.140 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.140    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_6_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.254 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.254    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_8_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.368 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.368    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]_i_4_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.702 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3/O[1]
                         net (fo=5, routed)           1.173     2.875    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]_i_3_n_6
    SLICE_X108Y86        LUT4 (Prop_lut4_I0_O)        0.329     3.204 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10/O
                         net (fo=2, routed)           0.824     4.028    design_1_i/DS_CLK_LEDS_0/U0/inter_leds[0]_i_10_n_0
    SLICE_X108Y85        LUT6 (Prop_lut6_I5_O)        0.328     4.356 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3/O
                         net (fo=1, routed)           0.313     4.669    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_3_n_0
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     4.793 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1/O
                         net (fo=32, routed)          0.884     5.677    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1[0]_i_1_n_0
    SLICE_X107Y88        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    H16                                               0.000   100.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   101.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    94.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    96.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.680    98.511    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X107Y88        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[25]/C
                         clock pessimism              0.608    99.119    
                         clock uncertainty           -0.105    99.014    
    SLICE_X107Y88        FDRE (Setup_fdre_C_R)       -0.429    98.585    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[25]
  -------------------------------------------------------------------
                         required time                         98.585    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                 92.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.637    -0.594    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y99        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.336    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.139 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.138    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.084 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.084    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1_n_7
    SLICE_X111Y100       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.995    -0.745    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y100       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105    -0.136    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.637    -0.594    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y99        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.336    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.139 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.138    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.073 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.073    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1_n_5
    SLICE_X111Y100       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.995    -0.745    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y100       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[14]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105    -0.136    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[14]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.637    -0.594    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y99        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.336    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.139 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.138    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.048 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.048    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1_n_6
    SLICE_X111Y100       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.995    -0.745    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y100       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[13]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105    -0.136    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[13]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.637    -0.594    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y99        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.336    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.139 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.138    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.048 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.048    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1_n_4
    SLICE_X111Y100       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.995    -0.745    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y100       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[15]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y100       FDRE (Hold_fdre_C_D)         0.105    -0.136    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[15]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.637    -0.594    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y99        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.336    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.139 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.138    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.099 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.099    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.045 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.045    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]_i_1_n_7
    SLICE_X111Y101       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.995    -0.745    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y101       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105    -0.136    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.637    -0.594    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y99        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.336    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.139 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.138    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.099 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.099    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.034 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.034    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]_i_1_n_5
    SLICE_X111Y101       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.995    -0.745    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y101       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[18]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105    -0.136    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[18]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.637    -0.594    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y99        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.336    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.139 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.138    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.099 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.099    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.009 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.009    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]_i_1_n_6
    SLICE_X111Y101       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.995    -0.745    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y101       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[17]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105    -0.136    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[17]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.637    -0.594    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y99        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.336    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.139 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.138    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.099 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.099    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.009 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.009    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]_i_1_n_4
    SLICE_X111Y101       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.995    -0.745    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y101       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[19]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y101       FDRE (Hold_fdre_C_D)         0.105    -0.136    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[19]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.470ns (79.932%)  route 0.118ns (20.068%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.637    -0.594    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y99        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.336    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.139 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.138    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.099 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.099    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.060 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]_i_1_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.006 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.006    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[20]_i_1_n_7
    SLICE_X111Y102       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.995    -0.745    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y102       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[20]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.105    -0.136    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[20]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.481ns (80.300%)  route 0.118ns (19.700%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.637    -0.594    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y99        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.336    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]
    SLICE_X111Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.139 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.138    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[8]_i_1_n_0
    SLICE_X111Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.099 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.099    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[12]_i_1_n_0
    SLICE_X111Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.060 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.060    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[16]_i_1_n_0
    SLICE_X111Y102       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.005 r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.005    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[20]_i_1_n_5
    SLICE_X111Y102       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.995    -0.745    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X111Y102       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[22]/C
                         clock pessimism              0.504    -0.241    
    SLICE_X111Y102       FDRE (Hold_fdre_C_D)         0.105    -0.136    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter4_reg[22]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X108Y86    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X112Y86    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X110Y107   design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X112Y102   design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X107Y82    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X107Y84    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X107Y84    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X107Y85    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X108Y86    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X108Y86    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y86    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y86    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y107   design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y107   design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y102   design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y102   design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X107Y82    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X107Y82    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X108Y86    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X108Y86    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y86    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y86    design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y107   design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X110Y107   design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y102   design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X112Y102   design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X107Y82    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X107Y82    design_1_i/DS_CLK_LEDS_0/U0/led_process.counter1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            leds_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.917ns  (logic 4.099ns (69.269%)  route 1.819ns (30.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         2.058    -0.658    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X112Y102       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.518    -0.140 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[3]/Q
                         net (fo=2, routed)           1.819     1.678    leds_0_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581     5.259 r  leds_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.259    leds_0[3]
    M14                                                               r  leds_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            leds_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.703ns  (logic 4.028ns (70.639%)  route 1.674ns (29.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         2.056    -0.660    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X110Y107       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.456    -0.204 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[2]/Q
                         net (fo=2, routed)           1.674     1.470    leds_0_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     5.042 r  leds_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.042    leds_0[2]
    N16                                                               r  leds_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            leds_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 4.075ns (69.146%)  route 1.819ns (30.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.860    -0.856    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.338 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[1]/Q
                         net (fo=2, routed)           1.819     1.480    leds_0_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557     5.038 r  leds_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.038    leds_0[1]
    P14                                                               r  leds_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            leds_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.745ns  (logic 4.048ns (70.464%)  route 1.697ns (29.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         1.858    -0.858    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X108Y86        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518    -0.340 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]/Q
                         net (fo=2, routed)           1.697     1.356    leds_0_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     4.886 r  leds_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.886    leds_0[0]
    R14                                                               r  leds_0[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            leds_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.395ns (80.089%)  route 0.347ns (19.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.631    -0.600    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X108Y86        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[0]/Q
                         net (fo=2, routed)           0.347    -0.090    leds_0_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.141 r  leds_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.141    leds_0[0]
    R14                                                               r  leds_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            leds_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.422ns (77.895%)  route 0.404ns (22.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.632    -0.599    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X112Y86        FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[1]/Q
                         net (fo=2, routed)           0.404    -0.032    leds_0_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     1.226 r  leds_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.226    leds_0[1]
    P14                                                               r  leds_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            leds_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.414ns (80.549%)  route 0.341ns (19.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.717    -0.514    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X110Y107       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[2]/Q
                         net (fo=2, routed)           0.341    -0.032    leds_0_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     1.241 r  leds_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.241    leds_0[2]
    N16                                                               r  leds_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            leds_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.445ns (78.175%)  route 0.404ns (21.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=132, routed)         0.719    -0.512    design_1_i/DS_CLK_LEDS_0/U0/clk
    SLICE_X112Y102       FDRE                                         r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDRE (Prop_fdre_C_Q)         0.164    -0.348 r  design_1_i/DS_CLK_LEDS_0/U0/inter_leds_reg[3]/Q
                         net (fo=2, routed)           0.404     0.056    leds_0_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     1.337 r  leds_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.337    leds_0[3]
    M14                                                               r  leds_0[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





