module top
#(parameter param63 = ({((~^((8'hb2) ? (8'ha4) : (8'hb6))) - ({(8'haf), (8'haf)} | ((8'ha7) ? (8'hbc) : (7'h43))))} <= (((((8'hb4) << (8'ha9)) <<< ((8'hbb) ? (8'ha5) : (7'h42))) ? (((8'hb3) ^ (8'hbf)) || ((8'hb3) * (8'hac))) : (((8'ha9) ? (8'hbe) : (8'hba)) >>> ((8'ha5) ? (8'hba) : (8'hae)))) ? ((^~((8'ha9) ? (8'h9d) : (8'ha5))) ? (~&(+(8'hb2))) : ((~&(8'hb1)) >= ((8'ha7) >= (8'hab)))) : (+{((7'h40) ? (8'ha7) : (8'hb9))}))), 
parameter param64 = ({param63} + param63))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h256):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire3;
  input wire signed [(4'he):(1'h0)] wire2;
  input wire signed [(4'h8):(1'h0)] wire1;
  input wire signed [(5'h15):(1'h0)] wire0;
  wire [(3'h4):(1'h0)] wire62;
  wire [(4'h9):(1'h0)] wire61;
  wire signed [(3'h5):(1'h0)] wire60;
  wire signed [(2'h2):(1'h0)] wire59;
  wire [(5'h13):(1'h0)] wire38;
  wire [(3'h5):(1'h0)] wire37;
  wire signed [(4'hb):(1'h0)] wire36;
  wire signed [(5'h11):(1'h0)] wire7;
  wire [(5'h15):(1'h0)] wire6;
  wire signed [(5'h14):(1'h0)] wire5;
  wire signed [(5'h12):(1'h0)] wire4;
  reg [(4'hd):(1'h0)] reg58 = (1'h0);
  reg [(4'h8):(1'h0)] reg57 = (1'h0);
  reg [(5'h10):(1'h0)] reg56 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg55 = (1'h0);
  reg [(5'h11):(1'h0)] reg54 = (1'h0);
  reg [(5'h10):(1'h0)] reg53 = (1'h0);
  reg [(3'h7):(1'h0)] reg52 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg51 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg50 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg49 = (1'h0);
  reg [(3'h5):(1'h0)] reg48 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg47 = (1'h0);
  reg [(3'h4):(1'h0)] reg46 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg45 = (1'h0);
  reg [(2'h3):(1'h0)] reg44 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg43 = (1'h0);
  reg [(4'ha):(1'h0)] reg42 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg41 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg40 = (1'h0);
  reg [(4'hb):(1'h0)] reg39 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg35 = (1'h0);
  reg [(4'h8):(1'h0)] reg34 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg33 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg32 = (1'h0);
  reg signed [(4'he):(1'h0)] reg31 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg30 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg29 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg28 = (1'h0);
  reg [(3'h7):(1'h0)] reg27 = (1'h0);
  reg [(4'hf):(1'h0)] reg26 = (1'h0);
  reg [(3'h4):(1'h0)] reg25 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg24 = (1'h0);
  reg [(3'h5):(1'h0)] reg23 = (1'h0);
  reg [(3'h7):(1'h0)] reg22 = (1'h0);
  reg [(5'h11):(1'h0)] reg21 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg20 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg19 = (1'h0);
  reg [(4'h8):(1'h0)] reg18 = (1'h0);
  reg [(3'h5):(1'h0)] reg17 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg16 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg15 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg14 = (1'h0);
  reg [(4'ha):(1'h0)] reg13 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg12 = (1'h0);
  reg [(4'ha):(1'h0)] reg11 = (1'h0);
  reg [(2'h3):(1'h0)] reg10 = (1'h0);
  reg [(5'h13):(1'h0)] reg9 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg8 = (1'h0);
  assign y = {wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire38,
                 wire37,
                 wire36,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 (1'h0)};
  assign wire4 = wire1[(3'h6):(2'h2)];
  assign wire5 = (8'hb1);
  assign wire6 = (($signed($signed((~|wire2))) == (((^wire3) ?
                     wire0[(3'h5):(1'h0)] : $signed(wire0)) & wire1)) != $signed((((~wire0) >> ((8'hb0) + (8'haa))) ?
                     wire5[(3'h7):(3'h4)] : {$unsigned(wire0),
                         wire2[(3'h6):(3'h6)]})));
  assign wire7 = $signed(wire4[(1'h0):(1'h0)]);
  always
    @(posedge clk) begin
      reg8 <= (~|$unsigned(wire7[(2'h2):(1'h0)]));
      reg9 <= $unsigned(((8'ha5) == (8'hb1)));
      if (($unsigned((($unsigned(wire5) ?
          wire2 : $signed(wire6)) & (~^(wire3 < wire7)))) == ((!$unsigned((~^wire6))) >= wire5)))
        begin
          reg10 <= reg9;
        end
      else
        begin
          reg10 <= reg8;
          reg11 <= $signed($signed(wire3));
          reg12 <= (~(reg11 <= $unsigned(wire1)));
          reg13 <= (^~{($signed(wire6) ^~ wire5), wire4});
          reg14 <= $signed((reg12[(4'he):(3'h7)] ?
              $unsigned($signed(wire4[(1'h0):(1'h0)])) : wire5[(4'hb):(4'h8)]));
        end
      if ((!(~|reg14[(5'h11):(4'h9)])))
        begin
          reg15 <= ($signed({(~wire3[(2'h3):(1'h0)]),
              $signed($signed(reg12))}) & {$unsigned((&wire5)),
              ({(wire0 >= wire2)} ?
                  ((!wire6) ? $signed(reg8) : (^reg14)) : wire6)});
        end
      else
        begin
          reg15 <= reg8[(4'hc):(4'h8)];
          reg16 <= reg10;
        end
      reg17 <= reg15[(3'h4):(3'h4)];
    end
  always
    @(posedge clk) begin
      reg18 <= $signed((((-$unsigned(reg9)) << {(wire4 ?
              wire6 : reg8)}) && ((reg17 ?
          $unsigned((8'hac)) : (reg16 <<< wire2)) - wire3)));
      if ($unsigned(wire4[(4'h8):(3'h6)]))
        begin
          if ((wire4 && (&$signed(wire1))))
            begin
              reg19 <= (((reg14 >>> $signed($signed(reg15))) <= $unsigned(wire1)) ?
                  reg11 : (reg18[(1'h1):(1'h1)] <<< $unsigned((~^(reg9 <= reg10)))));
              reg20 <= $unsigned(wire1);
              reg21 <= ($signed($signed($signed((~&reg17)))) ?
                  reg15[(2'h2):(2'h2)] : $signed($signed($unsigned($unsigned(wire1)))));
            end
          else
            begin
              reg19 <= ($unsigned((8'hb4)) || ((!$unsigned({reg11})) ?
                  reg14 : ((wire0 ? reg13 : $signed(wire7)) > reg15)));
              reg20 <= reg13[(2'h2):(2'h2)];
              reg21 <= (|($signed(((~&reg21) ?
                      (reg9 ? reg9 : reg20) : reg13[(1'h1):(1'h0)])) ?
                  $unsigned($unsigned(reg17[(1'h0):(1'h0)])) : ((-reg9) - {reg9,
                      (wire0 ? wire0 : reg14)})));
              reg22 <= ($unsigned($unsigned((+(~wire6)))) ?
                  (&(reg8 ?
                      (~&{(7'h44)}) : reg8[(4'ha):(4'ha)])) : $signed(((((7'h42) ?
                              (8'ha5) : reg16) ?
                          reg12 : $unsigned(reg13)) ?
                      {(reg8 << reg16),
                          {reg19}} : ($unsigned(reg9) || {reg19}))));
              reg23 <= wire4;
            end
        end
      else
        begin
          if ({(^(reg15[(1'h0):(1'h0)] ?
                  (+$unsigned(reg14)) : (+wire0[(4'ha):(1'h1)]))),
              reg19[(4'h9):(3'h4)]})
            begin
              reg19 <= $unsigned((reg10 ~^ $signed(reg12[(4'hb):(1'h0)])));
            end
          else
            begin
              reg19 <= $unsigned(reg11[(3'h6):(2'h2)]);
              reg20 <= $unsigned(wire3[(4'h9):(2'h2)]);
              reg21 <= $signed($signed(reg13));
              reg22 <= $signed(reg19);
            end
          reg23 <= ((~|(~(^reg14[(4'h9):(1'h1)]))) >> $unsigned($unsigned(reg23[(1'h0):(1'h0)])));
          reg24 <= ($unsigned(((~|{reg21, wire7}) ?
              $unsigned(reg8[(3'h4):(2'h2)]) : {(reg21 ?
                      wire7 : reg10)})) + wire1);
        end
      if ($unsigned($signed(((wire3[(4'h8):(2'h3)] ?
          $signed(wire3) : ((8'ha4) ?
              wire5 : wire4)) ^ $signed(reg15[(1'h0):(1'h0)])))))
        begin
          reg25 <= $unsigned({wire0});
          reg26 <= wire4[(3'h4):(1'h0)];
        end
      else
        begin
          reg25 <= (+$signed(reg19));
          if ((^(~|(8'hb9))))
            begin
              reg26 <= (8'ha3);
            end
          else
            begin
              reg26 <= wire1[(2'h2):(1'h1)];
              reg27 <= (8'hb7);
              reg28 <= reg8;
            end
          reg29 <= reg22;
        end
      reg30 <= (-({reg24} >> $unsigned((!(|reg17)))));
      reg31 <= (reg28 ?
          ((~((wire5 ? reg30 : reg22) ?
                  ((8'hb6) ? (8'hb8) : wire3) : (+reg24))) ?
              (~wire2) : reg30[(4'h8):(3'h4)]) : $unsigned((^reg19)));
    end
  always
    @(posedge clk) begin
      reg32 <= reg28;
      reg33 <= ((($unsigned({wire2}) ?
                  $unsigned($unsigned(reg25)) : ($signed(reg15) ?
                      (wire2 | reg18) : reg21)) ?
              ((!$signed(wire0)) > $unsigned((reg10 ?
                  reg25 : reg10))) : (wire4 ?
                  $unsigned($unsigned(wire2)) : {(reg21 - wire2),
                      reg13[(2'h3):(1'h0)]})) ?
          $signed(((~&$signed(reg26)) ?
              (~|(~&(8'hab))) : wire2)) : (^reg22[(2'h3):(2'h2)]));
      reg34 <= wire3[(1'h1):(1'h1)];
      reg35 <= (8'hac);
    end
  assign wire36 = (~&$signed((~^(reg24[(4'he):(4'ha)] - $signed(reg16)))));
  assign wire37 = (reg35[(2'h3):(1'h1)] ?
                      (!reg19[(4'hc):(4'h9)]) : (($unsigned((-(7'h40))) != (&{reg35,
                              reg10})) ?
                          $signed({$signed(wire4),
                              (wire0 ? reg27 : reg12)}) : {$unsigned((wire36 ?
                                  wire0 : wire1))}));
  assign wire38 = $unsigned($signed((~^{reg9})));
  always
    @(posedge clk) begin
      if (((({reg17[(2'h2):(1'h0)]} | $signed($signed((8'hb6)))) <= ((reg18[(1'h0):(1'h0)] ^ (~&(8'ha0))) || {$signed(reg34)})) & ({wire2} >>> $signed((wire6[(1'h1):(1'h1)] ~^ reg32[(3'h4):(2'h3)])))))
        begin
          reg39 <= reg14;
          reg40 <= reg26[(1'h0):(1'h0)];
          reg41 <= $unsigned((reg22[(3'h5):(3'h5)] <= $unsigned((-$unsigned(reg27)))));
        end
      else
        begin
          if (reg33[(4'ha):(3'h7)])
            begin
              reg39 <= $signed($signed({$signed((reg28 ? wire1 : reg35)),
                  $signed((8'h9c))}));
              reg40 <= ((!{reg14, reg25}) ?
                  (reg34[(3'h4):(2'h2)] | ($signed($unsigned(reg33)) ?
                      $signed((|wire1)) : (reg39[(4'hb):(3'h6)] ?
                          (reg33 ~^ reg32) : {reg29,
                              reg41}))) : (wire0[(3'h7):(3'h4)] ?
                      ($signed((wire36 ? wire1 : reg14)) ?
                          ({reg35, reg16} ?
                              reg11 : reg31[(4'h8):(3'h6)]) : $unsigned($unsigned(wire0))) : wire5));
              reg41 <= (!(-(+($signed(reg18) ? (-reg16) : (wire2 + (8'ha4))))));
            end
          else
            begin
              reg39 <= ((({reg17} & ($signed((7'h44)) ?
                      $unsigned(reg20) : wire6)) ?
                  $signed({$signed(reg20)}) : ($signed(reg24) << reg33)) - wire4);
              reg40 <= (^~(&$unsigned(($unsigned(reg32) ?
                  (~&(8'hae)) : reg22))));
              reg41 <= wire2;
              reg42 <= $unsigned((~&reg40[(4'hc):(1'h1)]));
              reg43 <= (((8'hbf) ~^ $unsigned({reg16[(2'h2):(2'h2)]})) ?
                  ($unsigned((+(reg39 ? reg29 : reg10))) << {((reg31 ?
                              reg32 : wire0) ?
                          (wire1 ?
                              wire6 : reg22) : reg25[(1'h1):(1'h0)])}) : $unsigned(reg17));
            end
          reg44 <= (&$unsigned({(reg18[(2'h3):(2'h3)] ?
                  {reg16, wire1} : reg17)}));
        end
      if ((|(($unsigned((~|reg22)) >> wire1[(2'h3):(2'h2)]) ?
          ({$unsigned(reg20),
              {wire3}} <<< $signed(reg20)) : (|wire7[(3'h6):(1'h0)]))))
        begin
          reg45 <= $signed($unsigned((8'hb8)));
          if ($signed($signed(reg34)))
            begin
              reg46 <= wire38;
              reg47 <= $signed(reg26[(4'ha):(4'h9)]);
              reg48 <= ($signed($unsigned({$unsigned(reg16),
                  {reg9}})) ~^ (reg45 ?
                  (wire3 ?
                      (~^(reg10 ?
                          wire38 : reg47)) : wire7) : (-(reg8[(4'hb):(1'h0)] < reg14))));
            end
          else
            begin
              reg46 <= reg28;
              reg47 <= $unsigned(reg10);
            end
        end
      else
        begin
          reg45 <= reg23;
          if ((^~($signed($signed(wire37)) ?
              (~^$signed(reg44[(2'h3):(1'h0)])) : ($signed((+reg40)) == reg21))))
            begin
              reg46 <= ((8'ha6) ?
                  reg15 : ($unsigned(reg12[(5'h15):(3'h5)]) << $unsigned($signed($signed(wire3)))));
              reg47 <= ($signed((8'haa)) < (((~$unsigned(reg46)) < {reg10[(1'h0):(1'h0)]}) > (reg44 <= ({reg11} && $signed(reg46)))));
              reg48 <= $signed({reg13});
            end
          else
            begin
              reg46 <= $unsigned($unsigned(reg16[(2'h2):(1'h0)]));
              reg47 <= (reg12 ?
                  reg17 : (~|((^reg20) ?
                      (|reg11) : ((reg24 || reg11) ?
                          ((8'ha4) >>> reg46) : (reg11 < wire37)))));
              reg48 <= $unsigned((($unsigned(wire5) ?
                      (reg8[(5'h12):(2'h2)] ?
                          {reg25, reg42} : (^~reg44)) : reg35) ?
                  wire1 : (reg39[(4'ha):(2'h3)] == {((8'ha8) | reg22)})));
              reg49 <= reg17;
              reg50 <= wire5;
            end
          reg51 <= ((^~$signed(reg48[(2'h3):(2'h3)])) ?
              ((~$signed($unsigned(reg47))) + (^wire38)) : $unsigned((8'hae)));
          reg52 <= $signed(reg34[(1'h1):(1'h1)]);
          if (reg12)
            begin
              reg53 <= reg47[(1'h0):(1'h0)];
            end
          else
            begin
              reg53 <= (((+reg14) > $signed((~(reg31 ^~ reg29)))) ?
                  (reg20[(3'h7):(3'h5)] <= $unsigned(reg28)) : $signed($unsigned(reg35[(2'h3):(1'h1)])));
              reg54 <= $unsigned($signed($unsigned((wire5[(5'h14):(4'hb)] ?
                  (reg41 ? wire37 : reg45) : (reg10 == wire38)))));
              reg55 <= ((~((8'hae) >>> reg35[(1'h1):(1'h1)])) >= $unsigned($signed((wire7 & (reg15 ^ wire5)))));
            end
        end
      reg56 <= reg20[(3'h4):(1'h0)];
      reg57 <= (|$signed((reg52 ?
          ($signed(reg19) >>> $signed(reg56)) : ((reg35 && reg30) ?
              reg22 : (|reg21)))));
      reg58 <= reg55;
    end
  assign wire59 = (~{(~|(|(reg9 > wire3))),
                      ($signed({(8'hac)}) ?
                          reg30[(2'h2):(1'h0)] : $signed((reg25 <= reg22)))});
  assign wire60 = reg27;
  assign wire61 = (7'h40);
  assign wire62 = reg15[(3'h4):(1'h0)];
endmodule
