# RISC-V 5-Stage Pipeline
*A hardware implementation of a 5-stage pipelined processor based on the RISC-V ISA. This project is designed for educational purposes, FPGA prototyping, and to serve as a baseline for microarchitectural exploration.*
