{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414635974798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414635974814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 29 19:26:14 2014 " "Processing started: Wed Oct 29 19:26:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414635974814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414635974814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off miner_tb -c miner_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off miner_tb -c miner_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414635974814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1414635975345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414635975642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635975642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net_packet_logger_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file net_packet_logger_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 network_packet_s_logger " "Found entity 1: network_packet_s_logger" {  } { { "net_packet_logger_s.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/net_packet_logger_s.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414635975751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635975751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miner_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file miner_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miner_tb " "Found entity 1: miner_tb" {  } { { "miner_tb.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/miner_tb.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414635975767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635975767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/instr_mem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414635975767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635975767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disassemble.sv 0 0 " "Found 0 design units, including 0 entities, in source file disassemble.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635975767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 0 0 " "Found 0 design units, including 0 entities, in source file definitions.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635975782 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(49) " "Verilog HDL warning at data_mem.sv(49): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/data_mem.sv" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1414635975782 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(50) " "Verilog HDL warning at data_mem.sv(50): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/data_mem.sv" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1414635975782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/data_mem.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414635975782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635975782 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "half_period miner_tb.sv 13 core_tb.sv(9) " "Verilog HDL macro warning at core_tb.sv(9): overriding existing definition for macro \"half_period\", which was defined in \"miner_tb.sv\", line 13" {  } { { "core_tb.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/core_tb.sv" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1414635975782 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "hex_i_file miner_tb.sv 18 core_tb.sv(14) " "Verilog HDL macro warning at core_tb.sv(14): overriding existing definition for macro \"hex_i_file\", which was defined in \"miner_tb.sv\", line 18" {  } { { "core_tb.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/core_tb.sv" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1414635975782 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "hex_r_file miner_tb.sv 19 core_tb.sv(15) " "Verilog HDL macro warning at core_tb.sv(15): overriding existing definition for macro \"hex_r_file\", which was defined in \"miner_tb.sv\", line 19" {  } { { "core_tb.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/core_tb.sv" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1414635975782 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "hex_d_file miner_tb.sv 20 core_tb.sv(16) " "Verilog HDL macro warning at core_tb.sv(16): overriding existing definition for macro \"hex_d_file\", which was defined in \"miner_tb.sv\", line 20" {  } { { "core_tb.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/core_tb.sv" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1414635975782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_tb " "Found entity 1: core_tb" {  } { { "core_tb.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/core_tb.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414635975782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635975782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_flattened.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_flattened.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_flattened " "Found entity 1: core_flattened" {  } { { "core_flattened.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/core_flattened.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414635975892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635975892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.sv 1 1 " "Found 1 design units, including 1 entities, in source file core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/core.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414635976017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635976017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cl_state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file cl_state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cl_state_machine " "Found entity 1: cl_state_machine" {  } { { "cl_state_machine.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/cl_state_machine.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414635976017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635976017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cl_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cl_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cl_decode " "Found entity 1: cl_decode" {  } { { "cl_decode.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/cl_decode.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414635976017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635976017 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(13) " "Verilog HDL warning at alu.sv(13): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/alu.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1414635976017 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(39) " "Verilog HDL warning at alu.sv(39): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/alu.sv" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1414635976017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414635976017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414635976017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "miner_tb " "Elaborating entity \"miner_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414635976189 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_out miner_tb.sv(58) " "Verilog HDL or VHDL warning at miner_tb.sv(58): object \"core_out\" assigned a value but never read" {  } { { "miner_tb.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/miner_tb.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1414635976298 "|miner_tb"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "miner_tb.sv(132) " "Verilog HDL or VHDL warning at miner_tb.sv(132): conditional expression evaluates to a constant" {  } { { "miner_tb.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/miner_tb.sv" 132 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1414635976314 "|miner_tb"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$fopen miner_tb.sv(132) " "Verilog HDL Unsupported Feature error at miner_tb.sv(132): system function \"\$fopen\" is not supported for synthesis" {  } { { "miner_tb.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/miner_tb.sv" 132 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Quartus II" 0 -1 1414635976314 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\[*\] Finished Initializing Core and Memory miner_tb.sv(198) " "Verilog HDL Display System Task info at miner_tb.sv(198): \[*\] Finished Initializing Core and Memory" {  } { { "miner_tb.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/miner_tb.sv" 198 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1414635976314 "|miner_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "-------- START MINING --------- miner_tb.sv(255) " "Verilog HDL Display System Task info at miner_tb.sv(255): -------- START MINING ---------" {  } { { "miner_tb.sv" "" { Text "C:/Users/Rustin/Documents/141L_Lab2/miner/miner_tb.sv" 255 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1414635976314 "|miner_tb"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1414635976329 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rustin/Documents/141L_Lab2/miner/output_files/miner_tb.map.smsg " "Generated suppressed messages file C:/Users/Rustin/Documents/141L_Lab2/miner/output_files/miner_tb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1414635976407 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414635976501 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 29 19:26:16 2014 " "Processing ended: Wed Oct 29 19:26:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414635976501 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414635976501 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414635976501 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414635976501 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414635978032 ""}
