Generating HDL for page 15.60.09.1 CONSOLE WM INPUT-ACC at 9/18/2020 4:53:23 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_15_60_09_1_CONSOLE_WM_INPUT_ACC_tb.vhdl, generating default test bench code.
Note: DOT Function at 5B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Found combinatorial loop (need D FF) at output of gate at 5B
Found combinatorial loop (need D FF) at output of gate at 4B
Ignoring Logic Block 4C with symbol L
Ignoring Logic Block 4F with symbol CAP
Removed 1 outputs from Gate at 3B to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 5E to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_P
	and inputs of MS_CONS_ERROR_BACKSPACE_SET,MS_CONS_GATED_CARRIAGE_RETURN
	and logic function of NAND
Generating Statement for block at 5B with *latched* output pin(s) of OUT_5B_D_Latch
	and inputs of OUT_4B_D,MS_PROGRAM_RESET_1,MS_CONS_WM_INPUT_RESET
	and logic function of NAND
Generating Statement for block at 4B with *latched* output pin(s) of OUT_4B_D_Latch, OUT_4B_D_Latch
	and inputs of MS_CONS_WM_OUTPUT_SET,OUT_DOT_5B,MS_CONS_WM_INPUT_SET
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_A, OUT_3B_A
	and inputs of OUT_4B_D
	and logic function of EQUAL
Generating Statement for block at 4D with output pin(s) of OUT_4D_D
	and inputs of OUT_5E_X
	and logic function of NOT
Generating Statement for block at 2D with output pin(s) of OUT_2D_E
	and inputs of OUT_4D_D,OUT_DOT_5B,PS_GATE_CONSOLE_PRTR_TO_E1_IN
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_X, OUT_5E_X
	and inputs of MV_CONSOLE_C_INPUT_STAR_CHK_OP
	and logic function of Resistor
Generating Statement for block at 2E with output pin(s) of OUT_2E_C
	and inputs of OUT_3B_A,OUT_5E_X,PS_GATE_CONSOLE_PRTR_TO_E1_IN
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_DOT_5B, OUT_DOT_5B, OUT_DOT_5B
	and inputs of OUT_5A_P,OUT_5B_D
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_CONSOLE_WM_CHARACTER
	from gate output OUT_3B_A
Generating output sheet edge signal assignment to 
	signal MS_CONSOLE_NOT_WM_DOT_C_INPUT
	from gate output OUT_2D_E
Generating output sheet edge signal assignment to 
	signal MS_CONSOLE_WM_DOT_NOT_C_INPUT
	from gate output OUT_2E_C
Generating output sheet edge signal assignment to 
	signal MS_CONSOLE_WM_CHARACTER
	from gate output OUT_DOT_5B
Generating D Flip Flop for block at 5B
Generating D Flip Flop for block at 4B
