# Compile of print_pkg.vhd was successful.
# Compile of assert_pkg.vhd was successful.
# Compile of tb_pkg.vhd was successful.
# Compile of timed_counter.vhd was successful.
# Compile of timed_counter_tb.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim work.timed_counter_tb
# vsim work.timed_counter_tb 
# Start time: 00:03:44 on Sep 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)#1
# Loading work.timed_counter(timed_counter_arch)#1
# Loading work.timed_counter(timed_counter_arch)#2
run -all
# testing 100 ns timer: enabled
# test done
# testing disabled for two count_time periods (100 ns)
# test done
# testing enabled for multiple count_time periods (100 ns)
# test done
# testing 260 ns timer: enabled
# test done
# testing disabled for two count_time periods (260 ns)
# test done
# testing enabled for multiple count_time periods (260 ns)
# test done
# 1
# Break in Process stimuli_and_checker at C:/Users/iancr/OneDrive/Desktop/SoC FPGAs/git_Labs_HW/labs-and-homework-Iam987/sim/timed-counter/timed_counter_tb.vhd line 149
add wave sim:/timed_counter_tb/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
run -all
# testing 100 ns timer: enabled
# test done
# testing disabled for two count_time periods (100 ns)
# test done
# testing enabled for multiple count_time periods (100 ns)
# test done
# testing 260 ns timer: enabled
# test done
# testing disabled for two count_time periods (260 ns)
# test done
# testing enabled for multiple count_time periods (260 ns)
# test done
# 1
# Break in Process stimuli_and_checker at C:/Users/iancr/OneDrive/Desktop/SoC FPGAs/git_Labs_HW/labs-and-homework-Iam987/sim/timed-counter/timed_counter_tb.vhd line 149
# End time: 00:07:30 on Sep 10,2024, Elapsed time: 0:03:46
# Errors: 0, Warnings: 1
