IP Upgrade report for soc_system
Fri May  6 11:20:08 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. Failed Upgrade IP Components
  5. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------------------+
; IP Upgrade Summary                                                                             ;
+------------------------------+-----------------------------------------------------------------+
; IP Components Upgrade Status ; Passed - Fri May  6 11:20:08 2022                               ;
; Quartus Prime Version        ; 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Standard Edition ;
; Revision Name                ; soc_system                                                      ;
; Top-level Entity Name        ; ghrd                                                            ;
; Family                       ; Cyclone V                                                       ;
+------------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                   ;
+-------------+------------------------------+---------+----------------------------------+--------------------------------+----------------------------------+---------+
; Entity Name ; Component Name               ; Version ; Original Source File             ; Generation File Path           ; New Source File                  ; Message ;
+-------------+------------------------------+---------+----------------------------------+--------------------------------+----------------------------------+---------+
; FIFo1       ; FIFO                         ; 20.1    ; FIFo1.qip                        ; FIFo1.vhd                      ; FIFo1.qip                        ;         ;
; hps_reset   ; In-System Sources and Probes ; 20.1    ; ip/altsource_probe/hps_reset.qip ; ip/altsource_probe/hps_reset.v ; ip/altsource_probe/hps_reset.qip ;         ;
; newpll      ; altera_pll                   ; 20.1    ; newpll.qip                       ; newpll.vhd                     ; newpll.qip                       ;         ;
+-------------+------------------------------+---------+----------------------------------+--------------------------------+----------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                     ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+
; Entity Name ; Component Name ; Version ; Original Source File                ; Generation File Path ; New Source File ; Message                                                  ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+
; soc_system  ; Qsys           ; 20.1    ; soc_system/synthesis/soc_system.qip ; soc_system.qsys      ;                 ; Error upgrading Platform Designer file "soc_system.qsys" ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "FIFo1.vhd" to "FIFo1.BAK.vhd"
Info (11837): Started upgrading IP component FIFO with file "FIFo1.vhd"
Info (11902): Backing up file "ip/altsource_probe/hps_reset.v" to "ip/altsource_probe/hps_reset.BAK.v"
Info (11837): Started upgrading IP component In-System Sources and Probes with file "ip/altsource_probe/hps_reset.v"
Info (11902): Backing up file "soc_system.qsys" to "soc_system.BAK.qsys"
Info (11902): Backing up file "soc_system/synthesis/soc_system.vhd" to "soc_system.BAK.vhd"
Info (11837): Started upgrading IP component Qsys with file "soc_system.qsys"
Info: 2022.05.06.11:16:17 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2022.05.06.11:16:17 Info: Finished upgrading the ip cores
Info: 2022.05.06.11:16:44 Info: Saving generation log to C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system
Info: 2022.05.06.11:16:44 Info: Starting: Create simulation model
Info: 2022.05.06.11:16:44 Info: qsys-generate "C:\Users\Alan\Desktop\Soc System DE-0 Compiled Edition 21\SoC\FIFO_Version\soc_system.qsys" --simulation=VHDL --allow-mixed-language-simulation --output-directory="C:\Users\Alan\Desktop\Soc System DE-0 Compiled Edition 21\SoC\FIFO_Version\soc_system\simulation" --family="Cyclone V" --part=5CSEMA4U23C6
Info: 2022.05.06.11:16:44 Info: Loading FIFO_Version
Info: 2022.05.06.11:16:44 Info: Reading input file
Info: 2022.05.06.11:16:44 Info: Adding busy_in [altera_avalon_pio 21.1]
Info: 2022.05.06.11:16:44 Info: Parameterizing module busy_in
Info: 2022.05.06.11:16:44 Info: Adding clk_0 [clock_source 21.1]
Info: 2022.05.06.11:16:44 Info: Parameterizing module clk_0
Info: 2022.05.06.11:16:44 Info: Adding dac_pio [altera_avalon_pio 21.1]
Info: 2022.05.06.11:16:44 Info: Parameterizing module dac_pio
Info: 2022.05.06.11:16:44 Info: Adding fake_OK [altera_avalon_pio 21.1]
Info: 2022.05.06.11:16:44 Info: Parameterizing module fake_OK
Info: 2022.05.06.11:16:44 Info: Adding fifo_wrfull [altera_avalon_pio 21.1]
Info: 2022.05.06.11:16:45 Info: Parameterizing module fifo_wrfull
Info: 2022.05.06.11:16:45 Info: Adding fpga_only_master [altera_jtag_avalon_master 21.1]
Info: 2022.05.06.11:16:45 Info: Parameterizing module fpga_only_master
Info: 2022.05.06.11:16:45 Info: Adding hps_0 [altera_hps 21.1]
Info: 2022.05.06.11:16:45 Info: Parameterizing module hps_0
Info: 2022.05.06.11:16:45 Info: Adding hps_only_master [altera_jtag_avalon_master 21.1]
Info: 2022.05.06.11:16:45 Info: Parameterizing module hps_only_master
Info: 2022.05.06.11:16:45 Info: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Info: 2022.05.06.11:16:45 Info: Parameterizing module intr_capturer_0
Info: 2022.05.06.11:16:45 Info: Adding jtag_uart [altera_avalon_jtag_uart 21.1]
Info: 2022.05.06.11:16:45 Info: Parameterizing module jtag_uart
Info: 2022.05.06.11:16:45 Info: Adding led_pio [altera_avalon_pio 21.1]
Info: 2022.05.06.11:16:45 Info: Parameterizing module led_pio
Info: 2022.05.06.11:16:45 Info: Adding new_word_ready [altera_avalon_pio 21.1]
Info: 2022.05.06.11:16:45 Info: Parameterizing module new_word_ready
Info: 2022.05.06.11:16:45 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Info: 2022.05.06.11:16:45 Info: Parameterizing module onchip_memory2_0
Info: 2022.05.06.11:16:45 Info: Adding opal_kelly_pio [altera_avalon_pio 21.1]
Info: 2022.05.06.11:16:45 Info: Parameterizing module opal_kelly_pio
Info: 2022.05.06.11:16:45 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 21.1]
Info: 2022.05.06.11:16:45 Info: Parameterizing module sysid_qsys
Info: 2022.05.06.11:16:45 Info: Adding system_reset [altera_avalon_pio 21.1]
Info: 2022.05.06.11:16:45 Info: Parameterizing module system_reset
Info: 2022.05.06.11:16:45 Info: Building connections
Info: 2022.05.06.11:16:45 Info: Parameterizing connections
Info: 2022.05.06.11:16:45 Info: Validating
Info: 2022.05.06.11:16:51 Info: Done reading input file
Info: 2022.05.06.11:16:54 Info: soc_system.busy_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2022.05.06.11:16:54 Info: soc_system.fifo_wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2022.05.06.11:16:54 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2022.05.06.11:16:54 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2022.05.06.11:16:54 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2022.05.06.11:16:54 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2022.05.06.11:16:54 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2022.05.06.11:16:54 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2022.05.06.11:16:55 Info: soc_system: Generating soc_system "soc_system" for SIM_VHDL
Info: 2022.05.06.11:17:02 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: 2022.05.06.11:17:03 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2022.05.06.11:17:03 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2022.05.06.11:17:03 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2022.05.06.11:17:03 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2022.05.06.11:17:08 Info: busy_in: Starting RTL generation for module 'soc_system_busy_in'
Info: 2022.05.06.11:17:08 Info: busy_in:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_busy_in --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0002_busy_in_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0002_busy_in_gen//soc_system_busy_in_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0002_busy_in_gen
Info: 2022.05.06.11:17:09 Info: busy_in: Done RTL generation for module 'soc_system_busy_in'
Info: 2022.05.06.11:17:09 Info: busy_in: "soc_system" instantiated altera_avalon_pio "busy_in"
Info: 2022.05.06.11:17:09 Info: dac_pio: Starting RTL generation for module 'soc_system_dac_pio'
Info: 2022.05.06.11:17:09 Info: dac_pio:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dac_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0003_dac_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0003_dac_pio_gen//soc_system_dac_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0003_dac_pio_gen
Info: 2022.05.06.11:17:09 Info: dac_pio: Done RTL generation for module 'soc_system_dac_pio'
Info: 2022.05.06.11:17:09 Info: dac_pio: "soc_system" instantiated altera_avalon_pio "dac_pio"
Info: 2022.05.06.11:17:09 Info: fake_OK: Starting RTL generation for module 'soc_system_fake_OK'
Info: 2022.05.06.11:17:09 Info: fake_OK:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_fake_OK --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0004_fake_OK_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0004_fake_OK_gen//soc_system_fake_OK_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0004_fake_OK_gen
Info: 2022.05.06.11:17:09 Info: fake_OK: Done RTL generation for module 'soc_system_fake_OK'
Info: 2022.05.06.11:17:09 Info: fake_OK: "soc_system" instantiated altera_avalon_pio "fake_OK"
Info: 2022.05.06.11:17:10 Info: fpga_only_master: "soc_system" instantiated altera_jtag_avalon_master "fpga_only_master"
Info: 2022.05.06.11:17:10 Info: hps_0: "Running  for module: hps_0"
Info: 2022.05.06.11:17:10 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2022.05.06.11:17:11 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2022.05.06.11:17:11 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2022.05.06.11:17:13 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: 2022.05.06.11:17:13 Info: intr_capturer_0: "soc_system" instantiated intr_capturer "intr_capturer_0"
Info: 2022.05.06.11:17:13 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: 2022.05.06.11:17:13 Info: jtag_uart:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0006_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0006_jtag_uart_gen
Info: 2022.05.06.11:17:13 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: 2022.05.06.11:17:13 Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2022.05.06.11:17:13 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: 2022.05.06.11:17:13 Info: led_pio:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0007_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0007_led_pio_gen
Info: 2022.05.06.11:17:13 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: 2022.05.06.11:17:13 Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: 2022.05.06.11:17:13 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: 2022.05.06.11:17:13 Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0008_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0008_onchip_memory2_0_gen
Info: 2022.05.06.11:17:14 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: 2022.05.06.11:17:14 Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2022.05.06.11:17:14 Info: opal_kelly_pio: Starting RTL generation for module 'soc_system_opal_kelly_pio'
Info: 2022.05.06.11:17:14 Info: opal_kelly_pio:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_opal_kelly_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0009_opal_kelly_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --vhdl --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0009_opal_kelly_pio_gen//soc_system_opal_kelly_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0009_opal_kelly_pio_gen
Info: 2022.05.06.11:17:14 Info: opal_kelly_pio: Done RTL generation for module 'soc_system_opal_kelly_pio'
Info: 2022.05.06.11:17:14 Info: opal_kelly_pio: "soc_system" instantiated altera_avalon_pio "opal_kelly_pio"
Info: 2022.05.06.11:17:14 Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2022.05.06.11:17:23 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:17:23 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:17:24 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:17:24 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:17:24 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:17:24 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:17:25 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:17:25 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:17:25 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:17:26 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:17:26 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:17:26 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:17:30 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2022.05.06.11:17:32 Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2022.05.06.11:17:32 Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: 2022.05.06.11:17:32 Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: 2022.05.06.11:17:32 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2022.05.06.11:17:32 Info: jtag_phy_embedded_in_jtag_master: "fpga_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2022.05.06.11:17:32 Info: timing_adt: "fpga_only_master" instantiated timing_adapter "timing_adt"
Info: 2022.05.06.11:17:32 Info: fifo: "fpga_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: 2022.05.06.11:17:32 Info: b2p: "fpga_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2022.05.06.11:17:32 Info: p2b: "fpga_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2022.05.06.11:17:32 Info: transacto: "fpga_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: 2022.05.06.11:17:32 Info: b2p_adapter: "fpga_only_master" instantiated channel_adapter "b2p_adapter"
Info: 2022.05.06.11:17:32 Info: p2b_adapter: "fpga_only_master" instantiated channel_adapter "p2b_adapter"
Info: 2022.05.06.11:17:32 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2022.05.06.11:17:33 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2022.05.06.11:17:33 Info: fpga_only_master_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "fpga_only_master_master_translator"
Info: 2022.05.06.11:17:33 Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: 2022.05.06.11:17:33 Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: 2022.05.06.11:17:33 Info: fpga_only_master_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "fpga_only_master_master_agent"
Info: 2022.05.06.11:17:33 Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: 2022.05.06.11:17:33 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2022.05.06.11:17:33 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2022.05.06.11:17:33 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2022.05.06.11:17:33 Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: 2022.05.06.11:17:33 Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: 2022.05.06.11:17:33 Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: 2022.05.06.11:17:33 Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: 2022.05.06.11:17:33 Info: fpga_only_master_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "fpga_only_master_master_limiter"
Info: 2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:33 Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: 2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:33 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2022.05.06.11:17:33 Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2022.05.06.11:17:33 Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: 2022.05.06.11:17:33 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2022.05.06.11:17:33 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:33 Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:33 Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: 2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:33 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2022.05.06.11:17:33 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2022.05.06.11:17:33 Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2022.05.06.11:17:33 Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: 2022.05.06.11:17:33 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:33 Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:33 Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: 2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:33 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"
Info: 2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:33 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:34 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2022.05.06.11:17:34 Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2022.05.06.11:17:34 Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: 2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:34 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2022.05.06.11:17:34 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2022.05.06.11:17:34 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2022.05.06.11:17:34 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:34 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2022.05.06.11:17:34 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:34 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:34 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:35 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:35 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:35 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:35 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation/submodules
Info: 2022.05.06.11:17:35 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2022.05.06.11:17:35 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: 2022.05.06.11:17:35 Info: soc_system: Done "soc_system" with 68 modules, 110 files
Info: 2022.05.06.11:17:35 Info: qsys-generate succeeded.
Info: 2022.05.06.11:17:35 Info: Finished: Create simulation model
Info: 2022.05.06.11:17:35 Info: Starting: Create Modelsim Project.
Info: 2022.05.06.11:17:35 Info: Doing: ip-make-simscript --spd=C:\Users\Alan\Desktop\Soc System DE-0 Compiled Edition 21\SoC\FIFO_Version\soc_system\soc_system.spd --output-directory=C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation
Info: 2022.05.06.11:17:35 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation
Info: 2022.05.06.11:17:35 Info:     mentor
Info: 2022.05.06.11:17:35 Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib
Info: 2022.05.06.11:17:35 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation
Info: 2022.05.06.11:17:35 Info:     synopsys/vcsmx
Info: 2022.05.06.11:17:35 Info:     synopsys/vcsmx
Info: 2022.05.06.11:17:35 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation
Info: 2022.05.06.11:17:35 Info:     cadence
Info: 2022.05.06.11:17:35 Info:     cadence
Info: 2022.05.06.11:17:35 Info:     cadence
Info: 2022.05.06.11:17:35 Info:     62 .cds.lib files in cadence/cds_libs
Info: 2022.05.06.11:17:35 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation
Info: 2022.05.06.11:17:35 Info:     aldec
Info: 2022.05.06.11:17:35 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/simulation
Info: 2022.05.06.11:17:35 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2022.05.06.11:17:35 Info: Finished: Create Modelsim Project.
Info: 2022.05.06.11:17:35 Info: Starting: Create block symbol file (.bsf)
Info: 2022.05.06.11:17:35 Info: qsys-generate "C:\Users\Alan\Desktop\Soc System DE-0 Compiled Edition 21\SoC\FIFO_Version\soc_system.qsys" --block-symbol-file --output-directory="C:\Users\Alan\Desktop\Soc System DE-0 Compiled Edition 21\SoC\FIFO_Version\soc_system" --family="Cyclone V" --part=5CSEMA4U23C6
Info: 2022.05.06.11:17:35 Info: Loading FIFO_Version
Info: 2022.05.06.11:17:36 Info: Reading input file
Info: 2022.05.06.11:17:36 Info: Adding busy_in [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:36 Info: Parameterizing module busy_in
Info: 2022.05.06.11:17:36 Info: Adding clk_0 [clock_source 21.1]
Info: 2022.05.06.11:17:36 Info: Parameterizing module clk_0
Info: 2022.05.06.11:17:36 Info: Adding dac_pio [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:36 Info: Parameterizing module dac_pio
Info: 2022.05.06.11:17:36 Info: Adding fake_OK [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:36 Info: Parameterizing module fake_OK
Info: 2022.05.06.11:17:36 Info: Adding fifo_wrfull [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:36 Info: Parameterizing module fifo_wrfull
Info: 2022.05.06.11:17:36 Info: Adding fpga_only_master [altera_jtag_avalon_master 21.1]
Info: 2022.05.06.11:17:36 Info: Parameterizing module fpga_only_master
Info: 2022.05.06.11:17:36 Info: Adding hps_0 [altera_hps 21.1]
Info: 2022.05.06.11:17:36 Info: Parameterizing module hps_0
Info: 2022.05.06.11:17:36 Info: Adding hps_only_master [altera_jtag_avalon_master 21.1]
Info: 2022.05.06.11:17:36 Info: Parameterizing module hps_only_master
Info: 2022.05.06.11:17:36 Info: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Info: 2022.05.06.11:17:36 Info: Parameterizing module intr_capturer_0
Info: 2022.05.06.11:17:36 Info: Adding jtag_uart [altera_avalon_jtag_uart 21.1]
Info: 2022.05.06.11:17:36 Info: Parameterizing module jtag_uart
Info: 2022.05.06.11:17:36 Info: Adding led_pio [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:36 Info: Parameterizing module led_pio
Info: 2022.05.06.11:17:36 Info: Adding new_word_ready [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:36 Info: Parameterizing module new_word_ready
Info: 2022.05.06.11:17:36 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Info: 2022.05.06.11:17:36 Info: Parameterizing module onchip_memory2_0
Info: 2022.05.06.11:17:36 Info: Adding opal_kelly_pio [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:36 Info: Parameterizing module opal_kelly_pio
Info: 2022.05.06.11:17:36 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 21.1]
Info: 2022.05.06.11:17:36 Info: Parameterizing module sysid_qsys
Info: 2022.05.06.11:17:36 Info: Adding system_reset [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:36 Info: Parameterizing module system_reset
Info: 2022.05.06.11:17:36 Info: Building connections
Info: 2022.05.06.11:17:36 Info: Parameterizing connections
Info: 2022.05.06.11:17:36 Info: Validating
Info: 2022.05.06.11:17:44 Info: Done reading input file
Info: 2022.05.06.11:17:46 Info: soc_system.busy_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2022.05.06.11:17:46 Info: soc_system.fifo_wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2022.05.06.11:17:46 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2022.05.06.11:17:46 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2022.05.06.11:17:46 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2022.05.06.11:17:46 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2022.05.06.11:17:46 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2022.05.06.11:17:46 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2022.05.06.11:17:47 Info: qsys-generate succeeded.
Info: 2022.05.06.11:17:47 Info: Finished: Create block symbol file (.bsf)
Info: 2022.05.06.11:17:47 Info:
Info: 2022.05.06.11:17:47 Info: Starting: Create HDL design files for synthesis
Info: 2022.05.06.11:17:47 Info: qsys-generate "C:\Users\Alan\Desktop\Soc System DE-0 Compiled Edition 21\SoC\FIFO_Version\soc_system.qsys" --synthesis=VHDL --output-directory="C:\Users\Alan\Desktop\Soc System DE-0 Compiled Edition 21\SoC\FIFO_Version\soc_system\synthesis" --family="Cyclone V" --part=5CSEMA4U23C6
Info: 2022.05.06.11:17:47 Info: Loading FIFO_Version
Info: 2022.05.06.11:17:47 Info: Reading input file
Info: 2022.05.06.11:17:47 Info: Adding busy_in [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:47 Info: Parameterizing module busy_in
Info: 2022.05.06.11:17:47 Info: Adding clk_0 [clock_source 21.1]
Info: 2022.05.06.11:17:47 Info: Parameterizing module clk_0
Info: 2022.05.06.11:17:47 Info: Adding dac_pio [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:47 Info: Parameterizing module dac_pio
Info: 2022.05.06.11:17:47 Info: Adding fake_OK [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:47 Info: Parameterizing module fake_OK
Info: 2022.05.06.11:17:47 Info: Adding fifo_wrfull [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:47 Info: Parameterizing module fifo_wrfull
Info: 2022.05.06.11:17:47 Info: Adding fpga_only_master [altera_jtag_avalon_master 21.1]
Info: 2022.05.06.11:17:47 Info: Parameterizing module fpga_only_master
Info: 2022.05.06.11:17:47 Info: Adding hps_0 [altera_hps 21.1]
Info: 2022.05.06.11:17:47 Info: Parameterizing module hps_0
Info: 2022.05.06.11:17:47 Info: Adding hps_only_master [altera_jtag_avalon_master 21.1]
Info: 2022.05.06.11:17:47 Info: Parameterizing module hps_only_master
Info: 2022.05.06.11:17:47 Info: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Info: 2022.05.06.11:17:47 Info: Parameterizing module intr_capturer_0
Info: 2022.05.06.11:17:47 Info: Adding jtag_uart [altera_avalon_jtag_uart 21.1]
Info: 2022.05.06.11:17:47 Info: Parameterizing module jtag_uart
Info: 2022.05.06.11:17:47 Info: Adding led_pio [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:47 Info: Parameterizing module led_pio
Info: 2022.05.06.11:17:47 Info: Adding new_word_ready [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:47 Info: Parameterizing module new_word_ready
Info: 2022.05.06.11:17:47 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Info: 2022.05.06.11:17:47 Info: Parameterizing module onchip_memory2_0
Info: 2022.05.06.11:17:47 Info: Adding opal_kelly_pio [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:47 Info: Parameterizing module opal_kelly_pio
Info: 2022.05.06.11:17:47 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 21.1]
Info: 2022.05.06.11:17:47 Info: Parameterizing module sysid_qsys
Info: 2022.05.06.11:17:47 Info: Adding system_reset [altera_avalon_pio 21.1]
Info: 2022.05.06.11:17:47 Info: Parameterizing module system_reset
Info: 2022.05.06.11:17:47 Info: Building connections
Info: 2022.05.06.11:17:47 Info: Parameterizing connections
Info: 2022.05.06.11:17:47 Info: Validating
Info: 2022.05.06.11:17:56 Info: Done reading input file
Info: 2022.05.06.11:17:59 Info: soc_system.busy_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2022.05.06.11:17:59 Info: soc_system.fifo_wrfull: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2022.05.06.11:17:59 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2022.05.06.11:17:59 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2022.05.06.11:17:59 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2022.05.06.11:17:59 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2022.05.06.11:17:59 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2022.05.06.11:17:59 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2022.05.06.11:18:01 Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: 2022.05.06.11:18:07 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: 2022.05.06.11:18:07 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2022.05.06.11:18:07 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2022.05.06.11:18:07 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2022.05.06.11:18:07 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2022.05.06.11:18:12 Info: busy_in: Starting RTL generation for module 'soc_system_busy_in'
Info: 2022.05.06.11:18:12 Info: busy_in:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_busy_in --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0063_busy_in_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0063_busy_in_gen/
Info: 2022.05.06.11:18:13 Info: busy_in: Done RTL generation for module 'soc_system_busy_in'
Info: 2022.05.06.11:18:13 Info: busy_in: "soc_system" instantiated altera_avalon_pio "busy_in"
Info: 2022.05.06.11:18:13 Info: dac_pio: Starting RTL generation for module 'soc_system_dac_pio'
Info: 2022.05.06.11:18:13 Info: dac_pio:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dac_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0064_dac_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0064_dac_pio_gen/
Info: 2022.05.06.11:18:13 Info: dac_pio: Done RTL generation for module 'soc_system_dac_pio'
Info: 2022.05.06.11:18:13 Info: dac_pio: "soc_system" instantiated altera_avalon_pio "dac_pio"
Info: 2022.05.06.11:18:13 Info: fake_OK: Starting RTL generation for module 'soc_system_fake_OK'
Info: 2022.05.06.11:18:13 Info: fake_OK:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_fake_OK --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0065_fake_OK_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0065_fake_OK_gen/
Info: 2022.05.06.11:18:13 Info: fake_OK: Done RTL generation for module 'soc_system_fake_OK'
Info: 2022.05.06.11:18:13 Info: fake_OK: "soc_system" instantiated altera_avalon_pio "fake_OK"
Info: 2022.05.06.11:18:14 Info: fpga_only_master: "soc_system" instantiated altera_jtag_avalon_master "fpga_only_master"
Info: 2022.05.06.11:18:14 Info: hps_0: "Running  for module: hps_0"
Info: 2022.05.06.11:18:14 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2022.05.06.11:18:15 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2022.05.06.11:18:15 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2022.05.06.11:18:17 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: 2022.05.06.11:18:17 Info: intr_capturer_0: "soc_system" instantiated intr_capturer "intr_capturer_0"
Info: 2022.05.06.11:18:17 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: 2022.05.06.11:18:17 Info: jtag_uart:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0067_jtag_uart_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0067_jtag_uart_gen/
Info: 2022.05.06.11:18:17 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: 2022.05.06.11:18:17 Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2022.05.06.11:18:17 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: 2022.05.06.11:18:17 Info: led_pio:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0068_led_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0068_led_pio_gen/
Info: 2022.05.06.11:18:17 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: 2022.05.06.11:18:17 Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: 2022.05.06.11:18:17 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: 2022.05.06.11:18:17 Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0069_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0069_onchip_memory2_0_gen/
Info: 2022.05.06.11:18:18 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: 2022.05.06.11:18:18 Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2022.05.06.11:18:18 Info: opal_kelly_pio: Starting RTL generation for module 'soc_system_opal_kelly_pio'
Info: 2022.05.06.11:18:18 Info: opal_kelly_pio:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_opal_kelly_pio --dir=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0070_opal_kelly_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/Alan/AppData/Local/Temp/alt9118_5056649637826756700.dir/0070_opal_kelly_pio_gen/
Info: 2022.05.06.11:18:18 Info: opal_kelly_pio: Done RTL generation for module 'soc_system_opal_kelly_pio'
Info: 2022.05.06.11:18:18 Info: opal_kelly_pio: "soc_system" instantiated altera_avalon_pio "opal_kelly_pio"
Info: 2022.05.06.11:18:18 Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2022.05.06.11:18:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:18:27 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:18:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:18:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:18:29 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:18:29 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:18:29 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:18:29 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:18:30 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:18:30 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:18:30 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:18:31 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2022.05.06.11:18:36 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2022.05.06.11:18:37 Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2022.05.06.11:18:37 Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: 2022.05.06.11:18:37 Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: 2022.05.06.11:18:37 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2022.05.06.11:18:37 Info: jtag_phy_embedded_in_jtag_master: "fpga_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2022.05.06.11:18:38 Info: timing_adt: "fpga_only_master" instantiated timing_adapter "timing_adt"
Info: 2022.05.06.11:18:38 Info: fifo: "fpga_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: 2022.05.06.11:18:38 Info: b2p: "fpga_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2022.05.06.11:18:38 Info: p2b: "fpga_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2022.05.06.11:18:38 Info: transacto: "fpga_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: 2022.05.06.11:18:38 Info: b2p_adapter: "fpga_only_master" instantiated channel_adapter "b2p_adapter"
Info: 2022.05.06.11:18:38 Info: p2b_adapter: "fpga_only_master" instantiated channel_adapter "p2b_adapter"
Info: 2022.05.06.11:18:38 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2022.05.06.11:18:39 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2022.05.06.11:18:39 Info: fpga_only_master_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "fpga_only_master_master_translator"
Info: 2022.05.06.11:18:39 Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: 2022.05.06.11:18:39 Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: 2022.05.06.11:18:39 Info: fpga_only_master_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "fpga_only_master_master_agent"
Info: 2022.05.06.11:18:39 Info: onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: 2022.05.06.11:18:39 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2022.05.06.11:18:39 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2022.05.06.11:18:39 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2022.05.06.11:18:39 Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: 2022.05.06.11:18:39 Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: 2022.05.06.11:18:39 Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: 2022.05.06.11:18:39 Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: 2022.05.06.11:18:39 Info: fpga_only_master_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "fpga_only_master_master_limiter"
Info: 2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:39 Info: onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info: 2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:39 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2022.05.06.11:18:39 Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2022.05.06.11:18:39 Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: 2022.05.06.11:18:39 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2022.05.06.11:18:39 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:39 Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:39 Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: 2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:39 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2022.05.06.11:18:39 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2022.05.06.11:18:39 Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2022.05.06.11:18:39 Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: 2022.05.06.11:18:39 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:39 Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:39 Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: 2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:39 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"
Info: 2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:39 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:40 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2022.05.06.11:18:41 Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2022.05.06.11:18:41 Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: 2022.05.06.11:18:41 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:41 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:41 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:41 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2022.05.06.11:18:41 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2022.05.06.11:18:41 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2022.05.06.11:18:41 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2022.05.06.11:18:41 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Info: 2022.05.06.11:18:41 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2022.05.06.11:18:41 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2022.05.06.11:18:41 Info: Reusing file C:/Users/Alan/Desktop/Soc System DE-0 Compiled Edition 21/SoC/FIFO_Version/soc_system/synthesis/submodules
Error: 2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run.
Error: 2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Please install WSL and try again.
Error: 2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally
Error: 2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/Alan/AppData/Local/Temp/alt9118_5787807544789778905.dir/0004_seq_gen
Error: 2022.05.06.11:19:00 Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining
Error: 2022.05.06.11:19:00 Error: border: Execution of script generate_hps_sdram.tcl failed
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:42 Info:
Error: 2022.05.06.11:19:00 Error: border: ********************************************************************************************************************
Error: 2022.05.06.11:19:00 Error: border:
Error: 2022.05.06.11:19:00 Error: border: Use qsys-generate for a simpler command-line interface for generating IP.
Error: 2022.05.06.11:19:00 Error: border:
Error: 2022.05.06.11:19:00 Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.
Error: 2022.05.06.11:19:00 Error: border:
Error: 2022.05.06.11:19:00 Error: border: ********************************************************************************************************************
Warning: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:48 Warning: Ignored parameter assignment device=5CSEMA4U23C6
Warning: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:48 Warning: Ignored parameter assignment extended_family_support=true
Warning: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Warning: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.seq: This module has no ports or interfaces
Warning: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit.
Warning: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit.
Warning: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit.
Warning: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit.
Warning: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:52 Info: hps_sdram: Generating altera_mem_if_hps_emif "hps_sdram" for QUARTUS_SYNTH
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:54 Info: pll: "hps_sdram" instantiated altera_mem_if_hps_pll "pll"
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:54 Info: p0: Generating clock pair generator
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:18:55 Info: p0: Generating hps_sdram_p0_altdqdqs
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0:
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0: *****************************
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0:
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0: script after running Synthesis and before Fitting.
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0:
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0: *****************************
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0:
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: p0: "hps_sdram" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run.
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: Please install WSL and try again.
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: child process exited abnormally
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: seq: add_fileset_file: No such file C:/Users/Alan/AppData/Local/Temp/alt9118_5787807544789778905.dir/0004_seq_gen
Error: 2022.05.06.11:19:00 Error: border: while executing
Error: 2022.05.06.11:19:00 Error: border: "add_fileset_file $file_name [::alt_mem_if::util::hwtcl_utils::get_file_type $file_name 0] PATH $file_pathname"
Error: 2022.05.06.11:19:00 Error: border: ("foreach" body line 4)
Error: 2022.05.06.11:19:00 Error: border: invoked from within
Error: 2022.05.06.11:19:00 Error: border: "foreach file_pathname $return_files_sw {
Error: 2022.05.06.11:19:00 Error: border:         _dprint 1 "Preparing to add $file_pathname"
Error: 2022.05.06.11:19:00 Error: border:         set file_name [file tail $file_pathname]
Error: 2022.05.06.11:19:00 Error: border:         add_fileset_file $..."
Error: 2022.05.06.11:19:00 Error: border: (procedure "generate_sw" line 18)
Error: 2022.05.06.11:19:00 Error: border: invoked from within
Error: 2022.05.06.11:19:00 Error: border: "generate_sw $name $fileset"
Error: 2022.05.06.11:19:00 Error: border: ("if" then script line 4)
Error: 2022.05.06.11:19:00 Error: border: invoked from within
Error: 2022.05.06.11:19:00 Error: border: "if {[string compare -nocase $fileset QUARTUS_SYNTH] == 0} {
Error: 2022.05.06.11:19:00 Error: border:         set top_level_file "altera_mem_if_hhp_qseq_synth_top.v"
Error: 2022.05.06.11:19:00 Error: border:         add_fileset_file $top_level_fi..."
Error: 2022.05.06.11:19:00 Error: border: (procedure "generate_files" line 4)
Error: 2022.05.06.11:19:00 Error: border: invoked from within
Error: 2022.05.06.11:19:00 Error: border: "generate_files $name QUARTUS_SYNTH"
Error: 2022.05.06.11:19:00 Error: border: (procedure "generate_synth" line 3)
Error: 2022.05.06.11:19:00 Error: border: invoked from within
Error: 2022.05.06.11:19:00 Error: border: "generate_synth altera_mem_if_hhp_qseq_synth_top"
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: seq: "hps_sdram" instantiated altera_mem_if_hhp_ddr3_qseq "seq"
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Error: Generation stopped, 3 or more modules remaining
Error: 2022.05.06.11:19:00 Error: border: 2022.05.06.11:19:00 Info: hps_sdram: Done "hps_sdram" with 7 modules, 33 files
Info: 2022.05.06.11:19:01 Info: border: "hps_io" instantiated altera_interface_generator "border"
Error: 2022.05.06.11:19:01 Error: Generation stopped, 2 or more modules remaining
Info: 2022.05.06.11:19:01 Info: soc_system: Done "soc_system" with 68 modules, 126 files
Error: 2022.05.06.11:19:02 Error: qsys-generate failed with exit code 1: 70 Errors, 8 Warnings
Info: 2022.05.06.11:19:02 Info: Finished: Create HDL design files for synthesis
Info (11904): Restoring file "soc_system.BAK.qsys" to "soc_system.qsys"
Error (14923): Error upgrading Platform Designer file "soc_system.qsys"
Info (11902): Backing up file "newpll.vhd" to "newpll.BAK.vhd"
Info (11837): Started upgrading IP component altera_pll with file "newpll.vhd"
Info (11131): Completed upgrading IP component FIFO with file "FIFo1.vhd"
Info (11131): Completed upgrading IP component In-System Sources and Probes with file "ip/altsource_probe/hps_reset.v"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "soc_system.qsys" in Platform Designer
Info (11131): Completed upgrading IP component altera_pll with file "newpll.vhd"
Error (23031): Evaluation of Tcl script c:/intelfpga/21.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 65 errors, 27 warnings
    Error: Peak virtual memory: 4917 megabytes
    Error: Processing ended: Fri May  6 11:20:15 2022
    Error: Elapsed time: 00:05:06
    Error: Total CPU time (on all processors): 00:04:27


