library ieee;
use ieee.std_logic_1164.all;

entity PS is
	PORT(
	N, C, V, Z : in std_logic;
	clock, reset : in std_logic;
--	enable: in std_logic; Will simply be 1 for now
	Nout, Cout, Vout, Zout : out std_logic
	);
end PS;

architecture arch of PS is

begin
	process(immed, extend)
	begin
		if(extend = "00") then
			immedEx <= "000000000" & immed;
		else
			if(immed(6) = '0') then
				immedEx <= "000000000" & immed;
			else
				immedEx <= "111111111" & immed;
			end if;
		end if;
	end process;
end arch;