

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 29 14:29:10 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      237|      237|  2.370 us|  2.370 us|  238|  238|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2594|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   14|    3451|   3207|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1328|    -|
|Register         |        -|    -|     966|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   14|    4417|   7129|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|       4|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |dmul_64ns_64ns_64_7_max_dsp_1_U2   |dmul_64ns_64ns_64_7_max_dsp_1   |        0|  11|  342|   586|    0|
    |dsub_64ns_64ns_64_7_full_dsp_1_U1  |dsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |sitodp_64ns_64_6_no_dsp_1_U4       |sitodp_64ns_64_6_no_dsp_1       |        0|   0|    0|     0|    0|
    |srem_64ns_11ns_64_68_seq_1_U8      |srem_64ns_11ns_64_68_seq_1      |        0|   0|  779|   469|    0|
    |srem_64ns_64ns_5_68_seq_1_U7       |srem_64ns_64ns_5_68_seq_1       |        0|   0|  779|   469|    0|
    |udiv_64s_10ns_64_68_seq_1_U6       |udiv_64s_10ns_64_68_seq_1       |        0|   0|  779|   469|    0|
    |uitodp_64ns_64_6_no_dsp_1_U3       |uitodp_64ns_64_6_no_dsp_1       |        0|   0|    0|     0|    0|
    |urem_8ns_11ns_8_12_seq_1_U5        |urem_8ns_11ns_8_12_seq_1        |        0|   0|  142|    73|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                              |                                |        0|  14| 3451|  3207|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln21_1_fu_312_p2    |         +|   0|  0|   10|          10|          10|
    |add_ln25_fu_469_p2      |         +|   0|  0|   71|          64|          10|
    |add_ln26_fu_500_p2      |         +|   0|  0|   13|          10|           9|
    |add_ln510_1_fu_376_p2   |         +|   0|  0|   12|          12|          11|
    |add_ln510_fu_193_p2     |         +|   0|  0|   12|          12|          11|
    |grp_fu_151_p1           |         +|   0|  0|   12|          11|          10|
    |result_V_2_fu_282_p2    |         -|   0|  0|   15|           1|           8|
    |result_V_6_fu_458_p2    |         -|   0|  0|   71|           1|          64|
    |sub_ln1311_1_fu_390_p2  |         -|   0|  0|   12|          10|          11|
    |sub_ln1311_fu_207_p2    |         -|   0|  0|   12|          10|          11|
    |sub_ln20_fu_318_p2      |         -|   0|  0|   10|          10|          10|
    |r_V_2_fu_416_p2         |      lshr|   0|  0|  591|         169|         169|
    |r_V_fu_233_p2           |      lshr|   0|  0|  370|         113|         113|
    |result_V_7_fu_463_p3    |    select|   0|  0|   64|           1|          64|
    |result_V_fu_287_p3      |    select|   0|  0|    8|           1|           8|
    |ush_1_fu_400_p3         |    select|   0|  0|   12|           1|          12|
    |ush_fu_217_p3           |    select|   0|  0|   12|           1|          12|
    |val_1_fu_450_p3         |    select|   0|  0|   64|           1|          64|
    |val_fu_267_p3           |    select|   0|  0|    8|           1|           8|
    |r_V_1_fu_239_p2         |       shl|   0|  0|  370|         113|         113|
    |r_V_3_fu_422_p2         |       shl|   0|  0|  591|         169|         169|
    |shl_ln24_fu_491_p2      |       shl|   0|  0|  182|          64|          64|
    |xor_ln21_fu_302_p2      |       xor|   0|  0|    8|           8|           2|
    |xor_ln24_fu_479_p2      |       xor|   0|  0|   64|          64|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 2594|         857|         965|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+------+-----------+-----+-----------+
    |      Name     |  LUT | Input Size| Bits| Total Bits|
    +---------------+------+-----------+-----+-----------+
    |ap_NS_fsm      |  1272|        239|    1|        239|
    |grp_fu_114_p0  |    14|          3|   64|        192|
    |grp_fu_114_p1  |    14|          3|   64|        192|
    |grp_fu_119_p0  |    14|          3|   64|        192|
    |grp_fu_119_p1  |    14|          3|   64|        192|
    +---------------+------+-----------+-----+-----------+
    |Total          |  1328|        251|  257|       1007|
    +---------------+------+-----------+-----+-----------+

    * Register: 
    +--------------------+-----+----+-----+-----------+
    |        Name        |  FF | LUT| Bits| Const Bits|
    +--------------------+-----+----+-----+-----------+
    |add_ln25_reg_588    |   64|   0|   64|          0|
    |add_reg_608         |   64|   0|   64|          0|
    |ap_CS_fsm           |  238|   0|  238|          0|
    |conv_reg_618        |   64|   0|   64|          0|
    |data_V_reg_535      |   64|   0|   64|          0|
    |p_Result_1_reg_567  |    1|   0|    1|          0|
    |reg_132             |   64|   0|   64|          0|
    |result_2_reg_561    |   64|   0|   64|          0|
    |result_V_7_reg_583  |   64|   0|   64|          0|
    |shl_ln24_reg_598    |   64|   0|   64|          0|
    |srem_ln24_reg_593   |    5|   0|    5|          0|
    |srem_ln25_reg_613   |   64|   0|   64|          0|
    |sub_ln20_reg_546    |   10|   0|   10|          0|
    |udiv_ln20_reg_556   |   64|   0|   64|          0|
    |val_1_reg_572       |   64|   0|   64|          0|
    |val_reg_540         |    8|   0|    8|          0|
    +--------------------+-----+----+-----+-----------+
    |Total               |  966|   0|  966|          0|
    +--------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|           fn1|  return value|
|p          |   in|   64|     ap_none|             p|        scalar|
|p_5        |   in|    8|     ap_none|           p_5|        scalar|
|p_9        |   in|    8|     ap_none|           p_9|        scalar|
|p_17       |   in|   64|     ap_none|          p_17|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 238
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.13>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%p_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_9" [dfg_199.c:7]   --->   Operation 239 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%p_5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_5" [dfg_199.c:7]   --->   Operation 240 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i8 %p_5_read" [dfg_199.c:12]   --->   Operation 241 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i8 %p_9_read" [dfg_199.c:21]   --->   Operation 242 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (1.63ns)   --->   "%add_ln21 = add i11 %sext_ln21, i11 923" [dfg_199.c:21]   --->   Operation 243 'add' 'add_ln21' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [12/12] (3.50ns)   --->   "%urem_ln20 = urem i11 %zext_ln12, i11 %add_ln21" [dfg_199.c:20]   --->   Operation 244 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 245 [11/12] (3.50ns)   --->   "%urem_ln20 = urem i11 %zext_ln12, i11 %add_ln21" [dfg_199.c:20]   --->   Operation 245 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.50>
ST_3 : Operation 246 [10/12] (3.50ns)   --->   "%urem_ln20 = urem i11 %zext_ln12, i11 %add_ln21" [dfg_199.c:20]   --->   Operation 246 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.71>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%p_17_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_17" [dfg_199.c:7]   --->   Operation 247 'read' 'p_17_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [7/7] (6.71ns)   --->   "%dc = dmul i64 %p_17_read, i64 0" [dfg_199.c:19]   --->   Operation 248 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [9/12] (3.50ns)   --->   "%urem_ln20 = urem i11 %zext_ln12, i11 %add_ln21" [dfg_199.c:20]   --->   Operation 249 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.71>
ST_5 : Operation 250 [6/7] (6.71ns)   --->   "%dc = dmul i64 %p_17_read, i64 0" [dfg_199.c:19]   --->   Operation 250 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [8/12] (3.50ns)   --->   "%urem_ln20 = urem i11 %zext_ln12, i11 %add_ln21" [dfg_199.c:20]   --->   Operation 251 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.71>
ST_6 : Operation 252 [5/7] (6.71ns)   --->   "%dc = dmul i64 %p_17_read, i64 0" [dfg_199.c:19]   --->   Operation 252 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [7/12] (3.50ns)   --->   "%urem_ln20 = urem i11 %zext_ln12, i11 %add_ln21" [dfg_199.c:20]   --->   Operation 253 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.71>
ST_7 : Operation 254 [4/7] (6.71ns)   --->   "%dc = dmul i64 %p_17_read, i64 0" [dfg_199.c:19]   --->   Operation 254 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [6/12] (3.50ns)   --->   "%urem_ln20 = urem i11 %zext_ln12, i11 %add_ln21" [dfg_199.c:20]   --->   Operation 255 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.71>
ST_8 : Operation 256 [3/7] (6.71ns)   --->   "%dc = dmul i64 %p_17_read, i64 0" [dfg_199.c:19]   --->   Operation 256 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [5/12] (3.50ns)   --->   "%urem_ln20 = urem i11 %zext_ln12, i11 %add_ln21" [dfg_199.c:20]   --->   Operation 257 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.71>
ST_9 : Operation 258 [2/7] (6.71ns)   --->   "%dc = dmul i64 %p_17_read, i64 0" [dfg_199.c:19]   --->   Operation 258 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [4/12] (3.50ns)   --->   "%urem_ln20 = urem i11 %zext_ln12, i11 %add_ln21" [dfg_199.c:20]   --->   Operation 259 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.71>
ST_10 : Operation 260 [1/7] (6.71ns)   --->   "%dc = dmul i64 %p_17_read, i64 0" [dfg_199.c:19]   --->   Operation 260 'dmul' 'dc' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [3/12] (3.50ns)   --->   "%urem_ln20 = urem i11 %zext_ln12, i11 %add_ln21" [dfg_199.c:20]   --->   Operation 261 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.94>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 262 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 263 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %data_V"   --->   Operation 264 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_10, i1 0"   --->   Operation 265 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 266 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_9" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 267 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 268 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 269 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_9"   --->   Operation 270 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 271 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 272 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i17_cast_cast_cast = sext i12 %ush"   --->   Operation 273 'sext' 'sh_prom_i_i_i_i_i17_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i17_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i17_cast_cast_cast"   --->   Operation 274 'zext' 'sh_prom_i_i_i_i_i17_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i113 %zext_ln15, i113 %sh_prom_i_i_i_i_i17_cast_cast_cast_cast"   --->   Operation 275 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i113 %zext_ln15, i113 %sh_prom_i_i_i_i_i17_cast_cast_cast_cast"   --->   Operation 276 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i113.i32, i113 %r_V, i32 53"   --->   Operation 277 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 278 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %r_V_1, i32 53, i32 60"   --->   Operation 279 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_1"   --->   Operation 280 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 281 [2/12] (3.50ns)   --->   "%urem_ln20 = urem i11 %zext_ln12, i11 %add_ln21" [dfg_199.c:20]   --->   Operation 281 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.22>
ST_12 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln21)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 282 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (1.91ns)   --->   "%result_V_2 = sub i8 0, i8 %val"   --->   Operation 283 'sub' 'result_V_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node xor_ln21)   --->   "%result_V = select i1 %p_Result_s, i8 %result_V_2, i8 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 284 'select' 'result_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 285 [1/12] (3.50ns)   --->   "%urem_ln20 = urem i11 %zext_ln12, i11 %add_ln21" [dfg_199.c:20]   --->   Operation 285 'urem' 'urem_ln20' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i8 %urem_ln20" [dfg_199.c:21]   --->   Operation 286 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %trunc_ln21" [dfg_199.c:21]   --->   Operation 287 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (1.24ns) (out node of the LUT)   --->   "%xor_ln21 = xor i8 %result_V, i8 255" [dfg_199.c:21]   --->   Operation 288 'xor' 'xor_ln21' <Predicate = true> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i8 %xor_ln21" [dfg_199.c:21]   --->   Operation 289 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_1 = add i10 %zext_ln21, i10 555" [dfg_199.c:21]   --->   Operation 290 'add' 'add_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_12 : Operation 291 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%sub_ln20 = sub i10 %add_ln21_1, i10 %sext_ln21_1" [dfg_199.c:20]   --->   Operation 291 'sub' 'sub_ln20' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i10 %sub_ln20" [dfg_199.c:20]   --->   Operation 292 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 293 [68/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 293 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 294 [67/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 294 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 295 [66/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 295 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 296 [65/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 296 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 297 [64/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 297 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 298 [63/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 298 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 299 [62/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 299 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 300 [61/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 300 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 301 [60/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 301 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 302 [59/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 302 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 303 [58/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 303 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 304 [57/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 304 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 305 [56/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 305 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 306 [55/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 306 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 307 [54/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 307 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 308 [53/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 308 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 309 [52/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 309 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 310 [51/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 310 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 311 [50/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 311 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 312 [49/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 312 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 313 [48/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 313 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 314 [47/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 314 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 315 [46/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 315 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 316 [45/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 316 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 317 [44/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 317 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 318 [43/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 318 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 319 [42/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 319 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 320 [41/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 320 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 321 [40/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 321 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 322 [39/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 322 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 323 [38/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 323 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 324 [37/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 324 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 325 [36/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 325 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 326 [35/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 326 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 327 [34/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 327 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 328 [33/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 328 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 329 [32/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 329 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 330 [31/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 330 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 331 [30/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 331 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 332 [29/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 332 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 333 [28/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 333 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 334 [27/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 334 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 335 [26/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 335 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 336 [25/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 336 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 337 [24/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 337 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 338 [23/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 338 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 339 [22/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 339 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 340 [21/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 340 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 341 [20/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 341 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 342 [19/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 342 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 343 [18/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 343 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 344 [17/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 344 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 345 [16/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 345 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 346 [15/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 346 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 347 [14/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 347 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 348 [13/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 348 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 349 [12/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 349 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 350 [11/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 350 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 351 [10/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 351 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 352 [9/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 352 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 353 [8/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 353 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 354 [7/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 354 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 355 [6/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 355 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.07>
ST_76 : Operation 356 [5/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 356 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.07>
ST_77 : Operation 357 [4/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 357 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.07>
ST_78 : Operation 358 [3/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 358 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.07>
ST_79 : Operation 359 [2/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 359 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.07>
ST_80 : Operation 360 [1/68] (5.07ns)   --->   "%udiv_ln20 = udiv i64 18446744073709551545, i64 %zext_ln20" [dfg_199.c:20]   --->   Operation 360 'udiv' 'udiv_ln20' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.28>
ST_81 : Operation 361 [6/6] (6.28ns)   --->   "%result_2 = uitodp i64 %udiv_ln20" [dfg_199.c:20]   --->   Operation 361 'uitodp' 'result_2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.28>
ST_82 : Operation 362 [5/6] (6.28ns)   --->   "%result_2 = uitodp i64 %udiv_ln20" [dfg_199.c:20]   --->   Operation 362 'uitodp' 'result_2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.28>
ST_83 : Operation 363 [4/6] (6.28ns)   --->   "%result_2 = uitodp i64 %udiv_ln20" [dfg_199.c:20]   --->   Operation 363 'uitodp' 'result_2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.28>
ST_84 : Operation 364 [3/6] (6.28ns)   --->   "%result_2 = uitodp i64 %udiv_ln20" [dfg_199.c:20]   --->   Operation 364 'uitodp' 'result_2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.28>
ST_85 : Operation 365 [2/6] (6.28ns)   --->   "%result_2 = uitodp i64 %udiv_ln20" [dfg_199.c:20]   --->   Operation 365 'uitodp' 'result_2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.28>
ST_86 : Operation 366 [1/6] (6.28ns)   --->   "%result_2 = uitodp i64 %udiv_ln20" [dfg_199.c:20]   --->   Operation 366 'uitodp' 'result_2' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.94>
ST_87 : Operation 367 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %result_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 367 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 368 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 368 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 369 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i64 %data_V_1"   --->   Operation 370 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 371 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_12, i1 0"   --->   Operation 371 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 372 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_11" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 373 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 374 [1/1] (1.63ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 374 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 375 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 375 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 376 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, i11 %tmp_11"   --->   Operation 376 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %sub_ln1311_1"   --->   Operation 377 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 378 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1"   --->   Operation 378 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 379 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i44_cast_cast_cast = sext i12 %ush_1"   --->   Operation 379 'sext' 'sh_prom_i_i_i_i_i44_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 380 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i44_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i44_cast_cast_cast"   --->   Operation 380 'zext' 'sh_prom_i_i_i_i_i44_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i169 %zext_ln15_1, i169 %sh_prom_i_i_i_i_i44_cast_cast_cast_cast"   --->   Operation 381 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i169 %zext_ln15_1, i169 %sh_prom_i_i_i_i_i44_cast_cast_cast_cast"   --->   Operation 382 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_2, i32 53"   --->   Operation 383 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_8"   --->   Operation 384 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_6 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_3, i32 53, i32 116"   --->   Operation 385 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 386 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i64 %zext_ln662_1, i64 %tmp_6"   --->   Operation 386 'select' 'val_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 88 <SV = 87> <Delay = 5.00>
ST_88 : Operation 387 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:7]   --->   Operation 387 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 388 [1/1] (3.52ns)   --->   "%result_V_6 = sub i64 0, i64 %val_1"   --->   Operation 388 'sub' 'result_V_6' <Predicate = (p_Result_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 389 [1/1] (1.48ns)   --->   "%result_V_7 = select i1 %p_Result_1, i64 %result_V_6, i64 %val_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 389 'select' 'result_V_7' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 390 [1/1] (3.52ns)   --->   "%add_ln25 = add i64 %p_read, i64 753" [dfg_199.c:25]   --->   Operation 390 'add' 'add_ln25' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 5.07>
ST_89 : Operation 391 [68/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 391 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 5.07>
ST_90 : Operation 392 [67/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 392 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 5.07>
ST_91 : Operation 393 [66/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 393 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 5.07>
ST_92 : Operation 394 [65/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 394 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 5.07>
ST_93 : Operation 395 [64/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 395 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 5.07>
ST_94 : Operation 396 [63/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 396 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 5.07>
ST_95 : Operation 397 [62/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 397 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.07>
ST_96 : Operation 398 [61/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 398 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.07>
ST_97 : Operation 399 [60/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 399 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.07>
ST_98 : Operation 400 [59/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 400 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.07>
ST_99 : Operation 401 [58/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 401 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.07>
ST_100 : Operation 402 [57/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 402 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.07>
ST_101 : Operation 403 [56/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 403 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.07>
ST_102 : Operation 404 [55/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 404 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.07>
ST_103 : Operation 405 [54/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 405 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.07>
ST_104 : Operation 406 [53/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 406 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.07>
ST_105 : Operation 407 [52/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 407 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.07>
ST_106 : Operation 408 [51/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 408 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.07>
ST_107 : Operation 409 [50/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 409 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.07>
ST_108 : Operation 410 [49/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 410 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.07>
ST_109 : Operation 411 [48/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 411 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.07>
ST_110 : Operation 412 [47/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 412 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.07>
ST_111 : Operation 413 [46/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 413 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.07>
ST_112 : Operation 414 [45/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 414 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.07>
ST_113 : Operation 415 [44/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 415 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.07>
ST_114 : Operation 416 [43/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 416 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.07>
ST_115 : Operation 417 [42/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 417 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.07>
ST_116 : Operation 418 [41/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 418 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.07>
ST_117 : Operation 419 [40/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 419 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.07>
ST_118 : Operation 420 [39/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 420 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.07>
ST_119 : Operation 421 [38/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 421 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.07>
ST_120 : Operation 422 [37/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 422 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.07>
ST_121 : Operation 423 [36/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 423 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.07>
ST_122 : Operation 424 [35/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 424 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.07>
ST_123 : Operation 425 [34/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 425 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.07>
ST_124 : Operation 426 [33/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 426 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.07>
ST_125 : Operation 427 [32/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 427 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.07>
ST_126 : Operation 428 [31/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 428 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.07>
ST_127 : Operation 429 [30/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 429 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.07>
ST_128 : Operation 430 [29/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 430 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.07>
ST_129 : Operation 431 [28/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 431 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.07>
ST_130 : Operation 432 [27/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 432 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.07>
ST_131 : Operation 433 [26/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 433 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 5.07>
ST_132 : Operation 434 [25/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 434 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 5.07>
ST_133 : Operation 435 [24/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 435 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 5.07>
ST_134 : Operation 436 [23/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 436 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 5.07>
ST_135 : Operation 437 [22/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 437 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 5.07>
ST_136 : Operation 438 [21/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 438 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 5.07>
ST_137 : Operation 439 [20/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 439 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 5.07>
ST_138 : Operation 440 [19/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 440 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 5.07>
ST_139 : Operation 441 [18/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 441 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 5.07>
ST_140 : Operation 442 [17/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 442 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 5.07>
ST_141 : Operation 443 [16/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 443 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 5.07>
ST_142 : Operation 444 [15/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 444 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 5.07>
ST_143 : Operation 445 [14/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 445 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 5.07>
ST_144 : Operation 446 [13/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 446 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 5.07>
ST_145 : Operation 447 [12/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 447 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 5.07>
ST_146 : Operation 448 [11/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 448 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 5.07>
ST_147 : Operation 449 [10/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 449 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 5.07>
ST_148 : Operation 450 [9/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 450 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 5.07>
ST_149 : Operation 451 [8/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 451 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 5.07>
ST_150 : Operation 452 [7/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 452 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 5.07>
ST_151 : Operation 453 [6/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 453 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 5.07>
ST_152 : Operation 454 [5/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 454 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 5.07>
ST_153 : Operation 455 [4/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 455 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 5.07>
ST_154 : Operation 456 [3/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 456 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 5.07>
ST_155 : Operation 457 [2/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 457 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 5.07>
ST_156 : Operation 458 [1/68] (5.07ns)   --->   "%srem_ln24 = srem i64 %result_V_7, i64 %add_ln25" [dfg_199.c:24]   --->   Operation 458 'srem' 'srem_ln24' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 5> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 4.59>
ST_157 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node shl_ln24)   --->   "%xor_ln24 = xor i64 %p_read, i64 18446744073709551615" [dfg_199.c:24]   --->   Operation 459 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node shl_ln24)   --->   "%trunc_ln25 = trunc i5 %srem_ln24" [dfg_199.c:25]   --->   Operation 460 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node shl_ln24)   --->   "%zext_ln24 = zext i5 %trunc_ln25" [dfg_199.c:24]   --->   Operation 461 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 462 [1/1] (4.59ns) (out node of the LUT)   --->   "%shl_ln24 = shl i64 %xor_ln24, i64 %zext_ln24" [dfg_199.c:24]   --->   Operation 462 'shl' 'shl_ln24' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 6.80>
ST_158 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %p_5_read" [dfg_199.c:26]   --->   Operation 463 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 464 [1/1] (1.73ns)   --->   "%add_ln26 = add i10 %zext_ln26, i10 425" [dfg_199.c:26]   --->   Operation 464 'add' 'add_ln26' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i10 %add_ln26" [dfg_199.c:25]   --->   Operation 465 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 466 [68/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 466 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 5.07>
ST_159 : Operation 467 [67/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 467 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 5.07>
ST_160 : Operation 468 [66/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 468 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 5.07>
ST_161 : Operation 469 [65/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 469 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 5.07>
ST_162 : Operation 470 [64/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 470 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 5.07>
ST_163 : Operation 471 [63/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 471 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 5.07>
ST_164 : Operation 472 [62/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 472 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 5.07>
ST_165 : Operation 473 [61/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 473 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 5.07>
ST_166 : Operation 474 [60/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 474 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 5.07>
ST_167 : Operation 475 [59/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 475 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 5.07>
ST_168 : Operation 476 [58/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 476 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 5.07>
ST_169 : Operation 477 [57/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 477 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 5.07>
ST_170 : Operation 478 [56/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 478 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 5.07>
ST_171 : Operation 479 [55/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 479 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 5.07>
ST_172 : Operation 480 [54/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 480 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 5.07>
ST_173 : Operation 481 [53/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 481 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 5.07>
ST_174 : Operation 482 [52/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 482 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 5.07>
ST_175 : Operation 483 [51/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 483 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 5.07>
ST_176 : Operation 484 [50/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 484 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 5.07>
ST_177 : Operation 485 [49/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 485 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 5.07>
ST_178 : Operation 486 [48/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 486 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 5.07>
ST_179 : Operation 487 [47/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 487 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 5.07>
ST_180 : Operation 488 [46/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 488 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 5.07>
ST_181 : Operation 489 [45/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 489 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 5.07>
ST_182 : Operation 490 [44/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 490 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 5.07>
ST_183 : Operation 491 [43/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 491 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 5.07>
ST_184 : Operation 492 [42/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 492 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 5.07>
ST_185 : Operation 493 [41/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 493 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 5.07>
ST_186 : Operation 494 [40/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 494 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 5.07>
ST_187 : Operation 495 [39/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 495 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 5.07>
ST_188 : Operation 496 [38/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 496 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 5.07>
ST_189 : Operation 497 [37/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 497 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 5.07>
ST_190 : Operation 498 [36/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 498 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 5.07>
ST_191 : Operation 499 [35/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 499 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 5.07>
ST_192 : Operation 500 [34/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 500 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 5.07>
ST_193 : Operation 501 [33/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 501 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 5.07>
ST_194 : Operation 502 [32/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 502 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 5.07>
ST_195 : Operation 503 [31/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 503 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 5.07>
ST_196 : Operation 504 [30/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 504 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 5.07>
ST_197 : Operation 505 [29/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 505 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 5.07>
ST_198 : Operation 506 [28/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 506 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 5.07>
ST_199 : Operation 507 [27/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 507 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 5.07>
ST_200 : Operation 508 [26/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 508 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 5.07>
ST_201 : Operation 509 [25/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 509 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 5.07>
ST_202 : Operation 510 [24/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 510 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 5.07>
ST_203 : Operation 511 [23/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 511 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 5.07>
ST_204 : Operation 512 [22/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 512 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 5.07>
ST_205 : Operation 513 [21/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 513 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 5.07>
ST_206 : Operation 514 [20/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 514 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 5.07>
ST_207 : Operation 515 [19/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 515 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 5.07>
ST_208 : Operation 516 [18/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 516 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 5.07>
ST_209 : Operation 517 [17/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 517 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 5.07>
ST_210 : Operation 518 [16/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 518 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 5.07>
ST_211 : Operation 519 [15/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 519 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 5.07>
ST_212 : Operation 520 [14/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 520 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 5.07>
ST_213 : Operation 521 [13/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 521 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 5.07>
ST_214 : Operation 522 [12/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 522 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 5.07>
ST_215 : Operation 523 [11/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 523 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 5.07>
ST_216 : Operation 524 [10/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 524 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 5.07>
ST_217 : Operation 525 [9/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 525 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 7.29>
ST_218 : Operation 526 [7/7] (7.29ns)   --->   "%add = dsub i64 2.81561e+08, i64 %result_2" [dfg_199.c:24]   --->   Operation 526 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 527 [8/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 527 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 7.29>
ST_219 : Operation 528 [6/7] (7.29ns)   --->   "%add = dsub i64 2.81561e+08, i64 %result_2" [dfg_199.c:24]   --->   Operation 528 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 529 [7/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 529 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 7.29>
ST_220 : Operation 530 [5/7] (7.29ns)   --->   "%add = dsub i64 2.81561e+08, i64 %result_2" [dfg_199.c:24]   --->   Operation 530 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 531 [6/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 531 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 7.29>
ST_221 : Operation 532 [4/7] (7.29ns)   --->   "%add = dsub i64 2.81561e+08, i64 %result_2" [dfg_199.c:24]   --->   Operation 532 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 533 [5/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 533 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 7.29>
ST_222 : Operation 534 [3/7] (7.29ns)   --->   "%add = dsub i64 2.81561e+08, i64 %result_2" [dfg_199.c:24]   --->   Operation 534 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 535 [4/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 535 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 7.29>
ST_223 : Operation 536 [2/7] (7.29ns)   --->   "%add = dsub i64 2.81561e+08, i64 %result_2" [dfg_199.c:24]   --->   Operation 536 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 537 [3/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 537 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 7.29>
ST_224 : Operation 538 [1/7] (7.29ns)   --->   "%add = dsub i64 2.81561e+08, i64 %result_2" [dfg_199.c:24]   --->   Operation 538 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 539 [2/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 539 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 6.71>
ST_225 : Operation 540 [7/7] (6.71ns)   --->   "%mul = dmul i64 %add, i64 -15197" [dfg_199.c:24]   --->   Operation 540 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 541 [1/68] (5.07ns)   --->   "%srem_ln25 = srem i64 %shl_ln24, i64 %zext_ln25" [dfg_199.c:25]   --->   Operation 541 'srem' 'srem_ln25' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 6.71>
ST_226 : Operation 542 [6/7] (6.71ns)   --->   "%mul = dmul i64 %add, i64 -15197" [dfg_199.c:24]   --->   Operation 542 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 543 [6/6] (6.28ns)   --->   "%conv = sitodp i64 %srem_ln25" [dfg_199.c:24]   --->   Operation 543 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 227 <SV = 226> <Delay = 6.71>
ST_227 : Operation 544 [5/7] (6.71ns)   --->   "%mul = dmul i64 %add, i64 -15197" [dfg_199.c:24]   --->   Operation 544 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 545 [5/6] (6.28ns)   --->   "%conv = sitodp i64 %srem_ln25" [dfg_199.c:24]   --->   Operation 545 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 228 <SV = 227> <Delay = 6.71>
ST_228 : Operation 546 [4/7] (6.71ns)   --->   "%mul = dmul i64 %add, i64 -15197" [dfg_199.c:24]   --->   Operation 546 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 547 [4/6] (6.28ns)   --->   "%conv = sitodp i64 %srem_ln25" [dfg_199.c:24]   --->   Operation 547 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 229 <SV = 228> <Delay = 6.71>
ST_229 : Operation 548 [3/7] (6.71ns)   --->   "%mul = dmul i64 %add, i64 -15197" [dfg_199.c:24]   --->   Operation 548 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 549 [3/6] (6.28ns)   --->   "%conv = sitodp i64 %srem_ln25" [dfg_199.c:24]   --->   Operation 549 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 230 <SV = 229> <Delay = 6.71>
ST_230 : Operation 550 [2/7] (6.71ns)   --->   "%mul = dmul i64 %add, i64 -15197" [dfg_199.c:24]   --->   Operation 550 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 551 [2/6] (6.28ns)   --->   "%conv = sitodp i64 %srem_ln25" [dfg_199.c:24]   --->   Operation 551 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 231 <SV = 230> <Delay = 6.71>
ST_231 : Operation 552 [1/7] (6.71ns)   --->   "%mul = dmul i64 %add, i64 -15197" [dfg_199.c:24]   --->   Operation 552 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 553 [1/6] (6.28ns)   --->   "%conv = sitodp i64 %srem_ln25" [dfg_199.c:24]   --->   Operation 553 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 232 <SV = 231> <Delay = 7.29>
ST_232 : Operation 554 [7/7] (7.29ns)   --->   "%result = dsub i64 %mul, i64 %conv" [dfg_199.c:24]   --->   Operation 554 'dsub' 'result' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 7.29>
ST_233 : Operation 555 [6/7] (7.29ns)   --->   "%result = dsub i64 %mul, i64 %conv" [dfg_199.c:24]   --->   Operation 555 'dsub' 'result' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 7.29>
ST_234 : Operation 556 [5/7] (7.29ns)   --->   "%result = dsub i64 %mul, i64 %conv" [dfg_199.c:24]   --->   Operation 556 'dsub' 'result' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 7.29>
ST_235 : Operation 557 [4/7] (7.29ns)   --->   "%result = dsub i64 %mul, i64 %conv" [dfg_199.c:24]   --->   Operation 557 'dsub' 'result' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 7.29>
ST_236 : Operation 558 [3/7] (7.29ns)   --->   "%result = dsub i64 %mul, i64 %conv" [dfg_199.c:24]   --->   Operation 558 'dsub' 'result' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 7.29>
ST_237 : Operation 559 [2/7] (7.29ns)   --->   "%result = dsub i64 %mul, i64 %conv" [dfg_199.c:24]   --->   Operation 559 'dsub' 'result' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 7.29>
ST_238 : Operation 560 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 560 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 561 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 561 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 562 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 562 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 563 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 563 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 564 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_5"   --->   Operation 564 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 565 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 565 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 566 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_9"   --->   Operation 566 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 567 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 567 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 568 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_17"   --->   Operation 568 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 569 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_17, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 569 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 570 [1/7] (7.29ns)   --->   "%result = dsub i64 %mul, i64 %conv" [dfg_199.c:24]   --->   Operation 570 'dsub' 'result' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 571 [1/1] (0.00ns)   --->   "%ret_ln27 = ret i64 %result" [dfg_199.c:27]   --->   Operation 571 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_9_read                                (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_5_read                                (read          ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln12                               (zext          ) [ 00111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln21                               (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln21                                (add           ) [ 00111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_17_read                               (read          ) [ 00000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
dc                                      (dmul          ) [ 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_V                                  (bitcast       ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                                   (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa                                (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln510                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln510                               (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg                                   (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311                              (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311                             (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush                                     (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i17_cast_cast_cast      (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i17_cast_cast_cast_cast (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V                                     (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_1                                   (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                                     (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662                              (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                                   (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val                                     (select        ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s                              (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_2                              (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V                                (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln20                               (urem          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln21                              (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln21                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln21_1                             (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln21_1                              (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln20                                (sub           ) [ 00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln20                               (zext          ) [ 00000000000000111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
udiv_ln20                               (udiv          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_2                                (uitodp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000]
data_V_1                                (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_1                              (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11                                  (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                                  (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mantissa_1                              (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln15_1                             (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln510_1                            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln510_1                             (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
isNeg_1                                 (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln1311_1                            (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1311_1                           (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ush_1                                   (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i44_cast_cast_cast      (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sh_prom_i_i_i_i_i44_cast_cast_cast_cast (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_2                                   (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_V_3                                   (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                                   (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln662_1                            (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                                   (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
val_1                                   (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_read                                  (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_6                              (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_V_7                              (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln25                                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
srem_ln24                               (srem          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln24                                (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln25                              (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln24                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln24                                (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111110000000000000]
zext_ln26                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln26                                (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln25                               (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111110000000000000]
add                                     (dsub          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000]
srem_ln25                               (srem          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000]
mul                                     (dmul          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111]
conv                                    (sitodp        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0                       (spectopmodule ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0                         (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                       (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result                                  (dsub          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln27                                (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_17">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_17"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i113.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i113.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i169.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i169.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="p_9_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_9_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_5_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_5_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_17_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_17_read/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/88 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="1"/>
<pin id="117" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="add/218 result/232 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="0"/>
<pin id="122" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="dc/4 mul/225 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="1"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="result_2/81 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="1"/>
<pin id="131" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv/226 "/>
</bind>
</comp>

<comp id="132" class="1005" name="reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="1"/>
<pin id="134" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc mul "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln12_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="sext_ln21_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="add_ln21_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="11" slack="0"/>
<pin id="148" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="11" slack="0"/>
<pin id="154" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln20/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="data_V_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/11 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_9_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="11" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="0" index="3" bw="7" slack="0"/>
<pin id="166" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_10_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="175" class="1004" name="mantissa_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="54" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="52" slack="0"/>
<pin id="179" dir="0" index="3" bw="1" slack="0"/>
<pin id="180" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/11 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln15_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="54" slack="0"/>
<pin id="187" dir="1" index="1" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/11 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln510_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510/11 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln510_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="11" slack="0"/>
<pin id="196" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510/11 "/>
</bind>
</comp>

<comp id="199" class="1004" name="isNeg_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="12" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sub_ln1311_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="11" slack="0"/>
<pin id="210" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/11 "/>
</bind>
</comp>

<comp id="213" class="1004" name="sext_ln1311_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/11 "/>
</bind>
</comp>

<comp id="217" class="1004" name="ush_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="12" slack="0"/>
<pin id="220" dir="0" index="2" bw="12" slack="0"/>
<pin id="221" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/11 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sh_prom_i_i_i_i_i17_cast_cast_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i17_cast_cast_cast/11 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sh_prom_i_i_i_i_i17_cast_cast_cast_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="1" index="1" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i17_cast_cast_cast_cast/11 "/>
</bind>
</comp>

<comp id="233" class="1004" name="r_V_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="54" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/11 "/>
</bind>
</comp>

<comp id="239" class="1004" name="r_V_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="54" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/11 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="113" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln662_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/11 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="113" slack="0"/>
<pin id="260" dir="0" index="2" bw="7" slack="0"/>
<pin id="261" dir="0" index="3" bw="7" slack="0"/>
<pin id="262" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="267" class="1004" name="val_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_Result_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="1"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="282" class="1004" name="result_V_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="1"/>
<pin id="285" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/12 "/>
</bind>
</comp>

<comp id="287" class="1004" name="result_V_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="0" index="2" bw="8" slack="1"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/12 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln21_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/12 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln21_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/12 "/>
</bind>
</comp>

<comp id="302" class="1004" name="xor_ln21_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln21/12 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sext_ln21_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21_1/12 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln21_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="10" slack="0"/>
<pin id="315" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/12 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln20_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln20/12 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln20_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/13 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="0" index="1" bw="10" slack="0"/>
<pin id="330" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln20/13 "/>
</bind>
</comp>

<comp id="333" class="1004" name="data_V_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/87 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Result_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="0" index="2" bw="7" slack="0"/>
<pin id="340" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/87 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_11_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="11" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="0" index="2" bw="7" slack="0"/>
<pin id="348" dir="0" index="3" bw="7" slack="0"/>
<pin id="349" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/87 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_12_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/87 "/>
</bind>
</comp>

<comp id="358" class="1004" name="mantissa_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="54" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="52" slack="0"/>
<pin id="362" dir="0" index="3" bw="1" slack="0"/>
<pin id="363" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/87 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln15_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="54" slack="0"/>
<pin id="370" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/87 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln510_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="11" slack="0"/>
<pin id="374" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln510_1/87 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln510_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="0"/>
<pin id="378" dir="0" index="1" bw="11" slack="0"/>
<pin id="379" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln510_1/87 "/>
</bind>
</comp>

<comp id="382" class="1004" name="isNeg_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="12" slack="0"/>
<pin id="385" dir="0" index="2" bw="5" slack="0"/>
<pin id="386" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/87 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sub_ln1311_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="0" index="1" bw="11" slack="0"/>
<pin id="393" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311_1/87 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln1311_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/87 "/>
</bind>
</comp>

<comp id="400" class="1004" name="ush_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="12" slack="0"/>
<pin id="403" dir="0" index="2" bw="12" slack="0"/>
<pin id="404" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/87 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sh_prom_i_i_i_i_i44_cast_cast_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i44_cast_cast_cast/87 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sh_prom_i_i_i_i_i44_cast_cast_cast_cast_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="12" slack="0"/>
<pin id="414" dir="1" index="1" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i44_cast_cast_cast_cast/87 "/>
</bind>
</comp>

<comp id="416" class="1004" name="r_V_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="54" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/87 "/>
</bind>
</comp>

<comp id="422" class="1004" name="r_V_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="54" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="169" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/87 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_8_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="169" slack="0"/>
<pin id="431" dir="0" index="2" bw="7" slack="0"/>
<pin id="432" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/87 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln662_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662_1/87 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_6_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="169" slack="0"/>
<pin id="443" dir="0" index="2" bw="7" slack="0"/>
<pin id="444" dir="0" index="3" bw="8" slack="0"/>
<pin id="445" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/87 "/>
</bind>
</comp>

<comp id="450" class="1004" name="val_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="64" slack="0"/>
<pin id="453" dir="0" index="2" bw="64" slack="0"/>
<pin id="454" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/87 "/>
</bind>
</comp>

<comp id="458" class="1004" name="result_V_6_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="64" slack="1"/>
<pin id="461" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_6/88 "/>
</bind>
</comp>

<comp id="463" class="1004" name="result_V_7_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="64" slack="0"/>
<pin id="466" dir="0" index="2" bw="64" slack="1"/>
<pin id="467" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_7/88 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln25_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="0"/>
<pin id="471" dir="0" index="1" bw="11" slack="0"/>
<pin id="472" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/88 "/>
</bind>
</comp>

<comp id="475" class="1004" name="grp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="1"/>
<pin id="477" dir="0" index="1" bw="64" slack="1"/>
<pin id="478" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln24/89 "/>
</bind>
</comp>

<comp id="479" class="1004" name="xor_ln24_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="69"/>
<pin id="481" dir="0" index="1" bw="64" slack="0"/>
<pin id="482" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/157 "/>
</bind>
</comp>

<comp id="484" class="1004" name="trunc_ln25_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="1"/>
<pin id="486" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/157 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln24_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/157 "/>
</bind>
</comp>

<comp id="491" class="1004" name="shl_ln24_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="0"/>
<pin id="493" dir="0" index="1" bw="5" slack="0"/>
<pin id="494" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln24/157 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln26_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="157"/>
<pin id="499" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/158 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln26_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="10" slack="0"/>
<pin id="503" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/158 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln25_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/158 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="1"/>
<pin id="512" dir="0" index="1" bw="11" slack="0"/>
<pin id="513" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln25/158 "/>
</bind>
</comp>

<comp id="515" class="1005" name="p_5_read_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="157"/>
<pin id="517" dir="1" index="1" bw="8" slack="157"/>
</pin_list>
<bind>
<opset="p_5_read "/>
</bind>
</comp>

<comp id="520" class="1005" name="zext_ln12_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="11" slack="1"/>
<pin id="522" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="525" class="1005" name="add_ln21_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="11" slack="1"/>
<pin id="527" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="530" class="1005" name="p_17_read_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="1"/>
<pin id="532" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_17_read "/>
</bind>
</comp>

<comp id="535" class="1005" name="data_V_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="540" class="1005" name="val_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="1"/>
<pin id="542" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="546" class="1005" name="sub_ln20_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="1"/>
<pin id="548" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln20 "/>
</bind>
</comp>

<comp id="551" class="1005" name="zext_ln20_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="1"/>
<pin id="553" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="556" class="1005" name="udiv_ln20_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="1"/>
<pin id="558" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln20 "/>
</bind>
</comp>

<comp id="561" class="1005" name="result_2_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="1"/>
<pin id="563" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result_2 "/>
</bind>
</comp>

<comp id="567" class="1005" name="p_Result_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="572" class="1005" name="val_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="1"/>
<pin id="574" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

<comp id="578" class="1005" name="p_read_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="69"/>
<pin id="580" dir="1" index="1" bw="64" slack="69"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="583" class="1005" name="result_V_7_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="1"/>
<pin id="585" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result_V_7 "/>
</bind>
</comp>

<comp id="588" class="1005" name="add_ln25_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="1"/>
<pin id="590" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="593" class="1005" name="srem_ln24_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="1"/>
<pin id="595" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln24 "/>
</bind>
</comp>

<comp id="598" class="1005" name="shl_ln24_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="1"/>
<pin id="600" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln24 "/>
</bind>
</comp>

<comp id="603" class="1005" name="zext_ln25_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="1"/>
<pin id="605" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="608" class="1005" name="add_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="1"/>
<pin id="610" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="613" class="1005" name="srem_ln25_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="1"/>
<pin id="615" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="srem_ln25 "/>
</bind>
</comp>

<comp id="618" class="1005" name="conv_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="1"/>
<pin id="620" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="72" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="102" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="74" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="135"><net_src comp="119" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="140"><net_src comp="96" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="90" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="137" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="145" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="132" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="174"><net_src comp="157" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="171" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="188"><net_src comp="175" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="161" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="193" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="161" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="199" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="193" pin="2"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="185" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="185" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="229" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="233" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="239" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="272"><net_src comp="199" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="253" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="257" pin="4"/><net_sink comp="267" pin=2"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="275" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="151" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="287" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="298" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="308" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="341"><net_src comp="44" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="350"><net_src comp="16" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="333" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="18" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="20" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="357"><net_src comp="333" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="22" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="24" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="354" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="26" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="358" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="344" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="28" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="30" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="32" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="34" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="344" pin="4"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="382" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="376" pin="2"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="368" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="368" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="412" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="56" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="416" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="38" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="58" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="422" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="38" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="449"><net_src comp="60" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="455"><net_src comp="382" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="436" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="440" pin="4"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="64" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="108" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="66" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="483"><net_src comp="68" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="479" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="487" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="504"><net_src comp="497" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="70" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="96" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="523"><net_src comp="137" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="528"><net_src comp="145" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="533"><net_src comp="102" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="538"><net_src comp="157" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="543"><net_src comp="267" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="549"><net_src comp="318" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="554"><net_src comp="324" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="559"><net_src comp="327" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="564"><net_src comp="126" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="570"><net_src comp="336" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="575"><net_src comp="450" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="581"><net_src comp="108" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="586"><net_src comp="463" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="591"><net_src comp="469" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="596"><net_src comp="475" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="601"><net_src comp="491" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="606"><net_src comp="506" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="611"><net_src comp="114" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="616"><net_src comp="510" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="621"><net_src comp="129" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {88 }
	Port: fn1 : p_5 | {1 }
	Port: fn1 : p_9 | {1 }
	Port: fn1 : p_17 | {4 }
  - Chain level:
	State 1
		add_ln21 : 1
		urem_ln20 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp_9 : 1
		tmp_10 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln510 : 2
		add_ln510 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sh_prom_i_i_i_i_i17_cast_cast_cast : 6
		sh_prom_i_i_i_i_i17_cast_cast_cast_cast : 7
		r_V : 8
		r_V_1 : 8
		tmp : 9
		zext_ln662 : 10
		tmp_1 : 9
		val : 11
	State 12
		result_V : 1
		trunc_ln21 : 1
		zext_ln21 : 2
		xor_ln21 : 2
		sext_ln21_1 : 2
		add_ln21_1 : 3
		sub_ln20 : 4
	State 13
		udiv_ln20 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
		p_Result_1 : 1
		tmp_11 : 1
		tmp_12 : 1
		mantissa_1 : 2
		zext_ln15_1 : 3
		zext_ln510_1 : 2
		add_ln510_1 : 3
		isNeg_1 : 4
		sub_ln1311_1 : 2
		sext_ln1311_1 : 3
		ush_1 : 5
		sh_prom_i_i_i_i_i44_cast_cast_cast : 6
		sh_prom_i_i_i_i_i44_cast_cast_cast_cast : 7
		r_V_2 : 8
		r_V_3 : 8
		tmp_8 : 9
		zext_ln662_1 : 10
		tmp_6 : 9
		val_1 : 11
	State 88
		result_V_7 : 1
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
		zext_ln24 : 1
		shl_ln24 : 2
	State 158
		add_ln26 : 1
		zext_ln25 : 2
		srem_ln25 : 3
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
		ret_ln27 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|   srem   |                   grp_fu_475                   |    0    |   779   |   469   |
|          |                   grp_fu_510                   |    0    |   779   |   469   |
|----------|------------------------------------------------|---------|---------|---------|
|   dadd   |                   grp_fu_114                   |    3    |   630   |   1141  |
|----------|------------------------------------------------|---------|---------|---------|
|   udiv   |                   grp_fu_327                   |    0    |   779   |   469   |
|----------|------------------------------------------------|---------|---------|---------|
|   dmul   |                   grp_fu_119                   |    11   |   342   |   586   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  r_V_1_fu_239                  |    0    |    0    |   161   |
|    shl   |                  r_V_3_fu_422                  |    0    |    0    |   161   |
|          |                 shl_ln24_fu_491                |    0    |    0    |   182   |
|----------|------------------------------------------------|---------|---------|---------|
|   lshr   |                   r_V_fu_233                   |    0    |    0    |   161   |
|          |                  r_V_2_fu_416                  |    0    |    0    |   161   |
|----------|------------------------------------------------|---------|---------|---------|
|   urem   |                   grp_fu_151                   |    0    |   142   |    73   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   ush_fu_217                   |    0    |    0    |    12   |
|          |                   val_fu_267                   |    0    |    0    |    8    |
|  select  |                 result_V_fu_287                |    0    |    0    |    8    |
|          |                  ush_1_fu_400                  |    0    |    0    |    12   |
|          |                  val_1_fu_450                  |    0    |    0    |    64   |
|          |                result_V_7_fu_463               |    0    |    0    |    64   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                 add_ln21_fu_145                |    0    |    0    |    12   |
|          |                add_ln510_fu_193                |    0    |    0    |    12   |
|    add   |                add_ln21_1_fu_312               |    0    |    0    |    10   |
|          |               add_ln510_1_fu_376               |    0    |    0    |    12   |
|          |                 add_ln25_fu_469                |    0    |    0    |    71   |
|          |                 add_ln26_fu_500                |    0    |    0    |    13   |
|----------|------------------------------------------------|---------|---------|---------|
|          |                sub_ln1311_fu_207               |    0    |    0    |    12   |
|          |                result_V_2_fu_282               |    0    |    0    |    15   |
|    sub   |                 sub_ln20_fu_318                |    0    |    0    |    10   |
|          |               sub_ln1311_1_fu_390              |    0    |    0    |    12   |
|          |                result_V_6_fu_458               |    0    |    0    |    71   |
|----------|------------------------------------------------|---------|---------|---------|
|    xor   |                 xor_ln21_fu_302                |    0    |    0    |    8    |
|          |                 xor_ln24_fu_479                |    0    |    0    |    64   |
|----------|------------------------------------------------|---------|---------|---------|
|          |               p_9_read_read_fu_90              |    0    |    0    |    0    |
|   read   |               p_5_read_read_fu_96              |    0    |    0    |    0    |
|          |              p_17_read_read_fu_102             |    0    |    0    |    0    |
|          |               p_read_read_fu_108               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  uitodp  |                   grp_fu_126                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  sitodp  |                   grp_fu_129                   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                zext_ln12_fu_137                |    0    |    0    |    0    |
|          |                zext_ln15_fu_185                |    0    |    0    |    0    |
|          |                zext_ln510_fu_189               |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i17_cast_cast_cast_cast_fu_229 |    0    |    0    |    0    |
|          |                zext_ln662_fu_253               |    0    |    0    |    0    |
|          |                zext_ln21_fu_298                |    0    |    0    |    0    |
|   zext   |                zext_ln20_fu_324                |    0    |    0    |    0    |
|          |               zext_ln15_1_fu_368               |    0    |    0    |    0    |
|          |               zext_ln510_1_fu_372              |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i44_cast_cast_cast_cast_fu_412 |    0    |    0    |    0    |
|          |               zext_ln662_1_fu_436              |    0    |    0    |    0    |
|          |                zext_ln24_fu_487                |    0    |    0    |    0    |
|          |                zext_ln26_fu_497                |    0    |    0    |    0    |
|          |                zext_ln25_fu_506                |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                sext_ln21_fu_141                |    0    |    0    |    0    |
|          |               sext_ln1311_fu_213               |    0    |    0    |    0    |
|   sext   |    sh_prom_i_i_i_i_i17_cast_cast_cast_fu_225   |    0    |    0    |    0    |
|          |               sext_ln21_1_fu_308               |    0    |    0    |    0    |
|          |              sext_ln1311_1_fu_396              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i44_cast_cast_cast_fu_408   |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  tmp_9_fu_161                  |    0    |    0    |    0    |
|partselect|                  tmp_1_fu_257                  |    0    |    0    |    0    |
|          |                  tmp_11_fu_344                 |    0    |    0    |    0    |
|          |                  tmp_6_fu_440                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  tmp_10_fu_171                 |    0    |    0    |    0    |
|   trunc  |                trunc_ln21_fu_294               |    0    |    0    |    0    |
|          |                  tmp_12_fu_354                 |    0    |    0    |    0    |
|          |                trunc_ln25_fu_484               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|bitconcatenate|                 mantissa_fu_175                |    0    |    0    |    0    |
|          |                mantissa_1_fu_358               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                  isNeg_fu_199                  |    0    |    0    |    0    |
|          |                   tmp_fu_245                   |    0    |    0    |    0    |
| bitselect|                p_Result_s_fu_275               |    0    |    0    |    0    |
|          |                p_Result_1_fu_336               |    0    |    0    |    0    |
|          |                 isNeg_1_fu_382                 |    0    |    0    |    0    |
|          |                  tmp_8_fu_428                  |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |    14   |   3451  |   4523  |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln21_reg_525 |   11   |
| add_ln25_reg_588 |   64   |
|    add_reg_608   |   64   |
|   conv_reg_618   |   64   |
|  data_V_reg_535  |   64   |
| p_17_read_reg_530|   64   |
| p_5_read_reg_515 |    8   |
|p_Result_1_reg_567|    1   |
|  p_read_reg_578  |   64   |
|      reg_132     |   64   |
| result_2_reg_561 |   64   |
|result_V_7_reg_583|   64   |
| shl_ln24_reg_598 |   64   |
| srem_ln24_reg_593|    5   |
| srem_ln25_reg_613|   64   |
| sub_ln20_reg_546 |   10   |
| udiv_ln20_reg_556|   64   |
|   val_1_reg_572  |   64   |
|    val_reg_540   |    8   |
| zext_ln12_reg_520|   11   |
| zext_ln20_reg_551|   64   |
| zext_ln25_reg_603|   64   |
+------------------+--------+
|       Total      |  1014  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_114 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_114 |  p1  |   2  |  64  |   128  ||    9    |
| grp_fu_119 |  p0  |   3  |  64  |   192  ||    14   |
| grp_fu_119 |  p1  |   2  |  64  |   128  |
| grp_fu_151 |  p0  |   2  |   8  |   16   ||    9    |
| grp_fu_151 |  p1  |   2  |  11  |   22   ||    9    |
| grp_fu_327 |  p1  |   2  |  10  |   20   ||    9    |
| grp_fu_510 |  p1  |   2  |  11  |   22   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   656  || 12.8233 ||    68   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |  3451  |  4523  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   68   |
|  Register |    -   |    -   |  1014  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |   12   |  4465  |  4591  |
+-----------+--------+--------+--------+--------+
