// Seed: 2177624679
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_14;
  assign id_2 = 1;
  wire id_15;
  wire id_16;
  supply0 id_17 = 1;
  assign id_14 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_5 = 1;
  module_0(
      id_5, id_4, id_5, id_5, id_5, id_2, id_2, id_5, id_2, id_5, id_5, id_2, id_4
  );
endmodule
