### [CVE-2023-31347](https://cve.mitre.org/cgi-bin/cvename.cgi?name=CVE-2023-31347)
![](https://img.shields.io/static/v1?label=Product&message=3rd%20Gen%20AMD%20EPYC%E2%84%A2%20Processors&color=blue)
![](https://img.shields.io/static/v1?label=Product&message=4th%20Gen%20AMD%20EPYC%E2%84%A2%20Processors%20&color=blue)
![](https://img.shields.io/static/v1?label=Version&message=various%20%20&color=brightgreen)
![](https://img.shields.io/static/v1?label=Vulnerability&message=n%2Fa&color=blue)

### Description

Due to a code bug inSecure_TSC, SEV firmware may allow an attacker with high privileges to cause aguest to observe an incorrect TSC when Secure TSC is enabled potentiallyresulting in a loss of guest integrity. Â 

### POC

#### Reference
- https://www.amd.com/en/corporate/product-security/bulletin/AMD-SB-3007

#### Github
No PoCs found on GitHub currently.

