<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p816" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_816{left:719px;bottom:68px;letter-spacing:0.1px;}
#t2_816{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_816{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_816{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_816{left:235px;bottom:1022px;letter-spacing:-0.15px;}
#t6_816{left:235px;bottom:1002px;}
#t7_816{left:250px;bottom:1002px;letter-spacing:-0.11px;word-spacing:-0.59px;}
#t8_816{left:250px;bottom:985px;letter-spacing:-0.11px;}
#t9_816{left:164px;bottom:961px;letter-spacing:-0.13px;word-spacing:0.02px;}
#ta_816{left:102px;bottom:936px;letter-spacing:-0.17px;}
#tb_816{left:164px;bottom:936px;letter-spacing:-0.14px;}
#tc_816{left:235px;bottom:936px;letter-spacing:-0.11px;}
#td_816{left:235px;bottom:920px;letter-spacing:-0.11px;}
#te_816{left:235px;bottom:903px;letter-spacing:-0.11px;}
#tf_816{left:235px;bottom:886px;letter-spacing:-0.11px;}
#tg_816{left:235px;bottom:869px;letter-spacing:-0.11px;}
#th_816{left:235px;bottom:852px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ti_816{left:235px;bottom:836px;letter-spacing:-0.12px;}
#tj_816{left:235px;bottom:819px;letter-spacing:-0.12px;}
#tk_816{left:235px;bottom:802px;letter-spacing:-0.13px;}
#tl_816{left:235px;bottom:785px;letter-spacing:-0.12px;}
#tm_816{left:235px;bottom:768px;letter-spacing:-0.12px;}
#tn_816{left:235px;bottom:752px;letter-spacing:-0.12px;}
#to_816{left:235px;bottom:735px;letter-spacing:-0.13px;}
#tp_816{left:235px;bottom:718px;letter-spacing:-0.11px;}
#tq_816{left:235px;bottom:701px;letter-spacing:-0.13px;}
#tr_816{left:235px;bottom:684px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ts_816{left:235px;bottom:668px;letter-spacing:-0.11px;}
#tt_816{left:235px;bottom:651px;letter-spacing:-0.11px;}
#tu_816{left:235px;bottom:634px;letter-spacing:-0.11px;}
#tv_816{left:235px;bottom:617px;letter-spacing:-0.11px;}
#tw_816{left:235px;bottom:600px;letter-spacing:-0.12px;}
#tx_816{left:235px;bottom:584px;letter-spacing:-0.14px;}
#ty_816{left:235px;bottom:567px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tz_816{left:235px;bottom:550px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t10_816{left:235px;bottom:533px;letter-spacing:-0.11px;}
#t11_816{left:235px;bottom:516px;letter-spacing:-0.11px;}
#t12_816{left:235px;bottom:499px;letter-spacing:-0.12px;}
#t13_816{left:235px;bottom:483px;letter-spacing:-0.13px;}
#t14_816{left:235px;bottom:466px;letter-spacing:-0.12px;}
#t15_816{left:235px;bottom:449px;letter-spacing:-0.11px;}
#t16_816{left:164px;bottom:425px;letter-spacing:-0.17px;}
#t17_816{left:235px;bottom:425px;letter-spacing:-0.11px;}
#t18_816{left:235px;bottom:408px;letter-spacing:-0.11px;}
#t19_816{left:164px;bottom:383px;letter-spacing:-0.16px;}
#t1a_816{left:235px;bottom:383px;letter-spacing:-0.12px;}
#t1b_816{left:235px;bottom:367px;letter-spacing:-0.11px;}
#t1c_816{left:235px;bottom:350px;letter-spacing:-0.12px;}
#t1d_816{left:235px;bottom:333px;letter-spacing:-0.11px;}
#t1e_816{left:235px;bottom:316px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#t1f_816{left:235px;bottom:299px;letter-spacing:-0.12px;}
#t1g_816{left:235px;bottom:283px;letter-spacing:-0.11px;}
#t1h_816{left:235px;bottom:266px;letter-spacing:-0.11px;}
#t1i_816{left:235px;bottom:249px;letter-spacing:-0.11px;}
#t1j_816{left:235px;bottom:232px;letter-spacing:-0.11px;}
#t1k_816{left:246px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1l_816{left:323px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1m_816{left:83px;bottom:1063px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1n_816{left:97px;bottom:1046px;letter-spacing:-0.14px;}
#t1o_816{left:374px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_816{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_816{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_816{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_816{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_816{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s6_816{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_816{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts816" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg816Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg816" style="-webkit-user-select: none;"><object width="935" height="1210" data="816/816.svg" type="image/svg+xml" id="pdf816" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_816" class="t s1_816">CPUID—CPU Identification </span>
<span id="t2_816" class="t s2_816">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_816" class="t s1_816">3-220 </span><span id="t4_816" class="t s1_816">Vol. 2A </span>
<span id="t5_816" class="t s3_816">NOTE: </span>
<span id="t6_816" class="t s4_816">* </span><span id="t7_816" class="t s4_816">The definition of C0 through C7 states for MWAIT extension are processor-specific C-states, not ACPI C- </span>
<span id="t8_816" class="t s4_816">states. </span>
<span id="t9_816" class="t s5_816">Thermal and Power Management Leaf (Initial EAX Value = 06H) </span>
<span id="ta_816" class="t s4_816">06H </span><span id="tb_816" class="t s4_816">EAX </span><span id="tc_816" class="t s4_816">Bit 00: Digital temperature sensor is supported if set. </span>
<span id="td_816" class="t s4_816">Bit 01: Intel Turbo Boost Technology available (see description of IA32_MISC_ENABLE[38]). </span>
<span id="te_816" class="t s4_816">Bit 02: ARAT. APIC-Timer-always-running feature is supported if set. </span>
<span id="tf_816" class="t s4_816">Bit 03: Reserved. </span>
<span id="tg_816" class="t s4_816">Bit 04: PLN. Power limit notification controls are supported if set. </span>
<span id="th_816" class="t s4_816">Bit 05: ECMD. Clock modulation duty cycle extension is supported if set. </span>
<span id="ti_816" class="t s4_816">Bit 06: PTM. Package thermal management is supported if set. </span>
<span id="tj_816" class="t s4_816">Bit 07: HWP. HWP base registers (IA32_PM_ENABLE[bit 0], IA32_HWP_CAPABILITIES, </span>
<span id="tk_816" class="t s4_816">IA32_HWP_REQUEST, IA32_HWP_STATUS) are supported if set. </span>
<span id="tl_816" class="t s4_816">Bit 08: HWP_Notification. IA32_HWP_INTERRUPT MSR is supported if set. </span>
<span id="tm_816" class="t s4_816">Bit 09: HWP_Activity_Window. IA32_HWP_REQUEST[bits 41:32] is supported if set. </span>
<span id="tn_816" class="t s4_816">Bit 10: HWP_Energy_Performance_Preference. IA32_HWP_REQUEST[bits 31:24] is supported if set. </span>
<span id="to_816" class="t s4_816">Bit 11: HWP_Package_Level_Request. IA32_HWP_REQUEST_PKG MSR is supported if set. </span>
<span id="tp_816" class="t s4_816">Bit 12: Reserved. </span>
<span id="tq_816" class="t s4_816">Bit 13: HDC. HDC base registers IA32_PKG_HDC_CTL, IA32_PM_CTL1, IA32_THREAD_STALL MSRs are </span>
<span id="tr_816" class="t s4_816">supported if set. </span>
<span id="ts_816" class="t s4_816">Bit 14: Intel® Turbo Boost Max Technology 3.0 available. </span>
<span id="tt_816" class="t s4_816">Bit 15: HWP Capabilities. Highest Performance change is supported if set. </span>
<span id="tu_816" class="t s4_816">Bit 16: HWP PECI override is supported if set. </span>
<span id="tv_816" class="t s4_816">Bit 17: Flexible HWP is supported if set. </span>
<span id="tw_816" class="t s4_816">Bit 18: Fast access mode for the IA32_HWP_REQUEST MSR is supported if set. </span>
<span id="tx_816" class="t s4_816">Bit 19: HW_FEEDBACK. IA32_HW_FEEDBACK_PTR MSR, IA32_HW_FEEDBACK_CONFIG MSR, </span>
<span id="ty_816" class="t s4_816">IA32_PACKAGE_THERM_STATUS MSR bit 26, and IA32_PACKAGE_THERM_INTERRUPT MSR bit 25 are </span>
<span id="tz_816" class="t s4_816">supported if set. </span>
<span id="t10_816" class="t s4_816">Bit 20: Ignoring Idle Logical Processor HWP request is supported if set. </span>
<span id="t11_816" class="t s4_816">Bits 22-21: Reserved. </span>
<span id="t12_816" class="t s4_816">Bit 23: Intel® Thread Director supported if set. IA32_HW_FEEDBACK_CHAR and </span>
<span id="t13_816" class="t s4_816">IA32_HW_FEEDBACK_THREAD_CONFIG MSRs are supported if set. </span>
<span id="t14_816" class="t s4_816">Bit 24: IA32_THERM_INTERRUPT MSR bit 25 is supported if set. </span>
<span id="t15_816" class="t s4_816">Bits 31-25: Reserved. </span>
<span id="t16_816" class="t s4_816">EBX </span><span id="t17_816" class="t s4_816">Bits 03-00: Number of Interrupt Thresholds in Digital Thermal Sensor. </span>
<span id="t18_816" class="t s4_816">Bits 31-04: Reserved. </span>
<span id="t19_816" class="t s4_816">ECX </span><span id="t1a_816" class="t s4_816">Bit 00: Hardware Coordination Feedback Capability (Presence of IA32_MPERF and IA32_APERF). The </span>
<span id="t1b_816" class="t s4_816">capability to provide a measure of delivered processor performance (since last reset of the counters), as </span>
<span id="t1c_816" class="t s4_816">a percentage of the expected processor performance when running at the TSC frequency. </span>
<span id="t1d_816" class="t s4_816">Bits 02-01: Reserved = 0. </span>
<span id="t1e_816" class="t s4_816">Bit 03: The processor supports performance-energy bias preference if CPUID.06H:ECX.SETBH[bit 3] is set </span>
<span id="t1f_816" class="t s4_816">and it also implies the presence of a new architectural MSR called IA32_ENERGY_PERF_BIAS (1B0H). </span>
<span id="t1g_816" class="t s4_816">Bits 07-04: Reserved = 0. </span>
<span id="t1h_816" class="t s4_816">Bits 15-08: Number of Intel® Thread Director classes supported by the processor. Information for that </span>
<span id="t1i_816" class="t s4_816">many classes is written into the Intel Thread Director Table by the hardware. </span>
<span id="t1j_816" class="t s4_816">Bits 31-16: Reserved = 0. </span>
<span id="t1k_816" class="t s6_816">Table 3-8. </span><span id="t1l_816" class="t s6_816">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t1m_816" class="t s7_816">Initial EAX </span>
<span id="t1n_816" class="t s7_816">Value </span><span id="t1o_816" class="t s7_816">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
