
RPMv1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064a8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  080065b8  080065b8  000075b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800696c  0800696c  000081dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800696c  0800696c  0000796c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006974  08006974  000081dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006974  08006974  00007974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006978  08006978  00007978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800697c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a4  200001dc  08006b58  000081dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000680  08006b58  00008680  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a3a0  00000000  00000000  00008205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020ae  00000000  00000000  000125a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a38  00000000  00000000  00014658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007b5  00000000  00000000  00015090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b3e  00000000  00000000  00015845  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c77f  00000000  00000000  0002e383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086ff2  00000000  00000000  0003ab02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c1af4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000393c  00000000  00000000  000c1b38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000c5474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	080065a0 	.word	0x080065a0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	080065a0 	.word	0x080065a0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <CANSPI_Initialize>:
  MCP2515_SetSleepMode();
}

/* Initialize CAN */
bool CANSPI_Initialize(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b088      	sub	sp, #32
 8000a8c:	af00      	add	r7, sp, #0
  RXF5 RXF5reg;
  RXM0 RXM0reg;
  RXM1 RXM1reg;

  /* Intialize Rx Mask values */
  RXM0reg.RXM0SIDH = 0x00;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	713b      	strb	r3, [r7, #4]
  RXM0reg.RXM0SIDL = 0x00;
 8000a92:	2300      	movs	r3, #0
 8000a94:	717b      	strb	r3, [r7, #5]
  RXM0reg.RXM0EID8 = 0x00;
 8000a96:	2300      	movs	r3, #0
 8000a98:	71bb      	strb	r3, [r7, #6]
  RXM0reg.RXM0EID0 = 0x00;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	71fb      	strb	r3, [r7, #7]

  RXM1reg.RXM1SIDH = 0x00;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	703b      	strb	r3, [r7, #0]
  RXM1reg.RXM1SIDL = 0x00;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	707b      	strb	r3, [r7, #1]
  RXM1reg.RXM1EID8 = 0x00;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	70bb      	strb	r3, [r7, #2]
  RXM1reg.RXM1EID0 = 0x00;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	70fb      	strb	r3, [r7, #3]

  /* Intialize Rx Filter values */
  RXF0reg.RXF0SIDH = 0x00;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	773b      	strb	r3, [r7, #28]
  RXF0reg.RXF0SIDL = 0x00;      //Starndard Filter
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	777b      	strb	r3, [r7, #29]
  RXF0reg.RXF0EID8 = 0x00;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	77bb      	strb	r3, [r7, #30]
  RXF0reg.RXF0EID0 = 0x00;
 8000aba:	2300      	movs	r3, #0
 8000abc:	77fb      	strb	r3, [r7, #31]

  RXF1reg.RXF1SIDH = 0x00;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	763b      	strb	r3, [r7, #24]
  RXF1reg.RXF1SIDL = 0x08;      //Exntended Filter
 8000ac2:	2308      	movs	r3, #8
 8000ac4:	767b      	strb	r3, [r7, #25]
  RXF1reg.RXF1EID8 = 0x00;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	76bb      	strb	r3, [r7, #26]
  RXF1reg.RXF1EID0 = 0x00;
 8000aca:	2300      	movs	r3, #0
 8000acc:	76fb      	strb	r3, [r7, #27]

  RXF2reg.RXF2SIDH = 0x00;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	753b      	strb	r3, [r7, #20]
  RXF2reg.RXF2SIDL = 0x00;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	757b      	strb	r3, [r7, #21]
  RXF2reg.RXF2EID8 = 0x00;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	75bb      	strb	r3, [r7, #22]
  RXF2reg.RXF2EID0 = 0x00;
 8000ada:	2300      	movs	r3, #0
 8000adc:	75fb      	strb	r3, [r7, #23]

  RXF3reg.RXF3SIDH = 0x00;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	743b      	strb	r3, [r7, #16]
  RXF3reg.RXF3SIDL = 0x00;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	747b      	strb	r3, [r7, #17]
  RXF3reg.RXF3EID8 = 0x00;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	74bb      	strb	r3, [r7, #18]
  RXF3reg.RXF3EID0 = 0x00;
 8000aea:	2300      	movs	r3, #0
 8000aec:	74fb      	strb	r3, [r7, #19]

  RXF4reg.RXF4SIDH = 0x00;
 8000aee:	2300      	movs	r3, #0
 8000af0:	733b      	strb	r3, [r7, #12]
  RXF4reg.RXF4SIDL = 0x00;
 8000af2:	2300      	movs	r3, #0
 8000af4:	737b      	strb	r3, [r7, #13]
  RXF4reg.RXF4EID8 = 0x00;
 8000af6:	2300      	movs	r3, #0
 8000af8:	73bb      	strb	r3, [r7, #14]
  RXF4reg.RXF4EID0 = 0x00;
 8000afa:	2300      	movs	r3, #0
 8000afc:	73fb      	strb	r3, [r7, #15]

  RXF5reg.RXF5SIDH = 0x00;
 8000afe:	2300      	movs	r3, #0
 8000b00:	723b      	strb	r3, [r7, #8]
  RXF5reg.RXF5SIDL = 0x08;
 8000b02:	2308      	movs	r3, #8
 8000b04:	727b      	strb	r3, [r7, #9]
  RXF5reg.RXF5EID8 = 0x00;
 8000b06:	2300      	movs	r3, #0
 8000b08:	72bb      	strb	r3, [r7, #10]
  RXF5reg.RXF5EID0 = 0x00;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	72fb      	strb	r3, [r7, #11]

  /* Intialize MCP2515, check SPI */
  if(!MCP2515_Initialize())
 8000b0e:	f000 fa0d 	bl	8000f2c <MCP2515_Initialize>
 8000b12:	4603      	mov	r3, r0
 8000b14:	f083 0301 	eor.w	r3, r3, #1
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <CANSPI_Initialize+0x9a>
  {
    return false;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	e05e      	b.n	8000be0 <CANSPI_Initialize+0x158>
  }

  /* Change mode as configuration mode */
  if(!MCP2515_SetConfigMode())
 8000b22:	f000 fa25 	bl	8000f70 <MCP2515_SetConfigMode>
 8000b26:	4603      	mov	r3, r0
 8000b28:	f083 0301 	eor.w	r3, r3, #1
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <CANSPI_Initialize+0xae>
  {
    return false;
 8000b32:	2300      	movs	r3, #0
 8000b34:	e054      	b.n	8000be0 <CANSPI_Initialize+0x158>
  }

  /* Configure filter & mask */
  MCP2515_WriteByteSequence(MCP2515_RXM0SIDH, MCP2515_RXM0EID0, &(RXM0reg.RXM0SIDH));
 8000b36:	1d3b      	adds	r3, r7, #4
 8000b38:	461a      	mov	r2, r3
 8000b3a:	2123      	movs	r1, #35	@ 0x23
 8000b3c:	2020      	movs	r0, #32
 8000b3e:	f000 fabb 	bl	80010b8 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXM1SIDH, MCP2515_RXM1EID0, &(RXM1reg.RXM1SIDH));
 8000b42:	463b      	mov	r3, r7
 8000b44:	461a      	mov	r2, r3
 8000b46:	2127      	movs	r1, #39	@ 0x27
 8000b48:	2024      	movs	r0, #36	@ 0x24
 8000b4a:	f000 fab5 	bl	80010b8 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF0SIDH, MCP2515_RXF0EID0, &(RXF0reg.RXF0SIDH));
 8000b4e:	f107 031c 	add.w	r3, r7, #28
 8000b52:	461a      	mov	r2, r3
 8000b54:	2103      	movs	r1, #3
 8000b56:	2000      	movs	r0, #0
 8000b58:	f000 faae 	bl	80010b8 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF1SIDH, MCP2515_RXF1EID0, &(RXF1reg.RXF1SIDH));
 8000b5c:	f107 0318 	add.w	r3, r7, #24
 8000b60:	461a      	mov	r2, r3
 8000b62:	2107      	movs	r1, #7
 8000b64:	2004      	movs	r0, #4
 8000b66:	f000 faa7 	bl	80010b8 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF2SIDH, MCP2515_RXF2EID0, &(RXF2reg.RXF2SIDH));
 8000b6a:	f107 0314 	add.w	r3, r7, #20
 8000b6e:	461a      	mov	r2, r3
 8000b70:	210b      	movs	r1, #11
 8000b72:	2008      	movs	r0, #8
 8000b74:	f000 faa0 	bl	80010b8 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF3SIDH, MCP2515_RXF3EID0, &(RXF3reg.RXF3SIDH));
 8000b78:	f107 0310 	add.w	r3, r7, #16
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	2113      	movs	r1, #19
 8000b80:	2010      	movs	r0, #16
 8000b82:	f000 fa99 	bl	80010b8 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF4SIDH, MCP2515_RXF4EID0, &(RXF4reg.RXF4SIDH));
 8000b86:	f107 030c 	add.w	r3, r7, #12
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	2117      	movs	r1, #23
 8000b8e:	2014      	movs	r0, #20
 8000b90:	f000 fa92 	bl	80010b8 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF5SIDH, MCP2515_RXF5EID0, &(RXF5reg.RXF5SIDH));
 8000b94:	f107 0308 	add.w	r3, r7, #8
 8000b98:	461a      	mov	r2, r3
 8000b9a:	211b      	movs	r1, #27
 8000b9c:	2018      	movs	r0, #24
 8000b9e:	f000 fa8b 	bl	80010b8 <MCP2515_WriteByteSequence>

  /* Accept All (Standard + Extended) */
  MCP2515_WriteByte(MCP2515_RXB0CTRL, 0x04);    //Enable BUKT, Accept Filter 0
 8000ba2:	2104      	movs	r1, #4
 8000ba4:	2060      	movs	r0, #96	@ 0x60
 8000ba6:	f000 fa63 	bl	8001070 <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_RXB1CTRL, 0x01);    //Accept Filter 1
 8000baa:	2101      	movs	r1, #1
 8000bac:	2070      	movs	r0, #112	@ 0x70
 8000bae:	f000 fa5f 	bl	8001070 <MCP2515_WriteByte>
  * tbit = 1tq + 5tq + 6tq + 4tq = 16tq
  * 16tq = 2us = 500kbps
  */

  /* 00(SJW 1tq) 000000 */
  MCP2515_WriteByte(MCP2515_CNF1, 0x00);
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	202a      	movs	r0, #42	@ 0x2a
 8000bb6:	f000 fa5b 	bl	8001070 <MCP2515_WriteByte>

  /* 1 1 100(5tq) 101(6tq) */
  MCP2515_WriteByte(MCP2515_CNF2, 0xE5);
 8000bba:	21e5      	movs	r1, #229	@ 0xe5
 8000bbc:	2029      	movs	r0, #41	@ 0x29
 8000bbe:	f000 fa57 	bl	8001070 <MCP2515_WriteByte>

  /* 1 0 000 011(4tq) */
  MCP2515_WriteByte(MCP2515_CNF3, 0x83);
 8000bc2:	2183      	movs	r1, #131	@ 0x83
 8000bc4:	2028      	movs	r0, #40	@ 0x28
 8000bc6:	f000 fa53 	bl	8001070 <MCP2515_WriteByte>

  /* Normal 모드로 설정 */
  if(!MCP2515_SetNormalMode())
 8000bca:	f000 f9ef 	bl	8000fac <MCP2515_SetNormalMode>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	f083 0301 	eor.w	r3, r3, #1
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <CANSPI_Initialize+0x156>
    return false;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	e000      	b.n	8000be0 <CANSPI_Initialize+0x158>

  return true;
 8000bde:	2301      	movs	r3, #1
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3720      	adds	r7, #32
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <CANSPI_Transmit>:

/* Transmit CAN message */
uint8_t CANSPI_Transmit(uCAN_MSG *tempCanMsg)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  uint8_t returnValue = 0;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	73fb      	strb	r3, [r7, #15]

  idReg.tempSIDH = 0;
 8000bf4:	4b36      	ldr	r3, [pc, #216]	@ (8000cd0 <CANSPI_Transmit+0xe8>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	701a      	strb	r2, [r3, #0]
  idReg.tempSIDL = 0;
 8000bfa:	4b35      	ldr	r3, [pc, #212]	@ (8000cd0 <CANSPI_Transmit+0xe8>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	705a      	strb	r2, [r3, #1]
  idReg.tempEID8 = 0;
 8000c00:	4b33      	ldr	r3, [pc, #204]	@ (8000cd0 <CANSPI_Transmit+0xe8>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	709a      	strb	r2, [r3, #2]
  idReg.tempEID0 = 0;
 8000c06:	4b32      	ldr	r3, [pc, #200]	@ (8000cd0 <CANSPI_Transmit+0xe8>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	70da      	strb	r2, [r3, #3]

  ctrlStatus.ctrl_status = MCP2515_ReadStatus();
 8000c0c:	f000 fac2 	bl	8001194 <MCP2515_ReadStatus>
 8000c10:	4603      	mov	r3, r0
 8000c12:	461a      	mov	r2, r3
 8000c14:	4b2f      	ldr	r3, [pc, #188]	@ (8000cd4 <CANSPI_Transmit+0xec>)
 8000c16:	701a      	strb	r2, [r3, #0]

  /* Finding empty buffer */
  if (ctrlStatus.TXB0REQ != 1)
 8000c18:	4b2e      	ldr	r3, [pc, #184]	@ (8000cd4 <CANSPI_Transmit+0xec>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	f003 0304 	and.w	r3, r3, #4
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d115      	bne.n	8000c52 <CANSPI_Transmit+0x6a>
  {
    /* convert CAN ID for register */
    convertCANid2Reg(tempCanMsg->frame.id, tempCanMsg->frame.idType, &idReg);
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	6858      	ldr	r0, [r3, #4]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	4a28      	ldr	r2, [pc, #160]	@ (8000cd0 <CANSPI_Transmit+0xe8>)
 8000c30:	4619      	mov	r1, r3
 8000c32:	f000 f927 	bl	8000e84 <convertCANid2Reg>

    /* Load data to Tx Buffer */
    MCP2515_LoadTxSequence(MCP2515_LOAD_TXB0SIDH, &(idReg.tempSIDH), tempCanMsg->frame.dlc, &(tempCanMsg->frame.data0));
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	7a1a      	ldrb	r2, [r3, #8]
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	3309      	adds	r3, #9
 8000c3e:	4924      	ldr	r1, [pc, #144]	@ (8000cd0 <CANSPI_Transmit+0xe8>)
 8000c40:	2040      	movs	r0, #64	@ 0x40
 8000c42:	f000 fa63 	bl	800110c <MCP2515_LoadTxSequence>

    /* Request to transmit */
    MCP2515_RequestToSend(MCP2515_RTS_TX0);
 8000c46:	2081      	movs	r0, #129	@ 0x81
 8000c48:	f000 fa8a 	bl	8001160 <MCP2515_RequestToSend>

    returnValue = 1;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	73fb      	strb	r3, [r7, #15]
 8000c50:	e038      	b.n	8000cc4 <CANSPI_Transmit+0xdc>
  }
  else if (ctrlStatus.TXB1REQ != 1)
 8000c52:	4b20      	ldr	r3, [pc, #128]	@ (8000cd4 <CANSPI_Transmit+0xec>)
 8000c54:	781b      	ldrb	r3, [r3, #0]
 8000c56:	f003 0310 	and.w	r3, r3, #16
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d115      	bne.n	8000c8c <CANSPI_Transmit+0xa4>
  {
    convertCANid2Reg(tempCanMsg->frame.id, tempCanMsg->frame.idType, &idReg);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	6858      	ldr	r0, [r3, #4]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	4a19      	ldr	r2, [pc, #100]	@ (8000cd0 <CANSPI_Transmit+0xe8>)
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	f000 f90a 	bl	8000e84 <convertCANid2Reg>

    MCP2515_LoadTxSequence(MCP2515_LOAD_TXB1SIDH, &(idReg.tempSIDH), tempCanMsg->frame.dlc, &(tempCanMsg->frame.data0));
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	7a1a      	ldrb	r2, [r3, #8]
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	3309      	adds	r3, #9
 8000c78:	4915      	ldr	r1, [pc, #84]	@ (8000cd0 <CANSPI_Transmit+0xe8>)
 8000c7a:	2042      	movs	r0, #66	@ 0x42
 8000c7c:	f000 fa46 	bl	800110c <MCP2515_LoadTxSequence>
    MCP2515_RequestToSend(MCP2515_RTS_TX1);
 8000c80:	2082      	movs	r0, #130	@ 0x82
 8000c82:	f000 fa6d 	bl	8001160 <MCP2515_RequestToSend>

    returnValue = 1;
 8000c86:	2301      	movs	r3, #1
 8000c88:	73fb      	strb	r3, [r7, #15]
 8000c8a:	e01b      	b.n	8000cc4 <CANSPI_Transmit+0xdc>
  }
  else if (ctrlStatus.TXB2REQ != 1)
 8000c8c:	4b11      	ldr	r3, [pc, #68]	@ (8000cd4 <CANSPI_Transmit+0xec>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d114      	bne.n	8000cc4 <CANSPI_Transmit+0xdc>
  {
    convertCANid2Reg(tempCanMsg->frame.id, tempCanMsg->frame.idType, &idReg);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6858      	ldr	r0, [r3, #4]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	4a0b      	ldr	r2, [pc, #44]	@ (8000cd0 <CANSPI_Transmit+0xe8>)
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	f000 f8ed 	bl	8000e84 <convertCANid2Reg>

    MCP2515_LoadTxSequence(MCP2515_LOAD_TXB2SIDH, &(idReg.tempSIDH), tempCanMsg->frame.dlc, &(tempCanMsg->frame.data0));
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	7a1a      	ldrb	r2, [r3, #8]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	3309      	adds	r3, #9
 8000cb2:	4907      	ldr	r1, [pc, #28]	@ (8000cd0 <CANSPI_Transmit+0xe8>)
 8000cb4:	2044      	movs	r0, #68	@ 0x44
 8000cb6:	f000 fa29 	bl	800110c <MCP2515_LoadTxSequence>
    MCP2515_RequestToSend(MCP2515_RTS_TX2);
 8000cba:	2084      	movs	r0, #132	@ 0x84
 8000cbc:	f000 fa50 	bl	8001160 <MCP2515_RequestToSend>

    returnValue = 1;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	73fb      	strb	r3, [r7, #15]
  }

  return (returnValue);
 8000cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3710      	adds	r7, #16
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	200001fc 	.word	0x200001fc
 8000cd4:	200001f8 	.word	0x200001f8

08000cd8 <CANSPI_Receive>:

/* Receive CAN message */
uint8_t CANSPI_Receive(uCAN_MSG *tempCanMsg)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b088      	sub	sp, #32
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  uint8_t returnValue = 0;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	77fb      	strb	r3, [r7, #31]
  rx_reg_t rxReg;
  ctrl_rx_status_t rxStatus;

  rxStatus.ctrl_rx_status = MCP2515_GetRxStatus();
 8000ce4:	f000 fa72 	bl	80011cc <MCP2515_GetRxStatus>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	733b      	strb	r3, [r7, #12]

  /* Check receive buffer */
  if (rxStatus.rxBuffer != 0)
 8000cec:	7b3b      	ldrb	r3, [r7, #12]
 8000cee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d066      	beq.n	8000dc6 <CANSPI_Receive+0xee>
  {
    /* finding buffer which has a message */
    if ((rxStatus.rxBuffer == MSG_IN_RXB0)|(rxStatus.rxBuffer == MSG_IN_BOTH_BUFFERS))
 8000cf8:	7b3b      	ldrb	r3, [r7, #12]
 8000cfa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	2b40      	cmp	r3, #64	@ 0x40
 8000d02:	bf0c      	ite	eq
 8000d04:	2301      	moveq	r3, #1
 8000d06:	2300      	movne	r3, #0
 8000d08:	b2da      	uxtb	r2, r3
 8000d0a:	7b3b      	ldrb	r3, [r7, #12]
 8000d0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	2bc0      	cmp	r3, #192	@ 0xc0
 8000d14:	bf0c      	ite	eq
 8000d16:	2301      	moveq	r3, #1
 8000d18:	2300      	movne	r3, #0
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d007      	beq.n	8000d34 <CANSPI_Receive+0x5c>
    {
      MCP2515_ReadRxSequence(MCP2515_READ_RXB0SIDH, rxReg.rx_reg_array, sizeof(rxReg.rx_reg_array));
 8000d24:	f107 0310 	add.w	r3, r7, #16
 8000d28:	220d      	movs	r2, #13
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	2090      	movs	r0, #144	@ 0x90
 8000d2e:	f000 f97d 	bl	800102c <MCP2515_ReadRxSequence>
 8000d32:	e00c      	b.n	8000d4e <CANSPI_Receive+0x76>
    }
    else if (rxStatus.rxBuffer == MSG_IN_RXB1)
 8000d34:	7b3b      	ldrb	r3, [r7, #12]
 8000d36:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000d3a:	b2db      	uxtb	r3, r3
 8000d3c:	2b80      	cmp	r3, #128	@ 0x80
 8000d3e:	d106      	bne.n	8000d4e <CANSPI_Receive+0x76>
    {
      MCP2515_ReadRxSequence(MCP2515_READ_RXB1SIDH, rxReg.rx_reg_array, sizeof(rxReg.rx_reg_array));
 8000d40:	f107 0310 	add.w	r3, r7, #16
 8000d44:	220d      	movs	r2, #13
 8000d46:	4619      	mov	r1, r3
 8000d48:	2094      	movs	r0, #148	@ 0x94
 8000d4a:	f000 f96f 	bl	800102c <MCP2515_ReadRxSequence>
    }

    /* if the message is extended CAN type */
    if (rxStatus.msgType == dEXTENDED_CAN_MSG_ID_2_0B)
 8000d4e:	7b3b      	ldrb	r3, [r7, #12]
 8000d50:	f003 0318 	and.w	r3, r3, #24
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	2b10      	cmp	r3, #16
 8000d58:	d10c      	bne.n	8000d74 <CANSPI_Receive+0x9c>
    {
      tempCanMsg->frame.idType = (uint8_t) dEXTENDED_CAN_MSG_ID_2_0B;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	2202      	movs	r2, #2
 8000d5e:	701a      	strb	r2, [r3, #0]
      tempCanMsg->frame.id = convertReg2ExtendedCANid(rxReg.RXBnEID8, rxReg.RXBnEID0, rxReg.RXBnSIDH, rxReg.RXBnSIDL);
 8000d60:	7cb8      	ldrb	r0, [r7, #18]
 8000d62:	7cf9      	ldrb	r1, [r7, #19]
 8000d64:	7c3a      	ldrb	r2, [r7, #16]
 8000d66:	7c7b      	ldrb	r3, [r7, #17]
 8000d68:	f000 f832 	bl	8000dd0 <convertReg2ExtendedCANid>
 8000d6c:	4602      	mov	r2, r0
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	605a      	str	r2, [r3, #4]
 8000d72:	e00b      	b.n	8000d8c <CANSPI_Receive+0xb4>
    }
    else
    {
      /* Standard type */
      tempCanMsg->frame.idType = (uint8_t) dSTANDARD_CAN_MSG_ID_2_0B;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2201      	movs	r2, #1
 8000d78:	701a      	strb	r2, [r3, #0]
      tempCanMsg->frame.id = convertReg2StandardCANid(rxReg.RXBnSIDH, rxReg.RXBnSIDL);
 8000d7a:	7c3b      	ldrb	r3, [r7, #16]
 8000d7c:	7c7a      	ldrb	r2, [r7, #17]
 8000d7e:	4611      	mov	r1, r2
 8000d80:	4618      	mov	r0, r3
 8000d82:	f000 f863 	bl	8000e4c <convertReg2StandardCANid>
 8000d86:	4602      	mov	r2, r0
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	605a      	str	r2, [r3, #4]
    }

    tempCanMsg->frame.dlc   = rxReg.RXBnDLC;
 8000d8c:	7d3a      	ldrb	r2, [r7, #20]
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	721a      	strb	r2, [r3, #8]
    tempCanMsg->frame.data0 = rxReg.RXBnD0;
 8000d92:	7d7a      	ldrb	r2, [r7, #21]
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	725a      	strb	r2, [r3, #9]
    tempCanMsg->frame.data1 = rxReg.RXBnD1;
 8000d98:	7dba      	ldrb	r2, [r7, #22]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	729a      	strb	r2, [r3, #10]
    tempCanMsg->frame.data2 = rxReg.RXBnD2;
 8000d9e:	7dfa      	ldrb	r2, [r7, #23]
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	72da      	strb	r2, [r3, #11]
    tempCanMsg->frame.data3 = rxReg.RXBnD3;
 8000da4:	7e3a      	ldrb	r2, [r7, #24]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	731a      	strb	r2, [r3, #12]
    tempCanMsg->frame.data4 = rxReg.RXBnD4;
 8000daa:	7e7a      	ldrb	r2, [r7, #25]
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	735a      	strb	r2, [r3, #13]
    tempCanMsg->frame.data5 = rxReg.RXBnD5;
 8000db0:	7eba      	ldrb	r2, [r7, #26]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	739a      	strb	r2, [r3, #14]
    tempCanMsg->frame.data6 = rxReg.RXBnD6;
 8000db6:	7efa      	ldrb	r2, [r7, #27]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	73da      	strb	r2, [r3, #15]
    tempCanMsg->frame.data7 = rxReg.RXBnD7;
 8000dbc:	7f3a      	ldrb	r2, [r7, #28]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	741a      	strb	r2, [r3, #16]

    returnValue = 1;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	77fb      	strb	r3, [r7, #31]
  }

  return (returnValue);
 8000dc6:	7ffb      	ldrb	r3, [r7, #31]
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	3720      	adds	r7, #32
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <convertReg2ExtendedCANid>:
  return (returnValue);
}

/* convert register value to extended CAN ID */
static uint32_t convertReg2ExtendedCANid(uint8_t tempRXBn_EIDH, uint8_t tempRXBn_EIDL, uint8_t tempRXBn_SIDH, uint8_t tempRXBn_SIDL)
{
 8000dd0:	b490      	push	{r4, r7}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4604      	mov	r4, r0
 8000dd8:	4608      	mov	r0, r1
 8000dda:	4611      	mov	r1, r2
 8000ddc:	461a      	mov	r2, r3
 8000dde:	4623      	mov	r3, r4
 8000de0:	71fb      	strb	r3, [r7, #7]
 8000de2:	4603      	mov	r3, r0
 8000de4:	71bb      	strb	r3, [r7, #6]
 8000de6:	460b      	mov	r3, r1
 8000de8:	717b      	strb	r3, [r7, #5]
 8000dea:	4613      	mov	r3, r2
 8000dec:	713b      	strb	r3, [r7, #4]
  uint32_t returnValue = 0;
 8000dee:	2300      	movs	r3, #0
 8000df0:	617b      	str	r3, [r7, #20]
  uint32_t ConvertedID = 0;
 8000df2:	2300      	movs	r3, #0
 8000df4:	613b      	str	r3, [r7, #16]
  uint8_t CAN_standardLo_ID_lo2bits;
  uint8_t CAN_standardLo_ID_hi3bits;

  CAN_standardLo_ID_lo2bits = (tempRXBn_SIDL & 0x03);
 8000df6:	793b      	ldrb	r3, [r7, #4]
 8000df8:	f003 0303 	and.w	r3, r3, #3
 8000dfc:	73fb      	strb	r3, [r7, #15]
  CAN_standardLo_ID_hi3bits = (tempRXBn_SIDL >> 5);
 8000dfe:	793b      	ldrb	r3, [r7, #4]
 8000e00:	095b      	lsrs	r3, r3, #5
 8000e02:	73bb      	strb	r3, [r7, #14]
  ConvertedID = (tempRXBn_SIDH << 3);
 8000e04:	797b      	ldrb	r3, [r7, #5]
 8000e06:	00db      	lsls	r3, r3, #3
 8000e08:	613b      	str	r3, [r7, #16]
  ConvertedID = ConvertedID + CAN_standardLo_ID_hi3bits;
 8000e0a:	7bbb      	ldrb	r3, [r7, #14]
 8000e0c:	693a      	ldr	r2, [r7, #16]
 8000e0e:	4413      	add	r3, r2
 8000e10:	613b      	str	r3, [r7, #16]
  ConvertedID = (ConvertedID << 2);
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	613b      	str	r3, [r7, #16]
  ConvertedID = ConvertedID + CAN_standardLo_ID_lo2bits;
 8000e18:	7bfb      	ldrb	r3, [r7, #15]
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	613b      	str	r3, [r7, #16]
  ConvertedID = (ConvertedID << 8);
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	021b      	lsls	r3, r3, #8
 8000e24:	613b      	str	r3, [r7, #16]
  ConvertedID = ConvertedID + tempRXBn_EIDH;
 8000e26:	79fb      	ldrb	r3, [r7, #7]
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	613b      	str	r3, [r7, #16]
  ConvertedID = (ConvertedID << 8);
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	021b      	lsls	r3, r3, #8
 8000e32:	613b      	str	r3, [r7, #16]
  ConvertedID = ConvertedID + tempRXBn_EIDL;
 8000e34:	79bb      	ldrb	r3, [r7, #6]
 8000e36:	693a      	ldr	r2, [r7, #16]
 8000e38:	4413      	add	r3, r2
 8000e3a:	613b      	str	r3, [r7, #16]
  returnValue = ConvertedID;
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	617b      	str	r3, [r7, #20]
  return (returnValue);
 8000e40:	697b      	ldr	r3, [r7, #20]
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3718      	adds	r7, #24
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bc90      	pop	{r4, r7}
 8000e4a:	4770      	bx	lr

08000e4c <convertReg2StandardCANid>:

/* convert register value to standard CAN ID */
static uint32_t convertReg2StandardCANid(uint8_t tempRXBn_SIDH, uint8_t tempRXBn_SIDL)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b085      	sub	sp, #20
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	460a      	mov	r2, r1
 8000e56:	71fb      	strb	r3, [r7, #7]
 8000e58:	4613      	mov	r3, r2
 8000e5a:	71bb      	strb	r3, [r7, #6]
  uint32_t returnValue = 0;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	60fb      	str	r3, [r7, #12]
  uint32_t ConvertedID;

  ConvertedID = (tempRXBn_SIDH << 3);
 8000e60:	79fb      	ldrb	r3, [r7, #7]
 8000e62:	00db      	lsls	r3, r3, #3
 8000e64:	60bb      	str	r3, [r7, #8]
  ConvertedID = ConvertedID + (tempRXBn_SIDL >> 5);
 8000e66:	79bb      	ldrb	r3, [r7, #6]
 8000e68:	095b      	lsrs	r3, r3, #5
 8000e6a:	b2db      	uxtb	r3, r3
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	68bb      	ldr	r3, [r7, #8]
 8000e70:	4413      	add	r3, r2
 8000e72:	60bb      	str	r3, [r7, #8]
  returnValue = ConvertedID;
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	60fb      	str	r3, [r7, #12]

  return (returnValue);
 8000e78:	68fb      	ldr	r3, [r7, #12]
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3714      	adds	r7, #20
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bc80      	pop	{r7}
 8000e82:	4770      	bx	lr

08000e84 <convertCANid2Reg>:

/* convert CAN ID to register value */
static void convertCANid2Reg(uint32_t tempPassedInID, uint8_t canIdType, id_reg_t *passedIdReg)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b087      	sub	sp, #28
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	607a      	str	r2, [r7, #4]
 8000e90:	72fb      	strb	r3, [r7, #11]
  uint8_t wipSIDL = 0;
 8000e92:	2300      	movs	r3, #0
 8000e94:	75fb      	strb	r3, [r7, #23]

  if (canIdType == dEXTENDED_CAN_MSG_ID_2_0B)
 8000e96:	7afb      	ldrb	r3, [r7, #11]
 8000e98:	2b02      	cmp	r3, #2
 8000e9a:	d12e      	bne.n	8000efa <convertCANid2Reg+0x76>
  {
    //EID0
    passedIdReg->tempEID0 = 0xFF & tempPassedInID;
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	b2da      	uxtb	r2, r3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	70da      	strb	r2, [r3, #3]
    tempPassedInID = tempPassedInID >> 8;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	0a1b      	lsrs	r3, r3, #8
 8000ea8:	60fb      	str	r3, [r7, #12]

    //EID8
    passedIdReg->tempEID8 = 0xFF & tempPassedInID;
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	b2da      	uxtb	r2, r3
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	709a      	strb	r2, [r3, #2]
    tempPassedInID = tempPassedInID >> 8;
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	0a1b      	lsrs	r3, r3, #8
 8000eb6:	60fb      	str	r3, [r7, #12]

    //SIDL
    wipSIDL = 0x03 & tempPassedInID;
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	f003 0303 	and.w	r3, r3, #3
 8000ec0:	75fb      	strb	r3, [r7, #23]
    tempPassedInID = tempPassedInID << 3;
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	00db      	lsls	r3, r3, #3
 8000ec6:	60fb      	str	r3, [r7, #12]
    wipSIDL = (0xE0 & tempPassedInID) + wipSIDL;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	f023 031f 	bic.w	r3, r3, #31
 8000ed0:	b2da      	uxtb	r2, r3
 8000ed2:	7dfb      	ldrb	r3, [r7, #23]
 8000ed4:	4413      	add	r3, r2
 8000ed6:	75fb      	strb	r3, [r7, #23]
    wipSIDL = wipSIDL + 0x08;
 8000ed8:	7dfb      	ldrb	r3, [r7, #23]
 8000eda:	3308      	adds	r3, #8
 8000edc:	75fb      	strb	r3, [r7, #23]
    passedIdReg->tempSIDL = 0xEB & wipSIDL;
 8000ede:	7dfb      	ldrb	r3, [r7, #23]
 8000ee0:	f023 0314 	bic.w	r3, r3, #20
 8000ee4:	b2da      	uxtb	r2, r3
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	705a      	strb	r2, [r3, #1]

    //SIDH
    tempPassedInID = tempPassedInID >> 8;
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	0a1b      	lsrs	r3, r3, #8
 8000eee:	60fb      	str	r3, [r7, #12]
    passedIdReg->tempSIDH = 0xFF & tempPassedInID;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	b2da      	uxtb	r2, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	701a      	strb	r2, [r3, #0]
    tempPassedInID = tempPassedInID << 5;
    passedIdReg->tempSIDL = 0xFF & tempPassedInID;
    tempPassedInID = tempPassedInID >> 8;
    passedIdReg->tempSIDH = 0xFF & tempPassedInID;
  }
}
 8000ef8:	e013      	b.n	8000f22 <convertCANid2Reg+0x9e>
    passedIdReg->tempEID8 = 0;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2200      	movs	r2, #0
 8000efe:	709a      	strb	r2, [r3, #2]
    passedIdReg->tempEID0 = 0;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	2200      	movs	r2, #0
 8000f04:	70da      	strb	r2, [r3, #3]
    tempPassedInID = tempPassedInID << 5;
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	015b      	lsls	r3, r3, #5
 8000f0a:	60fb      	str	r3, [r7, #12]
    passedIdReg->tempSIDL = 0xFF & tempPassedInID;
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	b2da      	uxtb	r2, r3
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	705a      	strb	r2, [r3, #1]
    tempPassedInID = tempPassedInID >> 8;
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	0a1b      	lsrs	r3, r3, #8
 8000f18:	60fb      	str	r3, [r7, #12]
    passedIdReg->tempSIDH = 0xFF & tempPassedInID;
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	b2da      	uxtb	r2, r3
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	701a      	strb	r2, [r3, #0]
}
 8000f22:	bf00      	nop
 8000f24:	371c      	adds	r7, #28
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bc80      	pop	{r7}
 8000f2a:	4770      	bx	lr

08000f2c <MCP2515_Initialize>:
static uint8_t SPI_Rx(void);
static void SPI_RxBuffer(uint8_t *buffer, uint8_t length);

/* initialize MCP2515 */
bool MCP2515_Initialize(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
  MCP2515_CS_HIGH();
 8000f32:	2201      	movs	r2, #1
 8000f34:	2110      	movs	r1, #16
 8000f36:	480c      	ldr	r0, [pc, #48]	@ (8000f68 <MCP2515_Initialize+0x3c>)
 8000f38:	f001 f98a 	bl	8002250 <HAL_GPIO_WritePin>

  uint8_t loop = 10;
 8000f3c:	230a      	movs	r3, #10
 8000f3e:	71fb      	strb	r3, [r7, #7]

  do {
    /* check SPI Ready */
    if(HAL_SPI_GetState(SPI_CAN) == HAL_SPI_STATE_READY)
 8000f40:	480a      	ldr	r0, [pc, #40]	@ (8000f6c <MCP2515_Initialize+0x40>)
 8000f42:	f002 fa37 	bl	80033b4 <HAL_SPI_GetState>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d101      	bne.n	8000f50 <MCP2515_Initialize+0x24>
      return true;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	e006      	b.n	8000f5e <MCP2515_Initialize+0x32>

    loop--;
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	3b01      	subs	r3, #1
 8000f54:	71fb      	strb	r3, [r7, #7]
  } while(loop > 0);
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d1f1      	bne.n	8000f40 <MCP2515_Initialize+0x14>

  return false;
 8000f5c:	2300      	movs	r3, #0
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40010800 	.word	0x40010800
 8000f6c:	2000048c 	.word	0x2000048c

08000f70 <MCP2515_SetConfigMode>:

/* change mode as configuration mode */
bool MCP2515_SetConfigMode(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
  /* configure CANCTRL Register */
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x80);
 8000f76:	2180      	movs	r1, #128	@ 0x80
 8000f78:	200f      	movs	r0, #15
 8000f7a:	f000 f879 	bl	8001070 <MCP2515_WriteByte>

  uint8_t loop = 10;
 8000f7e:	230a      	movs	r3, #10
 8000f80:	71fb      	strb	r3, [r7, #7]

  do {
    /* confirm mode configuration */
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x80)
 8000f82:	200e      	movs	r0, #14
 8000f84:	f000 f830 	bl	8000fe8 <MCP2515_ReadByte>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8000f8e:	2b80      	cmp	r3, #128	@ 0x80
 8000f90:	d101      	bne.n	8000f96 <MCP2515_SetConfigMode+0x26>
      return true;
 8000f92:	2301      	movs	r3, #1
 8000f94:	e006      	b.n	8000fa4 <MCP2515_SetConfigMode+0x34>

    loop--;
 8000f96:	79fb      	ldrb	r3, [r7, #7]
 8000f98:	3b01      	subs	r3, #1
 8000f9a:	71fb      	strb	r3, [r7, #7]
  } while(loop > 0);
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d1ef      	bne.n	8000f82 <MCP2515_SetConfigMode+0x12>

  return false;
 8000fa2:	2300      	movs	r3, #0
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <MCP2515_SetNormalMode>:

/* change mode as normal mode */
bool MCP2515_SetNormalMode(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b082      	sub	sp, #8
 8000fb0:	af00      	add	r7, sp, #0
  /* configure CANCTRL Register */
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x00);
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	200f      	movs	r0, #15
 8000fb6:	f000 f85b 	bl	8001070 <MCP2515_WriteByte>

  uint8_t loop = 10;
 8000fba:	230a      	movs	r3, #10
 8000fbc:	71fb      	strb	r3, [r7, #7]

  do {
    /* confirm mode configuration */
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x00)
 8000fbe:	200e      	movs	r0, #14
 8000fc0:	f000 f812 	bl	8000fe8 <MCP2515_ReadByte>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d101      	bne.n	8000fd2 <MCP2515_SetNormalMode+0x26>
      return true;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e006      	b.n	8000fe0 <MCP2515_SetNormalMode+0x34>

    loop--;
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	3b01      	subs	r3, #1
 8000fd6:	71fb      	strb	r3, [r7, #7]
  } while(loop > 0);
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d1ef      	bne.n	8000fbe <MCP2515_SetNormalMode+0x12>

  return false;
 8000fde:	2300      	movs	r3, #0
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <MCP2515_ReadByte>:
  MCP2515_CS_HIGH();
}

/* read single byte */
uint8_t MCP2515_ReadByte (uint8_t address)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
  uint8_t retVal;

  MCP2515_CS_LOW();
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2110      	movs	r1, #16
 8000ff6:	480c      	ldr	r0, [pc, #48]	@ (8001028 <MCP2515_ReadByte+0x40>)
 8000ff8:	f001 f92a 	bl	8002250 <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_READ);
 8000ffc:	2003      	movs	r0, #3
 8000ffe:	f000 f901 	bl	8001204 <SPI_Tx>
  SPI_Tx(address);
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	4618      	mov	r0, r3
 8001006:	f000 f8fd 	bl	8001204 <SPI_Tx>
  retVal = SPI_Rx();
 800100a:	f000 f921 	bl	8001250 <SPI_Rx>
 800100e:	4603      	mov	r3, r0
 8001010:	73fb      	strb	r3, [r7, #15]

  MCP2515_CS_HIGH();
 8001012:	2201      	movs	r2, #1
 8001014:	2110      	movs	r1, #16
 8001016:	4804      	ldr	r0, [pc, #16]	@ (8001028 <MCP2515_ReadByte+0x40>)
 8001018:	f001 f91a 	bl	8002250 <HAL_GPIO_WritePin>

  return retVal;
 800101c:	7bfb      	ldrb	r3, [r7, #15]
}
 800101e:	4618      	mov	r0, r3
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40010800 	.word	0x40010800

0800102c <MCP2515_ReadRxSequence>:

/* read buffer */
void MCP2515_ReadRxSequence(uint8_t instruction, uint8_t *data, uint8_t length)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	4603      	mov	r3, r0
 8001034:	6039      	str	r1, [r7, #0]
 8001036:	71fb      	strb	r3, [r7, #7]
 8001038:	4613      	mov	r3, r2
 800103a:	71bb      	strb	r3, [r7, #6]
  MCP2515_CS_LOW();
 800103c:	2200      	movs	r2, #0
 800103e:	2110      	movs	r1, #16
 8001040:	480a      	ldr	r0, [pc, #40]	@ (800106c <MCP2515_ReadRxSequence+0x40>)
 8001042:	f001 f905 	bl	8002250 <HAL_GPIO_WritePin>

  SPI_Tx(instruction);
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	4618      	mov	r0, r3
 800104a:	f000 f8db 	bl	8001204 <SPI_Tx>
  SPI_RxBuffer(data, length);
 800104e:	79bb      	ldrb	r3, [r7, #6]
 8001050:	4619      	mov	r1, r3
 8001052:	6838      	ldr	r0, [r7, #0]
 8001054:	f000 f90c 	bl	8001270 <SPI_RxBuffer>

  MCP2515_CS_HIGH();
 8001058:	2201      	movs	r2, #1
 800105a:	2110      	movs	r1, #16
 800105c:	4803      	ldr	r0, [pc, #12]	@ (800106c <MCP2515_ReadRxSequence+0x40>)
 800105e:	f001 f8f7 	bl	8002250 <HAL_GPIO_WritePin>
}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40010800 	.word	0x40010800

08001070 <MCP2515_WriteByte>:

/* write single byte */
void MCP2515_WriteByte(uint8_t address, uint8_t data)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	460a      	mov	r2, r1
 800107a:	71fb      	strb	r3, [r7, #7]
 800107c:	4613      	mov	r3, r2
 800107e:	71bb      	strb	r3, [r7, #6]
  MCP2515_CS_LOW();
 8001080:	2200      	movs	r2, #0
 8001082:	2110      	movs	r1, #16
 8001084:	480b      	ldr	r0, [pc, #44]	@ (80010b4 <MCP2515_WriteByte+0x44>)
 8001086:	f001 f8e3 	bl	8002250 <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_WRITE);
 800108a:	2002      	movs	r0, #2
 800108c:	f000 f8ba 	bl	8001204 <SPI_Tx>
  SPI_Tx(address);
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f8b6 	bl	8001204 <SPI_Tx>
  SPI_Tx(data);
 8001098:	79bb      	ldrb	r3, [r7, #6]
 800109a:	4618      	mov	r0, r3
 800109c:	f000 f8b2 	bl	8001204 <SPI_Tx>

  MCP2515_CS_HIGH();
 80010a0:	2201      	movs	r2, #1
 80010a2:	2110      	movs	r1, #16
 80010a4:	4803      	ldr	r0, [pc, #12]	@ (80010b4 <MCP2515_WriteByte+0x44>)
 80010a6:	f001 f8d3 	bl	8002250 <HAL_GPIO_WritePin>
}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40010800 	.word	0x40010800

080010b8 <MCP2515_WriteByteSequence>:

/* write buffer */
void MCP2515_WriteByteSequence(uint8_t startAddress, uint8_t endAddress, uint8_t *data)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	603a      	str	r2, [r7, #0]
 80010c2:	71fb      	strb	r3, [r7, #7]
 80010c4:	460b      	mov	r3, r1
 80010c6:	71bb      	strb	r3, [r7, #6]
  MCP2515_CS_LOW();
 80010c8:	2200      	movs	r2, #0
 80010ca:	2110      	movs	r1, #16
 80010cc:	480e      	ldr	r0, [pc, #56]	@ (8001108 <MCP2515_WriteByteSequence+0x50>)
 80010ce:	f001 f8bf 	bl	8002250 <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_WRITE);
 80010d2:	2002      	movs	r0, #2
 80010d4:	f000 f896 	bl	8001204 <SPI_Tx>
  SPI_Tx(startAddress);
 80010d8:	79fb      	ldrb	r3, [r7, #7]
 80010da:	4618      	mov	r0, r3
 80010dc:	f000 f892 	bl	8001204 <SPI_Tx>
  SPI_TxBuffer(data, (endAddress - startAddress + 1));
 80010e0:	79ba      	ldrb	r2, [r7, #6]
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	3301      	adds	r3, #1
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	4619      	mov	r1, r3
 80010ee:	6838      	ldr	r0, [r7, #0]
 80010f0:	f000 f89a 	bl	8001228 <SPI_TxBuffer>

  MCP2515_CS_HIGH();
 80010f4:	2201      	movs	r2, #1
 80010f6:	2110      	movs	r1, #16
 80010f8:	4803      	ldr	r0, [pc, #12]	@ (8001108 <MCP2515_WriteByteSequence+0x50>)
 80010fa:	f001 f8a9 	bl	8002250 <HAL_GPIO_WritePin>
}
 80010fe:	bf00      	nop
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	40010800 	.word	0x40010800

0800110c <MCP2515_LoadTxSequence>:

/* write to TxBuffer */
void MCP2515_LoadTxSequence(uint8_t instruction, uint8_t *idReg, uint8_t dlc, uint8_t *data)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	60b9      	str	r1, [r7, #8]
 8001114:	607b      	str	r3, [r7, #4]
 8001116:	4603      	mov	r3, r0
 8001118:	73fb      	strb	r3, [r7, #15]
 800111a:	4613      	mov	r3, r2
 800111c:	73bb      	strb	r3, [r7, #14]
  MCP2515_CS_LOW();
 800111e:	2200      	movs	r2, #0
 8001120:	2110      	movs	r1, #16
 8001122:	480e      	ldr	r0, [pc, #56]	@ (800115c <MCP2515_LoadTxSequence+0x50>)
 8001124:	f001 f894 	bl	8002250 <HAL_GPIO_WritePin>

  SPI_Tx(instruction);
 8001128:	7bfb      	ldrb	r3, [r7, #15]
 800112a:	4618      	mov	r0, r3
 800112c:	f000 f86a 	bl	8001204 <SPI_Tx>
  SPI_TxBuffer(idReg, 4);
 8001130:	2104      	movs	r1, #4
 8001132:	68b8      	ldr	r0, [r7, #8]
 8001134:	f000 f878 	bl	8001228 <SPI_TxBuffer>
  SPI_Tx(dlc);
 8001138:	7bbb      	ldrb	r3, [r7, #14]
 800113a:	4618      	mov	r0, r3
 800113c:	f000 f862 	bl	8001204 <SPI_Tx>
  SPI_TxBuffer(data, dlc);
 8001140:	7bbb      	ldrb	r3, [r7, #14]
 8001142:	4619      	mov	r1, r3
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f000 f86f 	bl	8001228 <SPI_TxBuffer>

  MCP2515_CS_HIGH();
 800114a:	2201      	movs	r2, #1
 800114c:	2110      	movs	r1, #16
 800114e:	4803      	ldr	r0, [pc, #12]	@ (800115c <MCP2515_LoadTxSequence+0x50>)
 8001150:	f001 f87e 	bl	8002250 <HAL_GPIO_WritePin>
}
 8001154:	bf00      	nop
 8001156:	3710      	adds	r7, #16
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40010800 	.word	0x40010800

08001160 <MCP2515_RequestToSend>:
  MCP2515_CS_HIGH();
}

/* request to send */
void MCP2515_RequestToSend(uint8_t instruction)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	71fb      	strb	r3, [r7, #7]
  MCP2515_CS_LOW();
 800116a:	2200      	movs	r2, #0
 800116c:	2110      	movs	r1, #16
 800116e:	4808      	ldr	r0, [pc, #32]	@ (8001190 <MCP2515_RequestToSend+0x30>)
 8001170:	f001 f86e 	bl	8002250 <HAL_GPIO_WritePin>

  SPI_Tx(instruction);
 8001174:	79fb      	ldrb	r3, [r7, #7]
 8001176:	4618      	mov	r0, r3
 8001178:	f000 f844 	bl	8001204 <SPI_Tx>

  MCP2515_CS_HIGH();
 800117c:	2201      	movs	r2, #1
 800117e:	2110      	movs	r1, #16
 8001180:	4803      	ldr	r0, [pc, #12]	@ (8001190 <MCP2515_RequestToSend+0x30>)
 8001182:	f001 f865 	bl	8002250 <HAL_GPIO_WritePin>
}
 8001186:	bf00      	nop
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	40010800 	.word	0x40010800

08001194 <MCP2515_ReadStatus>:

/* read status */
uint8_t MCP2515_ReadStatus(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
  uint8_t retVal;

  MCP2515_CS_LOW();
 800119a:	2200      	movs	r2, #0
 800119c:	2110      	movs	r1, #16
 800119e:	480a      	ldr	r0, [pc, #40]	@ (80011c8 <MCP2515_ReadStatus+0x34>)
 80011a0:	f001 f856 	bl	8002250 <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_READ_STATUS);
 80011a4:	20a0      	movs	r0, #160	@ 0xa0
 80011a6:	f000 f82d 	bl	8001204 <SPI_Tx>
  retVal = SPI_Rx();
 80011aa:	f000 f851 	bl	8001250 <SPI_Rx>
 80011ae:	4603      	mov	r3, r0
 80011b0:	71fb      	strb	r3, [r7, #7]

  MCP2515_CS_HIGH();
 80011b2:	2201      	movs	r2, #1
 80011b4:	2110      	movs	r1, #16
 80011b6:	4804      	ldr	r0, [pc, #16]	@ (80011c8 <MCP2515_ReadStatus+0x34>)
 80011b8:	f001 f84a 	bl	8002250 <HAL_GPIO_WritePin>

  return retVal;
 80011bc:	79fb      	ldrb	r3, [r7, #7]
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40010800 	.word	0x40010800

080011cc <MCP2515_GetRxStatus>:

/* read RX STATUS register */
uint8_t MCP2515_GetRxStatus(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
  uint8_t retVal;

  MCP2515_CS_LOW();
 80011d2:	2200      	movs	r2, #0
 80011d4:	2110      	movs	r1, #16
 80011d6:	480a      	ldr	r0, [pc, #40]	@ (8001200 <MCP2515_GetRxStatus+0x34>)
 80011d8:	f001 f83a 	bl	8002250 <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_RX_STATUS);
 80011dc:	20b0      	movs	r0, #176	@ 0xb0
 80011de:	f000 f811 	bl	8001204 <SPI_Tx>
  retVal = SPI_Rx();
 80011e2:	f000 f835 	bl	8001250 <SPI_Rx>
 80011e6:	4603      	mov	r3, r0
 80011e8:	71fb      	strb	r3, [r7, #7]

  MCP2515_CS_HIGH();
 80011ea:	2201      	movs	r2, #1
 80011ec:	2110      	movs	r1, #16
 80011ee:	4804      	ldr	r0, [pc, #16]	@ (8001200 <MCP2515_GetRxStatus+0x34>)
 80011f0:	f001 f82e 	bl	8002250 <HAL_GPIO_WritePin>

  return retVal;
 80011f4:	79fb      	ldrb	r3, [r7, #7]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40010800 	.word	0x40010800

08001204 <SPI_Tx>:
  MCP2515_CS_HIGH();
}

/* SPI Tx wrapper function  */
static void SPI_Tx(uint8_t data)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(SPI_CAN, &data, 1, SPI_TIMEOUT);
 800120e:	1df9      	adds	r1, r7, #7
 8001210:	230a      	movs	r3, #10
 8001212:	2201      	movs	r2, #1
 8001214:	4803      	ldr	r0, [pc, #12]	@ (8001224 <SPI_Tx+0x20>)
 8001216:	f001 fcc7 	bl	8002ba8 <HAL_SPI_Transmit>
}
 800121a:	bf00      	nop
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	2000048c 	.word	0x2000048c

08001228 <SPI_TxBuffer>:

/* SPI Tx wrapper function */
static void SPI_TxBuffer(uint8_t *buffer, uint8_t length)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	460b      	mov	r3, r1
 8001232:	70fb      	strb	r3, [r7, #3]
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);
 8001234:	78fb      	ldrb	r3, [r7, #3]
 8001236:	b29a      	uxth	r2, r3
 8001238:	230a      	movs	r3, #10
 800123a:	6879      	ldr	r1, [r7, #4]
 800123c:	4803      	ldr	r0, [pc, #12]	@ (800124c <SPI_TxBuffer+0x24>)
 800123e:	f001 fcb3 	bl	8002ba8 <HAL_SPI_Transmit>
}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	2000048c 	.word	0x2000048c

08001250 <SPI_Rx>:

/* SPI Rx wrapper function */
static uint8_t SPI_Rx(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
  uint8_t retVal;
  HAL_SPI_Receive(SPI_CAN, &retVal, 1, SPI_TIMEOUT);
 8001256:	1df9      	adds	r1, r7, #7
 8001258:	230a      	movs	r3, #10
 800125a:	2201      	movs	r2, #1
 800125c:	4803      	ldr	r0, [pc, #12]	@ (800126c <SPI_Rx+0x1c>)
 800125e:	f001 fde7 	bl	8002e30 <HAL_SPI_Receive>
  return retVal;
 8001262:	79fb      	ldrb	r3, [r7, #7]
}
 8001264:	4618      	mov	r0, r3
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	2000048c 	.word	0x2000048c

08001270 <SPI_RxBuffer>:

/* SPI Rx wrapper function */
static void SPI_RxBuffer(uint8_t *buffer, uint8_t length)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	460b      	mov	r3, r1
 800127a:	70fb      	strb	r3, [r7, #3]
  HAL_SPI_Receive(SPI_CAN, buffer, length, SPI_TIMEOUT);
 800127c:	78fb      	ldrb	r3, [r7, #3]
 800127e:	b29a      	uxth	r2, r3
 8001280:	230a      	movs	r3, #10
 8001282:	6879      	ldr	r1, [r7, #4]
 8001284:	4803      	ldr	r0, [pc, #12]	@ (8001294 <SPI_RxBuffer+0x24>)
 8001286:	f001 fdd3 	bl	8002e30 <HAL_SPI_Receive>
}
 800128a:	bf00      	nop
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	2000048c 	.word	0x2000048c

08001298 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b088      	sub	sp, #32
 800129c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129e:	f107 0310 	add.w	r3, r7, #16
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	609a      	str	r2, [r3, #8]
 80012aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ac:	4b27      	ldr	r3, [pc, #156]	@ (800134c <MX_GPIO_Init+0xb4>)
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	4a26      	ldr	r2, [pc, #152]	@ (800134c <MX_GPIO_Init+0xb4>)
 80012b2:	f043 0310 	orr.w	r3, r3, #16
 80012b6:	6193      	str	r3, [r2, #24]
 80012b8:	4b24      	ldr	r3, [pc, #144]	@ (800134c <MX_GPIO_Init+0xb4>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	f003 0310 	and.w	r3, r3, #16
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012c4:	4b21      	ldr	r3, [pc, #132]	@ (800134c <MX_GPIO_Init+0xb4>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	4a20      	ldr	r2, [pc, #128]	@ (800134c <MX_GPIO_Init+0xb4>)
 80012ca:	f043 0320 	orr.w	r3, r3, #32
 80012ce:	6193      	str	r3, [r2, #24]
 80012d0:	4b1e      	ldr	r3, [pc, #120]	@ (800134c <MX_GPIO_Init+0xb4>)
 80012d2:	699b      	ldr	r3, [r3, #24]
 80012d4:	f003 0320 	and.w	r3, r3, #32
 80012d8:	60bb      	str	r3, [r7, #8]
 80012da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012dc:	4b1b      	ldr	r3, [pc, #108]	@ (800134c <MX_GPIO_Init+0xb4>)
 80012de:	699b      	ldr	r3, [r3, #24]
 80012e0:	4a1a      	ldr	r2, [pc, #104]	@ (800134c <MX_GPIO_Init+0xb4>)
 80012e2:	f043 0304 	orr.w	r3, r3, #4
 80012e6:	6193      	str	r3, [r2, #24]
 80012e8:	4b18      	ldr	r3, [pc, #96]	@ (800134c <MX_GPIO_Init+0xb4>)
 80012ea:	699b      	ldr	r3, [r3, #24]
 80012ec:	f003 0304 	and.w	r3, r3, #4
 80012f0:	607b      	str	r3, [r7, #4]
 80012f2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80012f4:	2200      	movs	r2, #0
 80012f6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012fa:	4815      	ldr	r0, [pc, #84]	@ (8001350 <MX_GPIO_Init+0xb8>)
 80012fc:	f000 ffa8 	bl	8002250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_CS_GPIO_Port, CAN_CS_Pin, GPIO_PIN_RESET);
 8001300:	2200      	movs	r2, #0
 8001302:	2110      	movs	r1, #16
 8001304:	4813      	ldr	r0, [pc, #76]	@ (8001354 <MX_GPIO_Init+0xbc>)
 8001306:	f000 ffa3 	bl	8002250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800130a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800130e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001310:	2301      	movs	r3, #1
 8001312:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001314:	2300      	movs	r3, #0
 8001316:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001318:	2302      	movs	r3, #2
 800131a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800131c:	f107 0310 	add.w	r3, r7, #16
 8001320:	4619      	mov	r1, r3
 8001322:	480b      	ldr	r0, [pc, #44]	@ (8001350 <MX_GPIO_Init+0xb8>)
 8001324:	f000 fe10 	bl	8001f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_CS_Pin */
  GPIO_InitStruct.Pin = CAN_CS_Pin;
 8001328:	2310      	movs	r3, #16
 800132a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800132c:	2301      	movs	r3, #1
 800132e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001334:	2302      	movs	r3, #2
 8001336:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CAN_CS_GPIO_Port, &GPIO_InitStruct);
 8001338:	f107 0310 	add.w	r3, r7, #16
 800133c:	4619      	mov	r1, r3
 800133e:	4805      	ldr	r0, [pc, #20]	@ (8001354 <MX_GPIO_Init+0xbc>)
 8001340:	f000 fe02 	bl	8001f48 <HAL_GPIO_Init>

}
 8001344:	bf00      	nop
 8001346:	3720      	adds	r7, #32
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	40021000 	.word	0x40021000
 8001350:	40011000 	.word	0x40011000
 8001354:	40010800 	.word	0x40010800

08001358 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001358:	b5b0      	push	{r4, r5, r7, lr}
 800135a:	b088      	sub	sp, #32
 800135c:	af06      	add	r7, sp, #24

  /* USER CODE BEGIN 1 */
	motors[0] = motorA;
 800135e:	4a5a      	ldr	r2, [pc, #360]	@ (80014c8 <main+0x170>)
 8001360:	4b5a      	ldr	r3, [pc, #360]	@ (80014cc <main+0x174>)
 8001362:	4614      	mov	r4, r2
 8001364:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001366:	c407      	stmia	r4!, {r0, r1, r2}
 8001368:	8023      	strh	r3, [r4, #0]
	motors[1] = motorB;
 800136a:	4b57      	ldr	r3, [pc, #348]	@ (80014c8 <main+0x170>)
 800136c:	4a58      	ldr	r2, [pc, #352]	@ (80014d0 <main+0x178>)
 800136e:	f103 040e 	add.w	r4, r3, #14
 8001372:	4613      	mov	r3, r2
 8001374:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001376:	6020      	str	r0, [r4, #0]
 8001378:	6061      	str	r1, [r4, #4]
 800137a:	60a2      	str	r2, [r4, #8]
 800137c:	881b      	ldrh	r3, [r3, #0]
 800137e:	81a3      	strh	r3, [r4, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001380:	f000 fc78 	bl	8001c74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001384:	f000 f8bc 	bl	8001500 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001388:	f7ff ff86 	bl	8001298 <MX_GPIO_Init>
  MX_SPI1_Init();
 800138c:	f000 fa30 	bl	80017f0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001390:	f000 fbd4 	bl	8001b3c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, rx_buff, 1);
 8001394:	2201      	movs	r2, #1
 8001396:	494f      	ldr	r1, [pc, #316]	@ (80014d4 <main+0x17c>)
 8001398:	484f      	ldr	r0, [pc, #316]	@ (80014d8 <main+0x180>)
 800139a:	f002 f9a9 	bl	80036f0 <HAL_UART_Receive_IT>

  CANSPI_Initialize();
 800139e:	f7ff fb73 	bl	8000a88 <CANSPI_Initialize>
  HAL_Delay(1000);
 80013a2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013a6:	f000 fcc7 	bl	8001d38 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // if we receive data from the motor, parse it into the motor struct
	  if (CANSPI_Receive(&rxMessage)) {
 80013aa:	484c      	ldr	r0, [pc, #304]	@ (80014dc <main+0x184>)
 80013ac:	f7ff fc94 	bl	8000cd8 <CANSPI_Receive>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <main+0x62>
		  getFeedback();
 80013b6:	f000 f949 	bl	800164c <getFeedback>
	  }

	  // 'a is the only state when motors are running
	  if (state == 'a'){
 80013ba:	4b49      	ldr	r3, [pc, #292]	@ (80014e0 <main+0x188>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b61      	cmp	r3, #97	@ 0x61
 80013c0:	d10c      	bne.n	80013dc <main+0x84>
		  setVelocity(0x141, MAX_VELO_RPM * 6 * 100);
 80013c2:	f242 3128 	movw	r1, #9000	@ 0x2328
 80013c6:	f240 1041 	movw	r0, #321	@ 0x141
 80013ca:	f000 f8de 	bl	800158a <setVelocity>
		  setVelocity(0x142, MAX_VELO_RPM * 6 * 100);
 80013ce:	f242 3128 	movw	r1, #9000	@ 0x2328
 80013d2:	f44f 70a1 	mov.w	r0, #322	@ 0x142
 80013d6:	f000 f8d8 	bl	800158a <setVelocity>
 80013da:	e007      	b.n	80013ec <main+0x94>
	  } else {
		  resetMotor(0x141);
 80013dc:	f240 1041 	movw	r0, #321	@ 0x141
 80013e0:	f000 f926 	bl	8001630 <resetMotor>
		  resetMotor(0x142);
 80013e4:	f44f 70a1 	mov.w	r0, #322	@ 0x142
 80013e8:	f000 f922 	bl	8001630 <resetMotor>
	  }

	  // timed print
	  if (HAL_GetTick() - lastPrintTime >= printInterval) {
 80013ec:	f000 fc9a 	bl	8001d24 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	4b3c      	ldr	r3, [pc, #240]	@ (80014e4 <main+0x18c>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	1ad2      	subs	r2, r2, r3
 80013f8:	4b3b      	ldr	r3, [pc, #236]	@ (80014e8 <main+0x190>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d331      	bcc.n	8001464 <main+0x10c>
		  lastPrintTime = HAL_GetTick();
 8001400:	f000 fc90 	bl	8001d24 <HAL_GetTick>
 8001404:	4603      	mov	r3, r0
 8001406:	4a37      	ldr	r2, [pc, #220]	@ (80014e4 <main+0x18c>)
 8001408:	6013      	str	r3, [r2, #0]
		  memset(msg, 0, sizeof(msg));  // clear garbage from buffer
 800140a:	2240      	movs	r2, #64	@ 0x40
 800140c:	2100      	movs	r1, #0
 800140e:	4837      	ldr	r0, [pc, #220]	@ (80014ec <main+0x194>)
 8001410:	f002 ffef 	bl	80043f2 <memset>
		  int len = snprintf(msg, sizeof(msg),
				  "%d %d %d %d %d %d\n",
				  motors[0].angle, motors[0].velocity, motors[0].encoder,
 8001414:	4b2c      	ldr	r3, [pc, #176]	@ (80014c8 <main+0x170>)
 8001416:	f9b3 3000 	ldrsh.w	r3, [r3]
		  int len = snprintf(msg, sizeof(msg),
 800141a:	461d      	mov	r5, r3
				  motors[0].angle, motors[0].velocity, motors[0].encoder,
 800141c:	4b2a      	ldr	r3, [pc, #168]	@ (80014c8 <main+0x170>)
 800141e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
		  int len = snprintf(msg, sizeof(msg),
 8001422:	461a      	mov	r2, r3
				  motors[0].angle, motors[0].velocity, motors[0].encoder,
 8001424:	4b28      	ldr	r3, [pc, #160]	@ (80014c8 <main+0x170>)
 8001426:	891b      	ldrh	r3, [r3, #8]
		  int len = snprintf(msg, sizeof(msg),
 8001428:	4619      	mov	r1, r3
				  motors[1].angle, motors[1].velocity, motors[1].encoder);
 800142a:	4b27      	ldr	r3, [pc, #156]	@ (80014c8 <main+0x170>)
 800142c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
		  int len = snprintf(msg, sizeof(msg),
 8001430:	4618      	mov	r0, r3
				  motors[1].angle, motors[1].velocity, motors[1].encoder);
 8001432:	4b25      	ldr	r3, [pc, #148]	@ (80014c8 <main+0x170>)
 8001434:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
		  int len = snprintf(msg, sizeof(msg),
 8001438:	461c      	mov	r4, r3
				  motors[1].angle, motors[1].velocity, motors[1].encoder);
 800143a:	4b23      	ldr	r3, [pc, #140]	@ (80014c8 <main+0x170>)
 800143c:	8adb      	ldrh	r3, [r3, #22]
		  int len = snprintf(msg, sizeof(msg),
 800143e:	9304      	str	r3, [sp, #16]
 8001440:	9403      	str	r4, [sp, #12]
 8001442:	9002      	str	r0, [sp, #8]
 8001444:	9101      	str	r1, [sp, #4]
 8001446:	9200      	str	r2, [sp, #0]
 8001448:	462b      	mov	r3, r5
 800144a:	4a29      	ldr	r2, [pc, #164]	@ (80014f0 <main+0x198>)
 800144c:	2140      	movs	r1, #64	@ 0x40
 800144e:	4827      	ldr	r0, [pc, #156]	@ (80014ec <main+0x194>)
 8001450:	f002 ff56 	bl	8004300 <sniprintf>
 8001454:	6078      	str	r0, [r7, #4]

		  // Send over UART using interrupt
		  HAL_UART_Transmit_IT(&huart1, (uint8_t*)msg, len);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	b29b      	uxth	r3, r3
 800145a:	461a      	mov	r2, r3
 800145c:	4923      	ldr	r1, [pc, #140]	@ (80014ec <main+0x194>)
 800145e:	481e      	ldr	r0, [pc, #120]	@ (80014d8 <main+0x180>)
 8001460:	f002 f911 	bl	8003686 <HAL_UART_Transmit_IT>
	  }

	  // LED loop to check board status
	  ledTimer ++;
 8001464:	4b23      	ldr	r3, [pc, #140]	@ (80014f4 <main+0x19c>)
 8001466:	881b      	ldrh	r3, [r3, #0]
 8001468:	3301      	adds	r3, #1
 800146a:	b29a      	uxth	r2, r3
 800146c:	4b21      	ldr	r3, [pc, #132]	@ (80014f4 <main+0x19c>)
 800146e:	801a      	strh	r2, [r3, #0]
	  if(ledTimer > 200){
 8001470:	4b20      	ldr	r3, [pc, #128]	@ (80014f4 <main+0x19c>)
 8001472:	881b      	ldrh	r3, [r3, #0]
 8001474:	2bc8      	cmp	r3, #200	@ 0xc8
 8001476:	d922      	bls.n	80014be <main+0x166>
		  ledTimer = 0;
 8001478:	4b1e      	ldr	r3, [pc, #120]	@ (80014f4 <main+0x19c>)
 800147a:	2200      	movs	r2, #0
 800147c:	801a      	strh	r2, [r3, #0]
		  led = !led;
 800147e:	4b1e      	ldr	r3, [pc, #120]	@ (80014f8 <main+0x1a0>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b00      	cmp	r3, #0
 8001484:	bf14      	ite	ne
 8001486:	2301      	movne	r3, #1
 8001488:	2300      	moveq	r3, #0
 800148a:	b2db      	uxtb	r3, r3
 800148c:	f083 0301 	eor.w	r3, r3, #1
 8001490:	b2db      	uxtb	r3, r3
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	b2da      	uxtb	r2, r3
 8001498:	4b17      	ldr	r3, [pc, #92]	@ (80014f8 <main+0x1a0>)
 800149a:	701a      	strb	r2, [r3, #0]
		  if(led){
 800149c:	4b16      	ldr	r3, [pc, #88]	@ (80014f8 <main+0x1a0>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d006      	beq.n	80014b2 <main+0x15a>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80014a4:	2201      	movs	r2, #1
 80014a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014aa:	4814      	ldr	r0, [pc, #80]	@ (80014fc <main+0x1a4>)
 80014ac:	f000 fed0 	bl	8002250 <HAL_GPIO_WritePin>
 80014b0:	e005      	b.n	80014be <main+0x166>
		  }else{
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80014b2:	2200      	movs	r2, #0
 80014b4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014b8:	4810      	ldr	r0, [pc, #64]	@ (80014fc <main+0x1a4>)
 80014ba:	f000 fec9 	bl	8002250 <HAL_GPIO_WritePin>
		  }
	  }

	  // limits loop speed
	  HAL_Delay(1);
 80014be:	2001      	movs	r0, #1
 80014c0:	f000 fc3a 	bl	8001d38 <HAL_Delay>
	  if (CANSPI_Receive(&rxMessage)) {
 80014c4:	e771      	b.n	80013aa <main+0x52>
 80014c6:	bf00      	nop
 80014c8:	20000470 	.word	0x20000470
 80014cc:	20000450 	.word	0x20000450
 80014d0:	20000460 	.word	0x20000460
 80014d4:	2000021c 	.word	0x2000021c
 80014d8:	200004e8 	.word	0x200004e8
 80014dc:	20000208 	.word	0x20000208
 80014e0:	20000000 	.word	0x20000000
 80014e4:	20000204 	.word	0x20000204
 80014e8:	20000004 	.word	0x20000004
 80014ec:	20000410 	.word	0x20000410
 80014f0:	080065b8 	.word	0x080065b8
 80014f4:	20000200 	.word	0x20000200
 80014f8:	20000202 	.word	0x20000202
 80014fc:	40011000 	.word	0x40011000

08001500 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b090      	sub	sp, #64	@ 0x40
 8001504:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001506:	f107 0318 	add.w	r3, r7, #24
 800150a:	2228      	movs	r2, #40	@ 0x28
 800150c:	2100      	movs	r1, #0
 800150e:	4618      	mov	r0, r3
 8001510:	f002 ff6f 	bl	80043f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001514:	1d3b      	adds	r3, r7, #4
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
 8001520:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001522:	2301      	movs	r3, #1
 8001524:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001526:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800152a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800152c:	2300      	movs	r3, #0
 800152e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001530:	2301      	movs	r3, #1
 8001532:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001534:	2302      	movs	r3, #2
 8001536:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001538:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800153c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800153e:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001542:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001544:	f107 0318 	add.w	r3, r7, #24
 8001548:	4618      	mov	r0, r3
 800154a:	f000 fe99 	bl	8002280 <HAL_RCC_OscConfig>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001554:	f000 f946 	bl	80017e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001558:	230f      	movs	r3, #15
 800155a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800155c:	2302      	movs	r3, #2
 800155e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001560:	2300      	movs	r3, #0
 8001562:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001564:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001568:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800156a:	2300      	movs	r3, #0
 800156c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800156e:	1d3b      	adds	r3, r7, #4
 8001570:	2102      	movs	r1, #2
 8001572:	4618      	mov	r0, r3
 8001574:	f001 f906 	bl	8002784 <HAL_RCC_ClockConfig>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800157e:	f000 f931 	bl	80017e4 <Error_Handler>
  }
}
 8001582:	bf00      	nop
 8001584:	3740      	adds	r7, #64	@ 0x40
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}

0800158a <setVelocity>:

	// necessary to prime the next callback
	HAL_UART_Receive_IT(&huart1, rx_buff + rx_buff_arm, 1); // the next character will be stored in the next index
}

void setVelocity(uint16_t canID, int32_t velocity_dps_hundreth){
 800158a:	b580      	push	{r7, lr}
 800158c:	b088      	sub	sp, #32
 800158e:	af00      	add	r7, sp, #0
 8001590:	4603      	mov	r3, r0
 8001592:	6039      	str	r1, [r7, #0]
 8001594:	80fb      	strh	r3, [r7, #6]
	uCAN_MSG txMessage;

	// sending data to motor
	txMessage.frame.idType = dSTANDARD_CAN_MSG_ID_2_0B;
 8001596:	2301      	movs	r3, #1
 8001598:	733b      	strb	r3, [r7, #12]
	txMessage.frame.id = canID; // ID can be between Hex1 and Hex7FF (1-2047 decimal)
 800159a:	88fb      	ldrh	r3, [r7, #6]
 800159c:	613b      	str	r3, [r7, #16]
	txMessage.frame.dlc = 8;
 800159e:	2308      	movs	r3, #8
 80015a0:	753b      	strb	r3, [r7, #20]

	txMessage.frame.data0 = 0xA2;
 80015a2:	23a2      	movs	r3, #162	@ 0xa2
 80015a4:	757b      	strb	r3, [r7, #21]
	txMessage.frame.data1 = 0x00;
 80015a6:	2300      	movs	r3, #0
 80015a8:	75bb      	strb	r3, [r7, #22]
	txMessage.frame.data2 = 0x00;
 80015aa:	2300      	movs	r3, #0
 80015ac:	75fb      	strb	r3, [r7, #23]
	txMessage.frame.data3 = 0x00;
 80015ae:	2300      	movs	r3, #0
 80015b0:	763b      	strb	r3, [r7, #24]
	txMessage.frame.data4 = (uint8_t)(velocity_dps_hundreth);
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	767b      	strb	r3, [r7, #25]
	txMessage.frame.data5 = (uint8_t)(velocity_dps_hundreth>>8);
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	121b      	asrs	r3, r3, #8
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	76bb      	strb	r3, [r7, #26]
	txMessage.frame.data6 = (uint8_t)(velocity_dps_hundreth>>16);
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	141b      	asrs	r3, r3, #16
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	76fb      	strb	r3, [r7, #27]
	txMessage.frame.data7 = (uint8_t)(velocity_dps_hundreth>>24);
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	161b      	asrs	r3, r3, #24
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	773b      	strb	r3, [r7, #28]

	CANSPI_Transmit(&txMessage);
 80015d0:	f107 030c 	add.w	r3, r7, #12
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff fb07 	bl	8000be8 <CANSPI_Transmit>
}
 80015da:	bf00      	nop
 80015dc:	3720      	adds	r7, #32
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <sendCommand>:


void sendCommand(uint16_t canID, uint8_t command){
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b088      	sub	sp, #32
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	4603      	mov	r3, r0
 80015ea:	460a      	mov	r2, r1
 80015ec:	80fb      	strh	r3, [r7, #6]
 80015ee:	4613      	mov	r3, r2
 80015f0:	717b      	strb	r3, [r7, #5]
	uCAN_MSG txMessage;

	// sending data to motor
	txMessage.frame.idType = dSTANDARD_CAN_MSG_ID_2_0B;
 80015f2:	2301      	movs	r3, #1
 80015f4:	733b      	strb	r3, [r7, #12]
	txMessage.frame.id = canID; // ID can be between Hex1 and Hex7FF (1-2047 decimal)
 80015f6:	88fb      	ldrh	r3, [r7, #6]
 80015f8:	613b      	str	r3, [r7, #16]
	txMessage.frame.dlc = 8;
 80015fa:	2308      	movs	r3, #8
 80015fc:	753b      	strb	r3, [r7, #20]

	txMessage.frame.data0 = command;
 80015fe:	797b      	ldrb	r3, [r7, #5]
 8001600:	757b      	strb	r3, [r7, #21]
	txMessage.frame.data1 = 0x00;
 8001602:	2300      	movs	r3, #0
 8001604:	75bb      	strb	r3, [r7, #22]
	txMessage.frame.data2 = 0x00;
 8001606:	2300      	movs	r3, #0
 8001608:	75fb      	strb	r3, [r7, #23]
	txMessage.frame.data3 = 0x00;
 800160a:	2300      	movs	r3, #0
 800160c:	763b      	strb	r3, [r7, #24]
	txMessage.frame.data4 = 0x00;
 800160e:	2300      	movs	r3, #0
 8001610:	767b      	strb	r3, [r7, #25]
	txMessage.frame.data5 = 0x00;
 8001612:	2300      	movs	r3, #0
 8001614:	76bb      	strb	r3, [r7, #26]
	txMessage.frame.data6 = 0x00;
 8001616:	2300      	movs	r3, #0
 8001618:	76fb      	strb	r3, [r7, #27]
	txMessage.frame.data7 = 0x00;
 800161a:	2300      	movs	r3, #0
 800161c:	773b      	strb	r3, [r7, #28]

	CANSPI_Transmit(&txMessage);
 800161e:	f107 030c 	add.w	r3, r7, #12
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff fae0 	bl	8000be8 <CANSPI_Transmit>
}
 8001628:	bf00      	nop
 800162a:	3720      	adds	r7, #32
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <resetMotor>:


void resetMotor(uint16_t canID){
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	80fb      	strh	r3, [r7, #6]
  sendCommand(canID, 0x76);
 800163a:	88fb      	ldrh	r3, [r7, #6]
 800163c:	2176      	movs	r1, #118	@ 0x76
 800163e:	4618      	mov	r0, r3
 8001640:	f7ff ffcf 	bl	80015e2 <sendCommand>
}
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}

0800164c <getFeedback>:

void getFeedback(){
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
	uint8_t data[8] = {rxMessage.frame.data0, rxMessage.frame.data1, rxMessage.frame.data2,
 8001652:	4b62      	ldr	r3, [pc, #392]	@ (80017dc <getFeedback+0x190>)
 8001654:	7a5b      	ldrb	r3, [r3, #9]
 8001656:	703b      	strb	r3, [r7, #0]
 8001658:	4b60      	ldr	r3, [pc, #384]	@ (80017dc <getFeedback+0x190>)
 800165a:	7a9b      	ldrb	r3, [r3, #10]
 800165c:	707b      	strb	r3, [r7, #1]
 800165e:	4b5f      	ldr	r3, [pc, #380]	@ (80017dc <getFeedback+0x190>)
 8001660:	7adb      	ldrb	r3, [r3, #11]
 8001662:	70bb      	strb	r3, [r7, #2]
					   rxMessage.frame.data3, rxMessage.frame.data4, rxMessage.frame.data5,
 8001664:	4b5d      	ldr	r3, [pc, #372]	@ (80017dc <getFeedback+0x190>)
 8001666:	7b1b      	ldrb	r3, [r3, #12]
	uint8_t data[8] = {rxMessage.frame.data0, rxMessage.frame.data1, rxMessage.frame.data2,
 8001668:	70fb      	strb	r3, [r7, #3]
					   rxMessage.frame.data3, rxMessage.frame.data4, rxMessage.frame.data5,
 800166a:	4b5c      	ldr	r3, [pc, #368]	@ (80017dc <getFeedback+0x190>)
 800166c:	7b5b      	ldrb	r3, [r3, #13]
	uint8_t data[8] = {rxMessage.frame.data0, rxMessage.frame.data1, rxMessage.frame.data2,
 800166e:	713b      	strb	r3, [r7, #4]
					   rxMessage.frame.data3, rxMessage.frame.data4, rxMessage.frame.data5,
 8001670:	4b5a      	ldr	r3, [pc, #360]	@ (80017dc <getFeedback+0x190>)
 8001672:	7b9b      	ldrb	r3, [r3, #14]
	uint8_t data[8] = {rxMessage.frame.data0, rxMessage.frame.data1, rxMessage.frame.data2,
 8001674:	717b      	strb	r3, [r7, #5]
					   rxMessage.frame.data6, rxMessage.frame.data7};
 8001676:	4b59      	ldr	r3, [pc, #356]	@ (80017dc <getFeedback+0x190>)
 8001678:	7bdb      	ldrb	r3, [r3, #15]
	uint8_t data[8] = {rxMessage.frame.data0, rxMessage.frame.data1, rxMessage.frame.data2,
 800167a:	71bb      	strb	r3, [r7, #6]
					   rxMessage.frame.data6, rxMessage.frame.data7};
 800167c:	4b57      	ldr	r3, [pc, #348]	@ (80017dc <getFeedback+0x190>)
 800167e:	7c1b      	ldrb	r3, [r3, #16]
	uint8_t data[8] = {rxMessage.frame.data0, rxMessage.frame.data1, rxMessage.frame.data2,
 8001680:	71fb      	strb	r3, [r7, #7]

	// first motor
	if (rxMessage.frame.id == 0x141 && rxMessage.frame.data0 == 0xA2) {
 8001682:	4b56      	ldr	r3, [pc, #344]	@ (80017dc <getFeedback+0x190>)
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	f240 1241 	movw	r2, #321	@ 0x141
 800168a:	4293      	cmp	r3, r2
 800168c:	d125      	bne.n	80016da <getFeedback+0x8e>
 800168e:	4b53      	ldr	r3, [pc, #332]	@ (80017dc <getFeedback+0x190>)
 8001690:	7a5b      	ldrb	r3, [r3, #9]
 8001692:	2ba2      	cmp	r3, #162	@ 0xa2
 8001694:	d121      	bne.n	80016da <getFeedback+0x8e>
		motors[0].angle = (int16_t)(data[6] | (data[7]<<8));
 8001696:	79bb      	ldrb	r3, [r7, #6]
 8001698:	b21a      	sxth	r2, r3
 800169a:	79fb      	ldrb	r3, [r7, #7]
 800169c:	b21b      	sxth	r3, r3
 800169e:	021b      	lsls	r3, r3, #8
 80016a0:	b21b      	sxth	r3, r3
 80016a2:	4313      	orrs	r3, r2
 80016a4:	b21a      	sxth	r2, r3
 80016a6:	4b4e      	ldr	r3, [pc, #312]	@ (80017e0 <getFeedback+0x194>)
 80016a8:	801a      	strh	r2, [r3, #0]
		motors[0].velocity = (int16_t)(data[4] | (data[5]<<8));
 80016aa:	793b      	ldrb	r3, [r7, #4]
 80016ac:	b21a      	sxth	r2, r3
 80016ae:	797b      	ldrb	r3, [r7, #5]
 80016b0:	b21b      	sxth	r3, r3
 80016b2:	021b      	lsls	r3, r3, #8
 80016b4:	b21b      	sxth	r3, r3
 80016b6:	4313      	orrs	r3, r2
 80016b8:	b21a      	sxth	r2, r3
 80016ba:	4b49      	ldr	r3, [pc, #292]	@ (80017e0 <getFeedback+0x194>)
 80016bc:	805a      	strh	r2, [r3, #2]
		motors[0].current = (int16_t)(data[2] | (data[3]<<8));
 80016be:	78bb      	ldrb	r3, [r7, #2]
 80016c0:	b21a      	sxth	r2, r3
 80016c2:	78fb      	ldrb	r3, [r7, #3]
 80016c4:	b21b      	sxth	r3, r3
 80016c6:	021b      	lsls	r3, r3, #8
 80016c8:	b21b      	sxth	r3, r3
 80016ca:	4313      	orrs	r3, r2
 80016cc:	b21a      	sxth	r2, r3
 80016ce:	4b44      	ldr	r3, [pc, #272]	@ (80017e0 <getFeedback+0x194>)
 80016d0:	809a      	strh	r2, [r3, #4]
		motors[0].temp = data[1];
 80016d2:	787a      	ldrb	r2, [r7, #1]
 80016d4:	4b42      	ldr	r3, [pc, #264]	@ (80017e0 <getFeedback+0x194>)
 80016d6:	719a      	strb	r2, [r3, #6]
 80016d8:	e028      	b.n	800172c <getFeedback+0xe0>
	}else if(rxMessage.frame.id == 0x141 && data[0] == 0x90){
 80016da:	4b40      	ldr	r3, [pc, #256]	@ (80017dc <getFeedback+0x190>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f240 1241 	movw	r2, #321	@ 0x141
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d122      	bne.n	800172c <getFeedback+0xe0>
 80016e6:	783b      	ldrb	r3, [r7, #0]
 80016e8:	2b90      	cmp	r3, #144	@ 0x90
 80016ea:	d11f      	bne.n	800172c <getFeedback+0xe0>
        motors[0].encoder = (int16_t)(data[2] | (data[3]<<8));
 80016ec:	78bb      	ldrb	r3, [r7, #2]
 80016ee:	b21a      	sxth	r2, r3
 80016f0:	78fb      	ldrb	r3, [r7, #3]
 80016f2:	b21b      	sxth	r3, r3
 80016f4:	021b      	lsls	r3, r3, #8
 80016f6:	b21b      	sxth	r3, r3
 80016f8:	4313      	orrs	r3, r2
 80016fa:	b21b      	sxth	r3, r3
 80016fc:	b29a      	uxth	r2, r3
 80016fe:	4b38      	ldr	r3, [pc, #224]	@ (80017e0 <getFeedback+0x194>)
 8001700:	811a      	strh	r2, [r3, #8]
        motors[0].encoderRaw = (int16_t)(data[4] | (data[5]<<8));
 8001702:	793b      	ldrb	r3, [r7, #4]
 8001704:	b21a      	sxth	r2, r3
 8001706:	797b      	ldrb	r3, [r7, #5]
 8001708:	b21b      	sxth	r3, r3
 800170a:	021b      	lsls	r3, r3, #8
 800170c:	b21b      	sxth	r3, r3
 800170e:	4313      	orrs	r3, r2
 8001710:	b21b      	sxth	r3, r3
 8001712:	b29a      	uxth	r2, r3
 8001714:	4b32      	ldr	r3, [pc, #200]	@ (80017e0 <getFeedback+0x194>)
 8001716:	815a      	strh	r2, [r3, #10]
        motors[0].encoderOffset = (int16_t)(data[6] | (data[7]<<8));
 8001718:	79bb      	ldrb	r3, [r7, #6]
 800171a:	b21a      	sxth	r2, r3
 800171c:	79fb      	ldrb	r3, [r7, #7]
 800171e:	b21b      	sxth	r3, r3
 8001720:	021b      	lsls	r3, r3, #8
 8001722:	b21b      	sxth	r3, r3
 8001724:	4313      	orrs	r3, r2
 8001726:	b21a      	sxth	r2, r3
 8001728:	4b2d      	ldr	r3, [pc, #180]	@ (80017e0 <getFeedback+0x194>)
 800172a:	819a      	strh	r2, [r3, #12]
    }

	// second motor
	if (rxMessage.frame.id == 0x142 && rxMessage.frame.data0 == 0xA2) {
 800172c:	4b2b      	ldr	r3, [pc, #172]	@ (80017dc <getFeedback+0x190>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f5b3 7fa1 	cmp.w	r3, #322	@ 0x142
 8001734:	d125      	bne.n	8001782 <getFeedback+0x136>
 8001736:	4b29      	ldr	r3, [pc, #164]	@ (80017dc <getFeedback+0x190>)
 8001738:	7a5b      	ldrb	r3, [r3, #9]
 800173a:	2ba2      	cmp	r3, #162	@ 0xa2
 800173c:	d121      	bne.n	8001782 <getFeedback+0x136>
		motors[1].angle = (int16_t)(data[6] | (data[7]<<8));
 800173e:	79bb      	ldrb	r3, [r7, #6]
 8001740:	b21a      	sxth	r2, r3
 8001742:	79fb      	ldrb	r3, [r7, #7]
 8001744:	b21b      	sxth	r3, r3
 8001746:	021b      	lsls	r3, r3, #8
 8001748:	b21b      	sxth	r3, r3
 800174a:	4313      	orrs	r3, r2
 800174c:	b21a      	sxth	r2, r3
 800174e:	4b24      	ldr	r3, [pc, #144]	@ (80017e0 <getFeedback+0x194>)
 8001750:	81da      	strh	r2, [r3, #14]
		motors[1].velocity = (int16_t)(data[4] | (data[5]<<8));
 8001752:	793b      	ldrb	r3, [r7, #4]
 8001754:	b21a      	sxth	r2, r3
 8001756:	797b      	ldrb	r3, [r7, #5]
 8001758:	b21b      	sxth	r3, r3
 800175a:	021b      	lsls	r3, r3, #8
 800175c:	b21b      	sxth	r3, r3
 800175e:	4313      	orrs	r3, r2
 8001760:	b21a      	sxth	r2, r3
 8001762:	4b1f      	ldr	r3, [pc, #124]	@ (80017e0 <getFeedback+0x194>)
 8001764:	821a      	strh	r2, [r3, #16]
		motors[1].current = (int16_t)(data[2] | (data[3]<<8));
 8001766:	78bb      	ldrb	r3, [r7, #2]
 8001768:	b21a      	sxth	r2, r3
 800176a:	78fb      	ldrb	r3, [r7, #3]
 800176c:	b21b      	sxth	r3, r3
 800176e:	021b      	lsls	r3, r3, #8
 8001770:	b21b      	sxth	r3, r3
 8001772:	4313      	orrs	r3, r2
 8001774:	b21a      	sxth	r2, r3
 8001776:	4b1a      	ldr	r3, [pc, #104]	@ (80017e0 <getFeedback+0x194>)
 8001778:	825a      	strh	r2, [r3, #18]
		motors[1].temp = data[1];
 800177a:	787a      	ldrb	r2, [r7, #1]
 800177c:	4b18      	ldr	r3, [pc, #96]	@ (80017e0 <getFeedback+0x194>)
 800177e:	751a      	strb	r2, [r3, #20]
	}else if(rxMessage.frame.id == 0x142 && data[0] == 0x90){
        motors[1].encoder = (int16_t)(data[2] | (data[3]<<8));
        motors[1].encoderRaw = (int16_t)(data[4] | (data[5]<<8));
        motors[1].encoderOffset = (int16_t)(data[6] | (data[7]<<8));
    }
}
 8001780:	e027      	b.n	80017d2 <getFeedback+0x186>
	}else if(rxMessage.frame.id == 0x142 && data[0] == 0x90){
 8001782:	4b16      	ldr	r3, [pc, #88]	@ (80017dc <getFeedback+0x190>)
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f5b3 7fa1 	cmp.w	r3, #322	@ 0x142
 800178a:	d122      	bne.n	80017d2 <getFeedback+0x186>
 800178c:	783b      	ldrb	r3, [r7, #0]
 800178e:	2b90      	cmp	r3, #144	@ 0x90
 8001790:	d11f      	bne.n	80017d2 <getFeedback+0x186>
        motors[1].encoder = (int16_t)(data[2] | (data[3]<<8));
 8001792:	78bb      	ldrb	r3, [r7, #2]
 8001794:	b21a      	sxth	r2, r3
 8001796:	78fb      	ldrb	r3, [r7, #3]
 8001798:	b21b      	sxth	r3, r3
 800179a:	021b      	lsls	r3, r3, #8
 800179c:	b21b      	sxth	r3, r3
 800179e:	4313      	orrs	r3, r2
 80017a0:	b21b      	sxth	r3, r3
 80017a2:	b29a      	uxth	r2, r3
 80017a4:	4b0e      	ldr	r3, [pc, #56]	@ (80017e0 <getFeedback+0x194>)
 80017a6:	82da      	strh	r2, [r3, #22]
        motors[1].encoderRaw = (int16_t)(data[4] | (data[5]<<8));
 80017a8:	793b      	ldrb	r3, [r7, #4]
 80017aa:	b21a      	sxth	r2, r3
 80017ac:	797b      	ldrb	r3, [r7, #5]
 80017ae:	b21b      	sxth	r3, r3
 80017b0:	021b      	lsls	r3, r3, #8
 80017b2:	b21b      	sxth	r3, r3
 80017b4:	4313      	orrs	r3, r2
 80017b6:	b21b      	sxth	r3, r3
 80017b8:	b29a      	uxth	r2, r3
 80017ba:	4b09      	ldr	r3, [pc, #36]	@ (80017e0 <getFeedback+0x194>)
 80017bc:	831a      	strh	r2, [r3, #24]
        motors[1].encoderOffset = (int16_t)(data[6] | (data[7]<<8));
 80017be:	79bb      	ldrb	r3, [r7, #6]
 80017c0:	b21a      	sxth	r2, r3
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	b21b      	sxth	r3, r3
 80017c6:	021b      	lsls	r3, r3, #8
 80017c8:	b21b      	sxth	r3, r3
 80017ca:	4313      	orrs	r3, r2
 80017cc:	b21a      	sxth	r2, r3
 80017ce:	4b04      	ldr	r3, [pc, #16]	@ (80017e0 <getFeedback+0x194>)
 80017d0:	835a      	strh	r2, [r3, #26]
}
 80017d2:	bf00      	nop
 80017d4:	370c      	adds	r7, #12
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bc80      	pop	{r7}
 80017da:	4770      	bx	lr
 80017dc:	20000208 	.word	0x20000208
 80017e0:	20000470 	.word	0x20000470

080017e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017e8:	b672      	cpsid	i
}
 80017ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017ec:	bf00      	nop
 80017ee:	e7fd      	b.n	80017ec <Error_Handler+0x8>

080017f0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80017f4:	4b17      	ldr	r3, [pc, #92]	@ (8001854 <MX_SPI1_Init+0x64>)
 80017f6:	4a18      	ldr	r2, [pc, #96]	@ (8001858 <MX_SPI1_Init+0x68>)
 80017f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017fa:	4b16      	ldr	r3, [pc, #88]	@ (8001854 <MX_SPI1_Init+0x64>)
 80017fc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001800:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001802:	4b14      	ldr	r3, [pc, #80]	@ (8001854 <MX_SPI1_Init+0x64>)
 8001804:	2200      	movs	r2, #0
 8001806:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001808:	4b12      	ldr	r3, [pc, #72]	@ (8001854 <MX_SPI1_Init+0x64>)
 800180a:	2200      	movs	r2, #0
 800180c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800180e:	4b11      	ldr	r3, [pc, #68]	@ (8001854 <MX_SPI1_Init+0x64>)
 8001810:	2200      	movs	r2, #0
 8001812:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001814:	4b0f      	ldr	r3, [pc, #60]	@ (8001854 <MX_SPI1_Init+0x64>)
 8001816:	2200      	movs	r2, #0
 8001818:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800181a:	4b0e      	ldr	r3, [pc, #56]	@ (8001854 <MX_SPI1_Init+0x64>)
 800181c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001820:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001822:	4b0c      	ldr	r3, [pc, #48]	@ (8001854 <MX_SPI1_Init+0x64>)
 8001824:	2210      	movs	r2, #16
 8001826:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001828:	4b0a      	ldr	r3, [pc, #40]	@ (8001854 <MX_SPI1_Init+0x64>)
 800182a:	2200      	movs	r2, #0
 800182c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800182e:	4b09      	ldr	r3, [pc, #36]	@ (8001854 <MX_SPI1_Init+0x64>)
 8001830:	2200      	movs	r2, #0
 8001832:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001834:	4b07      	ldr	r3, [pc, #28]	@ (8001854 <MX_SPI1_Init+0x64>)
 8001836:	2200      	movs	r2, #0
 8001838:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800183a:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <MX_SPI1_Init+0x64>)
 800183c:	220a      	movs	r2, #10
 800183e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001840:	4804      	ldr	r0, [pc, #16]	@ (8001854 <MX_SPI1_Init+0x64>)
 8001842:	f001 f92d 	bl	8002aa0 <HAL_SPI_Init>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800184c:	f7ff ffca 	bl	80017e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001850:	bf00      	nop
 8001852:	bd80      	pop	{r7, pc}
 8001854:	2000048c 	.word	0x2000048c
 8001858:	40013000 	.word	0x40013000

0800185c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b088      	sub	sp, #32
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001864:	f107 0310 	add.w	r3, r7, #16
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a1b      	ldr	r2, [pc, #108]	@ (80018e4 <HAL_SPI_MspInit+0x88>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d12f      	bne.n	80018dc <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800187c:	4b1a      	ldr	r3, [pc, #104]	@ (80018e8 <HAL_SPI_MspInit+0x8c>)
 800187e:	699b      	ldr	r3, [r3, #24]
 8001880:	4a19      	ldr	r2, [pc, #100]	@ (80018e8 <HAL_SPI_MspInit+0x8c>)
 8001882:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001886:	6193      	str	r3, [r2, #24]
 8001888:	4b17      	ldr	r3, [pc, #92]	@ (80018e8 <HAL_SPI_MspInit+0x8c>)
 800188a:	699b      	ldr	r3, [r3, #24]
 800188c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001894:	4b14      	ldr	r3, [pc, #80]	@ (80018e8 <HAL_SPI_MspInit+0x8c>)
 8001896:	699b      	ldr	r3, [r3, #24]
 8001898:	4a13      	ldr	r2, [pc, #76]	@ (80018e8 <HAL_SPI_MspInit+0x8c>)
 800189a:	f043 0304 	orr.w	r3, r3, #4
 800189e:	6193      	str	r3, [r2, #24]
 80018a0:	4b11      	ldr	r3, [pc, #68]	@ (80018e8 <HAL_SPI_MspInit+0x8c>)
 80018a2:	699b      	ldr	r3, [r3, #24]
 80018a4:	f003 0304 	and.w	r3, r3, #4
 80018a8:	60bb      	str	r3, [r7, #8]
 80018aa:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80018ac:	23a0      	movs	r3, #160	@ 0xa0
 80018ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b0:	2302      	movs	r3, #2
 80018b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018b4:	2303      	movs	r3, #3
 80018b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b8:	f107 0310 	add.w	r3, r7, #16
 80018bc:	4619      	mov	r1, r3
 80018be:	480b      	ldr	r0, [pc, #44]	@ (80018ec <HAL_SPI_MspInit+0x90>)
 80018c0:	f000 fb42 	bl	8001f48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80018c4:	2340      	movs	r3, #64	@ 0x40
 80018c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018c8:	2300      	movs	r3, #0
 80018ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d0:	f107 0310 	add.w	r3, r7, #16
 80018d4:	4619      	mov	r1, r3
 80018d6:	4805      	ldr	r0, [pc, #20]	@ (80018ec <HAL_SPI_MspInit+0x90>)
 80018d8:	f000 fb36 	bl	8001f48 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80018dc:	bf00      	nop
 80018de:	3720      	adds	r7, #32
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	40013000 	.word	0x40013000
 80018e8:	40021000 	.word	0x40021000
 80018ec:	40010800 	.word	0x40010800

080018f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018f6:	4b15      	ldr	r3, [pc, #84]	@ (800194c <HAL_MspInit+0x5c>)
 80018f8:	699b      	ldr	r3, [r3, #24]
 80018fa:	4a14      	ldr	r2, [pc, #80]	@ (800194c <HAL_MspInit+0x5c>)
 80018fc:	f043 0301 	orr.w	r3, r3, #1
 8001900:	6193      	str	r3, [r2, #24]
 8001902:	4b12      	ldr	r3, [pc, #72]	@ (800194c <HAL_MspInit+0x5c>)
 8001904:	699b      	ldr	r3, [r3, #24]
 8001906:	f003 0301 	and.w	r3, r3, #1
 800190a:	60bb      	str	r3, [r7, #8]
 800190c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800190e:	4b0f      	ldr	r3, [pc, #60]	@ (800194c <HAL_MspInit+0x5c>)
 8001910:	69db      	ldr	r3, [r3, #28]
 8001912:	4a0e      	ldr	r2, [pc, #56]	@ (800194c <HAL_MspInit+0x5c>)
 8001914:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001918:	61d3      	str	r3, [r2, #28]
 800191a:	4b0c      	ldr	r3, [pc, #48]	@ (800194c <HAL_MspInit+0x5c>)
 800191c:	69db      	ldr	r3, [r3, #28]
 800191e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001926:	4b0a      	ldr	r3, [pc, #40]	@ (8001950 <HAL_MspInit+0x60>)
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	60fb      	str	r3, [r7, #12]
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800193a:	60fb      	str	r3, [r7, #12]
 800193c:	4a04      	ldr	r2, [pc, #16]	@ (8001950 <HAL_MspInit+0x60>)
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001942:	bf00      	nop
 8001944:	3714      	adds	r7, #20
 8001946:	46bd      	mov	sp, r7
 8001948:	bc80      	pop	{r7}
 800194a:	4770      	bx	lr
 800194c:	40021000 	.word	0x40021000
 8001950:	40010000 	.word	0x40010000

08001954 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001958:	bf00      	nop
 800195a:	e7fd      	b.n	8001958 <NMI_Handler+0x4>

0800195c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001960:	bf00      	nop
 8001962:	e7fd      	b.n	8001960 <HardFault_Handler+0x4>

08001964 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001968:	bf00      	nop
 800196a:	e7fd      	b.n	8001968 <MemManage_Handler+0x4>

0800196c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001970:	bf00      	nop
 8001972:	e7fd      	b.n	8001970 <BusFault_Handler+0x4>

08001974 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001978:	bf00      	nop
 800197a:	e7fd      	b.n	8001978 <UsageFault_Handler+0x4>

0800197c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001980:	bf00      	nop
 8001982:	46bd      	mov	sp, r7
 8001984:	bc80      	pop	{r7}
 8001986:	4770      	bx	lr

08001988 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800198c:	bf00      	nop
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr

08001994 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001998:	bf00      	nop
 800199a:	46bd      	mov	sp, r7
 800199c:	bc80      	pop	{r7}
 800199e:	4770      	bx	lr

080019a0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019a4:	f000 f9ac 	bl	8001d00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019a8:	bf00      	nop
 80019aa:	bd80      	pop	{r7, pc}

080019ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  return 1;
 80019b0:	2301      	movs	r3, #1
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr

080019ba <_kill>:

int _kill(int pid, int sig)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b082      	sub	sp, #8
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
 80019c2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019c4:	f002 fd68 	bl	8004498 <__errno>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2216      	movs	r2, #22
 80019cc:	601a      	str	r2, [r3, #0]
  return -1;
 80019ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <_exit>:

void _exit (int status)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	b082      	sub	sp, #8
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019e2:	f04f 31ff 	mov.w	r1, #4294967295
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f7ff ffe7 	bl	80019ba <_kill>
  while (1) {}    /* Make sure we hang here */
 80019ec:	bf00      	nop
 80019ee:	e7fd      	b.n	80019ec <_exit+0x12>

080019f0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019fc:	2300      	movs	r3, #0
 80019fe:	617b      	str	r3, [r7, #20]
 8001a00:	e00a      	b.n	8001a18 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a02:	f3af 8000 	nop.w
 8001a06:	4601      	mov	r1, r0
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	1c5a      	adds	r2, r3, #1
 8001a0c:	60ba      	str	r2, [r7, #8]
 8001a0e:	b2ca      	uxtb	r2, r1
 8001a10:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	3301      	adds	r3, #1
 8001a16:	617b      	str	r3, [r7, #20]
 8001a18:	697a      	ldr	r2, [r7, #20]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	dbf0      	blt.n	8001a02 <_read+0x12>
  }

  return len;
 8001a20:	687b      	ldr	r3, [r7, #4]
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3718      	adds	r7, #24
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}

08001a2a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a2a:	b580      	push	{r7, lr}
 8001a2c:	b086      	sub	sp, #24
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	60f8      	str	r0, [r7, #12]
 8001a32:	60b9      	str	r1, [r7, #8]
 8001a34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a36:	2300      	movs	r3, #0
 8001a38:	617b      	str	r3, [r7, #20]
 8001a3a:	e009      	b.n	8001a50 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	1c5a      	adds	r2, r3, #1
 8001a40:	60ba      	str	r2, [r7, #8]
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	617b      	str	r3, [r7, #20]
 8001a50:	697a      	ldr	r2, [r7, #20]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	dbf1      	blt.n	8001a3c <_write+0x12>
  }
  return len;
 8001a58:	687b      	ldr	r3, [r7, #4]
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3718      	adds	r7, #24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <_close>:

int _close(int file)
{
 8001a62:	b480      	push	{r7}
 8001a64:	b083      	sub	sp, #12
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr

08001a78 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a88:	605a      	str	r2, [r3, #4]
  return 0;
 8001a8a:	2300      	movs	r3, #0
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bc80      	pop	{r7}
 8001a94:	4770      	bx	lr

08001a96 <_isatty>:

int _isatty(int file)
{
 8001a96:	b480      	push	{r7}
 8001a98:	b083      	sub	sp, #12
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a9e:	2301      	movs	r3, #1
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr

08001aaa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b085      	sub	sp, #20
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	60f8      	str	r0, [r7, #12]
 8001ab2:	60b9      	str	r1, [r7, #8]
 8001ab4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ab6:	2300      	movs	r3, #0
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3714      	adds	r7, #20
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bc80      	pop	{r7}
 8001ac0:	4770      	bx	lr
	...

08001ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001acc:	4a14      	ldr	r2, [pc, #80]	@ (8001b20 <_sbrk+0x5c>)
 8001ace:	4b15      	ldr	r3, [pc, #84]	@ (8001b24 <_sbrk+0x60>)
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ad8:	4b13      	ldr	r3, [pc, #76]	@ (8001b28 <_sbrk+0x64>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d102      	bne.n	8001ae6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ae0:	4b11      	ldr	r3, [pc, #68]	@ (8001b28 <_sbrk+0x64>)
 8001ae2:	4a12      	ldr	r2, [pc, #72]	@ (8001b2c <_sbrk+0x68>)
 8001ae4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ae6:	4b10      	ldr	r3, [pc, #64]	@ (8001b28 <_sbrk+0x64>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4413      	add	r3, r2
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d207      	bcs.n	8001b04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001af4:	f002 fcd0 	bl	8004498 <__errno>
 8001af8:	4603      	mov	r3, r0
 8001afa:	220c      	movs	r2, #12
 8001afc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001afe:	f04f 33ff 	mov.w	r3, #4294967295
 8001b02:	e009      	b.n	8001b18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b04:	4b08      	ldr	r3, [pc, #32]	@ (8001b28 <_sbrk+0x64>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b0a:	4b07      	ldr	r3, [pc, #28]	@ (8001b28 <_sbrk+0x64>)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4413      	add	r3, r2
 8001b12:	4a05      	ldr	r2, [pc, #20]	@ (8001b28 <_sbrk+0x64>)
 8001b14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b16:	68fb      	ldr	r3, [r7, #12]
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3718      	adds	r7, #24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	20005000 	.word	0x20005000
 8001b24:	00000400 	.word	0x00000400
 8001b28:	200004e4 	.word	0x200004e4
 8001b2c:	20000680 	.word	0x20000680

08001b30 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b34:	bf00      	nop
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr

08001b3c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b40:	4b11      	ldr	r3, [pc, #68]	@ (8001b88 <MX_USART1_UART_Init+0x4c>)
 8001b42:	4a12      	ldr	r2, [pc, #72]	@ (8001b8c <MX_USART1_UART_Init+0x50>)
 8001b44:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b46:	4b10      	ldr	r3, [pc, #64]	@ (8001b88 <MX_USART1_UART_Init+0x4c>)
 8001b48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b4c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b88 <MX_USART1_UART_Init+0x4c>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b54:	4b0c      	ldr	r3, [pc, #48]	@ (8001b88 <MX_USART1_UART_Init+0x4c>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b88 <MX_USART1_UART_Init+0x4c>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b60:	4b09      	ldr	r3, [pc, #36]	@ (8001b88 <MX_USART1_UART_Init+0x4c>)
 8001b62:	220c      	movs	r2, #12
 8001b64:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b66:	4b08      	ldr	r3, [pc, #32]	@ (8001b88 <MX_USART1_UART_Init+0x4c>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b6c:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <MX_USART1_UART_Init+0x4c>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b72:	4805      	ldr	r0, [pc, #20]	@ (8001b88 <MX_USART1_UART_Init+0x4c>)
 8001b74:	f001 fd37 	bl	80035e6 <HAL_UART_Init>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b7e:	f7ff fe31 	bl	80017e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	200004e8 	.word	0x200004e8
 8001b8c:	40013800 	.word	0x40013800

08001b90 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b088      	sub	sp, #32
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b98:	f107 0310 	add.w	r3, r7, #16
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a1c      	ldr	r2, [pc, #112]	@ (8001c1c <HAL_UART_MspInit+0x8c>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d131      	bne.n	8001c14 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c20 <HAL_UART_MspInit+0x90>)
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	4a1a      	ldr	r2, [pc, #104]	@ (8001c20 <HAL_UART_MspInit+0x90>)
 8001bb6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bba:	6193      	str	r3, [r2, #24]
 8001bbc:	4b18      	ldr	r3, [pc, #96]	@ (8001c20 <HAL_UART_MspInit+0x90>)
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc8:	4b15      	ldr	r3, [pc, #84]	@ (8001c20 <HAL_UART_MspInit+0x90>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	4a14      	ldr	r2, [pc, #80]	@ (8001c20 <HAL_UART_MspInit+0x90>)
 8001bce:	f043 0304 	orr.w	r3, r3, #4
 8001bd2:	6193      	str	r3, [r2, #24]
 8001bd4:	4b12      	ldr	r3, [pc, #72]	@ (8001c20 <HAL_UART_MspInit+0x90>)
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	f003 0304 	and.w	r3, r3, #4
 8001bdc:	60bb      	str	r3, [r7, #8]
 8001bde:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001be0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001be4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be6:	2302      	movs	r3, #2
 8001be8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bea:	2303      	movs	r3, #3
 8001bec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bee:	f107 0310 	add.w	r3, r7, #16
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	480b      	ldr	r0, [pc, #44]	@ (8001c24 <HAL_UART_MspInit+0x94>)
 8001bf6:	f000 f9a7 	bl	8001f48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001bfa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bfe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c00:	2300      	movs	r3, #0
 8001c02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c08:	f107 0310 	add.w	r3, r7, #16
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4805      	ldr	r0, [pc, #20]	@ (8001c24 <HAL_UART_MspInit+0x94>)
 8001c10:	f000 f99a 	bl	8001f48 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001c14:	bf00      	nop
 8001c16:	3720      	adds	r7, #32
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40013800 	.word	0x40013800
 8001c20:	40021000 	.word	0x40021000
 8001c24:	40010800 	.word	0x40010800

08001c28 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c28:	f7ff ff82 	bl	8001b30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c2c:	480b      	ldr	r0, [pc, #44]	@ (8001c5c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c2e:	490c      	ldr	r1, [pc, #48]	@ (8001c60 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c30:	4a0c      	ldr	r2, [pc, #48]	@ (8001c64 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c34:	e002      	b.n	8001c3c <LoopCopyDataInit>

08001c36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c3a:	3304      	adds	r3, #4

08001c3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c40:	d3f9      	bcc.n	8001c36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c42:	4a09      	ldr	r2, [pc, #36]	@ (8001c68 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c44:	4c09      	ldr	r4, [pc, #36]	@ (8001c6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c48:	e001      	b.n	8001c4e <LoopFillZerobss>

08001c4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c4c:	3204      	adds	r2, #4

08001c4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c50:	d3fb      	bcc.n	8001c4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c52:	f002 fc27 	bl	80044a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c56:	f7ff fb7f 	bl	8001358 <main>
  bx lr
 8001c5a:	4770      	bx	lr
  ldr r0, =_sdata
 8001c5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c60:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001c64:	0800697c 	.word	0x0800697c
  ldr r2, =_sbss
 8001c68:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001c6c:	20000680 	.word	0x20000680

08001c70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c70:	e7fe      	b.n	8001c70 <ADC1_2_IRQHandler>
	...

08001c74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c78:	4b08      	ldr	r3, [pc, #32]	@ (8001c9c <HAL_Init+0x28>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a07      	ldr	r2, [pc, #28]	@ (8001c9c <HAL_Init+0x28>)
 8001c7e:	f043 0310 	orr.w	r3, r3, #16
 8001c82:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c84:	2003      	movs	r0, #3
 8001c86:	f000 f92b 	bl	8001ee0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c8a:	200f      	movs	r0, #15
 8001c8c:	f000 f808 	bl	8001ca0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c90:	f7ff fe2e 	bl	80018f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	40022000 	.word	0x40022000

08001ca0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ca8:	4b12      	ldr	r3, [pc, #72]	@ (8001cf4 <HAL_InitTick+0x54>)
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	4b12      	ldr	r3, [pc, #72]	@ (8001cf8 <HAL_InitTick+0x58>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f000 f935 	bl	8001f2e <HAL_SYSTICK_Config>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e00e      	b.n	8001cec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2b0f      	cmp	r3, #15
 8001cd2:	d80a      	bhi.n	8001cea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	6879      	ldr	r1, [r7, #4]
 8001cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cdc:	f000 f90b 	bl	8001ef6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ce0:	4a06      	ldr	r2, [pc, #24]	@ (8001cfc <HAL_InitTick+0x5c>)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	e000      	b.n	8001cec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20000008 	.word	0x20000008
 8001cf8:	20000010 	.word	0x20000010
 8001cfc:	2000000c 	.word	0x2000000c

08001d00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d04:	4b05      	ldr	r3, [pc, #20]	@ (8001d1c <HAL_IncTick+0x1c>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	461a      	mov	r2, r3
 8001d0a:	4b05      	ldr	r3, [pc, #20]	@ (8001d20 <HAL_IncTick+0x20>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4413      	add	r3, r2
 8001d10:	4a03      	ldr	r2, [pc, #12]	@ (8001d20 <HAL_IncTick+0x20>)
 8001d12:	6013      	str	r3, [r2, #0]
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr
 8001d1c:	20000010 	.word	0x20000010
 8001d20:	20000530 	.word	0x20000530

08001d24 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  return uwTick;
 8001d28:	4b02      	ldr	r3, [pc, #8]	@ (8001d34 <HAL_GetTick+0x10>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bc80      	pop	{r7}
 8001d32:	4770      	bx	lr
 8001d34:	20000530 	.word	0x20000530

08001d38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d40:	f7ff fff0 	bl	8001d24 <HAL_GetTick>
 8001d44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d50:	d005      	beq.n	8001d5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d52:	4b0a      	ldr	r3, [pc, #40]	@ (8001d7c <HAL_Delay+0x44>)
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	461a      	mov	r2, r3
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d5e:	bf00      	nop
 8001d60:	f7ff ffe0 	bl	8001d24 <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	68fa      	ldr	r2, [r7, #12]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d8f7      	bhi.n	8001d60 <HAL_Delay+0x28>
  {
  }
}
 8001d70:	bf00      	nop
 8001d72:	bf00      	nop
 8001d74:	3710      	adds	r7, #16
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	20000010 	.word	0x20000010

08001d80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b085      	sub	sp, #20
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	f003 0307 	and.w	r3, r3, #7
 8001d8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d90:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d96:	68ba      	ldr	r2, [r7, #8]
 8001d98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001da8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001dac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001db0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001db2:	4a04      	ldr	r2, [pc, #16]	@ (8001dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	60d3      	str	r3, [r2, #12]
}
 8001db8:	bf00      	nop
 8001dba:	3714      	adds	r7, #20
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bc80      	pop	{r7}
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	e000ed00 	.word	0xe000ed00

08001dc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dcc:	4b04      	ldr	r3, [pc, #16]	@ (8001de0 <__NVIC_GetPriorityGrouping+0x18>)
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	0a1b      	lsrs	r3, r3, #8
 8001dd2:	f003 0307 	and.w	r3, r3, #7
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bc80      	pop	{r7}
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	e000ed00 	.word	0xe000ed00

08001de4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	4603      	mov	r3, r0
 8001dec:	6039      	str	r1, [r7, #0]
 8001dee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001df0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	db0a      	blt.n	8001e0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	b2da      	uxtb	r2, r3
 8001dfc:	490c      	ldr	r1, [pc, #48]	@ (8001e30 <__NVIC_SetPriority+0x4c>)
 8001dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e02:	0112      	lsls	r2, r2, #4
 8001e04:	b2d2      	uxtb	r2, r2
 8001e06:	440b      	add	r3, r1
 8001e08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e0c:	e00a      	b.n	8001e24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	b2da      	uxtb	r2, r3
 8001e12:	4908      	ldr	r1, [pc, #32]	@ (8001e34 <__NVIC_SetPriority+0x50>)
 8001e14:	79fb      	ldrb	r3, [r7, #7]
 8001e16:	f003 030f 	and.w	r3, r3, #15
 8001e1a:	3b04      	subs	r3, #4
 8001e1c:	0112      	lsls	r2, r2, #4
 8001e1e:	b2d2      	uxtb	r2, r2
 8001e20:	440b      	add	r3, r1
 8001e22:	761a      	strb	r2, [r3, #24]
}
 8001e24:	bf00      	nop
 8001e26:	370c      	adds	r7, #12
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bc80      	pop	{r7}
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	e000e100 	.word	0xe000e100
 8001e34:	e000ed00 	.word	0xe000ed00

08001e38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b089      	sub	sp, #36	@ 0x24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	f003 0307 	and.w	r3, r3, #7
 8001e4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	f1c3 0307 	rsb	r3, r3, #7
 8001e52:	2b04      	cmp	r3, #4
 8001e54:	bf28      	it	cs
 8001e56:	2304      	movcs	r3, #4
 8001e58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	3304      	adds	r3, #4
 8001e5e:	2b06      	cmp	r3, #6
 8001e60:	d902      	bls.n	8001e68 <NVIC_EncodePriority+0x30>
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	3b03      	subs	r3, #3
 8001e66:	e000      	b.n	8001e6a <NVIC_EncodePriority+0x32>
 8001e68:	2300      	movs	r3, #0
 8001e6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e70:	69bb      	ldr	r3, [r7, #24]
 8001e72:	fa02 f303 	lsl.w	r3, r2, r3
 8001e76:	43da      	mvns	r2, r3
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	401a      	ands	r2, r3
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e80:	f04f 31ff 	mov.w	r1, #4294967295
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	fa01 f303 	lsl.w	r3, r1, r3
 8001e8a:	43d9      	mvns	r1, r3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e90:	4313      	orrs	r3, r2
         );
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3724      	adds	r7, #36	@ 0x24
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bc80      	pop	{r7}
 8001e9a:	4770      	bx	lr

08001e9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	3b01      	subs	r3, #1
 8001ea8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001eac:	d301      	bcc.n	8001eb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e00f      	b.n	8001ed2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001edc <SysTick_Config+0x40>)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eba:	210f      	movs	r1, #15
 8001ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ec0:	f7ff ff90 	bl	8001de4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ec4:	4b05      	ldr	r3, [pc, #20]	@ (8001edc <SysTick_Config+0x40>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eca:	4b04      	ldr	r3, [pc, #16]	@ (8001edc <SysTick_Config+0x40>)
 8001ecc:	2207      	movs	r2, #7
 8001ece:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	e000e010 	.word	0xe000e010

08001ee0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff ff49 	bl	8001d80 <__NVIC_SetPriorityGrouping>
}
 8001eee:	bf00      	nop
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b086      	sub	sp, #24
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	4603      	mov	r3, r0
 8001efe:	60b9      	str	r1, [r7, #8]
 8001f00:	607a      	str	r2, [r7, #4]
 8001f02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f04:	2300      	movs	r3, #0
 8001f06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f08:	f7ff ff5e 	bl	8001dc8 <__NVIC_GetPriorityGrouping>
 8001f0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	68b9      	ldr	r1, [r7, #8]
 8001f12:	6978      	ldr	r0, [r7, #20]
 8001f14:	f7ff ff90 	bl	8001e38 <NVIC_EncodePriority>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f1e:	4611      	mov	r1, r2
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff ff5f 	bl	8001de4 <__NVIC_SetPriority>
}
 8001f26:	bf00      	nop
 8001f28:	3718      	adds	r7, #24
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b082      	sub	sp, #8
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f7ff ffb0 	bl	8001e9c <SysTick_Config>
 8001f3c:	4603      	mov	r3, r0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
	...

08001f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b08b      	sub	sp, #44	@ 0x2c
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f52:	2300      	movs	r3, #0
 8001f54:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f56:	2300      	movs	r3, #0
 8001f58:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f5a:	e169      	b.n	8002230 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	69fa      	ldr	r2, [r7, #28]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f70:	69ba      	ldr	r2, [r7, #24]
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	f040 8158 	bne.w	800222a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	4a9a      	ldr	r2, [pc, #616]	@ (80021e8 <HAL_GPIO_Init+0x2a0>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d05e      	beq.n	8002042 <HAL_GPIO_Init+0xfa>
 8001f84:	4a98      	ldr	r2, [pc, #608]	@ (80021e8 <HAL_GPIO_Init+0x2a0>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d875      	bhi.n	8002076 <HAL_GPIO_Init+0x12e>
 8001f8a:	4a98      	ldr	r2, [pc, #608]	@ (80021ec <HAL_GPIO_Init+0x2a4>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d058      	beq.n	8002042 <HAL_GPIO_Init+0xfa>
 8001f90:	4a96      	ldr	r2, [pc, #600]	@ (80021ec <HAL_GPIO_Init+0x2a4>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d86f      	bhi.n	8002076 <HAL_GPIO_Init+0x12e>
 8001f96:	4a96      	ldr	r2, [pc, #600]	@ (80021f0 <HAL_GPIO_Init+0x2a8>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d052      	beq.n	8002042 <HAL_GPIO_Init+0xfa>
 8001f9c:	4a94      	ldr	r2, [pc, #592]	@ (80021f0 <HAL_GPIO_Init+0x2a8>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d869      	bhi.n	8002076 <HAL_GPIO_Init+0x12e>
 8001fa2:	4a94      	ldr	r2, [pc, #592]	@ (80021f4 <HAL_GPIO_Init+0x2ac>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d04c      	beq.n	8002042 <HAL_GPIO_Init+0xfa>
 8001fa8:	4a92      	ldr	r2, [pc, #584]	@ (80021f4 <HAL_GPIO_Init+0x2ac>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d863      	bhi.n	8002076 <HAL_GPIO_Init+0x12e>
 8001fae:	4a92      	ldr	r2, [pc, #584]	@ (80021f8 <HAL_GPIO_Init+0x2b0>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d046      	beq.n	8002042 <HAL_GPIO_Init+0xfa>
 8001fb4:	4a90      	ldr	r2, [pc, #576]	@ (80021f8 <HAL_GPIO_Init+0x2b0>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d85d      	bhi.n	8002076 <HAL_GPIO_Init+0x12e>
 8001fba:	2b12      	cmp	r3, #18
 8001fbc:	d82a      	bhi.n	8002014 <HAL_GPIO_Init+0xcc>
 8001fbe:	2b12      	cmp	r3, #18
 8001fc0:	d859      	bhi.n	8002076 <HAL_GPIO_Init+0x12e>
 8001fc2:	a201      	add	r2, pc, #4	@ (adr r2, 8001fc8 <HAL_GPIO_Init+0x80>)
 8001fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc8:	08002043 	.word	0x08002043
 8001fcc:	0800201d 	.word	0x0800201d
 8001fd0:	0800202f 	.word	0x0800202f
 8001fd4:	08002071 	.word	0x08002071
 8001fd8:	08002077 	.word	0x08002077
 8001fdc:	08002077 	.word	0x08002077
 8001fe0:	08002077 	.word	0x08002077
 8001fe4:	08002077 	.word	0x08002077
 8001fe8:	08002077 	.word	0x08002077
 8001fec:	08002077 	.word	0x08002077
 8001ff0:	08002077 	.word	0x08002077
 8001ff4:	08002077 	.word	0x08002077
 8001ff8:	08002077 	.word	0x08002077
 8001ffc:	08002077 	.word	0x08002077
 8002000:	08002077 	.word	0x08002077
 8002004:	08002077 	.word	0x08002077
 8002008:	08002077 	.word	0x08002077
 800200c:	08002025 	.word	0x08002025
 8002010:	08002039 	.word	0x08002039
 8002014:	4a79      	ldr	r2, [pc, #484]	@ (80021fc <HAL_GPIO_Init+0x2b4>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d013      	beq.n	8002042 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800201a:	e02c      	b.n	8002076 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	623b      	str	r3, [r7, #32]
          break;
 8002022:	e029      	b.n	8002078 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	3304      	adds	r3, #4
 800202a:	623b      	str	r3, [r7, #32]
          break;
 800202c:	e024      	b.n	8002078 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	68db      	ldr	r3, [r3, #12]
 8002032:	3308      	adds	r3, #8
 8002034:	623b      	str	r3, [r7, #32]
          break;
 8002036:	e01f      	b.n	8002078 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	330c      	adds	r3, #12
 800203e:	623b      	str	r3, [r7, #32]
          break;
 8002040:	e01a      	b.n	8002078 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d102      	bne.n	8002050 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800204a:	2304      	movs	r3, #4
 800204c:	623b      	str	r3, [r7, #32]
          break;
 800204e:	e013      	b.n	8002078 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d105      	bne.n	8002064 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002058:	2308      	movs	r3, #8
 800205a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	69fa      	ldr	r2, [r7, #28]
 8002060:	611a      	str	r2, [r3, #16]
          break;
 8002062:	e009      	b.n	8002078 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002064:	2308      	movs	r3, #8
 8002066:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	69fa      	ldr	r2, [r7, #28]
 800206c:	615a      	str	r2, [r3, #20]
          break;
 800206e:	e003      	b.n	8002078 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002070:	2300      	movs	r3, #0
 8002072:	623b      	str	r3, [r7, #32]
          break;
 8002074:	e000      	b.n	8002078 <HAL_GPIO_Init+0x130>
          break;
 8002076:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002078:	69bb      	ldr	r3, [r7, #24]
 800207a:	2bff      	cmp	r3, #255	@ 0xff
 800207c:	d801      	bhi.n	8002082 <HAL_GPIO_Init+0x13a>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	e001      	b.n	8002086 <HAL_GPIO_Init+0x13e>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	3304      	adds	r3, #4
 8002086:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002088:	69bb      	ldr	r3, [r7, #24]
 800208a:	2bff      	cmp	r3, #255	@ 0xff
 800208c:	d802      	bhi.n	8002094 <HAL_GPIO_Init+0x14c>
 800208e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	e002      	b.n	800209a <HAL_GPIO_Init+0x152>
 8002094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002096:	3b08      	subs	r3, #8
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	210f      	movs	r1, #15
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	fa01 f303 	lsl.w	r3, r1, r3
 80020a8:	43db      	mvns	r3, r3
 80020aa:	401a      	ands	r2, r3
 80020ac:	6a39      	ldr	r1, [r7, #32]
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	fa01 f303 	lsl.w	r3, r1, r3
 80020b4:	431a      	orrs	r2, r3
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	f000 80b1 	beq.w	800222a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80020c8:	4b4d      	ldr	r3, [pc, #308]	@ (8002200 <HAL_GPIO_Init+0x2b8>)
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	4a4c      	ldr	r2, [pc, #304]	@ (8002200 <HAL_GPIO_Init+0x2b8>)
 80020ce:	f043 0301 	orr.w	r3, r3, #1
 80020d2:	6193      	str	r3, [r2, #24]
 80020d4:	4b4a      	ldr	r3, [pc, #296]	@ (8002200 <HAL_GPIO_Init+0x2b8>)
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	f003 0301 	and.w	r3, r3, #1
 80020dc:	60bb      	str	r3, [r7, #8]
 80020de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80020e0:	4a48      	ldr	r2, [pc, #288]	@ (8002204 <HAL_GPIO_Init+0x2bc>)
 80020e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e4:	089b      	lsrs	r3, r3, #2
 80020e6:	3302      	adds	r3, #2
 80020e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80020ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f0:	f003 0303 	and.w	r3, r3, #3
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	220f      	movs	r2, #15
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	43db      	mvns	r3, r3
 80020fe:	68fa      	ldr	r2, [r7, #12]
 8002100:	4013      	ands	r3, r2
 8002102:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a40      	ldr	r2, [pc, #256]	@ (8002208 <HAL_GPIO_Init+0x2c0>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d013      	beq.n	8002134 <HAL_GPIO_Init+0x1ec>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4a3f      	ldr	r2, [pc, #252]	@ (800220c <HAL_GPIO_Init+0x2c4>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d00d      	beq.n	8002130 <HAL_GPIO_Init+0x1e8>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a3e      	ldr	r2, [pc, #248]	@ (8002210 <HAL_GPIO_Init+0x2c8>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d007      	beq.n	800212c <HAL_GPIO_Init+0x1e4>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a3d      	ldr	r2, [pc, #244]	@ (8002214 <HAL_GPIO_Init+0x2cc>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d101      	bne.n	8002128 <HAL_GPIO_Init+0x1e0>
 8002124:	2303      	movs	r3, #3
 8002126:	e006      	b.n	8002136 <HAL_GPIO_Init+0x1ee>
 8002128:	2304      	movs	r3, #4
 800212a:	e004      	b.n	8002136 <HAL_GPIO_Init+0x1ee>
 800212c:	2302      	movs	r3, #2
 800212e:	e002      	b.n	8002136 <HAL_GPIO_Init+0x1ee>
 8002130:	2301      	movs	r3, #1
 8002132:	e000      	b.n	8002136 <HAL_GPIO_Init+0x1ee>
 8002134:	2300      	movs	r3, #0
 8002136:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002138:	f002 0203 	and.w	r2, r2, #3
 800213c:	0092      	lsls	r2, r2, #2
 800213e:	4093      	lsls	r3, r2
 8002140:	68fa      	ldr	r2, [r7, #12]
 8002142:	4313      	orrs	r3, r2
 8002144:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002146:	492f      	ldr	r1, [pc, #188]	@ (8002204 <HAL_GPIO_Init+0x2bc>)
 8002148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214a:	089b      	lsrs	r3, r3, #2
 800214c:	3302      	adds	r3, #2
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d006      	beq.n	800216e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002160:	4b2d      	ldr	r3, [pc, #180]	@ (8002218 <HAL_GPIO_Init+0x2d0>)
 8002162:	689a      	ldr	r2, [r3, #8]
 8002164:	492c      	ldr	r1, [pc, #176]	@ (8002218 <HAL_GPIO_Init+0x2d0>)
 8002166:	69bb      	ldr	r3, [r7, #24]
 8002168:	4313      	orrs	r3, r2
 800216a:	608b      	str	r3, [r1, #8]
 800216c:	e006      	b.n	800217c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800216e:	4b2a      	ldr	r3, [pc, #168]	@ (8002218 <HAL_GPIO_Init+0x2d0>)
 8002170:	689a      	ldr	r2, [r3, #8]
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	43db      	mvns	r3, r3
 8002176:	4928      	ldr	r1, [pc, #160]	@ (8002218 <HAL_GPIO_Init+0x2d0>)
 8002178:	4013      	ands	r3, r2
 800217a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d006      	beq.n	8002196 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002188:	4b23      	ldr	r3, [pc, #140]	@ (8002218 <HAL_GPIO_Init+0x2d0>)
 800218a:	68da      	ldr	r2, [r3, #12]
 800218c:	4922      	ldr	r1, [pc, #136]	@ (8002218 <HAL_GPIO_Init+0x2d0>)
 800218e:	69bb      	ldr	r3, [r7, #24]
 8002190:	4313      	orrs	r3, r2
 8002192:	60cb      	str	r3, [r1, #12]
 8002194:	e006      	b.n	80021a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002196:	4b20      	ldr	r3, [pc, #128]	@ (8002218 <HAL_GPIO_Init+0x2d0>)
 8002198:	68da      	ldr	r2, [r3, #12]
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	43db      	mvns	r3, r3
 800219e:	491e      	ldr	r1, [pc, #120]	@ (8002218 <HAL_GPIO_Init+0x2d0>)
 80021a0:	4013      	ands	r3, r2
 80021a2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d006      	beq.n	80021be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021b0:	4b19      	ldr	r3, [pc, #100]	@ (8002218 <HAL_GPIO_Init+0x2d0>)
 80021b2:	685a      	ldr	r2, [r3, #4]
 80021b4:	4918      	ldr	r1, [pc, #96]	@ (8002218 <HAL_GPIO_Init+0x2d0>)
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	4313      	orrs	r3, r2
 80021ba:	604b      	str	r3, [r1, #4]
 80021bc:	e006      	b.n	80021cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80021be:	4b16      	ldr	r3, [pc, #88]	@ (8002218 <HAL_GPIO_Init+0x2d0>)
 80021c0:	685a      	ldr	r2, [r3, #4]
 80021c2:	69bb      	ldr	r3, [r7, #24]
 80021c4:	43db      	mvns	r3, r3
 80021c6:	4914      	ldr	r1, [pc, #80]	@ (8002218 <HAL_GPIO_Init+0x2d0>)
 80021c8:	4013      	ands	r3, r2
 80021ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d021      	beq.n	800221c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80021d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002218 <HAL_GPIO_Init+0x2d0>)
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	490e      	ldr	r1, [pc, #56]	@ (8002218 <HAL_GPIO_Init+0x2d0>)
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	600b      	str	r3, [r1, #0]
 80021e4:	e021      	b.n	800222a <HAL_GPIO_Init+0x2e2>
 80021e6:	bf00      	nop
 80021e8:	10320000 	.word	0x10320000
 80021ec:	10310000 	.word	0x10310000
 80021f0:	10220000 	.word	0x10220000
 80021f4:	10210000 	.word	0x10210000
 80021f8:	10120000 	.word	0x10120000
 80021fc:	10110000 	.word	0x10110000
 8002200:	40021000 	.word	0x40021000
 8002204:	40010000 	.word	0x40010000
 8002208:	40010800 	.word	0x40010800
 800220c:	40010c00 	.word	0x40010c00
 8002210:	40011000 	.word	0x40011000
 8002214:	40011400 	.word	0x40011400
 8002218:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800221c:	4b0b      	ldr	r3, [pc, #44]	@ (800224c <HAL_GPIO_Init+0x304>)
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	69bb      	ldr	r3, [r7, #24]
 8002222:	43db      	mvns	r3, r3
 8002224:	4909      	ldr	r1, [pc, #36]	@ (800224c <HAL_GPIO_Init+0x304>)
 8002226:	4013      	ands	r3, r2
 8002228:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800222a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800222c:	3301      	adds	r3, #1
 800222e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002236:	fa22 f303 	lsr.w	r3, r2, r3
 800223a:	2b00      	cmp	r3, #0
 800223c:	f47f ae8e 	bne.w	8001f5c <HAL_GPIO_Init+0x14>
  }
}
 8002240:	bf00      	nop
 8002242:	bf00      	nop
 8002244:	372c      	adds	r7, #44	@ 0x2c
 8002246:	46bd      	mov	sp, r7
 8002248:	bc80      	pop	{r7}
 800224a:	4770      	bx	lr
 800224c:	40010400 	.word	0x40010400

08002250 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	460b      	mov	r3, r1
 800225a:	807b      	strh	r3, [r7, #2]
 800225c:	4613      	mov	r3, r2
 800225e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002260:	787b      	ldrb	r3, [r7, #1]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d003      	beq.n	800226e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002266:	887a      	ldrh	r2, [r7, #2]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800226c:	e003      	b.n	8002276 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800226e:	887b      	ldrh	r3, [r7, #2]
 8002270:	041a      	lsls	r2, r3, #16
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	611a      	str	r2, [r3, #16]
}
 8002276:	bf00      	nop
 8002278:	370c      	adds	r7, #12
 800227a:	46bd      	mov	sp, r7
 800227c:	bc80      	pop	{r7}
 800227e:	4770      	bx	lr

08002280 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b086      	sub	sp, #24
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d101      	bne.n	8002292 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e272      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	2b00      	cmp	r3, #0
 800229c:	f000 8087 	beq.w	80023ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022a0:	4b92      	ldr	r3, [pc, #584]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f003 030c 	and.w	r3, r3, #12
 80022a8:	2b04      	cmp	r3, #4
 80022aa:	d00c      	beq.n	80022c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022ac:	4b8f      	ldr	r3, [pc, #572]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f003 030c 	and.w	r3, r3, #12
 80022b4:	2b08      	cmp	r3, #8
 80022b6:	d112      	bne.n	80022de <HAL_RCC_OscConfig+0x5e>
 80022b8:	4b8c      	ldr	r3, [pc, #560]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022c4:	d10b      	bne.n	80022de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022c6:	4b89      	ldr	r3, [pc, #548]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d06c      	beq.n	80023ac <HAL_RCC_OscConfig+0x12c>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d168      	bne.n	80023ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e24c      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022e6:	d106      	bne.n	80022f6 <HAL_RCC_OscConfig+0x76>
 80022e8:	4b80      	ldr	r3, [pc, #512]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a7f      	ldr	r2, [pc, #508]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 80022ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022f2:	6013      	str	r3, [r2, #0]
 80022f4:	e02e      	b.n	8002354 <HAL_RCC_OscConfig+0xd4>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d10c      	bne.n	8002318 <HAL_RCC_OscConfig+0x98>
 80022fe:	4b7b      	ldr	r3, [pc, #492]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a7a      	ldr	r2, [pc, #488]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 8002304:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002308:	6013      	str	r3, [r2, #0]
 800230a:	4b78      	ldr	r3, [pc, #480]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a77      	ldr	r2, [pc, #476]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 8002310:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002314:	6013      	str	r3, [r2, #0]
 8002316:	e01d      	b.n	8002354 <HAL_RCC_OscConfig+0xd4>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002320:	d10c      	bne.n	800233c <HAL_RCC_OscConfig+0xbc>
 8002322:	4b72      	ldr	r3, [pc, #456]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a71      	ldr	r2, [pc, #452]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 8002328:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800232c:	6013      	str	r3, [r2, #0]
 800232e:	4b6f      	ldr	r3, [pc, #444]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a6e      	ldr	r2, [pc, #440]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 8002334:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002338:	6013      	str	r3, [r2, #0]
 800233a:	e00b      	b.n	8002354 <HAL_RCC_OscConfig+0xd4>
 800233c:	4b6b      	ldr	r3, [pc, #428]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a6a      	ldr	r2, [pc, #424]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 8002342:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002346:	6013      	str	r3, [r2, #0]
 8002348:	4b68      	ldr	r3, [pc, #416]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a67      	ldr	r2, [pc, #412]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 800234e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002352:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d013      	beq.n	8002384 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800235c:	f7ff fce2 	bl	8001d24 <HAL_GetTick>
 8002360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002364:	f7ff fcde 	bl	8001d24 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b64      	cmp	r3, #100	@ 0x64
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e200      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002376:	4b5d      	ldr	r3, [pc, #372]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d0f0      	beq.n	8002364 <HAL_RCC_OscConfig+0xe4>
 8002382:	e014      	b.n	80023ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002384:	f7ff fcce 	bl	8001d24 <HAL_GetTick>
 8002388:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800238a:	e008      	b.n	800239e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800238c:	f7ff fcca 	bl	8001d24 <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	2b64      	cmp	r3, #100	@ 0x64
 8002398:	d901      	bls.n	800239e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e1ec      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800239e:	4b53      	ldr	r3, [pc, #332]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d1f0      	bne.n	800238c <HAL_RCC_OscConfig+0x10c>
 80023aa:	e000      	b.n	80023ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d063      	beq.n	8002482 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023ba:	4b4c      	ldr	r3, [pc, #304]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f003 030c 	and.w	r3, r3, #12
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d00b      	beq.n	80023de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80023c6:	4b49      	ldr	r3, [pc, #292]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f003 030c 	and.w	r3, r3, #12
 80023ce:	2b08      	cmp	r3, #8
 80023d0:	d11c      	bne.n	800240c <HAL_RCC_OscConfig+0x18c>
 80023d2:	4b46      	ldr	r3, [pc, #280]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d116      	bne.n	800240c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023de:	4b43      	ldr	r3, [pc, #268]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 0302 	and.w	r3, r3, #2
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d005      	beq.n	80023f6 <HAL_RCC_OscConfig+0x176>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d001      	beq.n	80023f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e1c0      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023f6:	4b3d      	ldr	r3, [pc, #244]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	695b      	ldr	r3, [r3, #20]
 8002402:	00db      	lsls	r3, r3, #3
 8002404:	4939      	ldr	r1, [pc, #228]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 8002406:	4313      	orrs	r3, r2
 8002408:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800240a:	e03a      	b.n	8002482 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	691b      	ldr	r3, [r3, #16]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d020      	beq.n	8002456 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002414:	4b36      	ldr	r3, [pc, #216]	@ (80024f0 <HAL_RCC_OscConfig+0x270>)
 8002416:	2201      	movs	r2, #1
 8002418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800241a:	f7ff fc83 	bl	8001d24 <HAL_GetTick>
 800241e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002420:	e008      	b.n	8002434 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002422:	f7ff fc7f 	bl	8001d24 <HAL_GetTick>
 8002426:	4602      	mov	r2, r0
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	1ad3      	subs	r3, r2, r3
 800242c:	2b02      	cmp	r3, #2
 800242e:	d901      	bls.n	8002434 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002430:	2303      	movs	r3, #3
 8002432:	e1a1      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002434:	4b2d      	ldr	r3, [pc, #180]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 0302 	and.w	r3, r3, #2
 800243c:	2b00      	cmp	r3, #0
 800243e:	d0f0      	beq.n	8002422 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002440:	4b2a      	ldr	r3, [pc, #168]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	695b      	ldr	r3, [r3, #20]
 800244c:	00db      	lsls	r3, r3, #3
 800244e:	4927      	ldr	r1, [pc, #156]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 8002450:	4313      	orrs	r3, r2
 8002452:	600b      	str	r3, [r1, #0]
 8002454:	e015      	b.n	8002482 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002456:	4b26      	ldr	r3, [pc, #152]	@ (80024f0 <HAL_RCC_OscConfig+0x270>)
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800245c:	f7ff fc62 	bl	8001d24 <HAL_GetTick>
 8002460:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002462:	e008      	b.n	8002476 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002464:	f7ff fc5e 	bl	8001d24 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b02      	cmp	r3, #2
 8002470:	d901      	bls.n	8002476 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e180      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002476:	4b1d      	ldr	r3, [pc, #116]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0302 	and.w	r3, r3, #2
 800247e:	2b00      	cmp	r3, #0
 8002480:	d1f0      	bne.n	8002464 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0308 	and.w	r3, r3, #8
 800248a:	2b00      	cmp	r3, #0
 800248c:	d03a      	beq.n	8002504 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d019      	beq.n	80024ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002496:	4b17      	ldr	r3, [pc, #92]	@ (80024f4 <HAL_RCC_OscConfig+0x274>)
 8002498:	2201      	movs	r2, #1
 800249a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800249c:	f7ff fc42 	bl	8001d24 <HAL_GetTick>
 80024a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024a2:	e008      	b.n	80024b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024a4:	f7ff fc3e 	bl	8001d24 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d901      	bls.n	80024b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e160      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024b6:	4b0d      	ldr	r3, [pc, #52]	@ (80024ec <HAL_RCC_OscConfig+0x26c>)
 80024b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d0f0      	beq.n	80024a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80024c2:	2001      	movs	r0, #1
 80024c4:	f000 face 	bl	8002a64 <RCC_Delay>
 80024c8:	e01c      	b.n	8002504 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024ca:	4b0a      	ldr	r3, [pc, #40]	@ (80024f4 <HAL_RCC_OscConfig+0x274>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024d0:	f7ff fc28 	bl	8001d24 <HAL_GetTick>
 80024d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024d6:	e00f      	b.n	80024f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024d8:	f7ff fc24 	bl	8001d24 <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	d908      	bls.n	80024f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80024e6:	2303      	movs	r3, #3
 80024e8:	e146      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
 80024ea:	bf00      	nop
 80024ec:	40021000 	.word	0x40021000
 80024f0:	42420000 	.word	0x42420000
 80024f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024f8:	4b92      	ldr	r3, [pc, #584]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80024fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fc:	f003 0302 	and.w	r3, r3, #2
 8002500:	2b00      	cmp	r3, #0
 8002502:	d1e9      	bne.n	80024d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0304 	and.w	r3, r3, #4
 800250c:	2b00      	cmp	r3, #0
 800250e:	f000 80a6 	beq.w	800265e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002512:	2300      	movs	r3, #0
 8002514:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002516:	4b8b      	ldr	r3, [pc, #556]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 8002518:	69db      	ldr	r3, [r3, #28]
 800251a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d10d      	bne.n	800253e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002522:	4b88      	ldr	r3, [pc, #544]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	4a87      	ldr	r2, [pc, #540]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 8002528:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800252c:	61d3      	str	r3, [r2, #28]
 800252e:	4b85      	ldr	r3, [pc, #532]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002536:	60bb      	str	r3, [r7, #8]
 8002538:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800253a:	2301      	movs	r3, #1
 800253c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800253e:	4b82      	ldr	r3, [pc, #520]	@ (8002748 <HAL_RCC_OscConfig+0x4c8>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002546:	2b00      	cmp	r3, #0
 8002548:	d118      	bne.n	800257c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800254a:	4b7f      	ldr	r3, [pc, #508]	@ (8002748 <HAL_RCC_OscConfig+0x4c8>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a7e      	ldr	r2, [pc, #504]	@ (8002748 <HAL_RCC_OscConfig+0x4c8>)
 8002550:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002554:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002556:	f7ff fbe5 	bl	8001d24 <HAL_GetTick>
 800255a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800255c:	e008      	b.n	8002570 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800255e:	f7ff fbe1 	bl	8001d24 <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	2b64      	cmp	r3, #100	@ 0x64
 800256a:	d901      	bls.n	8002570 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e103      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002570:	4b75      	ldr	r3, [pc, #468]	@ (8002748 <HAL_RCC_OscConfig+0x4c8>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002578:	2b00      	cmp	r3, #0
 800257a:	d0f0      	beq.n	800255e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	2b01      	cmp	r3, #1
 8002582:	d106      	bne.n	8002592 <HAL_RCC_OscConfig+0x312>
 8002584:	4b6f      	ldr	r3, [pc, #444]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 8002586:	6a1b      	ldr	r3, [r3, #32]
 8002588:	4a6e      	ldr	r2, [pc, #440]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 800258a:	f043 0301 	orr.w	r3, r3, #1
 800258e:	6213      	str	r3, [r2, #32]
 8002590:	e02d      	b.n	80025ee <HAL_RCC_OscConfig+0x36e>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d10c      	bne.n	80025b4 <HAL_RCC_OscConfig+0x334>
 800259a:	4b6a      	ldr	r3, [pc, #424]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 800259c:	6a1b      	ldr	r3, [r3, #32]
 800259e:	4a69      	ldr	r2, [pc, #420]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80025a0:	f023 0301 	bic.w	r3, r3, #1
 80025a4:	6213      	str	r3, [r2, #32]
 80025a6:	4b67      	ldr	r3, [pc, #412]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80025a8:	6a1b      	ldr	r3, [r3, #32]
 80025aa:	4a66      	ldr	r2, [pc, #408]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80025ac:	f023 0304 	bic.w	r3, r3, #4
 80025b0:	6213      	str	r3, [r2, #32]
 80025b2:	e01c      	b.n	80025ee <HAL_RCC_OscConfig+0x36e>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	68db      	ldr	r3, [r3, #12]
 80025b8:	2b05      	cmp	r3, #5
 80025ba:	d10c      	bne.n	80025d6 <HAL_RCC_OscConfig+0x356>
 80025bc:	4b61      	ldr	r3, [pc, #388]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80025be:	6a1b      	ldr	r3, [r3, #32]
 80025c0:	4a60      	ldr	r2, [pc, #384]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80025c2:	f043 0304 	orr.w	r3, r3, #4
 80025c6:	6213      	str	r3, [r2, #32]
 80025c8:	4b5e      	ldr	r3, [pc, #376]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80025ca:	6a1b      	ldr	r3, [r3, #32]
 80025cc:	4a5d      	ldr	r2, [pc, #372]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80025ce:	f043 0301 	orr.w	r3, r3, #1
 80025d2:	6213      	str	r3, [r2, #32]
 80025d4:	e00b      	b.n	80025ee <HAL_RCC_OscConfig+0x36e>
 80025d6:	4b5b      	ldr	r3, [pc, #364]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	4a5a      	ldr	r2, [pc, #360]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80025dc:	f023 0301 	bic.w	r3, r3, #1
 80025e0:	6213      	str	r3, [r2, #32]
 80025e2:	4b58      	ldr	r3, [pc, #352]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80025e4:	6a1b      	ldr	r3, [r3, #32]
 80025e6:	4a57      	ldr	r2, [pc, #348]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80025e8:	f023 0304 	bic.w	r3, r3, #4
 80025ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d015      	beq.n	8002622 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025f6:	f7ff fb95 	bl	8001d24 <HAL_GetTick>
 80025fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025fc:	e00a      	b.n	8002614 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025fe:	f7ff fb91 	bl	8001d24 <HAL_GetTick>
 8002602:	4602      	mov	r2, r0
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	f241 3288 	movw	r2, #5000	@ 0x1388
 800260c:	4293      	cmp	r3, r2
 800260e:	d901      	bls.n	8002614 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e0b1      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002614:	4b4b      	ldr	r3, [pc, #300]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 8002616:	6a1b      	ldr	r3, [r3, #32]
 8002618:	f003 0302 	and.w	r3, r3, #2
 800261c:	2b00      	cmp	r3, #0
 800261e:	d0ee      	beq.n	80025fe <HAL_RCC_OscConfig+0x37e>
 8002620:	e014      	b.n	800264c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002622:	f7ff fb7f 	bl	8001d24 <HAL_GetTick>
 8002626:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002628:	e00a      	b.n	8002640 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800262a:	f7ff fb7b 	bl	8001d24 <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002638:	4293      	cmp	r3, r2
 800263a:	d901      	bls.n	8002640 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	e09b      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002640:	4b40      	ldr	r3, [pc, #256]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 8002642:	6a1b      	ldr	r3, [r3, #32]
 8002644:	f003 0302 	and.w	r3, r3, #2
 8002648:	2b00      	cmp	r3, #0
 800264a:	d1ee      	bne.n	800262a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800264c:	7dfb      	ldrb	r3, [r7, #23]
 800264e:	2b01      	cmp	r3, #1
 8002650:	d105      	bne.n	800265e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002652:	4b3c      	ldr	r3, [pc, #240]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 8002654:	69db      	ldr	r3, [r3, #28]
 8002656:	4a3b      	ldr	r2, [pc, #236]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 8002658:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800265c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	69db      	ldr	r3, [r3, #28]
 8002662:	2b00      	cmp	r3, #0
 8002664:	f000 8087 	beq.w	8002776 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002668:	4b36      	ldr	r3, [pc, #216]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f003 030c 	and.w	r3, r3, #12
 8002670:	2b08      	cmp	r3, #8
 8002672:	d061      	beq.n	8002738 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	69db      	ldr	r3, [r3, #28]
 8002678:	2b02      	cmp	r3, #2
 800267a:	d146      	bne.n	800270a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800267c:	4b33      	ldr	r3, [pc, #204]	@ (800274c <HAL_RCC_OscConfig+0x4cc>)
 800267e:	2200      	movs	r2, #0
 8002680:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002682:	f7ff fb4f 	bl	8001d24 <HAL_GetTick>
 8002686:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002688:	e008      	b.n	800269c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800268a:	f7ff fb4b 	bl	8001d24 <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	2b02      	cmp	r3, #2
 8002696:	d901      	bls.n	800269c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e06d      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800269c:	4b29      	ldr	r3, [pc, #164]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d1f0      	bne.n	800268a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6a1b      	ldr	r3, [r3, #32]
 80026ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026b0:	d108      	bne.n	80026c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80026b2:	4b24      	ldr	r3, [pc, #144]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	4921      	ldr	r1, [pc, #132]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026c4:	4b1f      	ldr	r3, [pc, #124]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a19      	ldr	r1, [r3, #32]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d4:	430b      	orrs	r3, r1
 80026d6:	491b      	ldr	r1, [pc, #108]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80026d8:	4313      	orrs	r3, r2
 80026da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026dc:	4b1b      	ldr	r3, [pc, #108]	@ (800274c <HAL_RCC_OscConfig+0x4cc>)
 80026de:	2201      	movs	r2, #1
 80026e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e2:	f7ff fb1f 	bl	8001d24 <HAL_GetTick>
 80026e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026e8:	e008      	b.n	80026fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026ea:	f7ff fb1b 	bl	8001d24 <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d901      	bls.n	80026fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e03d      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026fc:	4b11      	ldr	r3, [pc, #68]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002704:	2b00      	cmp	r3, #0
 8002706:	d0f0      	beq.n	80026ea <HAL_RCC_OscConfig+0x46a>
 8002708:	e035      	b.n	8002776 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800270a:	4b10      	ldr	r3, [pc, #64]	@ (800274c <HAL_RCC_OscConfig+0x4cc>)
 800270c:	2200      	movs	r2, #0
 800270e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002710:	f7ff fb08 	bl	8001d24 <HAL_GetTick>
 8002714:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002716:	e008      	b.n	800272a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002718:	f7ff fb04 	bl	8001d24 <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b02      	cmp	r3, #2
 8002724:	d901      	bls.n	800272a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e026      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800272a:	4b06      	ldr	r3, [pc, #24]	@ (8002744 <HAL_RCC_OscConfig+0x4c4>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d1f0      	bne.n	8002718 <HAL_RCC_OscConfig+0x498>
 8002736:	e01e      	b.n	8002776 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	69db      	ldr	r3, [r3, #28]
 800273c:	2b01      	cmp	r3, #1
 800273e:	d107      	bne.n	8002750 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e019      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
 8002744:	40021000 	.word	0x40021000
 8002748:	40007000 	.word	0x40007000
 800274c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002750:	4b0b      	ldr	r3, [pc, #44]	@ (8002780 <HAL_RCC_OscConfig+0x500>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a1b      	ldr	r3, [r3, #32]
 8002760:	429a      	cmp	r2, r3
 8002762:	d106      	bne.n	8002772 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800276e:	429a      	cmp	r2, r3
 8002770:	d001      	beq.n	8002776 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e000      	b.n	8002778 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	3718      	adds	r7, #24
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	40021000 	.word	0x40021000

08002784 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d101      	bne.n	8002798 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e0d0      	b.n	800293a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002798:	4b6a      	ldr	r3, [pc, #424]	@ (8002944 <HAL_RCC_ClockConfig+0x1c0>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0307 	and.w	r3, r3, #7
 80027a0:	683a      	ldr	r2, [r7, #0]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d910      	bls.n	80027c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027a6:	4b67      	ldr	r3, [pc, #412]	@ (8002944 <HAL_RCC_ClockConfig+0x1c0>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f023 0207 	bic.w	r2, r3, #7
 80027ae:	4965      	ldr	r1, [pc, #404]	@ (8002944 <HAL_RCC_ClockConfig+0x1c0>)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027b6:	4b63      	ldr	r3, [pc, #396]	@ (8002944 <HAL_RCC_ClockConfig+0x1c0>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0307 	and.w	r3, r3, #7
 80027be:	683a      	ldr	r2, [r7, #0]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d001      	beq.n	80027c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e0b8      	b.n	800293a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d020      	beq.n	8002816 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f003 0304 	and.w	r3, r3, #4
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d005      	beq.n	80027ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027e0:	4b59      	ldr	r3, [pc, #356]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	4a58      	ldr	r2, [pc, #352]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 80027e6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80027ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0308 	and.w	r3, r3, #8
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d005      	beq.n	8002804 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027f8:	4b53      	ldr	r3, [pc, #332]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	4a52      	ldr	r2, [pc, #328]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 80027fe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002802:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002804:	4b50      	ldr	r3, [pc, #320]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	494d      	ldr	r1, [pc, #308]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 8002812:	4313      	orrs	r3, r2
 8002814:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	2b00      	cmp	r3, #0
 8002820:	d040      	beq.n	80028a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	2b01      	cmp	r3, #1
 8002828:	d107      	bne.n	800283a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800282a:	4b47      	ldr	r3, [pc, #284]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d115      	bne.n	8002862 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e07f      	b.n	800293a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	2b02      	cmp	r3, #2
 8002840:	d107      	bne.n	8002852 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002842:	4b41      	ldr	r3, [pc, #260]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d109      	bne.n	8002862 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e073      	b.n	800293a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002852:	4b3d      	ldr	r3, [pc, #244]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d101      	bne.n	8002862 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e06b      	b.n	800293a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002862:	4b39      	ldr	r3, [pc, #228]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f023 0203 	bic.w	r2, r3, #3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	4936      	ldr	r1, [pc, #216]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 8002870:	4313      	orrs	r3, r2
 8002872:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002874:	f7ff fa56 	bl	8001d24 <HAL_GetTick>
 8002878:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800287a:	e00a      	b.n	8002892 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800287c:	f7ff fa52 	bl	8001d24 <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	f241 3288 	movw	r2, #5000	@ 0x1388
 800288a:	4293      	cmp	r3, r2
 800288c:	d901      	bls.n	8002892 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800288e:	2303      	movs	r3, #3
 8002890:	e053      	b.n	800293a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002892:	4b2d      	ldr	r3, [pc, #180]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f003 020c 	and.w	r2, r3, #12
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d1eb      	bne.n	800287c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028a4:	4b27      	ldr	r3, [pc, #156]	@ (8002944 <HAL_RCC_ClockConfig+0x1c0>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f003 0307 	and.w	r3, r3, #7
 80028ac:	683a      	ldr	r2, [r7, #0]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	d210      	bcs.n	80028d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028b2:	4b24      	ldr	r3, [pc, #144]	@ (8002944 <HAL_RCC_ClockConfig+0x1c0>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f023 0207 	bic.w	r2, r3, #7
 80028ba:	4922      	ldr	r1, [pc, #136]	@ (8002944 <HAL_RCC_ClockConfig+0x1c0>)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	4313      	orrs	r3, r2
 80028c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028c2:	4b20      	ldr	r3, [pc, #128]	@ (8002944 <HAL_RCC_ClockConfig+0x1c0>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0307 	and.w	r3, r3, #7
 80028ca:	683a      	ldr	r2, [r7, #0]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d001      	beq.n	80028d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e032      	b.n	800293a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0304 	and.w	r3, r3, #4
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d008      	beq.n	80028f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028e0:	4b19      	ldr	r3, [pc, #100]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	4916      	ldr	r1, [pc, #88]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 80028ee:	4313      	orrs	r3, r2
 80028f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0308 	and.w	r3, r3, #8
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d009      	beq.n	8002912 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028fe:	4b12      	ldr	r3, [pc, #72]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	691b      	ldr	r3, [r3, #16]
 800290a:	00db      	lsls	r3, r3, #3
 800290c:	490e      	ldr	r1, [pc, #56]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 800290e:	4313      	orrs	r3, r2
 8002910:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002912:	f000 f821 	bl	8002958 <HAL_RCC_GetSysClockFreq>
 8002916:	4602      	mov	r2, r0
 8002918:	4b0b      	ldr	r3, [pc, #44]	@ (8002948 <HAL_RCC_ClockConfig+0x1c4>)
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	091b      	lsrs	r3, r3, #4
 800291e:	f003 030f 	and.w	r3, r3, #15
 8002922:	490a      	ldr	r1, [pc, #40]	@ (800294c <HAL_RCC_ClockConfig+0x1c8>)
 8002924:	5ccb      	ldrb	r3, [r1, r3]
 8002926:	fa22 f303 	lsr.w	r3, r2, r3
 800292a:	4a09      	ldr	r2, [pc, #36]	@ (8002950 <HAL_RCC_ClockConfig+0x1cc>)
 800292c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800292e:	4b09      	ldr	r3, [pc, #36]	@ (8002954 <HAL_RCC_ClockConfig+0x1d0>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4618      	mov	r0, r3
 8002934:	f7ff f9b4 	bl	8001ca0 <HAL_InitTick>

  return HAL_OK;
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	3710      	adds	r7, #16
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	40022000 	.word	0x40022000
 8002948:	40021000 	.word	0x40021000
 800294c:	080065cc 	.word	0x080065cc
 8002950:	20000008 	.word	0x20000008
 8002954:	2000000c 	.word	0x2000000c

08002958 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002958:	b480      	push	{r7}
 800295a:	b087      	sub	sp, #28
 800295c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800295e:	2300      	movs	r3, #0
 8002960:	60fb      	str	r3, [r7, #12]
 8002962:	2300      	movs	r3, #0
 8002964:	60bb      	str	r3, [r7, #8]
 8002966:	2300      	movs	r3, #0
 8002968:	617b      	str	r3, [r7, #20]
 800296a:	2300      	movs	r3, #0
 800296c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800296e:	2300      	movs	r3, #0
 8002970:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002972:	4b1e      	ldr	r3, [pc, #120]	@ (80029ec <HAL_RCC_GetSysClockFreq+0x94>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f003 030c 	and.w	r3, r3, #12
 800297e:	2b04      	cmp	r3, #4
 8002980:	d002      	beq.n	8002988 <HAL_RCC_GetSysClockFreq+0x30>
 8002982:	2b08      	cmp	r3, #8
 8002984:	d003      	beq.n	800298e <HAL_RCC_GetSysClockFreq+0x36>
 8002986:	e027      	b.n	80029d8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002988:	4b19      	ldr	r3, [pc, #100]	@ (80029f0 <HAL_RCC_GetSysClockFreq+0x98>)
 800298a:	613b      	str	r3, [r7, #16]
      break;
 800298c:	e027      	b.n	80029de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	0c9b      	lsrs	r3, r3, #18
 8002992:	f003 030f 	and.w	r3, r3, #15
 8002996:	4a17      	ldr	r2, [pc, #92]	@ (80029f4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002998:	5cd3      	ldrb	r3, [r2, r3]
 800299a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d010      	beq.n	80029c8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80029a6:	4b11      	ldr	r3, [pc, #68]	@ (80029ec <HAL_RCC_GetSysClockFreq+0x94>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	0c5b      	lsrs	r3, r3, #17
 80029ac:	f003 0301 	and.w	r3, r3, #1
 80029b0:	4a11      	ldr	r2, [pc, #68]	@ (80029f8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80029b2:	5cd3      	ldrb	r3, [r2, r3]
 80029b4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a0d      	ldr	r2, [pc, #52]	@ (80029f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80029ba:	fb03 f202 	mul.w	r2, r3, r2
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80029c4:	617b      	str	r3, [r7, #20]
 80029c6:	e004      	b.n	80029d2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a0c      	ldr	r2, [pc, #48]	@ (80029fc <HAL_RCC_GetSysClockFreq+0xa4>)
 80029cc:	fb02 f303 	mul.w	r3, r2, r3
 80029d0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	613b      	str	r3, [r7, #16]
      break;
 80029d6:	e002      	b.n	80029de <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029d8:	4b05      	ldr	r3, [pc, #20]	@ (80029f0 <HAL_RCC_GetSysClockFreq+0x98>)
 80029da:	613b      	str	r3, [r7, #16]
      break;
 80029dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029de:	693b      	ldr	r3, [r7, #16]
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	371c      	adds	r7, #28
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bc80      	pop	{r7}
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	40021000 	.word	0x40021000
 80029f0:	007a1200 	.word	0x007a1200
 80029f4:	080065e4 	.word	0x080065e4
 80029f8:	080065f4 	.word	0x080065f4
 80029fc:	003d0900 	.word	0x003d0900

08002a00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a04:	4b02      	ldr	r3, [pc, #8]	@ (8002a10 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a06:	681b      	ldr	r3, [r3, #0]
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr
 8002a10:	20000008 	.word	0x20000008

08002a14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a18:	f7ff fff2 	bl	8002a00 <HAL_RCC_GetHCLKFreq>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	4b05      	ldr	r3, [pc, #20]	@ (8002a34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	0a1b      	lsrs	r3, r3, #8
 8002a24:	f003 0307 	and.w	r3, r3, #7
 8002a28:	4903      	ldr	r1, [pc, #12]	@ (8002a38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a2a:	5ccb      	ldrb	r3, [r1, r3]
 8002a2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	bd80      	pop	{r7, pc}
 8002a34:	40021000 	.word	0x40021000
 8002a38:	080065dc 	.word	0x080065dc

08002a3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a40:	f7ff ffde 	bl	8002a00 <HAL_RCC_GetHCLKFreq>
 8002a44:	4602      	mov	r2, r0
 8002a46:	4b05      	ldr	r3, [pc, #20]	@ (8002a5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	0adb      	lsrs	r3, r3, #11
 8002a4c:	f003 0307 	and.w	r3, r3, #7
 8002a50:	4903      	ldr	r1, [pc, #12]	@ (8002a60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a52:	5ccb      	ldrb	r3, [r1, r3]
 8002a54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	080065dc 	.word	0x080065dc

08002a64 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8002a98 <RCC_Delay+0x34>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a0a      	ldr	r2, [pc, #40]	@ (8002a9c <RCC_Delay+0x38>)
 8002a72:	fba2 2303 	umull	r2, r3, r2, r3
 8002a76:	0a5b      	lsrs	r3, r3, #9
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	fb02 f303 	mul.w	r3, r2, r3
 8002a7e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a80:	bf00      	nop
  }
  while (Delay --);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	1e5a      	subs	r2, r3, #1
 8002a86:	60fa      	str	r2, [r7, #12]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d1f9      	bne.n	8002a80 <RCC_Delay+0x1c>
}
 8002a8c:	bf00      	nop
 8002a8e:	bf00      	nop
 8002a90:	3714      	adds	r7, #20
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bc80      	pop	{r7}
 8002a96:	4770      	bx	lr
 8002a98:	20000008 	.word	0x20000008
 8002a9c:	10624dd3 	.word	0x10624dd3

08002aa0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d101      	bne.n	8002ab2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e076      	b.n	8002ba0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d108      	bne.n	8002acc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	685b      	ldr	r3, [r3, #4]
 8002abe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ac2:	d009      	beq.n	8002ad8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	61da      	str	r2, [r3, #28]
 8002aca:	e005      	b.n	8002ad8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d106      	bne.n	8002af8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f7fe feb2 	bl	800185c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2202      	movs	r2, #2
 8002afc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b0e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002b20:	431a      	orrs	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b2a:	431a      	orrs	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	431a      	orrs	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	695b      	ldr	r3, [r3, #20]
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	431a      	orrs	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b48:	431a      	orrs	r2, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	69db      	ldr	r3, [r3, #28]
 8002b4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b52:	431a      	orrs	r2, r3
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a1b      	ldr	r3, [r3, #32]
 8002b58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b5c:	ea42 0103 	orr.w	r1, r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b64:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	0c1a      	lsrs	r2, r3, #16
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f002 0204 	and.w	r2, r2, #4
 8002b7e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	69da      	ldr	r2, [r3, #28]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b8e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3708      	adds	r7, #8
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b088      	sub	sp, #32
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	603b      	str	r3, [r7, #0]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bb8:	f7ff f8b4 	bl	8001d24 <HAL_GetTick>
 8002bbc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002bbe:	88fb      	ldrh	r3, [r7, #6]
 8002bc0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d001      	beq.n	8002bd2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002bce:	2302      	movs	r3, #2
 8002bd0:	e12a      	b.n	8002e28 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d002      	beq.n	8002bde <HAL_SPI_Transmit+0x36>
 8002bd8:	88fb      	ldrh	r3, [r7, #6]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e122      	b.n	8002e28 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d101      	bne.n	8002bf0 <HAL_SPI_Transmit+0x48>
 8002bec:	2302      	movs	r3, #2
 8002bee:	e11b      	b.n	8002e28 <HAL_SPI_Transmit+0x280>
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2203      	movs	r2, #3
 8002bfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	68ba      	ldr	r2, [r7, #8]
 8002c0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	88fa      	ldrh	r2, [r7, #6]
 8002c10:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	88fa      	ldrh	r2, [r7, #6]
 8002c16:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2200      	movs	r2, #0
 8002c22:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2200      	movs	r2, #0
 8002c28:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	2200      	movs	r2, #0
 8002c34:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c3e:	d10f      	bne.n	8002c60 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c4e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c5e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c6a:	2b40      	cmp	r3, #64	@ 0x40
 8002c6c:	d007      	beq.n	8002c7e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c7c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c86:	d152      	bne.n	8002d2e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d002      	beq.n	8002c96 <HAL_SPI_Transmit+0xee>
 8002c90:	8b7b      	ldrh	r3, [r7, #26]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	d145      	bne.n	8002d22 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9a:	881a      	ldrh	r2, [r3, #0]
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca6:	1c9a      	adds	r2, r3, #2
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	b29a      	uxth	r2, r3
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002cba:	e032      	b.n	8002d22 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b02      	cmp	r3, #2
 8002cc8:	d112      	bne.n	8002cf0 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cce:	881a      	ldrh	r2, [r3, #0]
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cda:	1c9a      	adds	r2, r3, #2
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002cee:	e018      	b.n	8002d22 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002cf0:	f7ff f818 	bl	8001d24 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d803      	bhi.n	8002d08 <HAL_SPI_Transmit+0x160>
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d06:	d102      	bne.n	8002d0e <HAL_SPI_Transmit+0x166>
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d109      	bne.n	8002d22 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2201      	movs	r2, #1
 8002d12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e082      	b.n	8002e28 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1c7      	bne.n	8002cbc <HAL_SPI_Transmit+0x114>
 8002d2c:	e053      	b.n	8002dd6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d002      	beq.n	8002d3c <HAL_SPI_Transmit+0x194>
 8002d36:	8b7b      	ldrh	r3, [r7, #26]
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d147      	bne.n	8002dcc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	330c      	adds	r3, #12
 8002d46:	7812      	ldrb	r2, [r2, #0]
 8002d48:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4e:	1c5a      	adds	r2, r3, #1
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002d62:	e033      	b.n	8002dcc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f003 0302 	and.w	r3, r3, #2
 8002d6e:	2b02      	cmp	r3, #2
 8002d70:	d113      	bne.n	8002d9a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	330c      	adds	r3, #12
 8002d7c:	7812      	ldrb	r2, [r2, #0]
 8002d7e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d84:	1c5a      	adds	r2, r3, #1
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d8e:	b29b      	uxth	r3, r3
 8002d90:	3b01      	subs	r3, #1
 8002d92:	b29a      	uxth	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002d98:	e018      	b.n	8002dcc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d9a:	f7fe ffc3 	bl	8001d24 <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d803      	bhi.n	8002db2 <HAL_SPI_Transmit+0x20a>
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db0:	d102      	bne.n	8002db8 <HAL_SPI_Transmit+0x210>
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d109      	bne.n	8002dcc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e02d      	b.n	8002e28 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1c6      	bne.n	8002d64 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002dd6:	69fa      	ldr	r2, [r7, #28]
 8002dd8:	6839      	ldr	r1, [r7, #0]
 8002dda:	68f8      	ldr	r0, [r7, #12]
 8002ddc:	f000 fbd2 	bl	8003584 <SPI_EndRxTxTransaction>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d002      	beq.n	8002dec <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2220      	movs	r2, #32
 8002dea:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d10a      	bne.n	8002e0a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002df4:	2300      	movs	r3, #0
 8002df6:	617b      	str	r3, [r7, #20]
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	617b      	str	r3, [r7, #20]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	617b      	str	r3, [r7, #20]
 8002e08:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d001      	beq.n	8002e26 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e000      	b.n	8002e28 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002e26:	2300      	movs	r3, #0
  }
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3720      	adds	r7, #32
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b088      	sub	sp, #32
 8002e34:	af02      	add	r7, sp, #8
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	603b      	str	r3, [r7, #0]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d001      	beq.n	8002e50 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	e104      	b.n	800305a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e58:	d112      	bne.n	8002e80 <HAL_SPI_Receive+0x50>
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d10e      	bne.n	8002e80 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2204      	movs	r2, #4
 8002e66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002e6a:	88fa      	ldrh	r2, [r7, #6]
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	9300      	str	r3, [sp, #0]
 8002e70:	4613      	mov	r3, r2
 8002e72:	68ba      	ldr	r2, [r7, #8]
 8002e74:	68b9      	ldr	r1, [r7, #8]
 8002e76:	68f8      	ldr	r0, [r7, #12]
 8002e78:	f000 f8f3 	bl	8003062 <HAL_SPI_TransmitReceive>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	e0ec      	b.n	800305a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e80:	f7fe ff50 	bl	8001d24 <HAL_GetTick>
 8002e84:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d002      	beq.n	8002e92 <HAL_SPI_Receive+0x62>
 8002e8c:	88fb      	ldrh	r3, [r7, #6]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d101      	bne.n	8002e96 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e0e1      	b.n	800305a <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d101      	bne.n	8002ea4 <HAL_SPI_Receive+0x74>
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	e0da      	b.n	800305a <HAL_SPI_Receive+0x22a>
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2204      	movs	r2, #4
 8002eb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	68ba      	ldr	r2, [r7, #8]
 8002ebe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	88fa      	ldrh	r2, [r7, #6]
 8002ec4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	88fa      	ldrh	r2, [r7, #6]
 8002eca:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2200      	movs	r2, #0
 8002edc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ef2:	d10f      	bne.n	8002f14 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f02:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002f12:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f1e:	2b40      	cmp	r3, #64	@ 0x40
 8002f20:	d007      	beq.n	8002f32 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f30:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d170      	bne.n	800301c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002f3a:	e035      	b.n	8002fa8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d115      	bne.n	8002f76 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f103 020c 	add.w	r2, r3, #12
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f56:	7812      	ldrb	r2, [r2, #0]
 8002f58:	b2d2      	uxtb	r2, r2
 8002f5a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f60:	1c5a      	adds	r2, r3, #1
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	3b01      	subs	r3, #1
 8002f6e:	b29a      	uxth	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002f74:	e018      	b.n	8002fa8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f76:	f7fe fed5 	bl	8001d24 <HAL_GetTick>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	683a      	ldr	r2, [r7, #0]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d803      	bhi.n	8002f8e <HAL_SPI_Receive+0x15e>
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8c:	d102      	bne.n	8002f94 <HAL_SPI_Receive+0x164>
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d109      	bne.n	8002fa8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2201      	movs	r2, #1
 8002f98:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e058      	b.n	800305a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d1c4      	bne.n	8002f3c <HAL_SPI_Receive+0x10c>
 8002fb2:	e038      	b.n	8003026 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d113      	bne.n	8002fea <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68da      	ldr	r2, [r3, #12]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fcc:	b292      	uxth	r2, r2
 8002fce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fd4:	1c9a      	adds	r2, r3, #2
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fde:	b29b      	uxth	r3, r3
 8002fe0:	3b01      	subs	r3, #1
 8002fe2:	b29a      	uxth	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002fe8:	e018      	b.n	800301c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fea:	f7fe fe9b 	bl	8001d24 <HAL_GetTick>
 8002fee:	4602      	mov	r2, r0
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	1ad3      	subs	r3, r2, r3
 8002ff4:	683a      	ldr	r2, [r7, #0]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d803      	bhi.n	8003002 <HAL_SPI_Receive+0x1d2>
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003000:	d102      	bne.n	8003008 <HAL_SPI_Receive+0x1d8>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d109      	bne.n	800301c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2201      	movs	r2, #1
 800300c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2200      	movs	r2, #0
 8003014:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e01e      	b.n	800305a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003020:	b29b      	uxth	r3, r3
 8003022:	2b00      	cmp	r3, #0
 8003024:	d1c6      	bne.n	8002fb4 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003026:	697a      	ldr	r2, [r7, #20]
 8003028:	6839      	ldr	r1, [r7, #0]
 800302a:	68f8      	ldr	r0, [r7, #12]
 800302c:	f000 fa58 	bl	80034e0 <SPI_EndRxTransaction>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d002      	beq.n	800303c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2220      	movs	r2, #32
 800303a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003050:	2b00      	cmp	r3, #0
 8003052:	d001      	beq.n	8003058 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e000      	b.n	800305a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003058:	2300      	movs	r3, #0
  }
}
 800305a:	4618      	mov	r0, r3
 800305c:	3718      	adds	r7, #24
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}

08003062 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003062:	b580      	push	{r7, lr}
 8003064:	b08a      	sub	sp, #40	@ 0x28
 8003066:	af00      	add	r7, sp, #0
 8003068:	60f8      	str	r0, [r7, #12]
 800306a:	60b9      	str	r1, [r7, #8]
 800306c:	607a      	str	r2, [r7, #4]
 800306e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003070:	2301      	movs	r3, #1
 8003072:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003074:	f7fe fe56 	bl	8001d24 <HAL_GetTick>
 8003078:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003080:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003088:	887b      	ldrh	r3, [r7, #2]
 800308a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800308c:	7ffb      	ldrb	r3, [r7, #31]
 800308e:	2b01      	cmp	r3, #1
 8003090:	d00c      	beq.n	80030ac <HAL_SPI_TransmitReceive+0x4a>
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003098:	d106      	bne.n	80030a8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d102      	bne.n	80030a8 <HAL_SPI_TransmitReceive+0x46>
 80030a2:	7ffb      	ldrb	r3, [r7, #31]
 80030a4:	2b04      	cmp	r3, #4
 80030a6:	d001      	beq.n	80030ac <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80030a8:	2302      	movs	r3, #2
 80030aa:	e17f      	b.n	80033ac <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d005      	beq.n	80030be <HAL_SPI_TransmitReceive+0x5c>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d002      	beq.n	80030be <HAL_SPI_TransmitReceive+0x5c>
 80030b8:	887b      	ldrh	r3, [r7, #2]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d101      	bne.n	80030c2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e174      	b.n	80033ac <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d101      	bne.n	80030d0 <HAL_SPI_TransmitReceive+0x6e>
 80030cc:	2302      	movs	r3, #2
 80030ce:	e16d      	b.n	80033ac <HAL_SPI_TransmitReceive+0x34a>
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2201      	movs	r2, #1
 80030d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	2b04      	cmp	r3, #4
 80030e2:	d003      	beq.n	80030ec <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2205      	movs	r2, #5
 80030e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	887a      	ldrh	r2, [r7, #2]
 80030fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	887a      	ldrh	r2, [r7, #2]
 8003102:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	68ba      	ldr	r2, [r7, #8]
 8003108:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	887a      	ldrh	r2, [r7, #2]
 800310e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	887a      	ldrh	r2, [r7, #2]
 8003114:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2200      	movs	r2, #0
 800311a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2200      	movs	r2, #0
 8003120:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800312c:	2b40      	cmp	r3, #64	@ 0x40
 800312e:	d007      	beq.n	8003140 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800313e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003148:	d17e      	bne.n	8003248 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d002      	beq.n	8003158 <HAL_SPI_TransmitReceive+0xf6>
 8003152:	8afb      	ldrh	r3, [r7, #22]
 8003154:	2b01      	cmp	r3, #1
 8003156:	d16c      	bne.n	8003232 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800315c:	881a      	ldrh	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003168:	1c9a      	adds	r2, r3, #2
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003172:	b29b      	uxth	r3, r3
 8003174:	3b01      	subs	r3, #1
 8003176:	b29a      	uxth	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800317c:	e059      	b.n	8003232 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f003 0302 	and.w	r3, r3, #2
 8003188:	2b02      	cmp	r3, #2
 800318a:	d11b      	bne.n	80031c4 <HAL_SPI_TransmitReceive+0x162>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003190:	b29b      	uxth	r3, r3
 8003192:	2b00      	cmp	r3, #0
 8003194:	d016      	beq.n	80031c4 <HAL_SPI_TransmitReceive+0x162>
 8003196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003198:	2b01      	cmp	r3, #1
 800319a:	d113      	bne.n	80031c4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a0:	881a      	ldrh	r2, [r3, #0]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ac:	1c9a      	adds	r2, r3, #2
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	3b01      	subs	r3, #1
 80031ba:	b29a      	uxth	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80031c0:	2300      	movs	r3, #0
 80031c2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d119      	bne.n	8003206 <HAL_SPI_TransmitReceive+0x1a4>
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d014      	beq.n	8003206 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	68da      	ldr	r2, [r3, #12]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031e6:	b292      	uxth	r2, r2
 80031e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ee:	1c9a      	adds	r2, r3, #2
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	3b01      	subs	r3, #1
 80031fc:	b29a      	uxth	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003202:	2301      	movs	r3, #1
 8003204:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003206:	f7fe fd8d 	bl	8001d24 <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	6a3b      	ldr	r3, [r7, #32]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003212:	429a      	cmp	r2, r3
 8003214:	d80d      	bhi.n	8003232 <HAL_SPI_TransmitReceive+0x1d0>
 8003216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800321c:	d009      	beq.n	8003232 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2201      	movs	r2, #1
 8003222:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e0bc      	b.n	80033ac <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003236:	b29b      	uxth	r3, r3
 8003238:	2b00      	cmp	r3, #0
 800323a:	d1a0      	bne.n	800317e <HAL_SPI_TransmitReceive+0x11c>
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003240:	b29b      	uxth	r3, r3
 8003242:	2b00      	cmp	r3, #0
 8003244:	d19b      	bne.n	800317e <HAL_SPI_TransmitReceive+0x11c>
 8003246:	e082      	b.n	800334e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d002      	beq.n	8003256 <HAL_SPI_TransmitReceive+0x1f4>
 8003250:	8afb      	ldrh	r3, [r7, #22]
 8003252:	2b01      	cmp	r3, #1
 8003254:	d171      	bne.n	800333a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	330c      	adds	r3, #12
 8003260:	7812      	ldrb	r2, [r2, #0]
 8003262:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003268:	1c5a      	adds	r2, r3, #1
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003272:	b29b      	uxth	r3, r3
 8003274:	3b01      	subs	r3, #1
 8003276:	b29a      	uxth	r2, r3
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800327c:	e05d      	b.n	800333a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	f003 0302 	and.w	r3, r3, #2
 8003288:	2b02      	cmp	r3, #2
 800328a:	d11c      	bne.n	80032c6 <HAL_SPI_TransmitReceive+0x264>
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003290:	b29b      	uxth	r3, r3
 8003292:	2b00      	cmp	r3, #0
 8003294:	d017      	beq.n	80032c6 <HAL_SPI_TransmitReceive+0x264>
 8003296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003298:	2b01      	cmp	r3, #1
 800329a:	d114      	bne.n	80032c6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	330c      	adds	r3, #12
 80032a6:	7812      	ldrb	r2, [r2, #0]
 80032a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ae:	1c5a      	adds	r2, r3, #1
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	3b01      	subs	r3, #1
 80032bc:	b29a      	uxth	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80032c2:	2300      	movs	r3, #0
 80032c4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	f003 0301 	and.w	r3, r3, #1
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d119      	bne.n	8003308 <HAL_SPI_TransmitReceive+0x2a6>
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032d8:	b29b      	uxth	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d014      	beq.n	8003308 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	68da      	ldr	r2, [r3, #12]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032e8:	b2d2      	uxtb	r2, r2
 80032ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032f0:	1c5a      	adds	r2, r3, #1
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	3b01      	subs	r3, #1
 80032fe:	b29a      	uxth	r2, r3
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003304:	2301      	movs	r3, #1
 8003306:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003308:	f7fe fd0c 	bl	8001d24 <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	6a3b      	ldr	r3, [r7, #32]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003314:	429a      	cmp	r2, r3
 8003316:	d803      	bhi.n	8003320 <HAL_SPI_TransmitReceive+0x2be>
 8003318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800331a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800331e:	d102      	bne.n	8003326 <HAL_SPI_TransmitReceive+0x2c4>
 8003320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003322:	2b00      	cmp	r3, #0
 8003324:	d109      	bne.n	800333a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e038      	b.n	80033ac <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800333e:	b29b      	uxth	r3, r3
 8003340:	2b00      	cmp	r3, #0
 8003342:	d19c      	bne.n	800327e <HAL_SPI_TransmitReceive+0x21c>
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003348:	b29b      	uxth	r3, r3
 800334a:	2b00      	cmp	r3, #0
 800334c:	d197      	bne.n	800327e <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800334e:	6a3a      	ldr	r2, [r7, #32]
 8003350:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f000 f916 	bl	8003584 <SPI_EndRxTxTransaction>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d008      	beq.n	8003370 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2220      	movs	r2, #32
 8003362:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e01d      	b.n	80033ac <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d10a      	bne.n	800338e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003378:	2300      	movs	r3, #0
 800337a:	613b      	str	r3, [r7, #16]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	613b      	str	r3, [r7, #16]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	613b      	str	r3, [r7, #16]
 800338c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2201      	movs	r2, #1
 8003392:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d001      	beq.n	80033aa <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e000      	b.n	80033ac <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80033aa:	2300      	movs	r3, #0
  }
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3728      	adds	r7, #40	@ 0x28
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}

080033b4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80033c2:	b2db      	uxtb	r3, r3
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bc80      	pop	{r7}
 80033cc:	4770      	bx	lr
	...

080033d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b088      	sub	sp, #32
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	60b9      	str	r1, [r7, #8]
 80033da:	603b      	str	r3, [r7, #0]
 80033dc:	4613      	mov	r3, r2
 80033de:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80033e0:	f7fe fca0 	bl	8001d24 <HAL_GetTick>
 80033e4:	4602      	mov	r2, r0
 80033e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033e8:	1a9b      	subs	r3, r3, r2
 80033ea:	683a      	ldr	r2, [r7, #0]
 80033ec:	4413      	add	r3, r2
 80033ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80033f0:	f7fe fc98 	bl	8001d24 <HAL_GetTick>
 80033f4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80033f6:	4b39      	ldr	r3, [pc, #228]	@ (80034dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	015b      	lsls	r3, r3, #5
 80033fc:	0d1b      	lsrs	r3, r3, #20
 80033fe:	69fa      	ldr	r2, [r7, #28]
 8003400:	fb02 f303 	mul.w	r3, r2, r3
 8003404:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003406:	e054      	b.n	80034b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800340e:	d050      	beq.n	80034b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003410:	f7fe fc88 	bl	8001d24 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	69fa      	ldr	r2, [r7, #28]
 800341c:	429a      	cmp	r2, r3
 800341e:	d902      	bls.n	8003426 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d13d      	bne.n	80034a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	685a      	ldr	r2, [r3, #4]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003434:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800343e:	d111      	bne.n	8003464 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003448:	d004      	beq.n	8003454 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003452:	d107      	bne.n	8003464 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003462:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003468:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800346c:	d10f      	bne.n	800348e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800347c:	601a      	str	r2, [r3, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800348c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2201      	movs	r2, #1
 8003492:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e017      	b.n	80034d2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d101      	bne.n	80034ac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80034a8:	2300      	movs	r3, #0
 80034aa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	3b01      	subs	r3, #1
 80034b0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	689a      	ldr	r2, [r3, #8]
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	4013      	ands	r3, r2
 80034bc:	68ba      	ldr	r2, [r7, #8]
 80034be:	429a      	cmp	r2, r3
 80034c0:	bf0c      	ite	eq
 80034c2:	2301      	moveq	r3, #1
 80034c4:	2300      	movne	r3, #0
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	461a      	mov	r2, r3
 80034ca:	79fb      	ldrb	r3, [r7, #7]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d19b      	bne.n	8003408 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3720      	adds	r7, #32
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	20000008 	.word	0x20000008

080034e0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b086      	sub	sp, #24
 80034e4:	af02      	add	r7, sp, #8
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	60b9      	str	r1, [r7, #8]
 80034ea:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034f4:	d111      	bne.n	800351a <SPI_EndRxTransaction+0x3a>
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034fe:	d004      	beq.n	800350a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003508:	d107      	bne.n	800351a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003518:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003522:	d117      	bne.n	8003554 <SPI_EndRxTransaction+0x74>
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800352c:	d112      	bne.n	8003554 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	9300      	str	r3, [sp, #0]
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	2200      	movs	r2, #0
 8003536:	2101      	movs	r1, #1
 8003538:	68f8      	ldr	r0, [r7, #12]
 800353a:	f7ff ff49 	bl	80033d0 <SPI_WaitFlagStateUntilTimeout>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d01a      	beq.n	800357a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003548:	f043 0220 	orr.w	r2, r3, #32
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e013      	b.n	800357c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	9300      	str	r3, [sp, #0]
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	2200      	movs	r2, #0
 800355c:	2180      	movs	r1, #128	@ 0x80
 800355e:	68f8      	ldr	r0, [r7, #12]
 8003560:	f7ff ff36 	bl	80033d0 <SPI_WaitFlagStateUntilTimeout>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d007      	beq.n	800357a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800356e:	f043 0220 	orr.w	r2, r3, #32
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003576:	2303      	movs	r3, #3
 8003578:	e000      	b.n	800357c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800357a:	2300      	movs	r3, #0
}
 800357c:	4618      	mov	r0, r3
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b086      	sub	sp, #24
 8003588:	af02      	add	r7, sp, #8
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	9300      	str	r3, [sp, #0]
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	2201      	movs	r2, #1
 8003598:	2102      	movs	r1, #2
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f7ff ff18 	bl	80033d0 <SPI_WaitFlagStateUntilTimeout>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d007      	beq.n	80035b6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035aa:	f043 0220 	orr.w	r2, r3, #32
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e013      	b.n	80035de <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	9300      	str	r3, [sp, #0]
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	2200      	movs	r2, #0
 80035be:	2180      	movs	r1, #128	@ 0x80
 80035c0:	68f8      	ldr	r0, [r7, #12]
 80035c2:	f7ff ff05 	bl	80033d0 <SPI_WaitFlagStateUntilTimeout>
 80035c6:	4603      	mov	r3, r0
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d007      	beq.n	80035dc <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035d0:	f043 0220 	orr.w	r2, r3, #32
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	e000      	b.n	80035de <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3710      	adds	r7, #16
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}

080035e6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035e6:	b580      	push	{r7, lr}
 80035e8:	b082      	sub	sp, #8
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d101      	bne.n	80035f8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e042      	b.n	800367e <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	2b00      	cmp	r3, #0
 8003602:	d106      	bne.n	8003612 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2200      	movs	r2, #0
 8003608:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f7fe fabf 	bl	8001b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2224      	movs	r2, #36	@ 0x24
 8003616:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68da      	ldr	r2, [r3, #12]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003628:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 f8be 	bl	80037ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	691a      	ldr	r2, [r3, #16]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800363e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695a      	ldr	r2, [r3, #20]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800364e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68da      	ldr	r2, [r3, #12]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800365e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2220      	movs	r2, #32
 800366a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2220      	movs	r2, #32
 8003672:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3708      	adds	r7, #8
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}

08003686 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003686:	b480      	push	{r7}
 8003688:	b085      	sub	sp, #20
 800368a:	af00      	add	r7, sp, #0
 800368c:	60f8      	str	r0, [r7, #12]
 800368e:	60b9      	str	r1, [r7, #8]
 8003690:	4613      	mov	r3, r2
 8003692:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800369a:	b2db      	uxtb	r3, r3
 800369c:	2b20      	cmp	r3, #32
 800369e:	d121      	bne.n	80036e4 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d002      	beq.n	80036ac <HAL_UART_Transmit_IT+0x26>
 80036a6:	88fb      	ldrh	r3, [r7, #6]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d101      	bne.n	80036b0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e01a      	b.n	80036e6 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	68ba      	ldr	r2, [r7, #8]
 80036b4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	88fa      	ldrh	r2, [r7, #6]
 80036ba:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	88fa      	ldrh	r2, [r7, #6]
 80036c0:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2200      	movs	r2, #0
 80036c6:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2221      	movs	r2, #33	@ 0x21
 80036cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68da      	ldr	r2, [r3, #12]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80036de:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80036e0:	2300      	movs	r3, #0
 80036e2:	e000      	b.n	80036e6 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80036e4:	2302      	movs	r3, #2
  }
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3714      	adds	r7, #20
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bc80      	pop	{r7}
 80036ee:	4770      	bx	lr

080036f0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	60f8      	str	r0, [r7, #12]
 80036f8:	60b9      	str	r1, [r7, #8]
 80036fa:	4613      	mov	r3, r2
 80036fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003704:	b2db      	uxtb	r3, r3
 8003706:	2b20      	cmp	r3, #32
 8003708:	d112      	bne.n	8003730 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d002      	beq.n	8003716 <HAL_UART_Receive_IT+0x26>
 8003710:	88fb      	ldrh	r3, [r7, #6]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d101      	bne.n	800371a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e00b      	b.n	8003732 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2200      	movs	r2, #0
 800371e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003720:	88fb      	ldrh	r3, [r7, #6]
 8003722:	461a      	mov	r2, r3
 8003724:	68b9      	ldr	r1, [r7, #8]
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 f807 	bl	800373a <UART_Start_Receive_IT>
 800372c:	4603      	mov	r3, r0
 800372e:	e000      	b.n	8003732 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003730:	2302      	movs	r3, #2
  }
}
 8003732:	4618      	mov	r0, r3
 8003734:	3710      	adds	r7, #16
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}

0800373a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800373a:	b480      	push	{r7}
 800373c:	b085      	sub	sp, #20
 800373e:	af00      	add	r7, sp, #0
 8003740:	60f8      	str	r0, [r7, #12]
 8003742:	60b9      	str	r1, [r7, #8]
 8003744:	4613      	mov	r3, r2
 8003746:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	68ba      	ldr	r2, [r7, #8]
 800374c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	88fa      	ldrh	r2, [r7, #6]
 8003752:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	88fa      	ldrh	r2, [r7, #6]
 8003758:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2222      	movs	r2, #34	@ 0x22
 8003764:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d007      	beq.n	8003780 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68da      	ldr	r2, [r3, #12]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800377e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	695a      	ldr	r2, [r3, #20]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f042 0201 	orr.w	r2, r2, #1
 800378e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	68da      	ldr	r2, [r3, #12]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f042 0220 	orr.w	r2, r2, #32
 800379e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3714      	adds	r7, #20
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bc80      	pop	{r7}
 80037aa:	4770      	bx	lr

080037ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	691b      	ldr	r3, [r3, #16]
 80037ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	68da      	ldr	r2, [r3, #12]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	430a      	orrs	r2, r1
 80037c8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	689a      	ldr	r2, [r3, #8]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	691b      	ldr	r3, [r3, #16]
 80037d2:	431a      	orrs	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	695b      	ldr	r3, [r3, #20]
 80037d8:	4313      	orrs	r3, r2
 80037da:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80037e6:	f023 030c 	bic.w	r3, r3, #12
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	6812      	ldr	r2, [r2, #0]
 80037ee:	68b9      	ldr	r1, [r7, #8]
 80037f0:	430b      	orrs	r3, r1
 80037f2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	699a      	ldr	r2, [r3, #24]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	430a      	orrs	r2, r1
 8003808:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a2c      	ldr	r2, [pc, #176]	@ (80038c0 <UART_SetConfig+0x114>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d103      	bne.n	800381c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003814:	f7ff f912 	bl	8002a3c <HAL_RCC_GetPCLK2Freq>
 8003818:	60f8      	str	r0, [r7, #12]
 800381a:	e002      	b.n	8003822 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800381c:	f7ff f8fa 	bl	8002a14 <HAL_RCC_GetPCLK1Freq>
 8003820:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	4613      	mov	r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	4413      	add	r3, r2
 800382a:	009a      	lsls	r2, r3, #2
 800382c:	441a      	add	r2, r3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	fbb2 f3f3 	udiv	r3, r2, r3
 8003838:	4a22      	ldr	r2, [pc, #136]	@ (80038c4 <UART_SetConfig+0x118>)
 800383a:	fba2 2303 	umull	r2, r3, r2, r3
 800383e:	095b      	lsrs	r3, r3, #5
 8003840:	0119      	lsls	r1, r3, #4
 8003842:	68fa      	ldr	r2, [r7, #12]
 8003844:	4613      	mov	r3, r2
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	4413      	add	r3, r2
 800384a:	009a      	lsls	r2, r3, #2
 800384c:	441a      	add	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	fbb2 f2f3 	udiv	r2, r2, r3
 8003858:	4b1a      	ldr	r3, [pc, #104]	@ (80038c4 <UART_SetConfig+0x118>)
 800385a:	fba3 0302 	umull	r0, r3, r3, r2
 800385e:	095b      	lsrs	r3, r3, #5
 8003860:	2064      	movs	r0, #100	@ 0x64
 8003862:	fb00 f303 	mul.w	r3, r0, r3
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	011b      	lsls	r3, r3, #4
 800386a:	3332      	adds	r3, #50	@ 0x32
 800386c:	4a15      	ldr	r2, [pc, #84]	@ (80038c4 <UART_SetConfig+0x118>)
 800386e:	fba2 2303 	umull	r2, r3, r2, r3
 8003872:	095b      	lsrs	r3, r3, #5
 8003874:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003878:	4419      	add	r1, r3
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	4613      	mov	r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	4413      	add	r3, r2
 8003882:	009a      	lsls	r2, r3, #2
 8003884:	441a      	add	r2, r3
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003890:	4b0c      	ldr	r3, [pc, #48]	@ (80038c4 <UART_SetConfig+0x118>)
 8003892:	fba3 0302 	umull	r0, r3, r3, r2
 8003896:	095b      	lsrs	r3, r3, #5
 8003898:	2064      	movs	r0, #100	@ 0x64
 800389a:	fb00 f303 	mul.w	r3, r0, r3
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	011b      	lsls	r3, r3, #4
 80038a2:	3332      	adds	r3, #50	@ 0x32
 80038a4:	4a07      	ldr	r2, [pc, #28]	@ (80038c4 <UART_SetConfig+0x118>)
 80038a6:	fba2 2303 	umull	r2, r3, r2, r3
 80038aa:	095b      	lsrs	r3, r3, #5
 80038ac:	f003 020f 	and.w	r2, r3, #15
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	440a      	add	r2, r1
 80038b6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80038b8:	bf00      	nop
 80038ba:	3710      	adds	r7, #16
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	40013800 	.word	0x40013800
 80038c4:	51eb851f 	.word	0x51eb851f

080038c8 <__cvt>:
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038ce:	461d      	mov	r5, r3
 80038d0:	bfbb      	ittet	lt
 80038d2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80038d6:	461d      	movlt	r5, r3
 80038d8:	2300      	movge	r3, #0
 80038da:	232d      	movlt	r3, #45	@ 0x2d
 80038dc:	b088      	sub	sp, #32
 80038de:	4614      	mov	r4, r2
 80038e0:	bfb8      	it	lt
 80038e2:	4614      	movlt	r4, r2
 80038e4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80038e6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80038e8:	7013      	strb	r3, [r2, #0]
 80038ea:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80038ec:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80038f0:	f023 0820 	bic.w	r8, r3, #32
 80038f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80038f8:	d005      	beq.n	8003906 <__cvt+0x3e>
 80038fa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80038fe:	d100      	bne.n	8003902 <__cvt+0x3a>
 8003900:	3601      	adds	r6, #1
 8003902:	2302      	movs	r3, #2
 8003904:	e000      	b.n	8003908 <__cvt+0x40>
 8003906:	2303      	movs	r3, #3
 8003908:	aa07      	add	r2, sp, #28
 800390a:	9204      	str	r2, [sp, #16]
 800390c:	aa06      	add	r2, sp, #24
 800390e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003912:	e9cd 3600 	strd	r3, r6, [sp]
 8003916:	4622      	mov	r2, r4
 8003918:	462b      	mov	r3, r5
 800391a:	f000 fe81 	bl	8004620 <_dtoa_r>
 800391e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003922:	4607      	mov	r7, r0
 8003924:	d119      	bne.n	800395a <__cvt+0x92>
 8003926:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003928:	07db      	lsls	r3, r3, #31
 800392a:	d50e      	bpl.n	800394a <__cvt+0x82>
 800392c:	eb00 0906 	add.w	r9, r0, r6
 8003930:	2200      	movs	r2, #0
 8003932:	2300      	movs	r3, #0
 8003934:	4620      	mov	r0, r4
 8003936:	4629      	mov	r1, r5
 8003938:	f7fd f836 	bl	80009a8 <__aeabi_dcmpeq>
 800393c:	b108      	cbz	r0, 8003942 <__cvt+0x7a>
 800393e:	f8cd 901c 	str.w	r9, [sp, #28]
 8003942:	2230      	movs	r2, #48	@ 0x30
 8003944:	9b07      	ldr	r3, [sp, #28]
 8003946:	454b      	cmp	r3, r9
 8003948:	d31e      	bcc.n	8003988 <__cvt+0xc0>
 800394a:	4638      	mov	r0, r7
 800394c:	9b07      	ldr	r3, [sp, #28]
 800394e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003950:	1bdb      	subs	r3, r3, r7
 8003952:	6013      	str	r3, [r2, #0]
 8003954:	b008      	add	sp, #32
 8003956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800395a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800395e:	eb00 0906 	add.w	r9, r0, r6
 8003962:	d1e5      	bne.n	8003930 <__cvt+0x68>
 8003964:	7803      	ldrb	r3, [r0, #0]
 8003966:	2b30      	cmp	r3, #48	@ 0x30
 8003968:	d10a      	bne.n	8003980 <__cvt+0xb8>
 800396a:	2200      	movs	r2, #0
 800396c:	2300      	movs	r3, #0
 800396e:	4620      	mov	r0, r4
 8003970:	4629      	mov	r1, r5
 8003972:	f7fd f819 	bl	80009a8 <__aeabi_dcmpeq>
 8003976:	b918      	cbnz	r0, 8003980 <__cvt+0xb8>
 8003978:	f1c6 0601 	rsb	r6, r6, #1
 800397c:	f8ca 6000 	str.w	r6, [sl]
 8003980:	f8da 3000 	ldr.w	r3, [sl]
 8003984:	4499      	add	r9, r3
 8003986:	e7d3      	b.n	8003930 <__cvt+0x68>
 8003988:	1c59      	adds	r1, r3, #1
 800398a:	9107      	str	r1, [sp, #28]
 800398c:	701a      	strb	r2, [r3, #0]
 800398e:	e7d9      	b.n	8003944 <__cvt+0x7c>

08003990 <__exponent>:
 8003990:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003992:	2900      	cmp	r1, #0
 8003994:	bfb6      	itet	lt
 8003996:	232d      	movlt	r3, #45	@ 0x2d
 8003998:	232b      	movge	r3, #43	@ 0x2b
 800399a:	4249      	neglt	r1, r1
 800399c:	2909      	cmp	r1, #9
 800399e:	7002      	strb	r2, [r0, #0]
 80039a0:	7043      	strb	r3, [r0, #1]
 80039a2:	dd29      	ble.n	80039f8 <__exponent+0x68>
 80039a4:	f10d 0307 	add.w	r3, sp, #7
 80039a8:	461d      	mov	r5, r3
 80039aa:	270a      	movs	r7, #10
 80039ac:	fbb1 f6f7 	udiv	r6, r1, r7
 80039b0:	461a      	mov	r2, r3
 80039b2:	fb07 1416 	mls	r4, r7, r6, r1
 80039b6:	3430      	adds	r4, #48	@ 0x30
 80039b8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80039bc:	460c      	mov	r4, r1
 80039be:	2c63      	cmp	r4, #99	@ 0x63
 80039c0:	4631      	mov	r1, r6
 80039c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80039c6:	dcf1      	bgt.n	80039ac <__exponent+0x1c>
 80039c8:	3130      	adds	r1, #48	@ 0x30
 80039ca:	1e94      	subs	r4, r2, #2
 80039cc:	f803 1c01 	strb.w	r1, [r3, #-1]
 80039d0:	4623      	mov	r3, r4
 80039d2:	1c41      	adds	r1, r0, #1
 80039d4:	42ab      	cmp	r3, r5
 80039d6:	d30a      	bcc.n	80039ee <__exponent+0x5e>
 80039d8:	f10d 0309 	add.w	r3, sp, #9
 80039dc:	1a9b      	subs	r3, r3, r2
 80039de:	42ac      	cmp	r4, r5
 80039e0:	bf88      	it	hi
 80039e2:	2300      	movhi	r3, #0
 80039e4:	3302      	adds	r3, #2
 80039e6:	4403      	add	r3, r0
 80039e8:	1a18      	subs	r0, r3, r0
 80039ea:	b003      	add	sp, #12
 80039ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039ee:	f813 6b01 	ldrb.w	r6, [r3], #1
 80039f2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80039f6:	e7ed      	b.n	80039d4 <__exponent+0x44>
 80039f8:	2330      	movs	r3, #48	@ 0x30
 80039fa:	3130      	adds	r1, #48	@ 0x30
 80039fc:	7083      	strb	r3, [r0, #2]
 80039fe:	70c1      	strb	r1, [r0, #3]
 8003a00:	1d03      	adds	r3, r0, #4
 8003a02:	e7f1      	b.n	80039e8 <__exponent+0x58>

08003a04 <_printf_float>:
 8003a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a08:	b091      	sub	sp, #68	@ 0x44
 8003a0a:	460c      	mov	r4, r1
 8003a0c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003a10:	4616      	mov	r6, r2
 8003a12:	461f      	mov	r7, r3
 8003a14:	4605      	mov	r5, r0
 8003a16:	f000 fcf5 	bl	8004404 <_localeconv_r>
 8003a1a:	6803      	ldr	r3, [r0, #0]
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	9308      	str	r3, [sp, #32]
 8003a20:	f7fc fb96 	bl	8000150 <strlen>
 8003a24:	2300      	movs	r3, #0
 8003a26:	930e      	str	r3, [sp, #56]	@ 0x38
 8003a28:	f8d8 3000 	ldr.w	r3, [r8]
 8003a2c:	9009      	str	r0, [sp, #36]	@ 0x24
 8003a2e:	3307      	adds	r3, #7
 8003a30:	f023 0307 	bic.w	r3, r3, #7
 8003a34:	f103 0208 	add.w	r2, r3, #8
 8003a38:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003a3c:	f8d4 b000 	ldr.w	fp, [r4]
 8003a40:	f8c8 2000 	str.w	r2, [r8]
 8003a44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003a48:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003a4c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003a4e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003a52:	f04f 32ff 	mov.w	r2, #4294967295
 8003a56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003a5a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003a5e:	4b9c      	ldr	r3, [pc, #624]	@ (8003cd0 <_printf_float+0x2cc>)
 8003a60:	f7fc ffd4 	bl	8000a0c <__aeabi_dcmpun>
 8003a64:	bb70      	cbnz	r0, 8003ac4 <_printf_float+0xc0>
 8003a66:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003a6a:	f04f 32ff 	mov.w	r2, #4294967295
 8003a6e:	4b98      	ldr	r3, [pc, #608]	@ (8003cd0 <_printf_float+0x2cc>)
 8003a70:	f7fc ffae 	bl	80009d0 <__aeabi_dcmple>
 8003a74:	bb30      	cbnz	r0, 8003ac4 <_printf_float+0xc0>
 8003a76:	2200      	movs	r2, #0
 8003a78:	2300      	movs	r3, #0
 8003a7a:	4640      	mov	r0, r8
 8003a7c:	4649      	mov	r1, r9
 8003a7e:	f7fc ff9d 	bl	80009bc <__aeabi_dcmplt>
 8003a82:	b110      	cbz	r0, 8003a8a <_printf_float+0x86>
 8003a84:	232d      	movs	r3, #45	@ 0x2d
 8003a86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a8a:	4a92      	ldr	r2, [pc, #584]	@ (8003cd4 <_printf_float+0x2d0>)
 8003a8c:	4b92      	ldr	r3, [pc, #584]	@ (8003cd8 <_printf_float+0x2d4>)
 8003a8e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003a92:	bf8c      	ite	hi
 8003a94:	4690      	movhi	r8, r2
 8003a96:	4698      	movls	r8, r3
 8003a98:	2303      	movs	r3, #3
 8003a9a:	f04f 0900 	mov.w	r9, #0
 8003a9e:	6123      	str	r3, [r4, #16]
 8003aa0:	f02b 0304 	bic.w	r3, fp, #4
 8003aa4:	6023      	str	r3, [r4, #0]
 8003aa6:	4633      	mov	r3, r6
 8003aa8:	4621      	mov	r1, r4
 8003aaa:	4628      	mov	r0, r5
 8003aac:	9700      	str	r7, [sp, #0]
 8003aae:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003ab0:	f000 f9d4 	bl	8003e5c <_printf_common>
 8003ab4:	3001      	adds	r0, #1
 8003ab6:	f040 8090 	bne.w	8003bda <_printf_float+0x1d6>
 8003aba:	f04f 30ff 	mov.w	r0, #4294967295
 8003abe:	b011      	add	sp, #68	@ 0x44
 8003ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ac4:	4642      	mov	r2, r8
 8003ac6:	464b      	mov	r3, r9
 8003ac8:	4640      	mov	r0, r8
 8003aca:	4649      	mov	r1, r9
 8003acc:	f7fc ff9e 	bl	8000a0c <__aeabi_dcmpun>
 8003ad0:	b148      	cbz	r0, 8003ae6 <_printf_float+0xe2>
 8003ad2:	464b      	mov	r3, r9
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	bfb8      	it	lt
 8003ad8:	232d      	movlt	r3, #45	@ 0x2d
 8003ada:	4a80      	ldr	r2, [pc, #512]	@ (8003cdc <_printf_float+0x2d8>)
 8003adc:	bfb8      	it	lt
 8003ade:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003ae2:	4b7f      	ldr	r3, [pc, #508]	@ (8003ce0 <_printf_float+0x2dc>)
 8003ae4:	e7d3      	b.n	8003a8e <_printf_float+0x8a>
 8003ae6:	6863      	ldr	r3, [r4, #4]
 8003ae8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003aec:	1c5a      	adds	r2, r3, #1
 8003aee:	d13f      	bne.n	8003b70 <_printf_float+0x16c>
 8003af0:	2306      	movs	r3, #6
 8003af2:	6063      	str	r3, [r4, #4]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003afa:	6023      	str	r3, [r4, #0]
 8003afc:	9206      	str	r2, [sp, #24]
 8003afe:	aa0e      	add	r2, sp, #56	@ 0x38
 8003b00:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003b04:	aa0d      	add	r2, sp, #52	@ 0x34
 8003b06:	9203      	str	r2, [sp, #12]
 8003b08:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003b0c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003b10:	6863      	ldr	r3, [r4, #4]
 8003b12:	4642      	mov	r2, r8
 8003b14:	9300      	str	r3, [sp, #0]
 8003b16:	4628      	mov	r0, r5
 8003b18:	464b      	mov	r3, r9
 8003b1a:	910a      	str	r1, [sp, #40]	@ 0x28
 8003b1c:	f7ff fed4 	bl	80038c8 <__cvt>
 8003b20:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003b22:	4680      	mov	r8, r0
 8003b24:	2947      	cmp	r1, #71	@ 0x47
 8003b26:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003b28:	d128      	bne.n	8003b7c <_printf_float+0x178>
 8003b2a:	1cc8      	adds	r0, r1, #3
 8003b2c:	db02      	blt.n	8003b34 <_printf_float+0x130>
 8003b2e:	6863      	ldr	r3, [r4, #4]
 8003b30:	4299      	cmp	r1, r3
 8003b32:	dd40      	ble.n	8003bb6 <_printf_float+0x1b2>
 8003b34:	f1aa 0a02 	sub.w	sl, sl, #2
 8003b38:	fa5f fa8a 	uxtb.w	sl, sl
 8003b3c:	4652      	mov	r2, sl
 8003b3e:	3901      	subs	r1, #1
 8003b40:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003b44:	910d      	str	r1, [sp, #52]	@ 0x34
 8003b46:	f7ff ff23 	bl	8003990 <__exponent>
 8003b4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003b4c:	4681      	mov	r9, r0
 8003b4e:	1813      	adds	r3, r2, r0
 8003b50:	2a01      	cmp	r2, #1
 8003b52:	6123      	str	r3, [r4, #16]
 8003b54:	dc02      	bgt.n	8003b5c <_printf_float+0x158>
 8003b56:	6822      	ldr	r2, [r4, #0]
 8003b58:	07d2      	lsls	r2, r2, #31
 8003b5a:	d501      	bpl.n	8003b60 <_printf_float+0x15c>
 8003b5c:	3301      	adds	r3, #1
 8003b5e:	6123      	str	r3, [r4, #16]
 8003b60:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d09e      	beq.n	8003aa6 <_printf_float+0xa2>
 8003b68:	232d      	movs	r3, #45	@ 0x2d
 8003b6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b6e:	e79a      	b.n	8003aa6 <_printf_float+0xa2>
 8003b70:	2947      	cmp	r1, #71	@ 0x47
 8003b72:	d1bf      	bne.n	8003af4 <_printf_float+0xf0>
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d1bd      	bne.n	8003af4 <_printf_float+0xf0>
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e7ba      	b.n	8003af2 <_printf_float+0xee>
 8003b7c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003b80:	d9dc      	bls.n	8003b3c <_printf_float+0x138>
 8003b82:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003b86:	d118      	bne.n	8003bba <_printf_float+0x1b6>
 8003b88:	2900      	cmp	r1, #0
 8003b8a:	6863      	ldr	r3, [r4, #4]
 8003b8c:	dd0b      	ble.n	8003ba6 <_printf_float+0x1a2>
 8003b8e:	6121      	str	r1, [r4, #16]
 8003b90:	b913      	cbnz	r3, 8003b98 <_printf_float+0x194>
 8003b92:	6822      	ldr	r2, [r4, #0]
 8003b94:	07d0      	lsls	r0, r2, #31
 8003b96:	d502      	bpl.n	8003b9e <_printf_float+0x19a>
 8003b98:	3301      	adds	r3, #1
 8003b9a:	440b      	add	r3, r1
 8003b9c:	6123      	str	r3, [r4, #16]
 8003b9e:	f04f 0900 	mov.w	r9, #0
 8003ba2:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003ba4:	e7dc      	b.n	8003b60 <_printf_float+0x15c>
 8003ba6:	b913      	cbnz	r3, 8003bae <_printf_float+0x1aa>
 8003ba8:	6822      	ldr	r2, [r4, #0]
 8003baa:	07d2      	lsls	r2, r2, #31
 8003bac:	d501      	bpl.n	8003bb2 <_printf_float+0x1ae>
 8003bae:	3302      	adds	r3, #2
 8003bb0:	e7f4      	b.n	8003b9c <_printf_float+0x198>
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e7f2      	b.n	8003b9c <_printf_float+0x198>
 8003bb6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003bba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003bbc:	4299      	cmp	r1, r3
 8003bbe:	db05      	blt.n	8003bcc <_printf_float+0x1c8>
 8003bc0:	6823      	ldr	r3, [r4, #0]
 8003bc2:	6121      	str	r1, [r4, #16]
 8003bc4:	07d8      	lsls	r0, r3, #31
 8003bc6:	d5ea      	bpl.n	8003b9e <_printf_float+0x19a>
 8003bc8:	1c4b      	adds	r3, r1, #1
 8003bca:	e7e7      	b.n	8003b9c <_printf_float+0x198>
 8003bcc:	2900      	cmp	r1, #0
 8003bce:	bfcc      	ite	gt
 8003bd0:	2201      	movgt	r2, #1
 8003bd2:	f1c1 0202 	rsble	r2, r1, #2
 8003bd6:	4413      	add	r3, r2
 8003bd8:	e7e0      	b.n	8003b9c <_printf_float+0x198>
 8003bda:	6823      	ldr	r3, [r4, #0]
 8003bdc:	055a      	lsls	r2, r3, #21
 8003bde:	d407      	bmi.n	8003bf0 <_printf_float+0x1ec>
 8003be0:	6923      	ldr	r3, [r4, #16]
 8003be2:	4642      	mov	r2, r8
 8003be4:	4631      	mov	r1, r6
 8003be6:	4628      	mov	r0, r5
 8003be8:	47b8      	blx	r7
 8003bea:	3001      	adds	r0, #1
 8003bec:	d12b      	bne.n	8003c46 <_printf_float+0x242>
 8003bee:	e764      	b.n	8003aba <_printf_float+0xb6>
 8003bf0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003bf4:	f240 80dc 	bls.w	8003db0 <_printf_float+0x3ac>
 8003bf8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	2300      	movs	r3, #0
 8003c00:	f7fc fed2 	bl	80009a8 <__aeabi_dcmpeq>
 8003c04:	2800      	cmp	r0, #0
 8003c06:	d033      	beq.n	8003c70 <_printf_float+0x26c>
 8003c08:	2301      	movs	r3, #1
 8003c0a:	4631      	mov	r1, r6
 8003c0c:	4628      	mov	r0, r5
 8003c0e:	4a35      	ldr	r2, [pc, #212]	@ (8003ce4 <_printf_float+0x2e0>)
 8003c10:	47b8      	blx	r7
 8003c12:	3001      	adds	r0, #1
 8003c14:	f43f af51 	beq.w	8003aba <_printf_float+0xb6>
 8003c18:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003c1c:	4543      	cmp	r3, r8
 8003c1e:	db02      	blt.n	8003c26 <_printf_float+0x222>
 8003c20:	6823      	ldr	r3, [r4, #0]
 8003c22:	07d8      	lsls	r0, r3, #31
 8003c24:	d50f      	bpl.n	8003c46 <_printf_float+0x242>
 8003c26:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003c2a:	4631      	mov	r1, r6
 8003c2c:	4628      	mov	r0, r5
 8003c2e:	47b8      	blx	r7
 8003c30:	3001      	adds	r0, #1
 8003c32:	f43f af42 	beq.w	8003aba <_printf_float+0xb6>
 8003c36:	f04f 0900 	mov.w	r9, #0
 8003c3a:	f108 38ff 	add.w	r8, r8, #4294967295
 8003c3e:	f104 0a1a 	add.w	sl, r4, #26
 8003c42:	45c8      	cmp	r8, r9
 8003c44:	dc09      	bgt.n	8003c5a <_printf_float+0x256>
 8003c46:	6823      	ldr	r3, [r4, #0]
 8003c48:	079b      	lsls	r3, r3, #30
 8003c4a:	f100 8102 	bmi.w	8003e52 <_printf_float+0x44e>
 8003c4e:	68e0      	ldr	r0, [r4, #12]
 8003c50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003c52:	4298      	cmp	r0, r3
 8003c54:	bfb8      	it	lt
 8003c56:	4618      	movlt	r0, r3
 8003c58:	e731      	b.n	8003abe <_printf_float+0xba>
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	4652      	mov	r2, sl
 8003c5e:	4631      	mov	r1, r6
 8003c60:	4628      	mov	r0, r5
 8003c62:	47b8      	blx	r7
 8003c64:	3001      	adds	r0, #1
 8003c66:	f43f af28 	beq.w	8003aba <_printf_float+0xb6>
 8003c6a:	f109 0901 	add.w	r9, r9, #1
 8003c6e:	e7e8      	b.n	8003c42 <_printf_float+0x23e>
 8003c70:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	dc38      	bgt.n	8003ce8 <_printf_float+0x2e4>
 8003c76:	2301      	movs	r3, #1
 8003c78:	4631      	mov	r1, r6
 8003c7a:	4628      	mov	r0, r5
 8003c7c:	4a19      	ldr	r2, [pc, #100]	@ (8003ce4 <_printf_float+0x2e0>)
 8003c7e:	47b8      	blx	r7
 8003c80:	3001      	adds	r0, #1
 8003c82:	f43f af1a 	beq.w	8003aba <_printf_float+0xb6>
 8003c86:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003c8a:	ea59 0303 	orrs.w	r3, r9, r3
 8003c8e:	d102      	bne.n	8003c96 <_printf_float+0x292>
 8003c90:	6823      	ldr	r3, [r4, #0]
 8003c92:	07d9      	lsls	r1, r3, #31
 8003c94:	d5d7      	bpl.n	8003c46 <_printf_float+0x242>
 8003c96:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003c9a:	4631      	mov	r1, r6
 8003c9c:	4628      	mov	r0, r5
 8003c9e:	47b8      	blx	r7
 8003ca0:	3001      	adds	r0, #1
 8003ca2:	f43f af0a 	beq.w	8003aba <_printf_float+0xb6>
 8003ca6:	f04f 0a00 	mov.w	sl, #0
 8003caa:	f104 0b1a 	add.w	fp, r4, #26
 8003cae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003cb0:	425b      	negs	r3, r3
 8003cb2:	4553      	cmp	r3, sl
 8003cb4:	dc01      	bgt.n	8003cba <_printf_float+0x2b6>
 8003cb6:	464b      	mov	r3, r9
 8003cb8:	e793      	b.n	8003be2 <_printf_float+0x1de>
 8003cba:	2301      	movs	r3, #1
 8003cbc:	465a      	mov	r2, fp
 8003cbe:	4631      	mov	r1, r6
 8003cc0:	4628      	mov	r0, r5
 8003cc2:	47b8      	blx	r7
 8003cc4:	3001      	adds	r0, #1
 8003cc6:	f43f aef8 	beq.w	8003aba <_printf_float+0xb6>
 8003cca:	f10a 0a01 	add.w	sl, sl, #1
 8003cce:	e7ee      	b.n	8003cae <_printf_float+0x2aa>
 8003cd0:	7fefffff 	.word	0x7fefffff
 8003cd4:	080065fa 	.word	0x080065fa
 8003cd8:	080065f6 	.word	0x080065f6
 8003cdc:	08006602 	.word	0x08006602
 8003ce0:	080065fe 	.word	0x080065fe
 8003ce4:	08006606 	.word	0x08006606
 8003ce8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003cea:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003cee:	4553      	cmp	r3, sl
 8003cf0:	bfa8      	it	ge
 8003cf2:	4653      	movge	r3, sl
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	4699      	mov	r9, r3
 8003cf8:	dc36      	bgt.n	8003d68 <_printf_float+0x364>
 8003cfa:	f04f 0b00 	mov.w	fp, #0
 8003cfe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003d02:	f104 021a 	add.w	r2, r4, #26
 8003d06:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d08:	930a      	str	r3, [sp, #40]	@ 0x28
 8003d0a:	eba3 0309 	sub.w	r3, r3, r9
 8003d0e:	455b      	cmp	r3, fp
 8003d10:	dc31      	bgt.n	8003d76 <_printf_float+0x372>
 8003d12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003d14:	459a      	cmp	sl, r3
 8003d16:	dc3a      	bgt.n	8003d8e <_printf_float+0x38a>
 8003d18:	6823      	ldr	r3, [r4, #0]
 8003d1a:	07da      	lsls	r2, r3, #31
 8003d1c:	d437      	bmi.n	8003d8e <_printf_float+0x38a>
 8003d1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003d20:	ebaa 0903 	sub.w	r9, sl, r3
 8003d24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003d26:	ebaa 0303 	sub.w	r3, sl, r3
 8003d2a:	4599      	cmp	r9, r3
 8003d2c:	bfa8      	it	ge
 8003d2e:	4699      	movge	r9, r3
 8003d30:	f1b9 0f00 	cmp.w	r9, #0
 8003d34:	dc33      	bgt.n	8003d9e <_printf_float+0x39a>
 8003d36:	f04f 0800 	mov.w	r8, #0
 8003d3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003d3e:	f104 0b1a 	add.w	fp, r4, #26
 8003d42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003d44:	ebaa 0303 	sub.w	r3, sl, r3
 8003d48:	eba3 0309 	sub.w	r3, r3, r9
 8003d4c:	4543      	cmp	r3, r8
 8003d4e:	f77f af7a 	ble.w	8003c46 <_printf_float+0x242>
 8003d52:	2301      	movs	r3, #1
 8003d54:	465a      	mov	r2, fp
 8003d56:	4631      	mov	r1, r6
 8003d58:	4628      	mov	r0, r5
 8003d5a:	47b8      	blx	r7
 8003d5c:	3001      	adds	r0, #1
 8003d5e:	f43f aeac 	beq.w	8003aba <_printf_float+0xb6>
 8003d62:	f108 0801 	add.w	r8, r8, #1
 8003d66:	e7ec      	b.n	8003d42 <_printf_float+0x33e>
 8003d68:	4642      	mov	r2, r8
 8003d6a:	4631      	mov	r1, r6
 8003d6c:	4628      	mov	r0, r5
 8003d6e:	47b8      	blx	r7
 8003d70:	3001      	adds	r0, #1
 8003d72:	d1c2      	bne.n	8003cfa <_printf_float+0x2f6>
 8003d74:	e6a1      	b.n	8003aba <_printf_float+0xb6>
 8003d76:	2301      	movs	r3, #1
 8003d78:	4631      	mov	r1, r6
 8003d7a:	4628      	mov	r0, r5
 8003d7c:	920a      	str	r2, [sp, #40]	@ 0x28
 8003d7e:	47b8      	blx	r7
 8003d80:	3001      	adds	r0, #1
 8003d82:	f43f ae9a 	beq.w	8003aba <_printf_float+0xb6>
 8003d86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003d88:	f10b 0b01 	add.w	fp, fp, #1
 8003d8c:	e7bb      	b.n	8003d06 <_printf_float+0x302>
 8003d8e:	4631      	mov	r1, r6
 8003d90:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003d94:	4628      	mov	r0, r5
 8003d96:	47b8      	blx	r7
 8003d98:	3001      	adds	r0, #1
 8003d9a:	d1c0      	bne.n	8003d1e <_printf_float+0x31a>
 8003d9c:	e68d      	b.n	8003aba <_printf_float+0xb6>
 8003d9e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003da0:	464b      	mov	r3, r9
 8003da2:	4631      	mov	r1, r6
 8003da4:	4628      	mov	r0, r5
 8003da6:	4442      	add	r2, r8
 8003da8:	47b8      	blx	r7
 8003daa:	3001      	adds	r0, #1
 8003dac:	d1c3      	bne.n	8003d36 <_printf_float+0x332>
 8003dae:	e684      	b.n	8003aba <_printf_float+0xb6>
 8003db0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003db4:	f1ba 0f01 	cmp.w	sl, #1
 8003db8:	dc01      	bgt.n	8003dbe <_printf_float+0x3ba>
 8003dba:	07db      	lsls	r3, r3, #31
 8003dbc:	d536      	bpl.n	8003e2c <_printf_float+0x428>
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	4642      	mov	r2, r8
 8003dc2:	4631      	mov	r1, r6
 8003dc4:	4628      	mov	r0, r5
 8003dc6:	47b8      	blx	r7
 8003dc8:	3001      	adds	r0, #1
 8003dca:	f43f ae76 	beq.w	8003aba <_printf_float+0xb6>
 8003dce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003dd2:	4631      	mov	r1, r6
 8003dd4:	4628      	mov	r0, r5
 8003dd6:	47b8      	blx	r7
 8003dd8:	3001      	adds	r0, #1
 8003dda:	f43f ae6e 	beq.w	8003aba <_printf_float+0xb6>
 8003dde:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003de2:	2200      	movs	r2, #0
 8003de4:	2300      	movs	r3, #0
 8003de6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003dea:	f7fc fddd 	bl	80009a8 <__aeabi_dcmpeq>
 8003dee:	b9c0      	cbnz	r0, 8003e22 <_printf_float+0x41e>
 8003df0:	4653      	mov	r3, sl
 8003df2:	f108 0201 	add.w	r2, r8, #1
 8003df6:	4631      	mov	r1, r6
 8003df8:	4628      	mov	r0, r5
 8003dfa:	47b8      	blx	r7
 8003dfc:	3001      	adds	r0, #1
 8003dfe:	d10c      	bne.n	8003e1a <_printf_float+0x416>
 8003e00:	e65b      	b.n	8003aba <_printf_float+0xb6>
 8003e02:	2301      	movs	r3, #1
 8003e04:	465a      	mov	r2, fp
 8003e06:	4631      	mov	r1, r6
 8003e08:	4628      	mov	r0, r5
 8003e0a:	47b8      	blx	r7
 8003e0c:	3001      	adds	r0, #1
 8003e0e:	f43f ae54 	beq.w	8003aba <_printf_float+0xb6>
 8003e12:	f108 0801 	add.w	r8, r8, #1
 8003e16:	45d0      	cmp	r8, sl
 8003e18:	dbf3      	blt.n	8003e02 <_printf_float+0x3fe>
 8003e1a:	464b      	mov	r3, r9
 8003e1c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003e20:	e6e0      	b.n	8003be4 <_printf_float+0x1e0>
 8003e22:	f04f 0800 	mov.w	r8, #0
 8003e26:	f104 0b1a 	add.w	fp, r4, #26
 8003e2a:	e7f4      	b.n	8003e16 <_printf_float+0x412>
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	4642      	mov	r2, r8
 8003e30:	e7e1      	b.n	8003df6 <_printf_float+0x3f2>
 8003e32:	2301      	movs	r3, #1
 8003e34:	464a      	mov	r2, r9
 8003e36:	4631      	mov	r1, r6
 8003e38:	4628      	mov	r0, r5
 8003e3a:	47b8      	blx	r7
 8003e3c:	3001      	adds	r0, #1
 8003e3e:	f43f ae3c 	beq.w	8003aba <_printf_float+0xb6>
 8003e42:	f108 0801 	add.w	r8, r8, #1
 8003e46:	68e3      	ldr	r3, [r4, #12]
 8003e48:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003e4a:	1a5b      	subs	r3, r3, r1
 8003e4c:	4543      	cmp	r3, r8
 8003e4e:	dcf0      	bgt.n	8003e32 <_printf_float+0x42e>
 8003e50:	e6fd      	b.n	8003c4e <_printf_float+0x24a>
 8003e52:	f04f 0800 	mov.w	r8, #0
 8003e56:	f104 0919 	add.w	r9, r4, #25
 8003e5a:	e7f4      	b.n	8003e46 <_printf_float+0x442>

08003e5c <_printf_common>:
 8003e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e60:	4616      	mov	r6, r2
 8003e62:	4698      	mov	r8, r3
 8003e64:	688a      	ldr	r2, [r1, #8]
 8003e66:	690b      	ldr	r3, [r1, #16]
 8003e68:	4607      	mov	r7, r0
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	bfb8      	it	lt
 8003e6e:	4613      	movlt	r3, r2
 8003e70:	6033      	str	r3, [r6, #0]
 8003e72:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003e76:	460c      	mov	r4, r1
 8003e78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e7c:	b10a      	cbz	r2, 8003e82 <_printf_common+0x26>
 8003e7e:	3301      	adds	r3, #1
 8003e80:	6033      	str	r3, [r6, #0]
 8003e82:	6823      	ldr	r3, [r4, #0]
 8003e84:	0699      	lsls	r1, r3, #26
 8003e86:	bf42      	ittt	mi
 8003e88:	6833      	ldrmi	r3, [r6, #0]
 8003e8a:	3302      	addmi	r3, #2
 8003e8c:	6033      	strmi	r3, [r6, #0]
 8003e8e:	6825      	ldr	r5, [r4, #0]
 8003e90:	f015 0506 	ands.w	r5, r5, #6
 8003e94:	d106      	bne.n	8003ea4 <_printf_common+0x48>
 8003e96:	f104 0a19 	add.w	sl, r4, #25
 8003e9a:	68e3      	ldr	r3, [r4, #12]
 8003e9c:	6832      	ldr	r2, [r6, #0]
 8003e9e:	1a9b      	subs	r3, r3, r2
 8003ea0:	42ab      	cmp	r3, r5
 8003ea2:	dc2b      	bgt.n	8003efc <_printf_common+0xa0>
 8003ea4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003ea8:	6822      	ldr	r2, [r4, #0]
 8003eaa:	3b00      	subs	r3, #0
 8003eac:	bf18      	it	ne
 8003eae:	2301      	movne	r3, #1
 8003eb0:	0692      	lsls	r2, r2, #26
 8003eb2:	d430      	bmi.n	8003f16 <_printf_common+0xba>
 8003eb4:	4641      	mov	r1, r8
 8003eb6:	4638      	mov	r0, r7
 8003eb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003ebc:	47c8      	blx	r9
 8003ebe:	3001      	adds	r0, #1
 8003ec0:	d023      	beq.n	8003f0a <_printf_common+0xae>
 8003ec2:	6823      	ldr	r3, [r4, #0]
 8003ec4:	6922      	ldr	r2, [r4, #16]
 8003ec6:	f003 0306 	and.w	r3, r3, #6
 8003eca:	2b04      	cmp	r3, #4
 8003ecc:	bf14      	ite	ne
 8003ece:	2500      	movne	r5, #0
 8003ed0:	6833      	ldreq	r3, [r6, #0]
 8003ed2:	f04f 0600 	mov.w	r6, #0
 8003ed6:	bf08      	it	eq
 8003ed8:	68e5      	ldreq	r5, [r4, #12]
 8003eda:	f104 041a 	add.w	r4, r4, #26
 8003ede:	bf08      	it	eq
 8003ee0:	1aed      	subeq	r5, r5, r3
 8003ee2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003ee6:	bf08      	it	eq
 8003ee8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003eec:	4293      	cmp	r3, r2
 8003eee:	bfc4      	itt	gt
 8003ef0:	1a9b      	subgt	r3, r3, r2
 8003ef2:	18ed      	addgt	r5, r5, r3
 8003ef4:	42b5      	cmp	r5, r6
 8003ef6:	d11a      	bne.n	8003f2e <_printf_common+0xd2>
 8003ef8:	2000      	movs	r0, #0
 8003efa:	e008      	b.n	8003f0e <_printf_common+0xb2>
 8003efc:	2301      	movs	r3, #1
 8003efe:	4652      	mov	r2, sl
 8003f00:	4641      	mov	r1, r8
 8003f02:	4638      	mov	r0, r7
 8003f04:	47c8      	blx	r9
 8003f06:	3001      	adds	r0, #1
 8003f08:	d103      	bne.n	8003f12 <_printf_common+0xb6>
 8003f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f12:	3501      	adds	r5, #1
 8003f14:	e7c1      	b.n	8003e9a <_printf_common+0x3e>
 8003f16:	2030      	movs	r0, #48	@ 0x30
 8003f18:	18e1      	adds	r1, r4, r3
 8003f1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003f1e:	1c5a      	adds	r2, r3, #1
 8003f20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003f24:	4422      	add	r2, r4
 8003f26:	3302      	adds	r3, #2
 8003f28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003f2c:	e7c2      	b.n	8003eb4 <_printf_common+0x58>
 8003f2e:	2301      	movs	r3, #1
 8003f30:	4622      	mov	r2, r4
 8003f32:	4641      	mov	r1, r8
 8003f34:	4638      	mov	r0, r7
 8003f36:	47c8      	blx	r9
 8003f38:	3001      	adds	r0, #1
 8003f3a:	d0e6      	beq.n	8003f0a <_printf_common+0xae>
 8003f3c:	3601      	adds	r6, #1
 8003f3e:	e7d9      	b.n	8003ef4 <_printf_common+0x98>

08003f40 <_printf_i>:
 8003f40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f44:	7e0f      	ldrb	r7, [r1, #24]
 8003f46:	4691      	mov	r9, r2
 8003f48:	2f78      	cmp	r7, #120	@ 0x78
 8003f4a:	4680      	mov	r8, r0
 8003f4c:	460c      	mov	r4, r1
 8003f4e:	469a      	mov	sl, r3
 8003f50:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003f52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003f56:	d807      	bhi.n	8003f68 <_printf_i+0x28>
 8003f58:	2f62      	cmp	r7, #98	@ 0x62
 8003f5a:	d80a      	bhi.n	8003f72 <_printf_i+0x32>
 8003f5c:	2f00      	cmp	r7, #0
 8003f5e:	f000 80d1 	beq.w	8004104 <_printf_i+0x1c4>
 8003f62:	2f58      	cmp	r7, #88	@ 0x58
 8003f64:	f000 80b8 	beq.w	80040d8 <_printf_i+0x198>
 8003f68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003f70:	e03a      	b.n	8003fe8 <_printf_i+0xa8>
 8003f72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003f76:	2b15      	cmp	r3, #21
 8003f78:	d8f6      	bhi.n	8003f68 <_printf_i+0x28>
 8003f7a:	a101      	add	r1, pc, #4	@ (adr r1, 8003f80 <_printf_i+0x40>)
 8003f7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f80:	08003fd9 	.word	0x08003fd9
 8003f84:	08003fed 	.word	0x08003fed
 8003f88:	08003f69 	.word	0x08003f69
 8003f8c:	08003f69 	.word	0x08003f69
 8003f90:	08003f69 	.word	0x08003f69
 8003f94:	08003f69 	.word	0x08003f69
 8003f98:	08003fed 	.word	0x08003fed
 8003f9c:	08003f69 	.word	0x08003f69
 8003fa0:	08003f69 	.word	0x08003f69
 8003fa4:	08003f69 	.word	0x08003f69
 8003fa8:	08003f69 	.word	0x08003f69
 8003fac:	080040eb 	.word	0x080040eb
 8003fb0:	08004017 	.word	0x08004017
 8003fb4:	080040a5 	.word	0x080040a5
 8003fb8:	08003f69 	.word	0x08003f69
 8003fbc:	08003f69 	.word	0x08003f69
 8003fc0:	0800410d 	.word	0x0800410d
 8003fc4:	08003f69 	.word	0x08003f69
 8003fc8:	08004017 	.word	0x08004017
 8003fcc:	08003f69 	.word	0x08003f69
 8003fd0:	08003f69 	.word	0x08003f69
 8003fd4:	080040ad 	.word	0x080040ad
 8003fd8:	6833      	ldr	r3, [r6, #0]
 8003fda:	1d1a      	adds	r2, r3, #4
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	6032      	str	r2, [r6, #0]
 8003fe0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003fe4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003fe8:	2301      	movs	r3, #1
 8003fea:	e09c      	b.n	8004126 <_printf_i+0x1e6>
 8003fec:	6833      	ldr	r3, [r6, #0]
 8003fee:	6820      	ldr	r0, [r4, #0]
 8003ff0:	1d19      	adds	r1, r3, #4
 8003ff2:	6031      	str	r1, [r6, #0]
 8003ff4:	0606      	lsls	r6, r0, #24
 8003ff6:	d501      	bpl.n	8003ffc <_printf_i+0xbc>
 8003ff8:	681d      	ldr	r5, [r3, #0]
 8003ffa:	e003      	b.n	8004004 <_printf_i+0xc4>
 8003ffc:	0645      	lsls	r5, r0, #25
 8003ffe:	d5fb      	bpl.n	8003ff8 <_printf_i+0xb8>
 8004000:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004004:	2d00      	cmp	r5, #0
 8004006:	da03      	bge.n	8004010 <_printf_i+0xd0>
 8004008:	232d      	movs	r3, #45	@ 0x2d
 800400a:	426d      	negs	r5, r5
 800400c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004010:	230a      	movs	r3, #10
 8004012:	4858      	ldr	r0, [pc, #352]	@ (8004174 <_printf_i+0x234>)
 8004014:	e011      	b.n	800403a <_printf_i+0xfa>
 8004016:	6821      	ldr	r1, [r4, #0]
 8004018:	6833      	ldr	r3, [r6, #0]
 800401a:	0608      	lsls	r0, r1, #24
 800401c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004020:	d402      	bmi.n	8004028 <_printf_i+0xe8>
 8004022:	0649      	lsls	r1, r1, #25
 8004024:	bf48      	it	mi
 8004026:	b2ad      	uxthmi	r5, r5
 8004028:	2f6f      	cmp	r7, #111	@ 0x6f
 800402a:	6033      	str	r3, [r6, #0]
 800402c:	bf14      	ite	ne
 800402e:	230a      	movne	r3, #10
 8004030:	2308      	moveq	r3, #8
 8004032:	4850      	ldr	r0, [pc, #320]	@ (8004174 <_printf_i+0x234>)
 8004034:	2100      	movs	r1, #0
 8004036:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800403a:	6866      	ldr	r6, [r4, #4]
 800403c:	2e00      	cmp	r6, #0
 800403e:	60a6      	str	r6, [r4, #8]
 8004040:	db05      	blt.n	800404e <_printf_i+0x10e>
 8004042:	6821      	ldr	r1, [r4, #0]
 8004044:	432e      	orrs	r6, r5
 8004046:	f021 0104 	bic.w	r1, r1, #4
 800404a:	6021      	str	r1, [r4, #0]
 800404c:	d04b      	beq.n	80040e6 <_printf_i+0x1a6>
 800404e:	4616      	mov	r6, r2
 8004050:	fbb5 f1f3 	udiv	r1, r5, r3
 8004054:	fb03 5711 	mls	r7, r3, r1, r5
 8004058:	5dc7      	ldrb	r7, [r0, r7]
 800405a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800405e:	462f      	mov	r7, r5
 8004060:	42bb      	cmp	r3, r7
 8004062:	460d      	mov	r5, r1
 8004064:	d9f4      	bls.n	8004050 <_printf_i+0x110>
 8004066:	2b08      	cmp	r3, #8
 8004068:	d10b      	bne.n	8004082 <_printf_i+0x142>
 800406a:	6823      	ldr	r3, [r4, #0]
 800406c:	07df      	lsls	r7, r3, #31
 800406e:	d508      	bpl.n	8004082 <_printf_i+0x142>
 8004070:	6923      	ldr	r3, [r4, #16]
 8004072:	6861      	ldr	r1, [r4, #4]
 8004074:	4299      	cmp	r1, r3
 8004076:	bfde      	ittt	le
 8004078:	2330      	movle	r3, #48	@ 0x30
 800407a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800407e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004082:	1b92      	subs	r2, r2, r6
 8004084:	6122      	str	r2, [r4, #16]
 8004086:	464b      	mov	r3, r9
 8004088:	4621      	mov	r1, r4
 800408a:	4640      	mov	r0, r8
 800408c:	f8cd a000 	str.w	sl, [sp]
 8004090:	aa03      	add	r2, sp, #12
 8004092:	f7ff fee3 	bl	8003e5c <_printf_common>
 8004096:	3001      	adds	r0, #1
 8004098:	d14a      	bne.n	8004130 <_printf_i+0x1f0>
 800409a:	f04f 30ff 	mov.w	r0, #4294967295
 800409e:	b004      	add	sp, #16
 80040a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040a4:	6823      	ldr	r3, [r4, #0]
 80040a6:	f043 0320 	orr.w	r3, r3, #32
 80040aa:	6023      	str	r3, [r4, #0]
 80040ac:	2778      	movs	r7, #120	@ 0x78
 80040ae:	4832      	ldr	r0, [pc, #200]	@ (8004178 <_printf_i+0x238>)
 80040b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80040b4:	6823      	ldr	r3, [r4, #0]
 80040b6:	6831      	ldr	r1, [r6, #0]
 80040b8:	061f      	lsls	r7, r3, #24
 80040ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80040be:	d402      	bmi.n	80040c6 <_printf_i+0x186>
 80040c0:	065f      	lsls	r7, r3, #25
 80040c2:	bf48      	it	mi
 80040c4:	b2ad      	uxthmi	r5, r5
 80040c6:	6031      	str	r1, [r6, #0]
 80040c8:	07d9      	lsls	r1, r3, #31
 80040ca:	bf44      	itt	mi
 80040cc:	f043 0320 	orrmi.w	r3, r3, #32
 80040d0:	6023      	strmi	r3, [r4, #0]
 80040d2:	b11d      	cbz	r5, 80040dc <_printf_i+0x19c>
 80040d4:	2310      	movs	r3, #16
 80040d6:	e7ad      	b.n	8004034 <_printf_i+0xf4>
 80040d8:	4826      	ldr	r0, [pc, #152]	@ (8004174 <_printf_i+0x234>)
 80040da:	e7e9      	b.n	80040b0 <_printf_i+0x170>
 80040dc:	6823      	ldr	r3, [r4, #0]
 80040de:	f023 0320 	bic.w	r3, r3, #32
 80040e2:	6023      	str	r3, [r4, #0]
 80040e4:	e7f6      	b.n	80040d4 <_printf_i+0x194>
 80040e6:	4616      	mov	r6, r2
 80040e8:	e7bd      	b.n	8004066 <_printf_i+0x126>
 80040ea:	6833      	ldr	r3, [r6, #0]
 80040ec:	6825      	ldr	r5, [r4, #0]
 80040ee:	1d18      	adds	r0, r3, #4
 80040f0:	6961      	ldr	r1, [r4, #20]
 80040f2:	6030      	str	r0, [r6, #0]
 80040f4:	062e      	lsls	r6, r5, #24
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	d501      	bpl.n	80040fe <_printf_i+0x1be>
 80040fa:	6019      	str	r1, [r3, #0]
 80040fc:	e002      	b.n	8004104 <_printf_i+0x1c4>
 80040fe:	0668      	lsls	r0, r5, #25
 8004100:	d5fb      	bpl.n	80040fa <_printf_i+0x1ba>
 8004102:	8019      	strh	r1, [r3, #0]
 8004104:	2300      	movs	r3, #0
 8004106:	4616      	mov	r6, r2
 8004108:	6123      	str	r3, [r4, #16]
 800410a:	e7bc      	b.n	8004086 <_printf_i+0x146>
 800410c:	6833      	ldr	r3, [r6, #0]
 800410e:	2100      	movs	r1, #0
 8004110:	1d1a      	adds	r2, r3, #4
 8004112:	6032      	str	r2, [r6, #0]
 8004114:	681e      	ldr	r6, [r3, #0]
 8004116:	6862      	ldr	r2, [r4, #4]
 8004118:	4630      	mov	r0, r6
 800411a:	f000 f9ea 	bl	80044f2 <memchr>
 800411e:	b108      	cbz	r0, 8004124 <_printf_i+0x1e4>
 8004120:	1b80      	subs	r0, r0, r6
 8004122:	6060      	str	r0, [r4, #4]
 8004124:	6863      	ldr	r3, [r4, #4]
 8004126:	6123      	str	r3, [r4, #16]
 8004128:	2300      	movs	r3, #0
 800412a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800412e:	e7aa      	b.n	8004086 <_printf_i+0x146>
 8004130:	4632      	mov	r2, r6
 8004132:	4649      	mov	r1, r9
 8004134:	4640      	mov	r0, r8
 8004136:	6923      	ldr	r3, [r4, #16]
 8004138:	47d0      	blx	sl
 800413a:	3001      	adds	r0, #1
 800413c:	d0ad      	beq.n	800409a <_printf_i+0x15a>
 800413e:	6823      	ldr	r3, [r4, #0]
 8004140:	079b      	lsls	r3, r3, #30
 8004142:	d413      	bmi.n	800416c <_printf_i+0x22c>
 8004144:	68e0      	ldr	r0, [r4, #12]
 8004146:	9b03      	ldr	r3, [sp, #12]
 8004148:	4298      	cmp	r0, r3
 800414a:	bfb8      	it	lt
 800414c:	4618      	movlt	r0, r3
 800414e:	e7a6      	b.n	800409e <_printf_i+0x15e>
 8004150:	2301      	movs	r3, #1
 8004152:	4632      	mov	r2, r6
 8004154:	4649      	mov	r1, r9
 8004156:	4640      	mov	r0, r8
 8004158:	47d0      	blx	sl
 800415a:	3001      	adds	r0, #1
 800415c:	d09d      	beq.n	800409a <_printf_i+0x15a>
 800415e:	3501      	adds	r5, #1
 8004160:	68e3      	ldr	r3, [r4, #12]
 8004162:	9903      	ldr	r1, [sp, #12]
 8004164:	1a5b      	subs	r3, r3, r1
 8004166:	42ab      	cmp	r3, r5
 8004168:	dcf2      	bgt.n	8004150 <_printf_i+0x210>
 800416a:	e7eb      	b.n	8004144 <_printf_i+0x204>
 800416c:	2500      	movs	r5, #0
 800416e:	f104 0619 	add.w	r6, r4, #25
 8004172:	e7f5      	b.n	8004160 <_printf_i+0x220>
 8004174:	08006608 	.word	0x08006608
 8004178:	08006619 	.word	0x08006619

0800417c <std>:
 800417c:	2300      	movs	r3, #0
 800417e:	b510      	push	{r4, lr}
 8004180:	4604      	mov	r4, r0
 8004182:	e9c0 3300 	strd	r3, r3, [r0]
 8004186:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800418a:	6083      	str	r3, [r0, #8]
 800418c:	8181      	strh	r1, [r0, #12]
 800418e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004190:	81c2      	strh	r2, [r0, #14]
 8004192:	6183      	str	r3, [r0, #24]
 8004194:	4619      	mov	r1, r3
 8004196:	2208      	movs	r2, #8
 8004198:	305c      	adds	r0, #92	@ 0x5c
 800419a:	f000 f92a 	bl	80043f2 <memset>
 800419e:	4b0d      	ldr	r3, [pc, #52]	@ (80041d4 <std+0x58>)
 80041a0:	6224      	str	r4, [r4, #32]
 80041a2:	6263      	str	r3, [r4, #36]	@ 0x24
 80041a4:	4b0c      	ldr	r3, [pc, #48]	@ (80041d8 <std+0x5c>)
 80041a6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80041a8:	4b0c      	ldr	r3, [pc, #48]	@ (80041dc <std+0x60>)
 80041aa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80041ac:	4b0c      	ldr	r3, [pc, #48]	@ (80041e0 <std+0x64>)
 80041ae:	6323      	str	r3, [r4, #48]	@ 0x30
 80041b0:	4b0c      	ldr	r3, [pc, #48]	@ (80041e4 <std+0x68>)
 80041b2:	429c      	cmp	r4, r3
 80041b4:	d006      	beq.n	80041c4 <std+0x48>
 80041b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80041ba:	4294      	cmp	r4, r2
 80041bc:	d002      	beq.n	80041c4 <std+0x48>
 80041be:	33d0      	adds	r3, #208	@ 0xd0
 80041c0:	429c      	cmp	r4, r3
 80041c2:	d105      	bne.n	80041d0 <std+0x54>
 80041c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80041c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041cc:	f000 b98e 	b.w	80044ec <__retarget_lock_init_recursive>
 80041d0:	bd10      	pop	{r4, pc}
 80041d2:	bf00      	nop
 80041d4:	0800436d 	.word	0x0800436d
 80041d8:	0800438f 	.word	0x0800438f
 80041dc:	080043c7 	.word	0x080043c7
 80041e0:	080043eb 	.word	0x080043eb
 80041e4:	20000534 	.word	0x20000534

080041e8 <stdio_exit_handler>:
 80041e8:	4a02      	ldr	r2, [pc, #8]	@ (80041f4 <stdio_exit_handler+0xc>)
 80041ea:	4903      	ldr	r1, [pc, #12]	@ (80041f8 <stdio_exit_handler+0x10>)
 80041ec:	4803      	ldr	r0, [pc, #12]	@ (80041fc <stdio_exit_handler+0x14>)
 80041ee:	f000 b869 	b.w	80042c4 <_fwalk_sglue>
 80041f2:	bf00      	nop
 80041f4:	20000014 	.word	0x20000014
 80041f8:	08005e69 	.word	0x08005e69
 80041fc:	20000024 	.word	0x20000024

08004200 <cleanup_stdio>:
 8004200:	6841      	ldr	r1, [r0, #4]
 8004202:	4b0c      	ldr	r3, [pc, #48]	@ (8004234 <cleanup_stdio+0x34>)
 8004204:	b510      	push	{r4, lr}
 8004206:	4299      	cmp	r1, r3
 8004208:	4604      	mov	r4, r0
 800420a:	d001      	beq.n	8004210 <cleanup_stdio+0x10>
 800420c:	f001 fe2c 	bl	8005e68 <_fflush_r>
 8004210:	68a1      	ldr	r1, [r4, #8]
 8004212:	4b09      	ldr	r3, [pc, #36]	@ (8004238 <cleanup_stdio+0x38>)
 8004214:	4299      	cmp	r1, r3
 8004216:	d002      	beq.n	800421e <cleanup_stdio+0x1e>
 8004218:	4620      	mov	r0, r4
 800421a:	f001 fe25 	bl	8005e68 <_fflush_r>
 800421e:	68e1      	ldr	r1, [r4, #12]
 8004220:	4b06      	ldr	r3, [pc, #24]	@ (800423c <cleanup_stdio+0x3c>)
 8004222:	4299      	cmp	r1, r3
 8004224:	d004      	beq.n	8004230 <cleanup_stdio+0x30>
 8004226:	4620      	mov	r0, r4
 8004228:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800422c:	f001 be1c 	b.w	8005e68 <_fflush_r>
 8004230:	bd10      	pop	{r4, pc}
 8004232:	bf00      	nop
 8004234:	20000534 	.word	0x20000534
 8004238:	2000059c 	.word	0x2000059c
 800423c:	20000604 	.word	0x20000604

08004240 <global_stdio_init.part.0>:
 8004240:	b510      	push	{r4, lr}
 8004242:	4b0b      	ldr	r3, [pc, #44]	@ (8004270 <global_stdio_init.part.0+0x30>)
 8004244:	4c0b      	ldr	r4, [pc, #44]	@ (8004274 <global_stdio_init.part.0+0x34>)
 8004246:	4a0c      	ldr	r2, [pc, #48]	@ (8004278 <global_stdio_init.part.0+0x38>)
 8004248:	4620      	mov	r0, r4
 800424a:	601a      	str	r2, [r3, #0]
 800424c:	2104      	movs	r1, #4
 800424e:	2200      	movs	r2, #0
 8004250:	f7ff ff94 	bl	800417c <std>
 8004254:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004258:	2201      	movs	r2, #1
 800425a:	2109      	movs	r1, #9
 800425c:	f7ff ff8e 	bl	800417c <std>
 8004260:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004264:	2202      	movs	r2, #2
 8004266:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800426a:	2112      	movs	r1, #18
 800426c:	f7ff bf86 	b.w	800417c <std>
 8004270:	2000066c 	.word	0x2000066c
 8004274:	20000534 	.word	0x20000534
 8004278:	080041e9 	.word	0x080041e9

0800427c <__sfp_lock_acquire>:
 800427c:	4801      	ldr	r0, [pc, #4]	@ (8004284 <__sfp_lock_acquire+0x8>)
 800427e:	f000 b936 	b.w	80044ee <__retarget_lock_acquire_recursive>
 8004282:	bf00      	nop
 8004284:	20000675 	.word	0x20000675

08004288 <__sfp_lock_release>:
 8004288:	4801      	ldr	r0, [pc, #4]	@ (8004290 <__sfp_lock_release+0x8>)
 800428a:	f000 b931 	b.w	80044f0 <__retarget_lock_release_recursive>
 800428e:	bf00      	nop
 8004290:	20000675 	.word	0x20000675

08004294 <__sinit>:
 8004294:	b510      	push	{r4, lr}
 8004296:	4604      	mov	r4, r0
 8004298:	f7ff fff0 	bl	800427c <__sfp_lock_acquire>
 800429c:	6a23      	ldr	r3, [r4, #32]
 800429e:	b11b      	cbz	r3, 80042a8 <__sinit+0x14>
 80042a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042a4:	f7ff bff0 	b.w	8004288 <__sfp_lock_release>
 80042a8:	4b04      	ldr	r3, [pc, #16]	@ (80042bc <__sinit+0x28>)
 80042aa:	6223      	str	r3, [r4, #32]
 80042ac:	4b04      	ldr	r3, [pc, #16]	@ (80042c0 <__sinit+0x2c>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1f5      	bne.n	80042a0 <__sinit+0xc>
 80042b4:	f7ff ffc4 	bl	8004240 <global_stdio_init.part.0>
 80042b8:	e7f2      	b.n	80042a0 <__sinit+0xc>
 80042ba:	bf00      	nop
 80042bc:	08004201 	.word	0x08004201
 80042c0:	2000066c 	.word	0x2000066c

080042c4 <_fwalk_sglue>:
 80042c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042c8:	4607      	mov	r7, r0
 80042ca:	4688      	mov	r8, r1
 80042cc:	4614      	mov	r4, r2
 80042ce:	2600      	movs	r6, #0
 80042d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80042d4:	f1b9 0901 	subs.w	r9, r9, #1
 80042d8:	d505      	bpl.n	80042e6 <_fwalk_sglue+0x22>
 80042da:	6824      	ldr	r4, [r4, #0]
 80042dc:	2c00      	cmp	r4, #0
 80042de:	d1f7      	bne.n	80042d0 <_fwalk_sglue+0xc>
 80042e0:	4630      	mov	r0, r6
 80042e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042e6:	89ab      	ldrh	r3, [r5, #12]
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d907      	bls.n	80042fc <_fwalk_sglue+0x38>
 80042ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80042f0:	3301      	adds	r3, #1
 80042f2:	d003      	beq.n	80042fc <_fwalk_sglue+0x38>
 80042f4:	4629      	mov	r1, r5
 80042f6:	4638      	mov	r0, r7
 80042f8:	47c0      	blx	r8
 80042fa:	4306      	orrs	r6, r0
 80042fc:	3568      	adds	r5, #104	@ 0x68
 80042fe:	e7e9      	b.n	80042d4 <_fwalk_sglue+0x10>

08004300 <sniprintf>:
 8004300:	b40c      	push	{r2, r3}
 8004302:	b530      	push	{r4, r5, lr}
 8004304:	4b18      	ldr	r3, [pc, #96]	@ (8004368 <sniprintf+0x68>)
 8004306:	1e0c      	subs	r4, r1, #0
 8004308:	681d      	ldr	r5, [r3, #0]
 800430a:	b09d      	sub	sp, #116	@ 0x74
 800430c:	da08      	bge.n	8004320 <sniprintf+0x20>
 800430e:	238b      	movs	r3, #139	@ 0x8b
 8004310:	f04f 30ff 	mov.w	r0, #4294967295
 8004314:	602b      	str	r3, [r5, #0]
 8004316:	b01d      	add	sp, #116	@ 0x74
 8004318:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800431c:	b002      	add	sp, #8
 800431e:	4770      	bx	lr
 8004320:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004324:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004328:	f04f 0300 	mov.w	r3, #0
 800432c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800432e:	bf0c      	ite	eq
 8004330:	4623      	moveq	r3, r4
 8004332:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004336:	9304      	str	r3, [sp, #16]
 8004338:	9307      	str	r3, [sp, #28]
 800433a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800433e:	9002      	str	r0, [sp, #8]
 8004340:	9006      	str	r0, [sp, #24]
 8004342:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004346:	4628      	mov	r0, r5
 8004348:	ab21      	add	r3, sp, #132	@ 0x84
 800434a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800434c:	a902      	add	r1, sp, #8
 800434e:	9301      	str	r3, [sp, #4]
 8004350:	f001 fc0e 	bl	8005b70 <_svfiprintf_r>
 8004354:	1c43      	adds	r3, r0, #1
 8004356:	bfbc      	itt	lt
 8004358:	238b      	movlt	r3, #139	@ 0x8b
 800435a:	602b      	strlt	r3, [r5, #0]
 800435c:	2c00      	cmp	r4, #0
 800435e:	d0da      	beq.n	8004316 <sniprintf+0x16>
 8004360:	2200      	movs	r2, #0
 8004362:	9b02      	ldr	r3, [sp, #8]
 8004364:	701a      	strb	r2, [r3, #0]
 8004366:	e7d6      	b.n	8004316 <sniprintf+0x16>
 8004368:	20000020 	.word	0x20000020

0800436c <__sread>:
 800436c:	b510      	push	{r4, lr}
 800436e:	460c      	mov	r4, r1
 8004370:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004374:	f000 f86c 	bl	8004450 <_read_r>
 8004378:	2800      	cmp	r0, #0
 800437a:	bfab      	itete	ge
 800437c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800437e:	89a3      	ldrhlt	r3, [r4, #12]
 8004380:	181b      	addge	r3, r3, r0
 8004382:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004386:	bfac      	ite	ge
 8004388:	6563      	strge	r3, [r4, #84]	@ 0x54
 800438a:	81a3      	strhlt	r3, [r4, #12]
 800438c:	bd10      	pop	{r4, pc}

0800438e <__swrite>:
 800438e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004392:	461f      	mov	r7, r3
 8004394:	898b      	ldrh	r3, [r1, #12]
 8004396:	4605      	mov	r5, r0
 8004398:	05db      	lsls	r3, r3, #23
 800439a:	460c      	mov	r4, r1
 800439c:	4616      	mov	r6, r2
 800439e:	d505      	bpl.n	80043ac <__swrite+0x1e>
 80043a0:	2302      	movs	r3, #2
 80043a2:	2200      	movs	r2, #0
 80043a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043a8:	f000 f840 	bl	800442c <_lseek_r>
 80043ac:	89a3      	ldrh	r3, [r4, #12]
 80043ae:	4632      	mov	r2, r6
 80043b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80043b4:	81a3      	strh	r3, [r4, #12]
 80043b6:	4628      	mov	r0, r5
 80043b8:	463b      	mov	r3, r7
 80043ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043c2:	f000 b857 	b.w	8004474 <_write_r>

080043c6 <__sseek>:
 80043c6:	b510      	push	{r4, lr}
 80043c8:	460c      	mov	r4, r1
 80043ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043ce:	f000 f82d 	bl	800442c <_lseek_r>
 80043d2:	1c43      	adds	r3, r0, #1
 80043d4:	89a3      	ldrh	r3, [r4, #12]
 80043d6:	bf15      	itete	ne
 80043d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80043da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80043de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80043e2:	81a3      	strheq	r3, [r4, #12]
 80043e4:	bf18      	it	ne
 80043e6:	81a3      	strhne	r3, [r4, #12]
 80043e8:	bd10      	pop	{r4, pc}

080043ea <__sclose>:
 80043ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043ee:	f000 b80d 	b.w	800440c <_close_r>

080043f2 <memset>:
 80043f2:	4603      	mov	r3, r0
 80043f4:	4402      	add	r2, r0
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d100      	bne.n	80043fc <memset+0xa>
 80043fa:	4770      	bx	lr
 80043fc:	f803 1b01 	strb.w	r1, [r3], #1
 8004400:	e7f9      	b.n	80043f6 <memset+0x4>
	...

08004404 <_localeconv_r>:
 8004404:	4800      	ldr	r0, [pc, #0]	@ (8004408 <_localeconv_r+0x4>)
 8004406:	4770      	bx	lr
 8004408:	20000160 	.word	0x20000160

0800440c <_close_r>:
 800440c:	b538      	push	{r3, r4, r5, lr}
 800440e:	2300      	movs	r3, #0
 8004410:	4d05      	ldr	r5, [pc, #20]	@ (8004428 <_close_r+0x1c>)
 8004412:	4604      	mov	r4, r0
 8004414:	4608      	mov	r0, r1
 8004416:	602b      	str	r3, [r5, #0]
 8004418:	f7fd fb23 	bl	8001a62 <_close>
 800441c:	1c43      	adds	r3, r0, #1
 800441e:	d102      	bne.n	8004426 <_close_r+0x1a>
 8004420:	682b      	ldr	r3, [r5, #0]
 8004422:	b103      	cbz	r3, 8004426 <_close_r+0x1a>
 8004424:	6023      	str	r3, [r4, #0]
 8004426:	bd38      	pop	{r3, r4, r5, pc}
 8004428:	20000670 	.word	0x20000670

0800442c <_lseek_r>:
 800442c:	b538      	push	{r3, r4, r5, lr}
 800442e:	4604      	mov	r4, r0
 8004430:	4608      	mov	r0, r1
 8004432:	4611      	mov	r1, r2
 8004434:	2200      	movs	r2, #0
 8004436:	4d05      	ldr	r5, [pc, #20]	@ (800444c <_lseek_r+0x20>)
 8004438:	602a      	str	r2, [r5, #0]
 800443a:	461a      	mov	r2, r3
 800443c:	f7fd fb35 	bl	8001aaa <_lseek>
 8004440:	1c43      	adds	r3, r0, #1
 8004442:	d102      	bne.n	800444a <_lseek_r+0x1e>
 8004444:	682b      	ldr	r3, [r5, #0]
 8004446:	b103      	cbz	r3, 800444a <_lseek_r+0x1e>
 8004448:	6023      	str	r3, [r4, #0]
 800444a:	bd38      	pop	{r3, r4, r5, pc}
 800444c:	20000670 	.word	0x20000670

08004450 <_read_r>:
 8004450:	b538      	push	{r3, r4, r5, lr}
 8004452:	4604      	mov	r4, r0
 8004454:	4608      	mov	r0, r1
 8004456:	4611      	mov	r1, r2
 8004458:	2200      	movs	r2, #0
 800445a:	4d05      	ldr	r5, [pc, #20]	@ (8004470 <_read_r+0x20>)
 800445c:	602a      	str	r2, [r5, #0]
 800445e:	461a      	mov	r2, r3
 8004460:	f7fd fac6 	bl	80019f0 <_read>
 8004464:	1c43      	adds	r3, r0, #1
 8004466:	d102      	bne.n	800446e <_read_r+0x1e>
 8004468:	682b      	ldr	r3, [r5, #0]
 800446a:	b103      	cbz	r3, 800446e <_read_r+0x1e>
 800446c:	6023      	str	r3, [r4, #0]
 800446e:	bd38      	pop	{r3, r4, r5, pc}
 8004470:	20000670 	.word	0x20000670

08004474 <_write_r>:
 8004474:	b538      	push	{r3, r4, r5, lr}
 8004476:	4604      	mov	r4, r0
 8004478:	4608      	mov	r0, r1
 800447a:	4611      	mov	r1, r2
 800447c:	2200      	movs	r2, #0
 800447e:	4d05      	ldr	r5, [pc, #20]	@ (8004494 <_write_r+0x20>)
 8004480:	602a      	str	r2, [r5, #0]
 8004482:	461a      	mov	r2, r3
 8004484:	f7fd fad1 	bl	8001a2a <_write>
 8004488:	1c43      	adds	r3, r0, #1
 800448a:	d102      	bne.n	8004492 <_write_r+0x1e>
 800448c:	682b      	ldr	r3, [r5, #0]
 800448e:	b103      	cbz	r3, 8004492 <_write_r+0x1e>
 8004490:	6023      	str	r3, [r4, #0]
 8004492:	bd38      	pop	{r3, r4, r5, pc}
 8004494:	20000670 	.word	0x20000670

08004498 <__errno>:
 8004498:	4b01      	ldr	r3, [pc, #4]	@ (80044a0 <__errno+0x8>)
 800449a:	6818      	ldr	r0, [r3, #0]
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	20000020 	.word	0x20000020

080044a4 <__libc_init_array>:
 80044a4:	b570      	push	{r4, r5, r6, lr}
 80044a6:	2600      	movs	r6, #0
 80044a8:	4d0c      	ldr	r5, [pc, #48]	@ (80044dc <__libc_init_array+0x38>)
 80044aa:	4c0d      	ldr	r4, [pc, #52]	@ (80044e0 <__libc_init_array+0x3c>)
 80044ac:	1b64      	subs	r4, r4, r5
 80044ae:	10a4      	asrs	r4, r4, #2
 80044b0:	42a6      	cmp	r6, r4
 80044b2:	d109      	bne.n	80044c8 <__libc_init_array+0x24>
 80044b4:	f002 f874 	bl	80065a0 <_init>
 80044b8:	2600      	movs	r6, #0
 80044ba:	4d0a      	ldr	r5, [pc, #40]	@ (80044e4 <__libc_init_array+0x40>)
 80044bc:	4c0a      	ldr	r4, [pc, #40]	@ (80044e8 <__libc_init_array+0x44>)
 80044be:	1b64      	subs	r4, r4, r5
 80044c0:	10a4      	asrs	r4, r4, #2
 80044c2:	42a6      	cmp	r6, r4
 80044c4:	d105      	bne.n	80044d2 <__libc_init_array+0x2e>
 80044c6:	bd70      	pop	{r4, r5, r6, pc}
 80044c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80044cc:	4798      	blx	r3
 80044ce:	3601      	adds	r6, #1
 80044d0:	e7ee      	b.n	80044b0 <__libc_init_array+0xc>
 80044d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80044d6:	4798      	blx	r3
 80044d8:	3601      	adds	r6, #1
 80044da:	e7f2      	b.n	80044c2 <__libc_init_array+0x1e>
 80044dc:	08006974 	.word	0x08006974
 80044e0:	08006974 	.word	0x08006974
 80044e4:	08006974 	.word	0x08006974
 80044e8:	08006978 	.word	0x08006978

080044ec <__retarget_lock_init_recursive>:
 80044ec:	4770      	bx	lr

080044ee <__retarget_lock_acquire_recursive>:
 80044ee:	4770      	bx	lr

080044f0 <__retarget_lock_release_recursive>:
 80044f0:	4770      	bx	lr

080044f2 <memchr>:
 80044f2:	4603      	mov	r3, r0
 80044f4:	b510      	push	{r4, lr}
 80044f6:	b2c9      	uxtb	r1, r1
 80044f8:	4402      	add	r2, r0
 80044fa:	4293      	cmp	r3, r2
 80044fc:	4618      	mov	r0, r3
 80044fe:	d101      	bne.n	8004504 <memchr+0x12>
 8004500:	2000      	movs	r0, #0
 8004502:	e003      	b.n	800450c <memchr+0x1a>
 8004504:	7804      	ldrb	r4, [r0, #0]
 8004506:	3301      	adds	r3, #1
 8004508:	428c      	cmp	r4, r1
 800450a:	d1f6      	bne.n	80044fa <memchr+0x8>
 800450c:	bd10      	pop	{r4, pc}

0800450e <quorem>:
 800450e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004512:	6903      	ldr	r3, [r0, #16]
 8004514:	690c      	ldr	r4, [r1, #16]
 8004516:	4607      	mov	r7, r0
 8004518:	42a3      	cmp	r3, r4
 800451a:	db7e      	blt.n	800461a <quorem+0x10c>
 800451c:	3c01      	subs	r4, #1
 800451e:	00a3      	lsls	r3, r4, #2
 8004520:	f100 0514 	add.w	r5, r0, #20
 8004524:	f101 0814 	add.w	r8, r1, #20
 8004528:	9300      	str	r3, [sp, #0]
 800452a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800452e:	9301      	str	r3, [sp, #4]
 8004530:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004534:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004538:	3301      	adds	r3, #1
 800453a:	429a      	cmp	r2, r3
 800453c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004540:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004544:	d32e      	bcc.n	80045a4 <quorem+0x96>
 8004546:	f04f 0a00 	mov.w	sl, #0
 800454a:	46c4      	mov	ip, r8
 800454c:	46ae      	mov	lr, r5
 800454e:	46d3      	mov	fp, sl
 8004550:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004554:	b298      	uxth	r0, r3
 8004556:	fb06 a000 	mla	r0, r6, r0, sl
 800455a:	0c1b      	lsrs	r3, r3, #16
 800455c:	0c02      	lsrs	r2, r0, #16
 800455e:	fb06 2303 	mla	r3, r6, r3, r2
 8004562:	f8de 2000 	ldr.w	r2, [lr]
 8004566:	b280      	uxth	r0, r0
 8004568:	b292      	uxth	r2, r2
 800456a:	1a12      	subs	r2, r2, r0
 800456c:	445a      	add	r2, fp
 800456e:	f8de 0000 	ldr.w	r0, [lr]
 8004572:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004576:	b29b      	uxth	r3, r3
 8004578:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800457c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004580:	b292      	uxth	r2, r2
 8004582:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004586:	45e1      	cmp	r9, ip
 8004588:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800458c:	f84e 2b04 	str.w	r2, [lr], #4
 8004590:	d2de      	bcs.n	8004550 <quorem+0x42>
 8004592:	9b00      	ldr	r3, [sp, #0]
 8004594:	58eb      	ldr	r3, [r5, r3]
 8004596:	b92b      	cbnz	r3, 80045a4 <quorem+0x96>
 8004598:	9b01      	ldr	r3, [sp, #4]
 800459a:	3b04      	subs	r3, #4
 800459c:	429d      	cmp	r5, r3
 800459e:	461a      	mov	r2, r3
 80045a0:	d32f      	bcc.n	8004602 <quorem+0xf4>
 80045a2:	613c      	str	r4, [r7, #16]
 80045a4:	4638      	mov	r0, r7
 80045a6:	f001 f97f 	bl	80058a8 <__mcmp>
 80045aa:	2800      	cmp	r0, #0
 80045ac:	db25      	blt.n	80045fa <quorem+0xec>
 80045ae:	4629      	mov	r1, r5
 80045b0:	2000      	movs	r0, #0
 80045b2:	f858 2b04 	ldr.w	r2, [r8], #4
 80045b6:	f8d1 c000 	ldr.w	ip, [r1]
 80045ba:	fa1f fe82 	uxth.w	lr, r2
 80045be:	fa1f f38c 	uxth.w	r3, ip
 80045c2:	eba3 030e 	sub.w	r3, r3, lr
 80045c6:	4403      	add	r3, r0
 80045c8:	0c12      	lsrs	r2, r2, #16
 80045ca:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80045ce:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80045d2:	b29b      	uxth	r3, r3
 80045d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80045d8:	45c1      	cmp	r9, r8
 80045da:	ea4f 4022 	mov.w	r0, r2, asr #16
 80045de:	f841 3b04 	str.w	r3, [r1], #4
 80045e2:	d2e6      	bcs.n	80045b2 <quorem+0xa4>
 80045e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80045e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80045ec:	b922      	cbnz	r2, 80045f8 <quorem+0xea>
 80045ee:	3b04      	subs	r3, #4
 80045f0:	429d      	cmp	r5, r3
 80045f2:	461a      	mov	r2, r3
 80045f4:	d30b      	bcc.n	800460e <quorem+0x100>
 80045f6:	613c      	str	r4, [r7, #16]
 80045f8:	3601      	adds	r6, #1
 80045fa:	4630      	mov	r0, r6
 80045fc:	b003      	add	sp, #12
 80045fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004602:	6812      	ldr	r2, [r2, #0]
 8004604:	3b04      	subs	r3, #4
 8004606:	2a00      	cmp	r2, #0
 8004608:	d1cb      	bne.n	80045a2 <quorem+0x94>
 800460a:	3c01      	subs	r4, #1
 800460c:	e7c6      	b.n	800459c <quorem+0x8e>
 800460e:	6812      	ldr	r2, [r2, #0]
 8004610:	3b04      	subs	r3, #4
 8004612:	2a00      	cmp	r2, #0
 8004614:	d1ef      	bne.n	80045f6 <quorem+0xe8>
 8004616:	3c01      	subs	r4, #1
 8004618:	e7ea      	b.n	80045f0 <quorem+0xe2>
 800461a:	2000      	movs	r0, #0
 800461c:	e7ee      	b.n	80045fc <quorem+0xee>
	...

08004620 <_dtoa_r>:
 8004620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004624:	4614      	mov	r4, r2
 8004626:	461d      	mov	r5, r3
 8004628:	69c7      	ldr	r7, [r0, #28]
 800462a:	b097      	sub	sp, #92	@ 0x5c
 800462c:	4681      	mov	r9, r0
 800462e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8004632:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004634:	b97f      	cbnz	r7, 8004656 <_dtoa_r+0x36>
 8004636:	2010      	movs	r0, #16
 8004638:	f000 fe0e 	bl	8005258 <malloc>
 800463c:	4602      	mov	r2, r0
 800463e:	f8c9 001c 	str.w	r0, [r9, #28]
 8004642:	b920      	cbnz	r0, 800464e <_dtoa_r+0x2e>
 8004644:	21ef      	movs	r1, #239	@ 0xef
 8004646:	4bac      	ldr	r3, [pc, #688]	@ (80048f8 <_dtoa_r+0x2d8>)
 8004648:	48ac      	ldr	r0, [pc, #688]	@ (80048fc <_dtoa_r+0x2dc>)
 800464a:	f001 fc6d 	bl	8005f28 <__assert_func>
 800464e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004652:	6007      	str	r7, [r0, #0]
 8004654:	60c7      	str	r7, [r0, #12]
 8004656:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800465a:	6819      	ldr	r1, [r3, #0]
 800465c:	b159      	cbz	r1, 8004676 <_dtoa_r+0x56>
 800465e:	685a      	ldr	r2, [r3, #4]
 8004660:	2301      	movs	r3, #1
 8004662:	4093      	lsls	r3, r2
 8004664:	604a      	str	r2, [r1, #4]
 8004666:	608b      	str	r3, [r1, #8]
 8004668:	4648      	mov	r0, r9
 800466a:	f000 feeb 	bl	8005444 <_Bfree>
 800466e:	2200      	movs	r2, #0
 8004670:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004674:	601a      	str	r2, [r3, #0]
 8004676:	1e2b      	subs	r3, r5, #0
 8004678:	bfaf      	iteee	ge
 800467a:	2300      	movge	r3, #0
 800467c:	2201      	movlt	r2, #1
 800467e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004682:	9307      	strlt	r3, [sp, #28]
 8004684:	bfa8      	it	ge
 8004686:	6033      	strge	r3, [r6, #0]
 8004688:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800468c:	4b9c      	ldr	r3, [pc, #624]	@ (8004900 <_dtoa_r+0x2e0>)
 800468e:	bfb8      	it	lt
 8004690:	6032      	strlt	r2, [r6, #0]
 8004692:	ea33 0308 	bics.w	r3, r3, r8
 8004696:	d112      	bne.n	80046be <_dtoa_r+0x9e>
 8004698:	f242 730f 	movw	r3, #9999	@ 0x270f
 800469c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800469e:	6013      	str	r3, [r2, #0]
 80046a0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80046a4:	4323      	orrs	r3, r4
 80046a6:	f000 855e 	beq.w	8005166 <_dtoa_r+0xb46>
 80046aa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80046ac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004904 <_dtoa_r+0x2e4>
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	f000 8560 	beq.w	8005176 <_dtoa_r+0xb56>
 80046b6:	f10a 0303 	add.w	r3, sl, #3
 80046ba:	f000 bd5a 	b.w	8005172 <_dtoa_r+0xb52>
 80046be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80046c2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80046c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80046ca:	2200      	movs	r2, #0
 80046cc:	2300      	movs	r3, #0
 80046ce:	f7fc f96b 	bl	80009a8 <__aeabi_dcmpeq>
 80046d2:	4607      	mov	r7, r0
 80046d4:	b158      	cbz	r0, 80046ee <_dtoa_r+0xce>
 80046d6:	2301      	movs	r3, #1
 80046d8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80046da:	6013      	str	r3, [r2, #0]
 80046dc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80046de:	b113      	cbz	r3, 80046e6 <_dtoa_r+0xc6>
 80046e0:	4b89      	ldr	r3, [pc, #548]	@ (8004908 <_dtoa_r+0x2e8>)
 80046e2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80046e4:	6013      	str	r3, [r2, #0]
 80046e6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800490c <_dtoa_r+0x2ec>
 80046ea:	f000 bd44 	b.w	8005176 <_dtoa_r+0xb56>
 80046ee:	ab14      	add	r3, sp, #80	@ 0x50
 80046f0:	9301      	str	r3, [sp, #4]
 80046f2:	ab15      	add	r3, sp, #84	@ 0x54
 80046f4:	9300      	str	r3, [sp, #0]
 80046f6:	4648      	mov	r0, r9
 80046f8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80046fc:	f001 f984 	bl	8005a08 <__d2b>
 8004700:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004704:	9003      	str	r0, [sp, #12]
 8004706:	2e00      	cmp	r6, #0
 8004708:	d078      	beq.n	80047fc <_dtoa_r+0x1dc>
 800470a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800470e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004710:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004714:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004718:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800471c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004720:	9712      	str	r7, [sp, #72]	@ 0x48
 8004722:	4619      	mov	r1, r3
 8004724:	2200      	movs	r2, #0
 8004726:	4b7a      	ldr	r3, [pc, #488]	@ (8004910 <_dtoa_r+0x2f0>)
 8004728:	f7fb fd1e 	bl	8000168 <__aeabi_dsub>
 800472c:	a36c      	add	r3, pc, #432	@ (adr r3, 80048e0 <_dtoa_r+0x2c0>)
 800472e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004732:	f7fb fed1 	bl	80004d8 <__aeabi_dmul>
 8004736:	a36c      	add	r3, pc, #432	@ (adr r3, 80048e8 <_dtoa_r+0x2c8>)
 8004738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800473c:	f7fb fd16 	bl	800016c <__adddf3>
 8004740:	4604      	mov	r4, r0
 8004742:	4630      	mov	r0, r6
 8004744:	460d      	mov	r5, r1
 8004746:	f7fb fe5d 	bl	8000404 <__aeabi_i2d>
 800474a:	a369      	add	r3, pc, #420	@ (adr r3, 80048f0 <_dtoa_r+0x2d0>)
 800474c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004750:	f7fb fec2 	bl	80004d8 <__aeabi_dmul>
 8004754:	4602      	mov	r2, r0
 8004756:	460b      	mov	r3, r1
 8004758:	4620      	mov	r0, r4
 800475a:	4629      	mov	r1, r5
 800475c:	f7fb fd06 	bl	800016c <__adddf3>
 8004760:	4604      	mov	r4, r0
 8004762:	460d      	mov	r5, r1
 8004764:	f7fc f968 	bl	8000a38 <__aeabi_d2iz>
 8004768:	2200      	movs	r2, #0
 800476a:	4607      	mov	r7, r0
 800476c:	2300      	movs	r3, #0
 800476e:	4620      	mov	r0, r4
 8004770:	4629      	mov	r1, r5
 8004772:	f7fc f923 	bl	80009bc <__aeabi_dcmplt>
 8004776:	b140      	cbz	r0, 800478a <_dtoa_r+0x16a>
 8004778:	4638      	mov	r0, r7
 800477a:	f7fb fe43 	bl	8000404 <__aeabi_i2d>
 800477e:	4622      	mov	r2, r4
 8004780:	462b      	mov	r3, r5
 8004782:	f7fc f911 	bl	80009a8 <__aeabi_dcmpeq>
 8004786:	b900      	cbnz	r0, 800478a <_dtoa_r+0x16a>
 8004788:	3f01      	subs	r7, #1
 800478a:	2f16      	cmp	r7, #22
 800478c:	d854      	bhi.n	8004838 <_dtoa_r+0x218>
 800478e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004792:	4b60      	ldr	r3, [pc, #384]	@ (8004914 <_dtoa_r+0x2f4>)
 8004794:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800479c:	f7fc f90e 	bl	80009bc <__aeabi_dcmplt>
 80047a0:	2800      	cmp	r0, #0
 80047a2:	d04b      	beq.n	800483c <_dtoa_r+0x21c>
 80047a4:	2300      	movs	r3, #0
 80047a6:	3f01      	subs	r7, #1
 80047a8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80047aa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80047ac:	1b9b      	subs	r3, r3, r6
 80047ae:	1e5a      	subs	r2, r3, #1
 80047b0:	bf49      	itett	mi
 80047b2:	f1c3 0301 	rsbmi	r3, r3, #1
 80047b6:	2300      	movpl	r3, #0
 80047b8:	9304      	strmi	r3, [sp, #16]
 80047ba:	2300      	movmi	r3, #0
 80047bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80047be:	bf54      	ite	pl
 80047c0:	9304      	strpl	r3, [sp, #16]
 80047c2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80047c4:	2f00      	cmp	r7, #0
 80047c6:	db3b      	blt.n	8004840 <_dtoa_r+0x220>
 80047c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047ca:	970e      	str	r7, [sp, #56]	@ 0x38
 80047cc:	443b      	add	r3, r7
 80047ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80047d0:	2300      	movs	r3, #0
 80047d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80047d4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80047d6:	2b09      	cmp	r3, #9
 80047d8:	d865      	bhi.n	80048a6 <_dtoa_r+0x286>
 80047da:	2b05      	cmp	r3, #5
 80047dc:	bfc4      	itt	gt
 80047de:	3b04      	subgt	r3, #4
 80047e0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80047e2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80047e4:	bfc8      	it	gt
 80047e6:	2400      	movgt	r4, #0
 80047e8:	f1a3 0302 	sub.w	r3, r3, #2
 80047ec:	bfd8      	it	le
 80047ee:	2401      	movle	r4, #1
 80047f0:	2b03      	cmp	r3, #3
 80047f2:	d864      	bhi.n	80048be <_dtoa_r+0x29e>
 80047f4:	e8df f003 	tbb	[pc, r3]
 80047f8:	2c385553 	.word	0x2c385553
 80047fc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004800:	441e      	add	r6, r3
 8004802:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004806:	2b20      	cmp	r3, #32
 8004808:	bfc1      	itttt	gt
 800480a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800480e:	fa08 f803 	lslgt.w	r8, r8, r3
 8004812:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004816:	fa24 f303 	lsrgt.w	r3, r4, r3
 800481a:	bfd6      	itet	le
 800481c:	f1c3 0320 	rsble	r3, r3, #32
 8004820:	ea48 0003 	orrgt.w	r0, r8, r3
 8004824:	fa04 f003 	lslle.w	r0, r4, r3
 8004828:	f7fb fddc 	bl	80003e4 <__aeabi_ui2d>
 800482c:	2201      	movs	r2, #1
 800482e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004832:	3e01      	subs	r6, #1
 8004834:	9212      	str	r2, [sp, #72]	@ 0x48
 8004836:	e774      	b.n	8004722 <_dtoa_r+0x102>
 8004838:	2301      	movs	r3, #1
 800483a:	e7b5      	b.n	80047a8 <_dtoa_r+0x188>
 800483c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800483e:	e7b4      	b.n	80047aa <_dtoa_r+0x18a>
 8004840:	9b04      	ldr	r3, [sp, #16]
 8004842:	1bdb      	subs	r3, r3, r7
 8004844:	9304      	str	r3, [sp, #16]
 8004846:	427b      	negs	r3, r7
 8004848:	930a      	str	r3, [sp, #40]	@ 0x28
 800484a:	2300      	movs	r3, #0
 800484c:	930e      	str	r3, [sp, #56]	@ 0x38
 800484e:	e7c1      	b.n	80047d4 <_dtoa_r+0x1b4>
 8004850:	2301      	movs	r3, #1
 8004852:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004854:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004856:	eb07 0b03 	add.w	fp, r7, r3
 800485a:	f10b 0301 	add.w	r3, fp, #1
 800485e:	2b01      	cmp	r3, #1
 8004860:	9308      	str	r3, [sp, #32]
 8004862:	bfb8      	it	lt
 8004864:	2301      	movlt	r3, #1
 8004866:	e006      	b.n	8004876 <_dtoa_r+0x256>
 8004868:	2301      	movs	r3, #1
 800486a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800486c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800486e:	2b00      	cmp	r3, #0
 8004870:	dd28      	ble.n	80048c4 <_dtoa_r+0x2a4>
 8004872:	469b      	mov	fp, r3
 8004874:	9308      	str	r3, [sp, #32]
 8004876:	2100      	movs	r1, #0
 8004878:	2204      	movs	r2, #4
 800487a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800487e:	f102 0514 	add.w	r5, r2, #20
 8004882:	429d      	cmp	r5, r3
 8004884:	d926      	bls.n	80048d4 <_dtoa_r+0x2b4>
 8004886:	6041      	str	r1, [r0, #4]
 8004888:	4648      	mov	r0, r9
 800488a:	f000 fd9b 	bl	80053c4 <_Balloc>
 800488e:	4682      	mov	sl, r0
 8004890:	2800      	cmp	r0, #0
 8004892:	d143      	bne.n	800491c <_dtoa_r+0x2fc>
 8004894:	4602      	mov	r2, r0
 8004896:	f240 11af 	movw	r1, #431	@ 0x1af
 800489a:	4b1f      	ldr	r3, [pc, #124]	@ (8004918 <_dtoa_r+0x2f8>)
 800489c:	e6d4      	b.n	8004648 <_dtoa_r+0x28>
 800489e:	2300      	movs	r3, #0
 80048a0:	e7e3      	b.n	800486a <_dtoa_r+0x24a>
 80048a2:	2300      	movs	r3, #0
 80048a4:	e7d5      	b.n	8004852 <_dtoa_r+0x232>
 80048a6:	2401      	movs	r4, #1
 80048a8:	2300      	movs	r3, #0
 80048aa:	940b      	str	r4, [sp, #44]	@ 0x2c
 80048ac:	9320      	str	r3, [sp, #128]	@ 0x80
 80048ae:	f04f 3bff 	mov.w	fp, #4294967295
 80048b2:	2200      	movs	r2, #0
 80048b4:	2312      	movs	r3, #18
 80048b6:	f8cd b020 	str.w	fp, [sp, #32]
 80048ba:	9221      	str	r2, [sp, #132]	@ 0x84
 80048bc:	e7db      	b.n	8004876 <_dtoa_r+0x256>
 80048be:	2301      	movs	r3, #1
 80048c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80048c2:	e7f4      	b.n	80048ae <_dtoa_r+0x28e>
 80048c4:	f04f 0b01 	mov.w	fp, #1
 80048c8:	465b      	mov	r3, fp
 80048ca:	f8cd b020 	str.w	fp, [sp, #32]
 80048ce:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80048d2:	e7d0      	b.n	8004876 <_dtoa_r+0x256>
 80048d4:	3101      	adds	r1, #1
 80048d6:	0052      	lsls	r2, r2, #1
 80048d8:	e7d1      	b.n	800487e <_dtoa_r+0x25e>
 80048da:	bf00      	nop
 80048dc:	f3af 8000 	nop.w
 80048e0:	636f4361 	.word	0x636f4361
 80048e4:	3fd287a7 	.word	0x3fd287a7
 80048e8:	8b60c8b3 	.word	0x8b60c8b3
 80048ec:	3fc68a28 	.word	0x3fc68a28
 80048f0:	509f79fb 	.word	0x509f79fb
 80048f4:	3fd34413 	.word	0x3fd34413
 80048f8:	08006637 	.word	0x08006637
 80048fc:	0800664e 	.word	0x0800664e
 8004900:	7ff00000 	.word	0x7ff00000
 8004904:	08006633 	.word	0x08006633
 8004908:	08006607 	.word	0x08006607
 800490c:	08006606 	.word	0x08006606
 8004910:	3ff80000 	.word	0x3ff80000
 8004914:	080067a0 	.word	0x080067a0
 8004918:	080066a6 	.word	0x080066a6
 800491c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004920:	6018      	str	r0, [r3, #0]
 8004922:	9b08      	ldr	r3, [sp, #32]
 8004924:	2b0e      	cmp	r3, #14
 8004926:	f200 80a1 	bhi.w	8004a6c <_dtoa_r+0x44c>
 800492a:	2c00      	cmp	r4, #0
 800492c:	f000 809e 	beq.w	8004a6c <_dtoa_r+0x44c>
 8004930:	2f00      	cmp	r7, #0
 8004932:	dd33      	ble.n	800499c <_dtoa_r+0x37c>
 8004934:	4b9c      	ldr	r3, [pc, #624]	@ (8004ba8 <_dtoa_r+0x588>)
 8004936:	f007 020f 	and.w	r2, r7, #15
 800493a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800493e:	05f8      	lsls	r0, r7, #23
 8004940:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004944:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8004948:	ea4f 1427 	mov.w	r4, r7, asr #4
 800494c:	d516      	bpl.n	800497c <_dtoa_r+0x35c>
 800494e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004952:	4b96      	ldr	r3, [pc, #600]	@ (8004bac <_dtoa_r+0x58c>)
 8004954:	2603      	movs	r6, #3
 8004956:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800495a:	f7fb fee7 	bl	800072c <__aeabi_ddiv>
 800495e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004962:	f004 040f 	and.w	r4, r4, #15
 8004966:	4d91      	ldr	r5, [pc, #580]	@ (8004bac <_dtoa_r+0x58c>)
 8004968:	b954      	cbnz	r4, 8004980 <_dtoa_r+0x360>
 800496a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800496e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004972:	f7fb fedb 	bl	800072c <__aeabi_ddiv>
 8004976:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800497a:	e028      	b.n	80049ce <_dtoa_r+0x3ae>
 800497c:	2602      	movs	r6, #2
 800497e:	e7f2      	b.n	8004966 <_dtoa_r+0x346>
 8004980:	07e1      	lsls	r1, r4, #31
 8004982:	d508      	bpl.n	8004996 <_dtoa_r+0x376>
 8004984:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004988:	e9d5 2300 	ldrd	r2, r3, [r5]
 800498c:	f7fb fda4 	bl	80004d8 <__aeabi_dmul>
 8004990:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004994:	3601      	adds	r6, #1
 8004996:	1064      	asrs	r4, r4, #1
 8004998:	3508      	adds	r5, #8
 800499a:	e7e5      	b.n	8004968 <_dtoa_r+0x348>
 800499c:	f000 80af 	beq.w	8004afe <_dtoa_r+0x4de>
 80049a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80049a4:	427c      	negs	r4, r7
 80049a6:	4b80      	ldr	r3, [pc, #512]	@ (8004ba8 <_dtoa_r+0x588>)
 80049a8:	f004 020f 	and.w	r2, r4, #15
 80049ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80049b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b4:	f7fb fd90 	bl	80004d8 <__aeabi_dmul>
 80049b8:	2602      	movs	r6, #2
 80049ba:	2300      	movs	r3, #0
 80049bc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80049c0:	4d7a      	ldr	r5, [pc, #488]	@ (8004bac <_dtoa_r+0x58c>)
 80049c2:	1124      	asrs	r4, r4, #4
 80049c4:	2c00      	cmp	r4, #0
 80049c6:	f040 808f 	bne.w	8004ae8 <_dtoa_r+0x4c8>
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1d3      	bne.n	8004976 <_dtoa_r+0x356>
 80049ce:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80049d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f000 8094 	beq.w	8004b02 <_dtoa_r+0x4e2>
 80049da:	2200      	movs	r2, #0
 80049dc:	4620      	mov	r0, r4
 80049de:	4629      	mov	r1, r5
 80049e0:	4b73      	ldr	r3, [pc, #460]	@ (8004bb0 <_dtoa_r+0x590>)
 80049e2:	f7fb ffeb 	bl	80009bc <__aeabi_dcmplt>
 80049e6:	2800      	cmp	r0, #0
 80049e8:	f000 808b 	beq.w	8004b02 <_dtoa_r+0x4e2>
 80049ec:	9b08      	ldr	r3, [sp, #32]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	f000 8087 	beq.w	8004b02 <_dtoa_r+0x4e2>
 80049f4:	f1bb 0f00 	cmp.w	fp, #0
 80049f8:	dd34      	ble.n	8004a64 <_dtoa_r+0x444>
 80049fa:	4620      	mov	r0, r4
 80049fc:	2200      	movs	r2, #0
 80049fe:	4629      	mov	r1, r5
 8004a00:	4b6c      	ldr	r3, [pc, #432]	@ (8004bb4 <_dtoa_r+0x594>)
 8004a02:	f7fb fd69 	bl	80004d8 <__aeabi_dmul>
 8004a06:	465c      	mov	r4, fp
 8004a08:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004a0c:	f107 38ff 	add.w	r8, r7, #4294967295
 8004a10:	3601      	adds	r6, #1
 8004a12:	4630      	mov	r0, r6
 8004a14:	f7fb fcf6 	bl	8000404 <__aeabi_i2d>
 8004a18:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004a1c:	f7fb fd5c 	bl	80004d8 <__aeabi_dmul>
 8004a20:	2200      	movs	r2, #0
 8004a22:	4b65      	ldr	r3, [pc, #404]	@ (8004bb8 <_dtoa_r+0x598>)
 8004a24:	f7fb fba2 	bl	800016c <__adddf3>
 8004a28:	4605      	mov	r5, r0
 8004a2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004a2e:	2c00      	cmp	r4, #0
 8004a30:	d16a      	bne.n	8004b08 <_dtoa_r+0x4e8>
 8004a32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004a36:	2200      	movs	r2, #0
 8004a38:	4b60      	ldr	r3, [pc, #384]	@ (8004bbc <_dtoa_r+0x59c>)
 8004a3a:	f7fb fb95 	bl	8000168 <__aeabi_dsub>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	460b      	mov	r3, r1
 8004a42:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004a46:	462a      	mov	r2, r5
 8004a48:	4633      	mov	r3, r6
 8004a4a:	f7fb ffd5 	bl	80009f8 <__aeabi_dcmpgt>
 8004a4e:	2800      	cmp	r0, #0
 8004a50:	f040 8298 	bne.w	8004f84 <_dtoa_r+0x964>
 8004a54:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004a58:	462a      	mov	r2, r5
 8004a5a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004a5e:	f7fb ffad 	bl	80009bc <__aeabi_dcmplt>
 8004a62:	bb38      	cbnz	r0, 8004ab4 <_dtoa_r+0x494>
 8004a64:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004a68:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004a6c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	f2c0 8157 	blt.w	8004d22 <_dtoa_r+0x702>
 8004a74:	2f0e      	cmp	r7, #14
 8004a76:	f300 8154 	bgt.w	8004d22 <_dtoa_r+0x702>
 8004a7a:	4b4b      	ldr	r3, [pc, #300]	@ (8004ba8 <_dtoa_r+0x588>)
 8004a7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004a80:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004a84:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004a88:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	f280 80e5 	bge.w	8004c5a <_dtoa_r+0x63a>
 8004a90:	9b08      	ldr	r3, [sp, #32]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	f300 80e1 	bgt.w	8004c5a <_dtoa_r+0x63a>
 8004a98:	d10c      	bne.n	8004ab4 <_dtoa_r+0x494>
 8004a9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	4b46      	ldr	r3, [pc, #280]	@ (8004bbc <_dtoa_r+0x59c>)
 8004aa2:	f7fb fd19 	bl	80004d8 <__aeabi_dmul>
 8004aa6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004aaa:	f7fb ff9b 	bl	80009e4 <__aeabi_dcmpge>
 8004aae:	2800      	cmp	r0, #0
 8004ab0:	f000 8266 	beq.w	8004f80 <_dtoa_r+0x960>
 8004ab4:	2400      	movs	r4, #0
 8004ab6:	4625      	mov	r5, r4
 8004ab8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004aba:	4656      	mov	r6, sl
 8004abc:	ea6f 0803 	mvn.w	r8, r3
 8004ac0:	2700      	movs	r7, #0
 8004ac2:	4621      	mov	r1, r4
 8004ac4:	4648      	mov	r0, r9
 8004ac6:	f000 fcbd 	bl	8005444 <_Bfree>
 8004aca:	2d00      	cmp	r5, #0
 8004acc:	f000 80bd 	beq.w	8004c4a <_dtoa_r+0x62a>
 8004ad0:	b12f      	cbz	r7, 8004ade <_dtoa_r+0x4be>
 8004ad2:	42af      	cmp	r7, r5
 8004ad4:	d003      	beq.n	8004ade <_dtoa_r+0x4be>
 8004ad6:	4639      	mov	r1, r7
 8004ad8:	4648      	mov	r0, r9
 8004ada:	f000 fcb3 	bl	8005444 <_Bfree>
 8004ade:	4629      	mov	r1, r5
 8004ae0:	4648      	mov	r0, r9
 8004ae2:	f000 fcaf 	bl	8005444 <_Bfree>
 8004ae6:	e0b0      	b.n	8004c4a <_dtoa_r+0x62a>
 8004ae8:	07e2      	lsls	r2, r4, #31
 8004aea:	d505      	bpl.n	8004af8 <_dtoa_r+0x4d8>
 8004aec:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004af0:	f7fb fcf2 	bl	80004d8 <__aeabi_dmul>
 8004af4:	2301      	movs	r3, #1
 8004af6:	3601      	adds	r6, #1
 8004af8:	1064      	asrs	r4, r4, #1
 8004afa:	3508      	adds	r5, #8
 8004afc:	e762      	b.n	80049c4 <_dtoa_r+0x3a4>
 8004afe:	2602      	movs	r6, #2
 8004b00:	e765      	b.n	80049ce <_dtoa_r+0x3ae>
 8004b02:	46b8      	mov	r8, r7
 8004b04:	9c08      	ldr	r4, [sp, #32]
 8004b06:	e784      	b.n	8004a12 <_dtoa_r+0x3f2>
 8004b08:	4b27      	ldr	r3, [pc, #156]	@ (8004ba8 <_dtoa_r+0x588>)
 8004b0a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004b0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004b10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004b14:	4454      	add	r4, sl
 8004b16:	2900      	cmp	r1, #0
 8004b18:	d054      	beq.n	8004bc4 <_dtoa_r+0x5a4>
 8004b1a:	2000      	movs	r0, #0
 8004b1c:	4928      	ldr	r1, [pc, #160]	@ (8004bc0 <_dtoa_r+0x5a0>)
 8004b1e:	f7fb fe05 	bl	800072c <__aeabi_ddiv>
 8004b22:	4633      	mov	r3, r6
 8004b24:	462a      	mov	r2, r5
 8004b26:	f7fb fb1f 	bl	8000168 <__aeabi_dsub>
 8004b2a:	4656      	mov	r6, sl
 8004b2c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004b30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b34:	f7fb ff80 	bl	8000a38 <__aeabi_d2iz>
 8004b38:	4605      	mov	r5, r0
 8004b3a:	f7fb fc63 	bl	8000404 <__aeabi_i2d>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	460b      	mov	r3, r1
 8004b42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b46:	f7fb fb0f 	bl	8000168 <__aeabi_dsub>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	460b      	mov	r3, r1
 8004b4e:	3530      	adds	r5, #48	@ 0x30
 8004b50:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004b54:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004b58:	f806 5b01 	strb.w	r5, [r6], #1
 8004b5c:	f7fb ff2e 	bl	80009bc <__aeabi_dcmplt>
 8004b60:	2800      	cmp	r0, #0
 8004b62:	d172      	bne.n	8004c4a <_dtoa_r+0x62a>
 8004b64:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004b68:	2000      	movs	r0, #0
 8004b6a:	4911      	ldr	r1, [pc, #68]	@ (8004bb0 <_dtoa_r+0x590>)
 8004b6c:	f7fb fafc 	bl	8000168 <__aeabi_dsub>
 8004b70:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004b74:	f7fb ff22 	bl	80009bc <__aeabi_dcmplt>
 8004b78:	2800      	cmp	r0, #0
 8004b7a:	f040 80b4 	bne.w	8004ce6 <_dtoa_r+0x6c6>
 8004b7e:	42a6      	cmp	r6, r4
 8004b80:	f43f af70 	beq.w	8004a64 <_dtoa_r+0x444>
 8004b84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004b88:	2200      	movs	r2, #0
 8004b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8004bb4 <_dtoa_r+0x594>)
 8004b8c:	f7fb fca4 	bl	80004d8 <__aeabi_dmul>
 8004b90:	2200      	movs	r2, #0
 8004b92:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004b96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b9a:	4b06      	ldr	r3, [pc, #24]	@ (8004bb4 <_dtoa_r+0x594>)
 8004b9c:	f7fb fc9c 	bl	80004d8 <__aeabi_dmul>
 8004ba0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004ba4:	e7c4      	b.n	8004b30 <_dtoa_r+0x510>
 8004ba6:	bf00      	nop
 8004ba8:	080067a0 	.word	0x080067a0
 8004bac:	08006778 	.word	0x08006778
 8004bb0:	3ff00000 	.word	0x3ff00000
 8004bb4:	40240000 	.word	0x40240000
 8004bb8:	401c0000 	.word	0x401c0000
 8004bbc:	40140000 	.word	0x40140000
 8004bc0:	3fe00000 	.word	0x3fe00000
 8004bc4:	4631      	mov	r1, r6
 8004bc6:	4628      	mov	r0, r5
 8004bc8:	f7fb fc86 	bl	80004d8 <__aeabi_dmul>
 8004bcc:	4656      	mov	r6, sl
 8004bce:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004bd2:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004bd4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bd8:	f7fb ff2e 	bl	8000a38 <__aeabi_d2iz>
 8004bdc:	4605      	mov	r5, r0
 8004bde:	f7fb fc11 	bl	8000404 <__aeabi_i2d>
 8004be2:	4602      	mov	r2, r0
 8004be4:	460b      	mov	r3, r1
 8004be6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bea:	f7fb fabd 	bl	8000168 <__aeabi_dsub>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	3530      	adds	r5, #48	@ 0x30
 8004bf4:	f806 5b01 	strb.w	r5, [r6], #1
 8004bf8:	42a6      	cmp	r6, r4
 8004bfa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004bfe:	f04f 0200 	mov.w	r2, #0
 8004c02:	d124      	bne.n	8004c4e <_dtoa_r+0x62e>
 8004c04:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004c08:	4bae      	ldr	r3, [pc, #696]	@ (8004ec4 <_dtoa_r+0x8a4>)
 8004c0a:	f7fb faaf 	bl	800016c <__adddf3>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	460b      	mov	r3, r1
 8004c12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c16:	f7fb feef 	bl	80009f8 <__aeabi_dcmpgt>
 8004c1a:	2800      	cmp	r0, #0
 8004c1c:	d163      	bne.n	8004ce6 <_dtoa_r+0x6c6>
 8004c1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004c22:	2000      	movs	r0, #0
 8004c24:	49a7      	ldr	r1, [pc, #668]	@ (8004ec4 <_dtoa_r+0x8a4>)
 8004c26:	f7fb fa9f 	bl	8000168 <__aeabi_dsub>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c32:	f7fb fec3 	bl	80009bc <__aeabi_dcmplt>
 8004c36:	2800      	cmp	r0, #0
 8004c38:	f43f af14 	beq.w	8004a64 <_dtoa_r+0x444>
 8004c3c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004c3e:	1e73      	subs	r3, r6, #1
 8004c40:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004c42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004c46:	2b30      	cmp	r3, #48	@ 0x30
 8004c48:	d0f8      	beq.n	8004c3c <_dtoa_r+0x61c>
 8004c4a:	4647      	mov	r7, r8
 8004c4c:	e03b      	b.n	8004cc6 <_dtoa_r+0x6a6>
 8004c4e:	4b9e      	ldr	r3, [pc, #632]	@ (8004ec8 <_dtoa_r+0x8a8>)
 8004c50:	f7fb fc42 	bl	80004d8 <__aeabi_dmul>
 8004c54:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004c58:	e7bc      	b.n	8004bd4 <_dtoa_r+0x5b4>
 8004c5a:	4656      	mov	r6, sl
 8004c5c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004c60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c64:	4620      	mov	r0, r4
 8004c66:	4629      	mov	r1, r5
 8004c68:	f7fb fd60 	bl	800072c <__aeabi_ddiv>
 8004c6c:	f7fb fee4 	bl	8000a38 <__aeabi_d2iz>
 8004c70:	4680      	mov	r8, r0
 8004c72:	f7fb fbc7 	bl	8000404 <__aeabi_i2d>
 8004c76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c7a:	f7fb fc2d 	bl	80004d8 <__aeabi_dmul>
 8004c7e:	4602      	mov	r2, r0
 8004c80:	460b      	mov	r3, r1
 8004c82:	4620      	mov	r0, r4
 8004c84:	4629      	mov	r1, r5
 8004c86:	f7fb fa6f 	bl	8000168 <__aeabi_dsub>
 8004c8a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004c8e:	9d08      	ldr	r5, [sp, #32]
 8004c90:	f806 4b01 	strb.w	r4, [r6], #1
 8004c94:	eba6 040a 	sub.w	r4, r6, sl
 8004c98:	42a5      	cmp	r5, r4
 8004c9a:	4602      	mov	r2, r0
 8004c9c:	460b      	mov	r3, r1
 8004c9e:	d133      	bne.n	8004d08 <_dtoa_r+0x6e8>
 8004ca0:	f7fb fa64 	bl	800016c <__adddf3>
 8004ca4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ca8:	4604      	mov	r4, r0
 8004caa:	460d      	mov	r5, r1
 8004cac:	f7fb fea4 	bl	80009f8 <__aeabi_dcmpgt>
 8004cb0:	b9c0      	cbnz	r0, 8004ce4 <_dtoa_r+0x6c4>
 8004cb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cb6:	4620      	mov	r0, r4
 8004cb8:	4629      	mov	r1, r5
 8004cba:	f7fb fe75 	bl	80009a8 <__aeabi_dcmpeq>
 8004cbe:	b110      	cbz	r0, 8004cc6 <_dtoa_r+0x6a6>
 8004cc0:	f018 0f01 	tst.w	r8, #1
 8004cc4:	d10e      	bne.n	8004ce4 <_dtoa_r+0x6c4>
 8004cc6:	4648      	mov	r0, r9
 8004cc8:	9903      	ldr	r1, [sp, #12]
 8004cca:	f000 fbbb 	bl	8005444 <_Bfree>
 8004cce:	2300      	movs	r3, #0
 8004cd0:	7033      	strb	r3, [r6, #0]
 8004cd2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004cd4:	3701      	adds	r7, #1
 8004cd6:	601f      	str	r7, [r3, #0]
 8004cd8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f000 824b 	beq.w	8005176 <_dtoa_r+0xb56>
 8004ce0:	601e      	str	r6, [r3, #0]
 8004ce2:	e248      	b.n	8005176 <_dtoa_r+0xb56>
 8004ce4:	46b8      	mov	r8, r7
 8004ce6:	4633      	mov	r3, r6
 8004ce8:	461e      	mov	r6, r3
 8004cea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004cee:	2a39      	cmp	r2, #57	@ 0x39
 8004cf0:	d106      	bne.n	8004d00 <_dtoa_r+0x6e0>
 8004cf2:	459a      	cmp	sl, r3
 8004cf4:	d1f8      	bne.n	8004ce8 <_dtoa_r+0x6c8>
 8004cf6:	2230      	movs	r2, #48	@ 0x30
 8004cf8:	f108 0801 	add.w	r8, r8, #1
 8004cfc:	f88a 2000 	strb.w	r2, [sl]
 8004d00:	781a      	ldrb	r2, [r3, #0]
 8004d02:	3201      	adds	r2, #1
 8004d04:	701a      	strb	r2, [r3, #0]
 8004d06:	e7a0      	b.n	8004c4a <_dtoa_r+0x62a>
 8004d08:	2200      	movs	r2, #0
 8004d0a:	4b6f      	ldr	r3, [pc, #444]	@ (8004ec8 <_dtoa_r+0x8a8>)
 8004d0c:	f7fb fbe4 	bl	80004d8 <__aeabi_dmul>
 8004d10:	2200      	movs	r2, #0
 8004d12:	2300      	movs	r3, #0
 8004d14:	4604      	mov	r4, r0
 8004d16:	460d      	mov	r5, r1
 8004d18:	f7fb fe46 	bl	80009a8 <__aeabi_dcmpeq>
 8004d1c:	2800      	cmp	r0, #0
 8004d1e:	d09f      	beq.n	8004c60 <_dtoa_r+0x640>
 8004d20:	e7d1      	b.n	8004cc6 <_dtoa_r+0x6a6>
 8004d22:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004d24:	2a00      	cmp	r2, #0
 8004d26:	f000 80ea 	beq.w	8004efe <_dtoa_r+0x8de>
 8004d2a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004d2c:	2a01      	cmp	r2, #1
 8004d2e:	f300 80cd 	bgt.w	8004ecc <_dtoa_r+0x8ac>
 8004d32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004d34:	2a00      	cmp	r2, #0
 8004d36:	f000 80c1 	beq.w	8004ebc <_dtoa_r+0x89c>
 8004d3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004d3e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004d40:	9e04      	ldr	r6, [sp, #16]
 8004d42:	9a04      	ldr	r2, [sp, #16]
 8004d44:	2101      	movs	r1, #1
 8004d46:	441a      	add	r2, r3
 8004d48:	9204      	str	r2, [sp, #16]
 8004d4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d4c:	4648      	mov	r0, r9
 8004d4e:	441a      	add	r2, r3
 8004d50:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d52:	f000 fc2b 	bl	80055ac <__i2b>
 8004d56:	4605      	mov	r5, r0
 8004d58:	b166      	cbz	r6, 8004d74 <_dtoa_r+0x754>
 8004d5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	dd09      	ble.n	8004d74 <_dtoa_r+0x754>
 8004d60:	42b3      	cmp	r3, r6
 8004d62:	bfa8      	it	ge
 8004d64:	4633      	movge	r3, r6
 8004d66:	9a04      	ldr	r2, [sp, #16]
 8004d68:	1af6      	subs	r6, r6, r3
 8004d6a:	1ad2      	subs	r2, r2, r3
 8004d6c:	9204      	str	r2, [sp, #16]
 8004d6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d70:	1ad3      	subs	r3, r2, r3
 8004d72:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d76:	b30b      	cbz	r3, 8004dbc <_dtoa_r+0x79c>
 8004d78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	f000 80c6 	beq.w	8004f0c <_dtoa_r+0x8ec>
 8004d80:	2c00      	cmp	r4, #0
 8004d82:	f000 80c0 	beq.w	8004f06 <_dtoa_r+0x8e6>
 8004d86:	4629      	mov	r1, r5
 8004d88:	4622      	mov	r2, r4
 8004d8a:	4648      	mov	r0, r9
 8004d8c:	f000 fcc6 	bl	800571c <__pow5mult>
 8004d90:	9a03      	ldr	r2, [sp, #12]
 8004d92:	4601      	mov	r1, r0
 8004d94:	4605      	mov	r5, r0
 8004d96:	4648      	mov	r0, r9
 8004d98:	f000 fc1e 	bl	80055d8 <__multiply>
 8004d9c:	9903      	ldr	r1, [sp, #12]
 8004d9e:	4680      	mov	r8, r0
 8004da0:	4648      	mov	r0, r9
 8004da2:	f000 fb4f 	bl	8005444 <_Bfree>
 8004da6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004da8:	1b1b      	subs	r3, r3, r4
 8004daa:	930a      	str	r3, [sp, #40]	@ 0x28
 8004dac:	f000 80b1 	beq.w	8004f12 <_dtoa_r+0x8f2>
 8004db0:	4641      	mov	r1, r8
 8004db2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004db4:	4648      	mov	r0, r9
 8004db6:	f000 fcb1 	bl	800571c <__pow5mult>
 8004dba:	9003      	str	r0, [sp, #12]
 8004dbc:	2101      	movs	r1, #1
 8004dbe:	4648      	mov	r0, r9
 8004dc0:	f000 fbf4 	bl	80055ac <__i2b>
 8004dc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004dc6:	4604      	mov	r4, r0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	f000 81d8 	beq.w	800517e <_dtoa_r+0xb5e>
 8004dce:	461a      	mov	r2, r3
 8004dd0:	4601      	mov	r1, r0
 8004dd2:	4648      	mov	r0, r9
 8004dd4:	f000 fca2 	bl	800571c <__pow5mult>
 8004dd8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004dda:	4604      	mov	r4, r0
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	f300 809f 	bgt.w	8004f20 <_dtoa_r+0x900>
 8004de2:	9b06      	ldr	r3, [sp, #24]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	f040 8097 	bne.w	8004f18 <_dtoa_r+0x8f8>
 8004dea:	9b07      	ldr	r3, [sp, #28]
 8004dec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	f040 8093 	bne.w	8004f1c <_dtoa_r+0x8fc>
 8004df6:	9b07      	ldr	r3, [sp, #28]
 8004df8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004dfc:	0d1b      	lsrs	r3, r3, #20
 8004dfe:	051b      	lsls	r3, r3, #20
 8004e00:	b133      	cbz	r3, 8004e10 <_dtoa_r+0x7f0>
 8004e02:	9b04      	ldr	r3, [sp, #16]
 8004e04:	3301      	adds	r3, #1
 8004e06:	9304      	str	r3, [sp, #16]
 8004e08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e0e:	2301      	movs	r3, #1
 8004e10:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f000 81b8 	beq.w	800518a <_dtoa_r+0xb6a>
 8004e1a:	6923      	ldr	r3, [r4, #16]
 8004e1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004e20:	6918      	ldr	r0, [r3, #16]
 8004e22:	f000 fb77 	bl	8005514 <__hi0bits>
 8004e26:	f1c0 0020 	rsb	r0, r0, #32
 8004e2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e2c:	4418      	add	r0, r3
 8004e2e:	f010 001f 	ands.w	r0, r0, #31
 8004e32:	f000 8082 	beq.w	8004f3a <_dtoa_r+0x91a>
 8004e36:	f1c0 0320 	rsb	r3, r0, #32
 8004e3a:	2b04      	cmp	r3, #4
 8004e3c:	dd73      	ble.n	8004f26 <_dtoa_r+0x906>
 8004e3e:	9b04      	ldr	r3, [sp, #16]
 8004e40:	f1c0 001c 	rsb	r0, r0, #28
 8004e44:	4403      	add	r3, r0
 8004e46:	9304      	str	r3, [sp, #16]
 8004e48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e4a:	4406      	add	r6, r0
 8004e4c:	4403      	add	r3, r0
 8004e4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e50:	9b04      	ldr	r3, [sp, #16]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	dd05      	ble.n	8004e62 <_dtoa_r+0x842>
 8004e56:	461a      	mov	r2, r3
 8004e58:	4648      	mov	r0, r9
 8004e5a:	9903      	ldr	r1, [sp, #12]
 8004e5c:	f000 fcb8 	bl	80057d0 <__lshift>
 8004e60:	9003      	str	r0, [sp, #12]
 8004e62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	dd05      	ble.n	8004e74 <_dtoa_r+0x854>
 8004e68:	4621      	mov	r1, r4
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	4648      	mov	r0, r9
 8004e6e:	f000 fcaf 	bl	80057d0 <__lshift>
 8004e72:	4604      	mov	r4, r0
 8004e74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d061      	beq.n	8004f3e <_dtoa_r+0x91e>
 8004e7a:	4621      	mov	r1, r4
 8004e7c:	9803      	ldr	r0, [sp, #12]
 8004e7e:	f000 fd13 	bl	80058a8 <__mcmp>
 8004e82:	2800      	cmp	r0, #0
 8004e84:	da5b      	bge.n	8004f3e <_dtoa_r+0x91e>
 8004e86:	2300      	movs	r3, #0
 8004e88:	220a      	movs	r2, #10
 8004e8a:	4648      	mov	r0, r9
 8004e8c:	9903      	ldr	r1, [sp, #12]
 8004e8e:	f000 fafb 	bl	8005488 <__multadd>
 8004e92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e94:	f107 38ff 	add.w	r8, r7, #4294967295
 8004e98:	9003      	str	r0, [sp, #12]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	f000 8177 	beq.w	800518e <_dtoa_r+0xb6e>
 8004ea0:	4629      	mov	r1, r5
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	220a      	movs	r2, #10
 8004ea6:	4648      	mov	r0, r9
 8004ea8:	f000 faee 	bl	8005488 <__multadd>
 8004eac:	f1bb 0f00 	cmp.w	fp, #0
 8004eb0:	4605      	mov	r5, r0
 8004eb2:	dc6f      	bgt.n	8004f94 <_dtoa_r+0x974>
 8004eb4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	dc49      	bgt.n	8004f4e <_dtoa_r+0x92e>
 8004eba:	e06b      	b.n	8004f94 <_dtoa_r+0x974>
 8004ebc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004ebe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004ec2:	e73c      	b.n	8004d3e <_dtoa_r+0x71e>
 8004ec4:	3fe00000 	.word	0x3fe00000
 8004ec8:	40240000 	.word	0x40240000
 8004ecc:	9b08      	ldr	r3, [sp, #32]
 8004ece:	1e5c      	subs	r4, r3, #1
 8004ed0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ed2:	42a3      	cmp	r3, r4
 8004ed4:	db09      	blt.n	8004eea <_dtoa_r+0x8ca>
 8004ed6:	1b1c      	subs	r4, r3, r4
 8004ed8:	9b08      	ldr	r3, [sp, #32]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	f6bf af30 	bge.w	8004d40 <_dtoa_r+0x720>
 8004ee0:	9b04      	ldr	r3, [sp, #16]
 8004ee2:	9a08      	ldr	r2, [sp, #32]
 8004ee4:	1a9e      	subs	r6, r3, r2
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	e72b      	b.n	8004d42 <_dtoa_r+0x722>
 8004eea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004eec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004eee:	1ae3      	subs	r3, r4, r3
 8004ef0:	441a      	add	r2, r3
 8004ef2:	940a      	str	r4, [sp, #40]	@ 0x28
 8004ef4:	9e04      	ldr	r6, [sp, #16]
 8004ef6:	2400      	movs	r4, #0
 8004ef8:	9b08      	ldr	r3, [sp, #32]
 8004efa:	920e      	str	r2, [sp, #56]	@ 0x38
 8004efc:	e721      	b.n	8004d42 <_dtoa_r+0x722>
 8004efe:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004f00:	9e04      	ldr	r6, [sp, #16]
 8004f02:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004f04:	e728      	b.n	8004d58 <_dtoa_r+0x738>
 8004f06:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004f0a:	e751      	b.n	8004db0 <_dtoa_r+0x790>
 8004f0c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004f0e:	9903      	ldr	r1, [sp, #12]
 8004f10:	e750      	b.n	8004db4 <_dtoa_r+0x794>
 8004f12:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f16:	e751      	b.n	8004dbc <_dtoa_r+0x79c>
 8004f18:	2300      	movs	r3, #0
 8004f1a:	e779      	b.n	8004e10 <_dtoa_r+0x7f0>
 8004f1c:	9b06      	ldr	r3, [sp, #24]
 8004f1e:	e777      	b.n	8004e10 <_dtoa_r+0x7f0>
 8004f20:	2300      	movs	r3, #0
 8004f22:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f24:	e779      	b.n	8004e1a <_dtoa_r+0x7fa>
 8004f26:	d093      	beq.n	8004e50 <_dtoa_r+0x830>
 8004f28:	9a04      	ldr	r2, [sp, #16]
 8004f2a:	331c      	adds	r3, #28
 8004f2c:	441a      	add	r2, r3
 8004f2e:	9204      	str	r2, [sp, #16]
 8004f30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004f32:	441e      	add	r6, r3
 8004f34:	441a      	add	r2, r3
 8004f36:	9209      	str	r2, [sp, #36]	@ 0x24
 8004f38:	e78a      	b.n	8004e50 <_dtoa_r+0x830>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	e7f4      	b.n	8004f28 <_dtoa_r+0x908>
 8004f3e:	9b08      	ldr	r3, [sp, #32]
 8004f40:	46b8      	mov	r8, r7
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	dc20      	bgt.n	8004f88 <_dtoa_r+0x968>
 8004f46:	469b      	mov	fp, r3
 8004f48:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004f4a:	2b02      	cmp	r3, #2
 8004f4c:	dd1e      	ble.n	8004f8c <_dtoa_r+0x96c>
 8004f4e:	f1bb 0f00 	cmp.w	fp, #0
 8004f52:	f47f adb1 	bne.w	8004ab8 <_dtoa_r+0x498>
 8004f56:	4621      	mov	r1, r4
 8004f58:	465b      	mov	r3, fp
 8004f5a:	2205      	movs	r2, #5
 8004f5c:	4648      	mov	r0, r9
 8004f5e:	f000 fa93 	bl	8005488 <__multadd>
 8004f62:	4601      	mov	r1, r0
 8004f64:	4604      	mov	r4, r0
 8004f66:	9803      	ldr	r0, [sp, #12]
 8004f68:	f000 fc9e 	bl	80058a8 <__mcmp>
 8004f6c:	2800      	cmp	r0, #0
 8004f6e:	f77f ada3 	ble.w	8004ab8 <_dtoa_r+0x498>
 8004f72:	4656      	mov	r6, sl
 8004f74:	2331      	movs	r3, #49	@ 0x31
 8004f76:	f108 0801 	add.w	r8, r8, #1
 8004f7a:	f806 3b01 	strb.w	r3, [r6], #1
 8004f7e:	e59f      	b.n	8004ac0 <_dtoa_r+0x4a0>
 8004f80:	46b8      	mov	r8, r7
 8004f82:	9c08      	ldr	r4, [sp, #32]
 8004f84:	4625      	mov	r5, r4
 8004f86:	e7f4      	b.n	8004f72 <_dtoa_r+0x952>
 8004f88:	f8dd b020 	ldr.w	fp, [sp, #32]
 8004f8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	f000 8101 	beq.w	8005196 <_dtoa_r+0xb76>
 8004f94:	2e00      	cmp	r6, #0
 8004f96:	dd05      	ble.n	8004fa4 <_dtoa_r+0x984>
 8004f98:	4629      	mov	r1, r5
 8004f9a:	4632      	mov	r2, r6
 8004f9c:	4648      	mov	r0, r9
 8004f9e:	f000 fc17 	bl	80057d0 <__lshift>
 8004fa2:	4605      	mov	r5, r0
 8004fa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d05c      	beq.n	8005064 <_dtoa_r+0xa44>
 8004faa:	4648      	mov	r0, r9
 8004fac:	6869      	ldr	r1, [r5, #4]
 8004fae:	f000 fa09 	bl	80053c4 <_Balloc>
 8004fb2:	4606      	mov	r6, r0
 8004fb4:	b928      	cbnz	r0, 8004fc2 <_dtoa_r+0x9a2>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004fbc:	4b80      	ldr	r3, [pc, #512]	@ (80051c0 <_dtoa_r+0xba0>)
 8004fbe:	f7ff bb43 	b.w	8004648 <_dtoa_r+0x28>
 8004fc2:	692a      	ldr	r2, [r5, #16]
 8004fc4:	f105 010c 	add.w	r1, r5, #12
 8004fc8:	3202      	adds	r2, #2
 8004fca:	0092      	lsls	r2, r2, #2
 8004fcc:	300c      	adds	r0, #12
 8004fce:	f000 ff9d 	bl	8005f0c <memcpy>
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	4631      	mov	r1, r6
 8004fd6:	4648      	mov	r0, r9
 8004fd8:	f000 fbfa 	bl	80057d0 <__lshift>
 8004fdc:	462f      	mov	r7, r5
 8004fde:	4605      	mov	r5, r0
 8004fe0:	f10a 0301 	add.w	r3, sl, #1
 8004fe4:	9304      	str	r3, [sp, #16]
 8004fe6:	eb0a 030b 	add.w	r3, sl, fp
 8004fea:	930a      	str	r3, [sp, #40]	@ 0x28
 8004fec:	9b06      	ldr	r3, [sp, #24]
 8004fee:	f003 0301 	and.w	r3, r3, #1
 8004ff2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ff4:	9b04      	ldr	r3, [sp, #16]
 8004ff6:	4621      	mov	r1, r4
 8004ff8:	9803      	ldr	r0, [sp, #12]
 8004ffa:	f103 3bff 	add.w	fp, r3, #4294967295
 8004ffe:	f7ff fa86 	bl	800450e <quorem>
 8005002:	4603      	mov	r3, r0
 8005004:	4639      	mov	r1, r7
 8005006:	3330      	adds	r3, #48	@ 0x30
 8005008:	9006      	str	r0, [sp, #24]
 800500a:	9803      	ldr	r0, [sp, #12]
 800500c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800500e:	f000 fc4b 	bl	80058a8 <__mcmp>
 8005012:	462a      	mov	r2, r5
 8005014:	9008      	str	r0, [sp, #32]
 8005016:	4621      	mov	r1, r4
 8005018:	4648      	mov	r0, r9
 800501a:	f000 fc61 	bl	80058e0 <__mdiff>
 800501e:	68c2      	ldr	r2, [r0, #12]
 8005020:	4606      	mov	r6, r0
 8005022:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005024:	bb02      	cbnz	r2, 8005068 <_dtoa_r+0xa48>
 8005026:	4601      	mov	r1, r0
 8005028:	9803      	ldr	r0, [sp, #12]
 800502a:	f000 fc3d 	bl	80058a8 <__mcmp>
 800502e:	4602      	mov	r2, r0
 8005030:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005032:	4631      	mov	r1, r6
 8005034:	4648      	mov	r0, r9
 8005036:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800503a:	f000 fa03 	bl	8005444 <_Bfree>
 800503e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005040:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005042:	9e04      	ldr	r6, [sp, #16]
 8005044:	ea42 0103 	orr.w	r1, r2, r3
 8005048:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800504a:	4319      	orrs	r1, r3
 800504c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800504e:	d10d      	bne.n	800506c <_dtoa_r+0xa4c>
 8005050:	2b39      	cmp	r3, #57	@ 0x39
 8005052:	d027      	beq.n	80050a4 <_dtoa_r+0xa84>
 8005054:	9a08      	ldr	r2, [sp, #32]
 8005056:	2a00      	cmp	r2, #0
 8005058:	dd01      	ble.n	800505e <_dtoa_r+0xa3e>
 800505a:	9b06      	ldr	r3, [sp, #24]
 800505c:	3331      	adds	r3, #49	@ 0x31
 800505e:	f88b 3000 	strb.w	r3, [fp]
 8005062:	e52e      	b.n	8004ac2 <_dtoa_r+0x4a2>
 8005064:	4628      	mov	r0, r5
 8005066:	e7b9      	b.n	8004fdc <_dtoa_r+0x9bc>
 8005068:	2201      	movs	r2, #1
 800506a:	e7e2      	b.n	8005032 <_dtoa_r+0xa12>
 800506c:	9908      	ldr	r1, [sp, #32]
 800506e:	2900      	cmp	r1, #0
 8005070:	db04      	blt.n	800507c <_dtoa_r+0xa5c>
 8005072:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8005074:	4301      	orrs	r1, r0
 8005076:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005078:	4301      	orrs	r1, r0
 800507a:	d120      	bne.n	80050be <_dtoa_r+0xa9e>
 800507c:	2a00      	cmp	r2, #0
 800507e:	ddee      	ble.n	800505e <_dtoa_r+0xa3e>
 8005080:	2201      	movs	r2, #1
 8005082:	9903      	ldr	r1, [sp, #12]
 8005084:	4648      	mov	r0, r9
 8005086:	9304      	str	r3, [sp, #16]
 8005088:	f000 fba2 	bl	80057d0 <__lshift>
 800508c:	4621      	mov	r1, r4
 800508e:	9003      	str	r0, [sp, #12]
 8005090:	f000 fc0a 	bl	80058a8 <__mcmp>
 8005094:	2800      	cmp	r0, #0
 8005096:	9b04      	ldr	r3, [sp, #16]
 8005098:	dc02      	bgt.n	80050a0 <_dtoa_r+0xa80>
 800509a:	d1e0      	bne.n	800505e <_dtoa_r+0xa3e>
 800509c:	07da      	lsls	r2, r3, #31
 800509e:	d5de      	bpl.n	800505e <_dtoa_r+0xa3e>
 80050a0:	2b39      	cmp	r3, #57	@ 0x39
 80050a2:	d1da      	bne.n	800505a <_dtoa_r+0xa3a>
 80050a4:	2339      	movs	r3, #57	@ 0x39
 80050a6:	f88b 3000 	strb.w	r3, [fp]
 80050aa:	4633      	mov	r3, r6
 80050ac:	461e      	mov	r6, r3
 80050ae:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80050b2:	3b01      	subs	r3, #1
 80050b4:	2a39      	cmp	r2, #57	@ 0x39
 80050b6:	d04e      	beq.n	8005156 <_dtoa_r+0xb36>
 80050b8:	3201      	adds	r2, #1
 80050ba:	701a      	strb	r2, [r3, #0]
 80050bc:	e501      	b.n	8004ac2 <_dtoa_r+0x4a2>
 80050be:	2a00      	cmp	r2, #0
 80050c0:	dd03      	ble.n	80050ca <_dtoa_r+0xaaa>
 80050c2:	2b39      	cmp	r3, #57	@ 0x39
 80050c4:	d0ee      	beq.n	80050a4 <_dtoa_r+0xa84>
 80050c6:	3301      	adds	r3, #1
 80050c8:	e7c9      	b.n	800505e <_dtoa_r+0xa3e>
 80050ca:	9a04      	ldr	r2, [sp, #16]
 80050cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80050ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80050d2:	428a      	cmp	r2, r1
 80050d4:	d028      	beq.n	8005128 <_dtoa_r+0xb08>
 80050d6:	2300      	movs	r3, #0
 80050d8:	220a      	movs	r2, #10
 80050da:	9903      	ldr	r1, [sp, #12]
 80050dc:	4648      	mov	r0, r9
 80050de:	f000 f9d3 	bl	8005488 <__multadd>
 80050e2:	42af      	cmp	r7, r5
 80050e4:	9003      	str	r0, [sp, #12]
 80050e6:	f04f 0300 	mov.w	r3, #0
 80050ea:	f04f 020a 	mov.w	r2, #10
 80050ee:	4639      	mov	r1, r7
 80050f0:	4648      	mov	r0, r9
 80050f2:	d107      	bne.n	8005104 <_dtoa_r+0xae4>
 80050f4:	f000 f9c8 	bl	8005488 <__multadd>
 80050f8:	4607      	mov	r7, r0
 80050fa:	4605      	mov	r5, r0
 80050fc:	9b04      	ldr	r3, [sp, #16]
 80050fe:	3301      	adds	r3, #1
 8005100:	9304      	str	r3, [sp, #16]
 8005102:	e777      	b.n	8004ff4 <_dtoa_r+0x9d4>
 8005104:	f000 f9c0 	bl	8005488 <__multadd>
 8005108:	4629      	mov	r1, r5
 800510a:	4607      	mov	r7, r0
 800510c:	2300      	movs	r3, #0
 800510e:	220a      	movs	r2, #10
 8005110:	4648      	mov	r0, r9
 8005112:	f000 f9b9 	bl	8005488 <__multadd>
 8005116:	4605      	mov	r5, r0
 8005118:	e7f0      	b.n	80050fc <_dtoa_r+0xadc>
 800511a:	f1bb 0f00 	cmp.w	fp, #0
 800511e:	bfcc      	ite	gt
 8005120:	465e      	movgt	r6, fp
 8005122:	2601      	movle	r6, #1
 8005124:	2700      	movs	r7, #0
 8005126:	4456      	add	r6, sl
 8005128:	2201      	movs	r2, #1
 800512a:	9903      	ldr	r1, [sp, #12]
 800512c:	4648      	mov	r0, r9
 800512e:	9304      	str	r3, [sp, #16]
 8005130:	f000 fb4e 	bl	80057d0 <__lshift>
 8005134:	4621      	mov	r1, r4
 8005136:	9003      	str	r0, [sp, #12]
 8005138:	f000 fbb6 	bl	80058a8 <__mcmp>
 800513c:	2800      	cmp	r0, #0
 800513e:	dcb4      	bgt.n	80050aa <_dtoa_r+0xa8a>
 8005140:	d102      	bne.n	8005148 <_dtoa_r+0xb28>
 8005142:	9b04      	ldr	r3, [sp, #16]
 8005144:	07db      	lsls	r3, r3, #31
 8005146:	d4b0      	bmi.n	80050aa <_dtoa_r+0xa8a>
 8005148:	4633      	mov	r3, r6
 800514a:	461e      	mov	r6, r3
 800514c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005150:	2a30      	cmp	r2, #48	@ 0x30
 8005152:	d0fa      	beq.n	800514a <_dtoa_r+0xb2a>
 8005154:	e4b5      	b.n	8004ac2 <_dtoa_r+0x4a2>
 8005156:	459a      	cmp	sl, r3
 8005158:	d1a8      	bne.n	80050ac <_dtoa_r+0xa8c>
 800515a:	2331      	movs	r3, #49	@ 0x31
 800515c:	f108 0801 	add.w	r8, r8, #1
 8005160:	f88a 3000 	strb.w	r3, [sl]
 8005164:	e4ad      	b.n	8004ac2 <_dtoa_r+0x4a2>
 8005166:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005168:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80051c4 <_dtoa_r+0xba4>
 800516c:	b11b      	cbz	r3, 8005176 <_dtoa_r+0xb56>
 800516e:	f10a 0308 	add.w	r3, sl, #8
 8005172:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005174:	6013      	str	r3, [r2, #0]
 8005176:	4650      	mov	r0, sl
 8005178:	b017      	add	sp, #92	@ 0x5c
 800517a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800517e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005180:	2b01      	cmp	r3, #1
 8005182:	f77f ae2e 	ble.w	8004de2 <_dtoa_r+0x7c2>
 8005186:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005188:	930a      	str	r3, [sp, #40]	@ 0x28
 800518a:	2001      	movs	r0, #1
 800518c:	e64d      	b.n	8004e2a <_dtoa_r+0x80a>
 800518e:	f1bb 0f00 	cmp.w	fp, #0
 8005192:	f77f aed9 	ble.w	8004f48 <_dtoa_r+0x928>
 8005196:	4656      	mov	r6, sl
 8005198:	4621      	mov	r1, r4
 800519a:	9803      	ldr	r0, [sp, #12]
 800519c:	f7ff f9b7 	bl	800450e <quorem>
 80051a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80051a4:	f806 3b01 	strb.w	r3, [r6], #1
 80051a8:	eba6 020a 	sub.w	r2, r6, sl
 80051ac:	4593      	cmp	fp, r2
 80051ae:	ddb4      	ble.n	800511a <_dtoa_r+0xafa>
 80051b0:	2300      	movs	r3, #0
 80051b2:	220a      	movs	r2, #10
 80051b4:	4648      	mov	r0, r9
 80051b6:	9903      	ldr	r1, [sp, #12]
 80051b8:	f000 f966 	bl	8005488 <__multadd>
 80051bc:	9003      	str	r0, [sp, #12]
 80051be:	e7eb      	b.n	8005198 <_dtoa_r+0xb78>
 80051c0:	080066a6 	.word	0x080066a6
 80051c4:	0800662a 	.word	0x0800662a

080051c8 <_free_r>:
 80051c8:	b538      	push	{r3, r4, r5, lr}
 80051ca:	4605      	mov	r5, r0
 80051cc:	2900      	cmp	r1, #0
 80051ce:	d040      	beq.n	8005252 <_free_r+0x8a>
 80051d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051d4:	1f0c      	subs	r4, r1, #4
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	bfb8      	it	lt
 80051da:	18e4      	addlt	r4, r4, r3
 80051dc:	f000 f8e6 	bl	80053ac <__malloc_lock>
 80051e0:	4a1c      	ldr	r2, [pc, #112]	@ (8005254 <_free_r+0x8c>)
 80051e2:	6813      	ldr	r3, [r2, #0]
 80051e4:	b933      	cbnz	r3, 80051f4 <_free_r+0x2c>
 80051e6:	6063      	str	r3, [r4, #4]
 80051e8:	6014      	str	r4, [r2, #0]
 80051ea:	4628      	mov	r0, r5
 80051ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051f0:	f000 b8e2 	b.w	80053b8 <__malloc_unlock>
 80051f4:	42a3      	cmp	r3, r4
 80051f6:	d908      	bls.n	800520a <_free_r+0x42>
 80051f8:	6820      	ldr	r0, [r4, #0]
 80051fa:	1821      	adds	r1, r4, r0
 80051fc:	428b      	cmp	r3, r1
 80051fe:	bf01      	itttt	eq
 8005200:	6819      	ldreq	r1, [r3, #0]
 8005202:	685b      	ldreq	r3, [r3, #4]
 8005204:	1809      	addeq	r1, r1, r0
 8005206:	6021      	streq	r1, [r4, #0]
 8005208:	e7ed      	b.n	80051e6 <_free_r+0x1e>
 800520a:	461a      	mov	r2, r3
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	b10b      	cbz	r3, 8005214 <_free_r+0x4c>
 8005210:	42a3      	cmp	r3, r4
 8005212:	d9fa      	bls.n	800520a <_free_r+0x42>
 8005214:	6811      	ldr	r1, [r2, #0]
 8005216:	1850      	adds	r0, r2, r1
 8005218:	42a0      	cmp	r0, r4
 800521a:	d10b      	bne.n	8005234 <_free_r+0x6c>
 800521c:	6820      	ldr	r0, [r4, #0]
 800521e:	4401      	add	r1, r0
 8005220:	1850      	adds	r0, r2, r1
 8005222:	4283      	cmp	r3, r0
 8005224:	6011      	str	r1, [r2, #0]
 8005226:	d1e0      	bne.n	80051ea <_free_r+0x22>
 8005228:	6818      	ldr	r0, [r3, #0]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	4408      	add	r0, r1
 800522e:	6010      	str	r0, [r2, #0]
 8005230:	6053      	str	r3, [r2, #4]
 8005232:	e7da      	b.n	80051ea <_free_r+0x22>
 8005234:	d902      	bls.n	800523c <_free_r+0x74>
 8005236:	230c      	movs	r3, #12
 8005238:	602b      	str	r3, [r5, #0]
 800523a:	e7d6      	b.n	80051ea <_free_r+0x22>
 800523c:	6820      	ldr	r0, [r4, #0]
 800523e:	1821      	adds	r1, r4, r0
 8005240:	428b      	cmp	r3, r1
 8005242:	bf01      	itttt	eq
 8005244:	6819      	ldreq	r1, [r3, #0]
 8005246:	685b      	ldreq	r3, [r3, #4]
 8005248:	1809      	addeq	r1, r1, r0
 800524a:	6021      	streq	r1, [r4, #0]
 800524c:	6063      	str	r3, [r4, #4]
 800524e:	6054      	str	r4, [r2, #4]
 8005250:	e7cb      	b.n	80051ea <_free_r+0x22>
 8005252:	bd38      	pop	{r3, r4, r5, pc}
 8005254:	2000067c 	.word	0x2000067c

08005258 <malloc>:
 8005258:	4b02      	ldr	r3, [pc, #8]	@ (8005264 <malloc+0xc>)
 800525a:	4601      	mov	r1, r0
 800525c:	6818      	ldr	r0, [r3, #0]
 800525e:	f000 b825 	b.w	80052ac <_malloc_r>
 8005262:	bf00      	nop
 8005264:	20000020 	.word	0x20000020

08005268 <sbrk_aligned>:
 8005268:	b570      	push	{r4, r5, r6, lr}
 800526a:	4e0f      	ldr	r6, [pc, #60]	@ (80052a8 <sbrk_aligned+0x40>)
 800526c:	460c      	mov	r4, r1
 800526e:	6831      	ldr	r1, [r6, #0]
 8005270:	4605      	mov	r5, r0
 8005272:	b911      	cbnz	r1, 800527a <sbrk_aligned+0x12>
 8005274:	f000 fe3a 	bl	8005eec <_sbrk_r>
 8005278:	6030      	str	r0, [r6, #0]
 800527a:	4621      	mov	r1, r4
 800527c:	4628      	mov	r0, r5
 800527e:	f000 fe35 	bl	8005eec <_sbrk_r>
 8005282:	1c43      	adds	r3, r0, #1
 8005284:	d103      	bne.n	800528e <sbrk_aligned+0x26>
 8005286:	f04f 34ff 	mov.w	r4, #4294967295
 800528a:	4620      	mov	r0, r4
 800528c:	bd70      	pop	{r4, r5, r6, pc}
 800528e:	1cc4      	adds	r4, r0, #3
 8005290:	f024 0403 	bic.w	r4, r4, #3
 8005294:	42a0      	cmp	r0, r4
 8005296:	d0f8      	beq.n	800528a <sbrk_aligned+0x22>
 8005298:	1a21      	subs	r1, r4, r0
 800529a:	4628      	mov	r0, r5
 800529c:	f000 fe26 	bl	8005eec <_sbrk_r>
 80052a0:	3001      	adds	r0, #1
 80052a2:	d1f2      	bne.n	800528a <sbrk_aligned+0x22>
 80052a4:	e7ef      	b.n	8005286 <sbrk_aligned+0x1e>
 80052a6:	bf00      	nop
 80052a8:	20000678 	.word	0x20000678

080052ac <_malloc_r>:
 80052ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052b0:	1ccd      	adds	r5, r1, #3
 80052b2:	f025 0503 	bic.w	r5, r5, #3
 80052b6:	3508      	adds	r5, #8
 80052b8:	2d0c      	cmp	r5, #12
 80052ba:	bf38      	it	cc
 80052bc:	250c      	movcc	r5, #12
 80052be:	2d00      	cmp	r5, #0
 80052c0:	4606      	mov	r6, r0
 80052c2:	db01      	blt.n	80052c8 <_malloc_r+0x1c>
 80052c4:	42a9      	cmp	r1, r5
 80052c6:	d904      	bls.n	80052d2 <_malloc_r+0x26>
 80052c8:	230c      	movs	r3, #12
 80052ca:	6033      	str	r3, [r6, #0]
 80052cc:	2000      	movs	r0, #0
 80052ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80053a8 <_malloc_r+0xfc>
 80052d6:	f000 f869 	bl	80053ac <__malloc_lock>
 80052da:	f8d8 3000 	ldr.w	r3, [r8]
 80052de:	461c      	mov	r4, r3
 80052e0:	bb44      	cbnz	r4, 8005334 <_malloc_r+0x88>
 80052e2:	4629      	mov	r1, r5
 80052e4:	4630      	mov	r0, r6
 80052e6:	f7ff ffbf 	bl	8005268 <sbrk_aligned>
 80052ea:	1c43      	adds	r3, r0, #1
 80052ec:	4604      	mov	r4, r0
 80052ee:	d158      	bne.n	80053a2 <_malloc_r+0xf6>
 80052f0:	f8d8 4000 	ldr.w	r4, [r8]
 80052f4:	4627      	mov	r7, r4
 80052f6:	2f00      	cmp	r7, #0
 80052f8:	d143      	bne.n	8005382 <_malloc_r+0xd6>
 80052fa:	2c00      	cmp	r4, #0
 80052fc:	d04b      	beq.n	8005396 <_malloc_r+0xea>
 80052fe:	6823      	ldr	r3, [r4, #0]
 8005300:	4639      	mov	r1, r7
 8005302:	4630      	mov	r0, r6
 8005304:	eb04 0903 	add.w	r9, r4, r3
 8005308:	f000 fdf0 	bl	8005eec <_sbrk_r>
 800530c:	4581      	cmp	r9, r0
 800530e:	d142      	bne.n	8005396 <_malloc_r+0xea>
 8005310:	6821      	ldr	r1, [r4, #0]
 8005312:	4630      	mov	r0, r6
 8005314:	1a6d      	subs	r5, r5, r1
 8005316:	4629      	mov	r1, r5
 8005318:	f7ff ffa6 	bl	8005268 <sbrk_aligned>
 800531c:	3001      	adds	r0, #1
 800531e:	d03a      	beq.n	8005396 <_malloc_r+0xea>
 8005320:	6823      	ldr	r3, [r4, #0]
 8005322:	442b      	add	r3, r5
 8005324:	6023      	str	r3, [r4, #0]
 8005326:	f8d8 3000 	ldr.w	r3, [r8]
 800532a:	685a      	ldr	r2, [r3, #4]
 800532c:	bb62      	cbnz	r2, 8005388 <_malloc_r+0xdc>
 800532e:	f8c8 7000 	str.w	r7, [r8]
 8005332:	e00f      	b.n	8005354 <_malloc_r+0xa8>
 8005334:	6822      	ldr	r2, [r4, #0]
 8005336:	1b52      	subs	r2, r2, r5
 8005338:	d420      	bmi.n	800537c <_malloc_r+0xd0>
 800533a:	2a0b      	cmp	r2, #11
 800533c:	d917      	bls.n	800536e <_malloc_r+0xc2>
 800533e:	1961      	adds	r1, r4, r5
 8005340:	42a3      	cmp	r3, r4
 8005342:	6025      	str	r5, [r4, #0]
 8005344:	bf18      	it	ne
 8005346:	6059      	strne	r1, [r3, #4]
 8005348:	6863      	ldr	r3, [r4, #4]
 800534a:	bf08      	it	eq
 800534c:	f8c8 1000 	streq.w	r1, [r8]
 8005350:	5162      	str	r2, [r4, r5]
 8005352:	604b      	str	r3, [r1, #4]
 8005354:	4630      	mov	r0, r6
 8005356:	f000 f82f 	bl	80053b8 <__malloc_unlock>
 800535a:	f104 000b 	add.w	r0, r4, #11
 800535e:	1d23      	adds	r3, r4, #4
 8005360:	f020 0007 	bic.w	r0, r0, #7
 8005364:	1ac2      	subs	r2, r0, r3
 8005366:	bf1c      	itt	ne
 8005368:	1a1b      	subne	r3, r3, r0
 800536a:	50a3      	strne	r3, [r4, r2]
 800536c:	e7af      	b.n	80052ce <_malloc_r+0x22>
 800536e:	6862      	ldr	r2, [r4, #4]
 8005370:	42a3      	cmp	r3, r4
 8005372:	bf0c      	ite	eq
 8005374:	f8c8 2000 	streq.w	r2, [r8]
 8005378:	605a      	strne	r2, [r3, #4]
 800537a:	e7eb      	b.n	8005354 <_malloc_r+0xa8>
 800537c:	4623      	mov	r3, r4
 800537e:	6864      	ldr	r4, [r4, #4]
 8005380:	e7ae      	b.n	80052e0 <_malloc_r+0x34>
 8005382:	463c      	mov	r4, r7
 8005384:	687f      	ldr	r7, [r7, #4]
 8005386:	e7b6      	b.n	80052f6 <_malloc_r+0x4a>
 8005388:	461a      	mov	r2, r3
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	42a3      	cmp	r3, r4
 800538e:	d1fb      	bne.n	8005388 <_malloc_r+0xdc>
 8005390:	2300      	movs	r3, #0
 8005392:	6053      	str	r3, [r2, #4]
 8005394:	e7de      	b.n	8005354 <_malloc_r+0xa8>
 8005396:	230c      	movs	r3, #12
 8005398:	4630      	mov	r0, r6
 800539a:	6033      	str	r3, [r6, #0]
 800539c:	f000 f80c 	bl	80053b8 <__malloc_unlock>
 80053a0:	e794      	b.n	80052cc <_malloc_r+0x20>
 80053a2:	6005      	str	r5, [r0, #0]
 80053a4:	e7d6      	b.n	8005354 <_malloc_r+0xa8>
 80053a6:	bf00      	nop
 80053a8:	2000067c 	.word	0x2000067c

080053ac <__malloc_lock>:
 80053ac:	4801      	ldr	r0, [pc, #4]	@ (80053b4 <__malloc_lock+0x8>)
 80053ae:	f7ff b89e 	b.w	80044ee <__retarget_lock_acquire_recursive>
 80053b2:	bf00      	nop
 80053b4:	20000674 	.word	0x20000674

080053b8 <__malloc_unlock>:
 80053b8:	4801      	ldr	r0, [pc, #4]	@ (80053c0 <__malloc_unlock+0x8>)
 80053ba:	f7ff b899 	b.w	80044f0 <__retarget_lock_release_recursive>
 80053be:	bf00      	nop
 80053c0:	20000674 	.word	0x20000674

080053c4 <_Balloc>:
 80053c4:	b570      	push	{r4, r5, r6, lr}
 80053c6:	69c6      	ldr	r6, [r0, #28]
 80053c8:	4604      	mov	r4, r0
 80053ca:	460d      	mov	r5, r1
 80053cc:	b976      	cbnz	r6, 80053ec <_Balloc+0x28>
 80053ce:	2010      	movs	r0, #16
 80053d0:	f7ff ff42 	bl	8005258 <malloc>
 80053d4:	4602      	mov	r2, r0
 80053d6:	61e0      	str	r0, [r4, #28]
 80053d8:	b920      	cbnz	r0, 80053e4 <_Balloc+0x20>
 80053da:	216b      	movs	r1, #107	@ 0x6b
 80053dc:	4b17      	ldr	r3, [pc, #92]	@ (800543c <_Balloc+0x78>)
 80053de:	4818      	ldr	r0, [pc, #96]	@ (8005440 <_Balloc+0x7c>)
 80053e0:	f000 fda2 	bl	8005f28 <__assert_func>
 80053e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80053e8:	6006      	str	r6, [r0, #0]
 80053ea:	60c6      	str	r6, [r0, #12]
 80053ec:	69e6      	ldr	r6, [r4, #28]
 80053ee:	68f3      	ldr	r3, [r6, #12]
 80053f0:	b183      	cbz	r3, 8005414 <_Balloc+0x50>
 80053f2:	69e3      	ldr	r3, [r4, #28]
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80053fa:	b9b8      	cbnz	r0, 800542c <_Balloc+0x68>
 80053fc:	2101      	movs	r1, #1
 80053fe:	fa01 f605 	lsl.w	r6, r1, r5
 8005402:	1d72      	adds	r2, r6, #5
 8005404:	4620      	mov	r0, r4
 8005406:	0092      	lsls	r2, r2, #2
 8005408:	f000 fdac 	bl	8005f64 <_calloc_r>
 800540c:	b160      	cbz	r0, 8005428 <_Balloc+0x64>
 800540e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005412:	e00e      	b.n	8005432 <_Balloc+0x6e>
 8005414:	2221      	movs	r2, #33	@ 0x21
 8005416:	2104      	movs	r1, #4
 8005418:	4620      	mov	r0, r4
 800541a:	f000 fda3 	bl	8005f64 <_calloc_r>
 800541e:	69e3      	ldr	r3, [r4, #28]
 8005420:	60f0      	str	r0, [r6, #12]
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d1e4      	bne.n	80053f2 <_Balloc+0x2e>
 8005428:	2000      	movs	r0, #0
 800542a:	bd70      	pop	{r4, r5, r6, pc}
 800542c:	6802      	ldr	r2, [r0, #0]
 800542e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005432:	2300      	movs	r3, #0
 8005434:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005438:	e7f7      	b.n	800542a <_Balloc+0x66>
 800543a:	bf00      	nop
 800543c:	08006637 	.word	0x08006637
 8005440:	080066b7 	.word	0x080066b7

08005444 <_Bfree>:
 8005444:	b570      	push	{r4, r5, r6, lr}
 8005446:	69c6      	ldr	r6, [r0, #28]
 8005448:	4605      	mov	r5, r0
 800544a:	460c      	mov	r4, r1
 800544c:	b976      	cbnz	r6, 800546c <_Bfree+0x28>
 800544e:	2010      	movs	r0, #16
 8005450:	f7ff ff02 	bl	8005258 <malloc>
 8005454:	4602      	mov	r2, r0
 8005456:	61e8      	str	r0, [r5, #28]
 8005458:	b920      	cbnz	r0, 8005464 <_Bfree+0x20>
 800545a:	218f      	movs	r1, #143	@ 0x8f
 800545c:	4b08      	ldr	r3, [pc, #32]	@ (8005480 <_Bfree+0x3c>)
 800545e:	4809      	ldr	r0, [pc, #36]	@ (8005484 <_Bfree+0x40>)
 8005460:	f000 fd62 	bl	8005f28 <__assert_func>
 8005464:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005468:	6006      	str	r6, [r0, #0]
 800546a:	60c6      	str	r6, [r0, #12]
 800546c:	b13c      	cbz	r4, 800547e <_Bfree+0x3a>
 800546e:	69eb      	ldr	r3, [r5, #28]
 8005470:	6862      	ldr	r2, [r4, #4]
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005478:	6021      	str	r1, [r4, #0]
 800547a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800547e:	bd70      	pop	{r4, r5, r6, pc}
 8005480:	08006637 	.word	0x08006637
 8005484:	080066b7 	.word	0x080066b7

08005488 <__multadd>:
 8005488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800548c:	4607      	mov	r7, r0
 800548e:	460c      	mov	r4, r1
 8005490:	461e      	mov	r6, r3
 8005492:	2000      	movs	r0, #0
 8005494:	690d      	ldr	r5, [r1, #16]
 8005496:	f101 0c14 	add.w	ip, r1, #20
 800549a:	f8dc 3000 	ldr.w	r3, [ip]
 800549e:	3001      	adds	r0, #1
 80054a0:	b299      	uxth	r1, r3
 80054a2:	fb02 6101 	mla	r1, r2, r1, r6
 80054a6:	0c1e      	lsrs	r6, r3, #16
 80054a8:	0c0b      	lsrs	r3, r1, #16
 80054aa:	fb02 3306 	mla	r3, r2, r6, r3
 80054ae:	b289      	uxth	r1, r1
 80054b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80054b4:	4285      	cmp	r5, r0
 80054b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80054ba:	f84c 1b04 	str.w	r1, [ip], #4
 80054be:	dcec      	bgt.n	800549a <__multadd+0x12>
 80054c0:	b30e      	cbz	r6, 8005506 <__multadd+0x7e>
 80054c2:	68a3      	ldr	r3, [r4, #8]
 80054c4:	42ab      	cmp	r3, r5
 80054c6:	dc19      	bgt.n	80054fc <__multadd+0x74>
 80054c8:	6861      	ldr	r1, [r4, #4]
 80054ca:	4638      	mov	r0, r7
 80054cc:	3101      	adds	r1, #1
 80054ce:	f7ff ff79 	bl	80053c4 <_Balloc>
 80054d2:	4680      	mov	r8, r0
 80054d4:	b928      	cbnz	r0, 80054e2 <__multadd+0x5a>
 80054d6:	4602      	mov	r2, r0
 80054d8:	21ba      	movs	r1, #186	@ 0xba
 80054da:	4b0c      	ldr	r3, [pc, #48]	@ (800550c <__multadd+0x84>)
 80054dc:	480c      	ldr	r0, [pc, #48]	@ (8005510 <__multadd+0x88>)
 80054de:	f000 fd23 	bl	8005f28 <__assert_func>
 80054e2:	6922      	ldr	r2, [r4, #16]
 80054e4:	f104 010c 	add.w	r1, r4, #12
 80054e8:	3202      	adds	r2, #2
 80054ea:	0092      	lsls	r2, r2, #2
 80054ec:	300c      	adds	r0, #12
 80054ee:	f000 fd0d 	bl	8005f0c <memcpy>
 80054f2:	4621      	mov	r1, r4
 80054f4:	4638      	mov	r0, r7
 80054f6:	f7ff ffa5 	bl	8005444 <_Bfree>
 80054fa:	4644      	mov	r4, r8
 80054fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005500:	3501      	adds	r5, #1
 8005502:	615e      	str	r6, [r3, #20]
 8005504:	6125      	str	r5, [r4, #16]
 8005506:	4620      	mov	r0, r4
 8005508:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800550c:	080066a6 	.word	0x080066a6
 8005510:	080066b7 	.word	0x080066b7

08005514 <__hi0bits>:
 8005514:	4603      	mov	r3, r0
 8005516:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800551a:	bf3a      	itte	cc
 800551c:	0403      	lslcc	r3, r0, #16
 800551e:	2010      	movcc	r0, #16
 8005520:	2000      	movcs	r0, #0
 8005522:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005526:	bf3c      	itt	cc
 8005528:	021b      	lslcc	r3, r3, #8
 800552a:	3008      	addcc	r0, #8
 800552c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005530:	bf3c      	itt	cc
 8005532:	011b      	lslcc	r3, r3, #4
 8005534:	3004      	addcc	r0, #4
 8005536:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800553a:	bf3c      	itt	cc
 800553c:	009b      	lslcc	r3, r3, #2
 800553e:	3002      	addcc	r0, #2
 8005540:	2b00      	cmp	r3, #0
 8005542:	db05      	blt.n	8005550 <__hi0bits+0x3c>
 8005544:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005548:	f100 0001 	add.w	r0, r0, #1
 800554c:	bf08      	it	eq
 800554e:	2020      	moveq	r0, #32
 8005550:	4770      	bx	lr

08005552 <__lo0bits>:
 8005552:	6803      	ldr	r3, [r0, #0]
 8005554:	4602      	mov	r2, r0
 8005556:	f013 0007 	ands.w	r0, r3, #7
 800555a:	d00b      	beq.n	8005574 <__lo0bits+0x22>
 800555c:	07d9      	lsls	r1, r3, #31
 800555e:	d421      	bmi.n	80055a4 <__lo0bits+0x52>
 8005560:	0798      	lsls	r0, r3, #30
 8005562:	bf49      	itett	mi
 8005564:	085b      	lsrmi	r3, r3, #1
 8005566:	089b      	lsrpl	r3, r3, #2
 8005568:	2001      	movmi	r0, #1
 800556a:	6013      	strmi	r3, [r2, #0]
 800556c:	bf5c      	itt	pl
 800556e:	2002      	movpl	r0, #2
 8005570:	6013      	strpl	r3, [r2, #0]
 8005572:	4770      	bx	lr
 8005574:	b299      	uxth	r1, r3
 8005576:	b909      	cbnz	r1, 800557c <__lo0bits+0x2a>
 8005578:	2010      	movs	r0, #16
 800557a:	0c1b      	lsrs	r3, r3, #16
 800557c:	b2d9      	uxtb	r1, r3
 800557e:	b909      	cbnz	r1, 8005584 <__lo0bits+0x32>
 8005580:	3008      	adds	r0, #8
 8005582:	0a1b      	lsrs	r3, r3, #8
 8005584:	0719      	lsls	r1, r3, #28
 8005586:	bf04      	itt	eq
 8005588:	091b      	lsreq	r3, r3, #4
 800558a:	3004      	addeq	r0, #4
 800558c:	0799      	lsls	r1, r3, #30
 800558e:	bf04      	itt	eq
 8005590:	089b      	lsreq	r3, r3, #2
 8005592:	3002      	addeq	r0, #2
 8005594:	07d9      	lsls	r1, r3, #31
 8005596:	d403      	bmi.n	80055a0 <__lo0bits+0x4e>
 8005598:	085b      	lsrs	r3, r3, #1
 800559a:	f100 0001 	add.w	r0, r0, #1
 800559e:	d003      	beq.n	80055a8 <__lo0bits+0x56>
 80055a0:	6013      	str	r3, [r2, #0]
 80055a2:	4770      	bx	lr
 80055a4:	2000      	movs	r0, #0
 80055a6:	4770      	bx	lr
 80055a8:	2020      	movs	r0, #32
 80055aa:	4770      	bx	lr

080055ac <__i2b>:
 80055ac:	b510      	push	{r4, lr}
 80055ae:	460c      	mov	r4, r1
 80055b0:	2101      	movs	r1, #1
 80055b2:	f7ff ff07 	bl	80053c4 <_Balloc>
 80055b6:	4602      	mov	r2, r0
 80055b8:	b928      	cbnz	r0, 80055c6 <__i2b+0x1a>
 80055ba:	f240 1145 	movw	r1, #325	@ 0x145
 80055be:	4b04      	ldr	r3, [pc, #16]	@ (80055d0 <__i2b+0x24>)
 80055c0:	4804      	ldr	r0, [pc, #16]	@ (80055d4 <__i2b+0x28>)
 80055c2:	f000 fcb1 	bl	8005f28 <__assert_func>
 80055c6:	2301      	movs	r3, #1
 80055c8:	6144      	str	r4, [r0, #20]
 80055ca:	6103      	str	r3, [r0, #16]
 80055cc:	bd10      	pop	{r4, pc}
 80055ce:	bf00      	nop
 80055d0:	080066a6 	.word	0x080066a6
 80055d4:	080066b7 	.word	0x080066b7

080055d8 <__multiply>:
 80055d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055dc:	4617      	mov	r7, r2
 80055de:	690a      	ldr	r2, [r1, #16]
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	4689      	mov	r9, r1
 80055e4:	429a      	cmp	r2, r3
 80055e6:	bfa2      	ittt	ge
 80055e8:	463b      	movge	r3, r7
 80055ea:	460f      	movge	r7, r1
 80055ec:	4699      	movge	r9, r3
 80055ee:	693d      	ldr	r5, [r7, #16]
 80055f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	6879      	ldr	r1, [r7, #4]
 80055f8:	eb05 060a 	add.w	r6, r5, sl
 80055fc:	42b3      	cmp	r3, r6
 80055fe:	b085      	sub	sp, #20
 8005600:	bfb8      	it	lt
 8005602:	3101      	addlt	r1, #1
 8005604:	f7ff fede 	bl	80053c4 <_Balloc>
 8005608:	b930      	cbnz	r0, 8005618 <__multiply+0x40>
 800560a:	4602      	mov	r2, r0
 800560c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005610:	4b40      	ldr	r3, [pc, #256]	@ (8005714 <__multiply+0x13c>)
 8005612:	4841      	ldr	r0, [pc, #260]	@ (8005718 <__multiply+0x140>)
 8005614:	f000 fc88 	bl	8005f28 <__assert_func>
 8005618:	f100 0414 	add.w	r4, r0, #20
 800561c:	4623      	mov	r3, r4
 800561e:	2200      	movs	r2, #0
 8005620:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005624:	4573      	cmp	r3, lr
 8005626:	d320      	bcc.n	800566a <__multiply+0x92>
 8005628:	f107 0814 	add.w	r8, r7, #20
 800562c:	f109 0114 	add.w	r1, r9, #20
 8005630:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005634:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005638:	9302      	str	r3, [sp, #8]
 800563a:	1beb      	subs	r3, r5, r7
 800563c:	3b15      	subs	r3, #21
 800563e:	f023 0303 	bic.w	r3, r3, #3
 8005642:	3304      	adds	r3, #4
 8005644:	3715      	adds	r7, #21
 8005646:	42bd      	cmp	r5, r7
 8005648:	bf38      	it	cc
 800564a:	2304      	movcc	r3, #4
 800564c:	9301      	str	r3, [sp, #4]
 800564e:	9b02      	ldr	r3, [sp, #8]
 8005650:	9103      	str	r1, [sp, #12]
 8005652:	428b      	cmp	r3, r1
 8005654:	d80c      	bhi.n	8005670 <__multiply+0x98>
 8005656:	2e00      	cmp	r6, #0
 8005658:	dd03      	ble.n	8005662 <__multiply+0x8a>
 800565a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800565e:	2b00      	cmp	r3, #0
 8005660:	d055      	beq.n	800570e <__multiply+0x136>
 8005662:	6106      	str	r6, [r0, #16]
 8005664:	b005      	add	sp, #20
 8005666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800566a:	f843 2b04 	str.w	r2, [r3], #4
 800566e:	e7d9      	b.n	8005624 <__multiply+0x4c>
 8005670:	f8b1 a000 	ldrh.w	sl, [r1]
 8005674:	f1ba 0f00 	cmp.w	sl, #0
 8005678:	d01f      	beq.n	80056ba <__multiply+0xe2>
 800567a:	46c4      	mov	ip, r8
 800567c:	46a1      	mov	r9, r4
 800567e:	2700      	movs	r7, #0
 8005680:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005684:	f8d9 3000 	ldr.w	r3, [r9]
 8005688:	fa1f fb82 	uxth.w	fp, r2
 800568c:	b29b      	uxth	r3, r3
 800568e:	fb0a 330b 	mla	r3, sl, fp, r3
 8005692:	443b      	add	r3, r7
 8005694:	f8d9 7000 	ldr.w	r7, [r9]
 8005698:	0c12      	lsrs	r2, r2, #16
 800569a:	0c3f      	lsrs	r7, r7, #16
 800569c:	fb0a 7202 	mla	r2, sl, r2, r7
 80056a0:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056aa:	4565      	cmp	r5, ip
 80056ac:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80056b0:	f849 3b04 	str.w	r3, [r9], #4
 80056b4:	d8e4      	bhi.n	8005680 <__multiply+0xa8>
 80056b6:	9b01      	ldr	r3, [sp, #4]
 80056b8:	50e7      	str	r7, [r4, r3]
 80056ba:	9b03      	ldr	r3, [sp, #12]
 80056bc:	3104      	adds	r1, #4
 80056be:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80056c2:	f1b9 0f00 	cmp.w	r9, #0
 80056c6:	d020      	beq.n	800570a <__multiply+0x132>
 80056c8:	4647      	mov	r7, r8
 80056ca:	46a4      	mov	ip, r4
 80056cc:	f04f 0a00 	mov.w	sl, #0
 80056d0:	6823      	ldr	r3, [r4, #0]
 80056d2:	f8b7 b000 	ldrh.w	fp, [r7]
 80056d6:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80056da:	b29b      	uxth	r3, r3
 80056dc:	fb09 220b 	mla	r2, r9, fp, r2
 80056e0:	4452      	add	r2, sl
 80056e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056e6:	f84c 3b04 	str.w	r3, [ip], #4
 80056ea:	f857 3b04 	ldr.w	r3, [r7], #4
 80056ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80056f2:	f8bc 3000 	ldrh.w	r3, [ip]
 80056f6:	42bd      	cmp	r5, r7
 80056f8:	fb09 330a 	mla	r3, r9, sl, r3
 80056fc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005700:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005704:	d8e5      	bhi.n	80056d2 <__multiply+0xfa>
 8005706:	9a01      	ldr	r2, [sp, #4]
 8005708:	50a3      	str	r3, [r4, r2]
 800570a:	3404      	adds	r4, #4
 800570c:	e79f      	b.n	800564e <__multiply+0x76>
 800570e:	3e01      	subs	r6, #1
 8005710:	e7a1      	b.n	8005656 <__multiply+0x7e>
 8005712:	bf00      	nop
 8005714:	080066a6 	.word	0x080066a6
 8005718:	080066b7 	.word	0x080066b7

0800571c <__pow5mult>:
 800571c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005720:	4615      	mov	r5, r2
 8005722:	f012 0203 	ands.w	r2, r2, #3
 8005726:	4607      	mov	r7, r0
 8005728:	460e      	mov	r6, r1
 800572a:	d007      	beq.n	800573c <__pow5mult+0x20>
 800572c:	4c25      	ldr	r4, [pc, #148]	@ (80057c4 <__pow5mult+0xa8>)
 800572e:	3a01      	subs	r2, #1
 8005730:	2300      	movs	r3, #0
 8005732:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005736:	f7ff fea7 	bl	8005488 <__multadd>
 800573a:	4606      	mov	r6, r0
 800573c:	10ad      	asrs	r5, r5, #2
 800573e:	d03d      	beq.n	80057bc <__pow5mult+0xa0>
 8005740:	69fc      	ldr	r4, [r7, #28]
 8005742:	b97c      	cbnz	r4, 8005764 <__pow5mult+0x48>
 8005744:	2010      	movs	r0, #16
 8005746:	f7ff fd87 	bl	8005258 <malloc>
 800574a:	4602      	mov	r2, r0
 800574c:	61f8      	str	r0, [r7, #28]
 800574e:	b928      	cbnz	r0, 800575c <__pow5mult+0x40>
 8005750:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005754:	4b1c      	ldr	r3, [pc, #112]	@ (80057c8 <__pow5mult+0xac>)
 8005756:	481d      	ldr	r0, [pc, #116]	@ (80057cc <__pow5mult+0xb0>)
 8005758:	f000 fbe6 	bl	8005f28 <__assert_func>
 800575c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005760:	6004      	str	r4, [r0, #0]
 8005762:	60c4      	str	r4, [r0, #12]
 8005764:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005768:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800576c:	b94c      	cbnz	r4, 8005782 <__pow5mult+0x66>
 800576e:	f240 2171 	movw	r1, #625	@ 0x271
 8005772:	4638      	mov	r0, r7
 8005774:	f7ff ff1a 	bl	80055ac <__i2b>
 8005778:	2300      	movs	r3, #0
 800577a:	4604      	mov	r4, r0
 800577c:	f8c8 0008 	str.w	r0, [r8, #8]
 8005780:	6003      	str	r3, [r0, #0]
 8005782:	f04f 0900 	mov.w	r9, #0
 8005786:	07eb      	lsls	r3, r5, #31
 8005788:	d50a      	bpl.n	80057a0 <__pow5mult+0x84>
 800578a:	4631      	mov	r1, r6
 800578c:	4622      	mov	r2, r4
 800578e:	4638      	mov	r0, r7
 8005790:	f7ff ff22 	bl	80055d8 <__multiply>
 8005794:	4680      	mov	r8, r0
 8005796:	4631      	mov	r1, r6
 8005798:	4638      	mov	r0, r7
 800579a:	f7ff fe53 	bl	8005444 <_Bfree>
 800579e:	4646      	mov	r6, r8
 80057a0:	106d      	asrs	r5, r5, #1
 80057a2:	d00b      	beq.n	80057bc <__pow5mult+0xa0>
 80057a4:	6820      	ldr	r0, [r4, #0]
 80057a6:	b938      	cbnz	r0, 80057b8 <__pow5mult+0x9c>
 80057a8:	4622      	mov	r2, r4
 80057aa:	4621      	mov	r1, r4
 80057ac:	4638      	mov	r0, r7
 80057ae:	f7ff ff13 	bl	80055d8 <__multiply>
 80057b2:	6020      	str	r0, [r4, #0]
 80057b4:	f8c0 9000 	str.w	r9, [r0]
 80057b8:	4604      	mov	r4, r0
 80057ba:	e7e4      	b.n	8005786 <__pow5mult+0x6a>
 80057bc:	4630      	mov	r0, r6
 80057be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057c2:	bf00      	nop
 80057c4:	08006768 	.word	0x08006768
 80057c8:	08006637 	.word	0x08006637
 80057cc:	080066b7 	.word	0x080066b7

080057d0 <__lshift>:
 80057d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057d4:	460c      	mov	r4, r1
 80057d6:	4607      	mov	r7, r0
 80057d8:	4691      	mov	r9, r2
 80057da:	6923      	ldr	r3, [r4, #16]
 80057dc:	6849      	ldr	r1, [r1, #4]
 80057de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80057e2:	68a3      	ldr	r3, [r4, #8]
 80057e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80057e8:	f108 0601 	add.w	r6, r8, #1
 80057ec:	42b3      	cmp	r3, r6
 80057ee:	db0b      	blt.n	8005808 <__lshift+0x38>
 80057f0:	4638      	mov	r0, r7
 80057f2:	f7ff fde7 	bl	80053c4 <_Balloc>
 80057f6:	4605      	mov	r5, r0
 80057f8:	b948      	cbnz	r0, 800580e <__lshift+0x3e>
 80057fa:	4602      	mov	r2, r0
 80057fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005800:	4b27      	ldr	r3, [pc, #156]	@ (80058a0 <__lshift+0xd0>)
 8005802:	4828      	ldr	r0, [pc, #160]	@ (80058a4 <__lshift+0xd4>)
 8005804:	f000 fb90 	bl	8005f28 <__assert_func>
 8005808:	3101      	adds	r1, #1
 800580a:	005b      	lsls	r3, r3, #1
 800580c:	e7ee      	b.n	80057ec <__lshift+0x1c>
 800580e:	2300      	movs	r3, #0
 8005810:	f100 0114 	add.w	r1, r0, #20
 8005814:	f100 0210 	add.w	r2, r0, #16
 8005818:	4618      	mov	r0, r3
 800581a:	4553      	cmp	r3, sl
 800581c:	db33      	blt.n	8005886 <__lshift+0xb6>
 800581e:	6920      	ldr	r0, [r4, #16]
 8005820:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005824:	f104 0314 	add.w	r3, r4, #20
 8005828:	f019 091f 	ands.w	r9, r9, #31
 800582c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005830:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005834:	d02b      	beq.n	800588e <__lshift+0xbe>
 8005836:	468a      	mov	sl, r1
 8005838:	2200      	movs	r2, #0
 800583a:	f1c9 0e20 	rsb	lr, r9, #32
 800583e:	6818      	ldr	r0, [r3, #0]
 8005840:	fa00 f009 	lsl.w	r0, r0, r9
 8005844:	4310      	orrs	r0, r2
 8005846:	f84a 0b04 	str.w	r0, [sl], #4
 800584a:	f853 2b04 	ldr.w	r2, [r3], #4
 800584e:	459c      	cmp	ip, r3
 8005850:	fa22 f20e 	lsr.w	r2, r2, lr
 8005854:	d8f3      	bhi.n	800583e <__lshift+0x6e>
 8005856:	ebac 0304 	sub.w	r3, ip, r4
 800585a:	3b15      	subs	r3, #21
 800585c:	f023 0303 	bic.w	r3, r3, #3
 8005860:	3304      	adds	r3, #4
 8005862:	f104 0015 	add.w	r0, r4, #21
 8005866:	4560      	cmp	r0, ip
 8005868:	bf88      	it	hi
 800586a:	2304      	movhi	r3, #4
 800586c:	50ca      	str	r2, [r1, r3]
 800586e:	b10a      	cbz	r2, 8005874 <__lshift+0xa4>
 8005870:	f108 0602 	add.w	r6, r8, #2
 8005874:	3e01      	subs	r6, #1
 8005876:	4638      	mov	r0, r7
 8005878:	4621      	mov	r1, r4
 800587a:	612e      	str	r6, [r5, #16]
 800587c:	f7ff fde2 	bl	8005444 <_Bfree>
 8005880:	4628      	mov	r0, r5
 8005882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005886:	f842 0f04 	str.w	r0, [r2, #4]!
 800588a:	3301      	adds	r3, #1
 800588c:	e7c5      	b.n	800581a <__lshift+0x4a>
 800588e:	3904      	subs	r1, #4
 8005890:	f853 2b04 	ldr.w	r2, [r3], #4
 8005894:	459c      	cmp	ip, r3
 8005896:	f841 2f04 	str.w	r2, [r1, #4]!
 800589a:	d8f9      	bhi.n	8005890 <__lshift+0xc0>
 800589c:	e7ea      	b.n	8005874 <__lshift+0xa4>
 800589e:	bf00      	nop
 80058a0:	080066a6 	.word	0x080066a6
 80058a4:	080066b7 	.word	0x080066b7

080058a8 <__mcmp>:
 80058a8:	4603      	mov	r3, r0
 80058aa:	690a      	ldr	r2, [r1, #16]
 80058ac:	6900      	ldr	r0, [r0, #16]
 80058ae:	b530      	push	{r4, r5, lr}
 80058b0:	1a80      	subs	r0, r0, r2
 80058b2:	d10e      	bne.n	80058d2 <__mcmp+0x2a>
 80058b4:	3314      	adds	r3, #20
 80058b6:	3114      	adds	r1, #20
 80058b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80058bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80058c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80058c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80058c8:	4295      	cmp	r5, r2
 80058ca:	d003      	beq.n	80058d4 <__mcmp+0x2c>
 80058cc:	d205      	bcs.n	80058da <__mcmp+0x32>
 80058ce:	f04f 30ff 	mov.w	r0, #4294967295
 80058d2:	bd30      	pop	{r4, r5, pc}
 80058d4:	42a3      	cmp	r3, r4
 80058d6:	d3f3      	bcc.n	80058c0 <__mcmp+0x18>
 80058d8:	e7fb      	b.n	80058d2 <__mcmp+0x2a>
 80058da:	2001      	movs	r0, #1
 80058dc:	e7f9      	b.n	80058d2 <__mcmp+0x2a>
	...

080058e0 <__mdiff>:
 80058e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058e4:	4689      	mov	r9, r1
 80058e6:	4606      	mov	r6, r0
 80058e8:	4611      	mov	r1, r2
 80058ea:	4648      	mov	r0, r9
 80058ec:	4614      	mov	r4, r2
 80058ee:	f7ff ffdb 	bl	80058a8 <__mcmp>
 80058f2:	1e05      	subs	r5, r0, #0
 80058f4:	d112      	bne.n	800591c <__mdiff+0x3c>
 80058f6:	4629      	mov	r1, r5
 80058f8:	4630      	mov	r0, r6
 80058fa:	f7ff fd63 	bl	80053c4 <_Balloc>
 80058fe:	4602      	mov	r2, r0
 8005900:	b928      	cbnz	r0, 800590e <__mdiff+0x2e>
 8005902:	f240 2137 	movw	r1, #567	@ 0x237
 8005906:	4b3e      	ldr	r3, [pc, #248]	@ (8005a00 <__mdiff+0x120>)
 8005908:	483e      	ldr	r0, [pc, #248]	@ (8005a04 <__mdiff+0x124>)
 800590a:	f000 fb0d 	bl	8005f28 <__assert_func>
 800590e:	2301      	movs	r3, #1
 8005910:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005914:	4610      	mov	r0, r2
 8005916:	b003      	add	sp, #12
 8005918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800591c:	bfbc      	itt	lt
 800591e:	464b      	movlt	r3, r9
 8005920:	46a1      	movlt	r9, r4
 8005922:	4630      	mov	r0, r6
 8005924:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005928:	bfba      	itte	lt
 800592a:	461c      	movlt	r4, r3
 800592c:	2501      	movlt	r5, #1
 800592e:	2500      	movge	r5, #0
 8005930:	f7ff fd48 	bl	80053c4 <_Balloc>
 8005934:	4602      	mov	r2, r0
 8005936:	b918      	cbnz	r0, 8005940 <__mdiff+0x60>
 8005938:	f240 2145 	movw	r1, #581	@ 0x245
 800593c:	4b30      	ldr	r3, [pc, #192]	@ (8005a00 <__mdiff+0x120>)
 800593e:	e7e3      	b.n	8005908 <__mdiff+0x28>
 8005940:	f100 0b14 	add.w	fp, r0, #20
 8005944:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005948:	f109 0310 	add.w	r3, r9, #16
 800594c:	60c5      	str	r5, [r0, #12]
 800594e:	f04f 0c00 	mov.w	ip, #0
 8005952:	f109 0514 	add.w	r5, r9, #20
 8005956:	46d9      	mov	r9, fp
 8005958:	6926      	ldr	r6, [r4, #16]
 800595a:	f104 0e14 	add.w	lr, r4, #20
 800595e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005962:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005966:	9301      	str	r3, [sp, #4]
 8005968:	9b01      	ldr	r3, [sp, #4]
 800596a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800596e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005972:	b281      	uxth	r1, r0
 8005974:	9301      	str	r3, [sp, #4]
 8005976:	fa1f f38a 	uxth.w	r3, sl
 800597a:	1a5b      	subs	r3, r3, r1
 800597c:	0c00      	lsrs	r0, r0, #16
 800597e:	4463      	add	r3, ip
 8005980:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005984:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005988:	b29b      	uxth	r3, r3
 800598a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800598e:	4576      	cmp	r6, lr
 8005990:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005994:	f849 3b04 	str.w	r3, [r9], #4
 8005998:	d8e6      	bhi.n	8005968 <__mdiff+0x88>
 800599a:	1b33      	subs	r3, r6, r4
 800599c:	3b15      	subs	r3, #21
 800599e:	f023 0303 	bic.w	r3, r3, #3
 80059a2:	3415      	adds	r4, #21
 80059a4:	3304      	adds	r3, #4
 80059a6:	42a6      	cmp	r6, r4
 80059a8:	bf38      	it	cc
 80059aa:	2304      	movcc	r3, #4
 80059ac:	441d      	add	r5, r3
 80059ae:	445b      	add	r3, fp
 80059b0:	461e      	mov	r6, r3
 80059b2:	462c      	mov	r4, r5
 80059b4:	4544      	cmp	r4, r8
 80059b6:	d30e      	bcc.n	80059d6 <__mdiff+0xf6>
 80059b8:	f108 0103 	add.w	r1, r8, #3
 80059bc:	1b49      	subs	r1, r1, r5
 80059be:	f021 0103 	bic.w	r1, r1, #3
 80059c2:	3d03      	subs	r5, #3
 80059c4:	45a8      	cmp	r8, r5
 80059c6:	bf38      	it	cc
 80059c8:	2100      	movcc	r1, #0
 80059ca:	440b      	add	r3, r1
 80059cc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80059d0:	b199      	cbz	r1, 80059fa <__mdiff+0x11a>
 80059d2:	6117      	str	r7, [r2, #16]
 80059d4:	e79e      	b.n	8005914 <__mdiff+0x34>
 80059d6:	46e6      	mov	lr, ip
 80059d8:	f854 1b04 	ldr.w	r1, [r4], #4
 80059dc:	fa1f fc81 	uxth.w	ip, r1
 80059e0:	44f4      	add	ip, lr
 80059e2:	0c08      	lsrs	r0, r1, #16
 80059e4:	4471      	add	r1, lr
 80059e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80059ea:	b289      	uxth	r1, r1
 80059ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80059f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80059f4:	f846 1b04 	str.w	r1, [r6], #4
 80059f8:	e7dc      	b.n	80059b4 <__mdiff+0xd4>
 80059fa:	3f01      	subs	r7, #1
 80059fc:	e7e6      	b.n	80059cc <__mdiff+0xec>
 80059fe:	bf00      	nop
 8005a00:	080066a6 	.word	0x080066a6
 8005a04:	080066b7 	.word	0x080066b7

08005a08 <__d2b>:
 8005a08:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005a0c:	2101      	movs	r1, #1
 8005a0e:	4690      	mov	r8, r2
 8005a10:	4699      	mov	r9, r3
 8005a12:	9e08      	ldr	r6, [sp, #32]
 8005a14:	f7ff fcd6 	bl	80053c4 <_Balloc>
 8005a18:	4604      	mov	r4, r0
 8005a1a:	b930      	cbnz	r0, 8005a2a <__d2b+0x22>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	f240 310f 	movw	r1, #783	@ 0x30f
 8005a22:	4b23      	ldr	r3, [pc, #140]	@ (8005ab0 <__d2b+0xa8>)
 8005a24:	4823      	ldr	r0, [pc, #140]	@ (8005ab4 <__d2b+0xac>)
 8005a26:	f000 fa7f 	bl	8005f28 <__assert_func>
 8005a2a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005a2e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005a32:	b10d      	cbz	r5, 8005a38 <__d2b+0x30>
 8005a34:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a38:	9301      	str	r3, [sp, #4]
 8005a3a:	f1b8 0300 	subs.w	r3, r8, #0
 8005a3e:	d024      	beq.n	8005a8a <__d2b+0x82>
 8005a40:	4668      	mov	r0, sp
 8005a42:	9300      	str	r3, [sp, #0]
 8005a44:	f7ff fd85 	bl	8005552 <__lo0bits>
 8005a48:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005a4c:	b1d8      	cbz	r0, 8005a86 <__d2b+0x7e>
 8005a4e:	f1c0 0320 	rsb	r3, r0, #32
 8005a52:	fa02 f303 	lsl.w	r3, r2, r3
 8005a56:	430b      	orrs	r3, r1
 8005a58:	40c2      	lsrs	r2, r0
 8005a5a:	6163      	str	r3, [r4, #20]
 8005a5c:	9201      	str	r2, [sp, #4]
 8005a5e:	9b01      	ldr	r3, [sp, #4]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	bf0c      	ite	eq
 8005a64:	2201      	moveq	r2, #1
 8005a66:	2202      	movne	r2, #2
 8005a68:	61a3      	str	r3, [r4, #24]
 8005a6a:	6122      	str	r2, [r4, #16]
 8005a6c:	b1ad      	cbz	r5, 8005a9a <__d2b+0x92>
 8005a6e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005a72:	4405      	add	r5, r0
 8005a74:	6035      	str	r5, [r6, #0]
 8005a76:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005a7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a7c:	6018      	str	r0, [r3, #0]
 8005a7e:	4620      	mov	r0, r4
 8005a80:	b002      	add	sp, #8
 8005a82:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005a86:	6161      	str	r1, [r4, #20]
 8005a88:	e7e9      	b.n	8005a5e <__d2b+0x56>
 8005a8a:	a801      	add	r0, sp, #4
 8005a8c:	f7ff fd61 	bl	8005552 <__lo0bits>
 8005a90:	9b01      	ldr	r3, [sp, #4]
 8005a92:	2201      	movs	r2, #1
 8005a94:	6163      	str	r3, [r4, #20]
 8005a96:	3020      	adds	r0, #32
 8005a98:	e7e7      	b.n	8005a6a <__d2b+0x62>
 8005a9a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005a9e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005aa2:	6030      	str	r0, [r6, #0]
 8005aa4:	6918      	ldr	r0, [r3, #16]
 8005aa6:	f7ff fd35 	bl	8005514 <__hi0bits>
 8005aaa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005aae:	e7e4      	b.n	8005a7a <__d2b+0x72>
 8005ab0:	080066a6 	.word	0x080066a6
 8005ab4:	080066b7 	.word	0x080066b7

08005ab8 <__ssputs_r>:
 8005ab8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005abc:	461f      	mov	r7, r3
 8005abe:	688e      	ldr	r6, [r1, #8]
 8005ac0:	4682      	mov	sl, r0
 8005ac2:	42be      	cmp	r6, r7
 8005ac4:	460c      	mov	r4, r1
 8005ac6:	4690      	mov	r8, r2
 8005ac8:	680b      	ldr	r3, [r1, #0]
 8005aca:	d82d      	bhi.n	8005b28 <__ssputs_r+0x70>
 8005acc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005ad0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005ad4:	d026      	beq.n	8005b24 <__ssputs_r+0x6c>
 8005ad6:	6965      	ldr	r5, [r4, #20]
 8005ad8:	6909      	ldr	r1, [r1, #16]
 8005ada:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005ade:	eba3 0901 	sub.w	r9, r3, r1
 8005ae2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005ae6:	1c7b      	adds	r3, r7, #1
 8005ae8:	444b      	add	r3, r9
 8005aea:	106d      	asrs	r5, r5, #1
 8005aec:	429d      	cmp	r5, r3
 8005aee:	bf38      	it	cc
 8005af0:	461d      	movcc	r5, r3
 8005af2:	0553      	lsls	r3, r2, #21
 8005af4:	d527      	bpl.n	8005b46 <__ssputs_r+0x8e>
 8005af6:	4629      	mov	r1, r5
 8005af8:	f7ff fbd8 	bl	80052ac <_malloc_r>
 8005afc:	4606      	mov	r6, r0
 8005afe:	b360      	cbz	r0, 8005b5a <__ssputs_r+0xa2>
 8005b00:	464a      	mov	r2, r9
 8005b02:	6921      	ldr	r1, [r4, #16]
 8005b04:	f000 fa02 	bl	8005f0c <memcpy>
 8005b08:	89a3      	ldrh	r3, [r4, #12]
 8005b0a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005b0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b12:	81a3      	strh	r3, [r4, #12]
 8005b14:	6126      	str	r6, [r4, #16]
 8005b16:	444e      	add	r6, r9
 8005b18:	6026      	str	r6, [r4, #0]
 8005b1a:	463e      	mov	r6, r7
 8005b1c:	6165      	str	r5, [r4, #20]
 8005b1e:	eba5 0509 	sub.w	r5, r5, r9
 8005b22:	60a5      	str	r5, [r4, #8]
 8005b24:	42be      	cmp	r6, r7
 8005b26:	d900      	bls.n	8005b2a <__ssputs_r+0x72>
 8005b28:	463e      	mov	r6, r7
 8005b2a:	4632      	mov	r2, r6
 8005b2c:	4641      	mov	r1, r8
 8005b2e:	6820      	ldr	r0, [r4, #0]
 8005b30:	f000 f9c2 	bl	8005eb8 <memmove>
 8005b34:	2000      	movs	r0, #0
 8005b36:	68a3      	ldr	r3, [r4, #8]
 8005b38:	1b9b      	subs	r3, r3, r6
 8005b3a:	60a3      	str	r3, [r4, #8]
 8005b3c:	6823      	ldr	r3, [r4, #0]
 8005b3e:	4433      	add	r3, r6
 8005b40:	6023      	str	r3, [r4, #0]
 8005b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b46:	462a      	mov	r2, r5
 8005b48:	f000 fa32 	bl	8005fb0 <_realloc_r>
 8005b4c:	4606      	mov	r6, r0
 8005b4e:	2800      	cmp	r0, #0
 8005b50:	d1e0      	bne.n	8005b14 <__ssputs_r+0x5c>
 8005b52:	4650      	mov	r0, sl
 8005b54:	6921      	ldr	r1, [r4, #16]
 8005b56:	f7ff fb37 	bl	80051c8 <_free_r>
 8005b5a:	230c      	movs	r3, #12
 8005b5c:	f8ca 3000 	str.w	r3, [sl]
 8005b60:	89a3      	ldrh	r3, [r4, #12]
 8005b62:	f04f 30ff 	mov.w	r0, #4294967295
 8005b66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b6a:	81a3      	strh	r3, [r4, #12]
 8005b6c:	e7e9      	b.n	8005b42 <__ssputs_r+0x8a>
	...

08005b70 <_svfiprintf_r>:
 8005b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b74:	4698      	mov	r8, r3
 8005b76:	898b      	ldrh	r3, [r1, #12]
 8005b78:	4607      	mov	r7, r0
 8005b7a:	061b      	lsls	r3, r3, #24
 8005b7c:	460d      	mov	r5, r1
 8005b7e:	4614      	mov	r4, r2
 8005b80:	b09d      	sub	sp, #116	@ 0x74
 8005b82:	d510      	bpl.n	8005ba6 <_svfiprintf_r+0x36>
 8005b84:	690b      	ldr	r3, [r1, #16]
 8005b86:	b973      	cbnz	r3, 8005ba6 <_svfiprintf_r+0x36>
 8005b88:	2140      	movs	r1, #64	@ 0x40
 8005b8a:	f7ff fb8f 	bl	80052ac <_malloc_r>
 8005b8e:	6028      	str	r0, [r5, #0]
 8005b90:	6128      	str	r0, [r5, #16]
 8005b92:	b930      	cbnz	r0, 8005ba2 <_svfiprintf_r+0x32>
 8005b94:	230c      	movs	r3, #12
 8005b96:	603b      	str	r3, [r7, #0]
 8005b98:	f04f 30ff 	mov.w	r0, #4294967295
 8005b9c:	b01d      	add	sp, #116	@ 0x74
 8005b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ba2:	2340      	movs	r3, #64	@ 0x40
 8005ba4:	616b      	str	r3, [r5, #20]
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005baa:	2320      	movs	r3, #32
 8005bac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005bb0:	2330      	movs	r3, #48	@ 0x30
 8005bb2:	f04f 0901 	mov.w	r9, #1
 8005bb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8005bba:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005d54 <_svfiprintf_r+0x1e4>
 8005bbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005bc2:	4623      	mov	r3, r4
 8005bc4:	469a      	mov	sl, r3
 8005bc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bca:	b10a      	cbz	r2, 8005bd0 <_svfiprintf_r+0x60>
 8005bcc:	2a25      	cmp	r2, #37	@ 0x25
 8005bce:	d1f9      	bne.n	8005bc4 <_svfiprintf_r+0x54>
 8005bd0:	ebba 0b04 	subs.w	fp, sl, r4
 8005bd4:	d00b      	beq.n	8005bee <_svfiprintf_r+0x7e>
 8005bd6:	465b      	mov	r3, fp
 8005bd8:	4622      	mov	r2, r4
 8005bda:	4629      	mov	r1, r5
 8005bdc:	4638      	mov	r0, r7
 8005bde:	f7ff ff6b 	bl	8005ab8 <__ssputs_r>
 8005be2:	3001      	adds	r0, #1
 8005be4:	f000 80a7 	beq.w	8005d36 <_svfiprintf_r+0x1c6>
 8005be8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005bea:	445a      	add	r2, fp
 8005bec:	9209      	str	r2, [sp, #36]	@ 0x24
 8005bee:	f89a 3000 	ldrb.w	r3, [sl]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	f000 809f 	beq.w	8005d36 <_svfiprintf_r+0x1c6>
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	f04f 32ff 	mov.w	r2, #4294967295
 8005bfe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005c02:	f10a 0a01 	add.w	sl, sl, #1
 8005c06:	9304      	str	r3, [sp, #16]
 8005c08:	9307      	str	r3, [sp, #28]
 8005c0a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005c0e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005c10:	4654      	mov	r4, sl
 8005c12:	2205      	movs	r2, #5
 8005c14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c18:	484e      	ldr	r0, [pc, #312]	@ (8005d54 <_svfiprintf_r+0x1e4>)
 8005c1a:	f7fe fc6a 	bl	80044f2 <memchr>
 8005c1e:	9a04      	ldr	r2, [sp, #16]
 8005c20:	b9d8      	cbnz	r0, 8005c5a <_svfiprintf_r+0xea>
 8005c22:	06d0      	lsls	r0, r2, #27
 8005c24:	bf44      	itt	mi
 8005c26:	2320      	movmi	r3, #32
 8005c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c2c:	0711      	lsls	r1, r2, #28
 8005c2e:	bf44      	itt	mi
 8005c30:	232b      	movmi	r3, #43	@ 0x2b
 8005c32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c36:	f89a 3000 	ldrb.w	r3, [sl]
 8005c3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c3c:	d015      	beq.n	8005c6a <_svfiprintf_r+0xfa>
 8005c3e:	4654      	mov	r4, sl
 8005c40:	2000      	movs	r0, #0
 8005c42:	f04f 0c0a 	mov.w	ip, #10
 8005c46:	9a07      	ldr	r2, [sp, #28]
 8005c48:	4621      	mov	r1, r4
 8005c4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c4e:	3b30      	subs	r3, #48	@ 0x30
 8005c50:	2b09      	cmp	r3, #9
 8005c52:	d94b      	bls.n	8005cec <_svfiprintf_r+0x17c>
 8005c54:	b1b0      	cbz	r0, 8005c84 <_svfiprintf_r+0x114>
 8005c56:	9207      	str	r2, [sp, #28]
 8005c58:	e014      	b.n	8005c84 <_svfiprintf_r+0x114>
 8005c5a:	eba0 0308 	sub.w	r3, r0, r8
 8005c5e:	fa09 f303 	lsl.w	r3, r9, r3
 8005c62:	4313      	orrs	r3, r2
 8005c64:	46a2      	mov	sl, r4
 8005c66:	9304      	str	r3, [sp, #16]
 8005c68:	e7d2      	b.n	8005c10 <_svfiprintf_r+0xa0>
 8005c6a:	9b03      	ldr	r3, [sp, #12]
 8005c6c:	1d19      	adds	r1, r3, #4
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	9103      	str	r1, [sp, #12]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	bfbb      	ittet	lt
 8005c76:	425b      	neglt	r3, r3
 8005c78:	f042 0202 	orrlt.w	r2, r2, #2
 8005c7c:	9307      	strge	r3, [sp, #28]
 8005c7e:	9307      	strlt	r3, [sp, #28]
 8005c80:	bfb8      	it	lt
 8005c82:	9204      	strlt	r2, [sp, #16]
 8005c84:	7823      	ldrb	r3, [r4, #0]
 8005c86:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c88:	d10a      	bne.n	8005ca0 <_svfiprintf_r+0x130>
 8005c8a:	7863      	ldrb	r3, [r4, #1]
 8005c8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c8e:	d132      	bne.n	8005cf6 <_svfiprintf_r+0x186>
 8005c90:	9b03      	ldr	r3, [sp, #12]
 8005c92:	3402      	adds	r4, #2
 8005c94:	1d1a      	adds	r2, r3, #4
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	9203      	str	r2, [sp, #12]
 8005c9a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c9e:	9305      	str	r3, [sp, #20]
 8005ca0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005d58 <_svfiprintf_r+0x1e8>
 8005ca4:	2203      	movs	r2, #3
 8005ca6:	4650      	mov	r0, sl
 8005ca8:	7821      	ldrb	r1, [r4, #0]
 8005caa:	f7fe fc22 	bl	80044f2 <memchr>
 8005cae:	b138      	cbz	r0, 8005cc0 <_svfiprintf_r+0x150>
 8005cb0:	2240      	movs	r2, #64	@ 0x40
 8005cb2:	9b04      	ldr	r3, [sp, #16]
 8005cb4:	eba0 000a 	sub.w	r0, r0, sl
 8005cb8:	4082      	lsls	r2, r0
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	3401      	adds	r4, #1
 8005cbe:	9304      	str	r3, [sp, #16]
 8005cc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cc4:	2206      	movs	r2, #6
 8005cc6:	4825      	ldr	r0, [pc, #148]	@ (8005d5c <_svfiprintf_r+0x1ec>)
 8005cc8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005ccc:	f7fe fc11 	bl	80044f2 <memchr>
 8005cd0:	2800      	cmp	r0, #0
 8005cd2:	d036      	beq.n	8005d42 <_svfiprintf_r+0x1d2>
 8005cd4:	4b22      	ldr	r3, [pc, #136]	@ (8005d60 <_svfiprintf_r+0x1f0>)
 8005cd6:	bb1b      	cbnz	r3, 8005d20 <_svfiprintf_r+0x1b0>
 8005cd8:	9b03      	ldr	r3, [sp, #12]
 8005cda:	3307      	adds	r3, #7
 8005cdc:	f023 0307 	bic.w	r3, r3, #7
 8005ce0:	3308      	adds	r3, #8
 8005ce2:	9303      	str	r3, [sp, #12]
 8005ce4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ce6:	4433      	add	r3, r6
 8005ce8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cea:	e76a      	b.n	8005bc2 <_svfiprintf_r+0x52>
 8005cec:	460c      	mov	r4, r1
 8005cee:	2001      	movs	r0, #1
 8005cf0:	fb0c 3202 	mla	r2, ip, r2, r3
 8005cf4:	e7a8      	b.n	8005c48 <_svfiprintf_r+0xd8>
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	f04f 0c0a 	mov.w	ip, #10
 8005cfc:	4619      	mov	r1, r3
 8005cfe:	3401      	adds	r4, #1
 8005d00:	9305      	str	r3, [sp, #20]
 8005d02:	4620      	mov	r0, r4
 8005d04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005d08:	3a30      	subs	r2, #48	@ 0x30
 8005d0a:	2a09      	cmp	r2, #9
 8005d0c:	d903      	bls.n	8005d16 <_svfiprintf_r+0x1a6>
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d0c6      	beq.n	8005ca0 <_svfiprintf_r+0x130>
 8005d12:	9105      	str	r1, [sp, #20]
 8005d14:	e7c4      	b.n	8005ca0 <_svfiprintf_r+0x130>
 8005d16:	4604      	mov	r4, r0
 8005d18:	2301      	movs	r3, #1
 8005d1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d1e:	e7f0      	b.n	8005d02 <_svfiprintf_r+0x192>
 8005d20:	ab03      	add	r3, sp, #12
 8005d22:	9300      	str	r3, [sp, #0]
 8005d24:	462a      	mov	r2, r5
 8005d26:	4638      	mov	r0, r7
 8005d28:	4b0e      	ldr	r3, [pc, #56]	@ (8005d64 <_svfiprintf_r+0x1f4>)
 8005d2a:	a904      	add	r1, sp, #16
 8005d2c:	f7fd fe6a 	bl	8003a04 <_printf_float>
 8005d30:	1c42      	adds	r2, r0, #1
 8005d32:	4606      	mov	r6, r0
 8005d34:	d1d6      	bne.n	8005ce4 <_svfiprintf_r+0x174>
 8005d36:	89ab      	ldrh	r3, [r5, #12]
 8005d38:	065b      	lsls	r3, r3, #25
 8005d3a:	f53f af2d 	bmi.w	8005b98 <_svfiprintf_r+0x28>
 8005d3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d40:	e72c      	b.n	8005b9c <_svfiprintf_r+0x2c>
 8005d42:	ab03      	add	r3, sp, #12
 8005d44:	9300      	str	r3, [sp, #0]
 8005d46:	462a      	mov	r2, r5
 8005d48:	4638      	mov	r0, r7
 8005d4a:	4b06      	ldr	r3, [pc, #24]	@ (8005d64 <_svfiprintf_r+0x1f4>)
 8005d4c:	a904      	add	r1, sp, #16
 8005d4e:	f7fe f8f7 	bl	8003f40 <_printf_i>
 8005d52:	e7ed      	b.n	8005d30 <_svfiprintf_r+0x1c0>
 8005d54:	08006710 	.word	0x08006710
 8005d58:	08006716 	.word	0x08006716
 8005d5c:	0800671a 	.word	0x0800671a
 8005d60:	08003a05 	.word	0x08003a05
 8005d64:	08005ab9 	.word	0x08005ab9

08005d68 <__sflush_r>:
 8005d68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d6e:	0716      	lsls	r6, r2, #28
 8005d70:	4605      	mov	r5, r0
 8005d72:	460c      	mov	r4, r1
 8005d74:	d454      	bmi.n	8005e20 <__sflush_r+0xb8>
 8005d76:	684b      	ldr	r3, [r1, #4]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	dc02      	bgt.n	8005d82 <__sflush_r+0x1a>
 8005d7c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	dd48      	ble.n	8005e14 <__sflush_r+0xac>
 8005d82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d84:	2e00      	cmp	r6, #0
 8005d86:	d045      	beq.n	8005e14 <__sflush_r+0xac>
 8005d88:	2300      	movs	r3, #0
 8005d8a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005d8e:	682f      	ldr	r7, [r5, #0]
 8005d90:	6a21      	ldr	r1, [r4, #32]
 8005d92:	602b      	str	r3, [r5, #0]
 8005d94:	d030      	beq.n	8005df8 <__sflush_r+0x90>
 8005d96:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005d98:	89a3      	ldrh	r3, [r4, #12]
 8005d9a:	0759      	lsls	r1, r3, #29
 8005d9c:	d505      	bpl.n	8005daa <__sflush_r+0x42>
 8005d9e:	6863      	ldr	r3, [r4, #4]
 8005da0:	1ad2      	subs	r2, r2, r3
 8005da2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005da4:	b10b      	cbz	r3, 8005daa <__sflush_r+0x42>
 8005da6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005da8:	1ad2      	subs	r2, r2, r3
 8005daa:	2300      	movs	r3, #0
 8005dac:	4628      	mov	r0, r5
 8005dae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005db0:	6a21      	ldr	r1, [r4, #32]
 8005db2:	47b0      	blx	r6
 8005db4:	1c43      	adds	r3, r0, #1
 8005db6:	89a3      	ldrh	r3, [r4, #12]
 8005db8:	d106      	bne.n	8005dc8 <__sflush_r+0x60>
 8005dba:	6829      	ldr	r1, [r5, #0]
 8005dbc:	291d      	cmp	r1, #29
 8005dbe:	d82b      	bhi.n	8005e18 <__sflush_r+0xb0>
 8005dc0:	4a28      	ldr	r2, [pc, #160]	@ (8005e64 <__sflush_r+0xfc>)
 8005dc2:	40ca      	lsrs	r2, r1
 8005dc4:	07d6      	lsls	r6, r2, #31
 8005dc6:	d527      	bpl.n	8005e18 <__sflush_r+0xb0>
 8005dc8:	2200      	movs	r2, #0
 8005dca:	6062      	str	r2, [r4, #4]
 8005dcc:	6922      	ldr	r2, [r4, #16]
 8005dce:	04d9      	lsls	r1, r3, #19
 8005dd0:	6022      	str	r2, [r4, #0]
 8005dd2:	d504      	bpl.n	8005dde <__sflush_r+0x76>
 8005dd4:	1c42      	adds	r2, r0, #1
 8005dd6:	d101      	bne.n	8005ddc <__sflush_r+0x74>
 8005dd8:	682b      	ldr	r3, [r5, #0]
 8005dda:	b903      	cbnz	r3, 8005dde <__sflush_r+0x76>
 8005ddc:	6560      	str	r0, [r4, #84]	@ 0x54
 8005dde:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005de0:	602f      	str	r7, [r5, #0]
 8005de2:	b1b9      	cbz	r1, 8005e14 <__sflush_r+0xac>
 8005de4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005de8:	4299      	cmp	r1, r3
 8005dea:	d002      	beq.n	8005df2 <__sflush_r+0x8a>
 8005dec:	4628      	mov	r0, r5
 8005dee:	f7ff f9eb 	bl	80051c8 <_free_r>
 8005df2:	2300      	movs	r3, #0
 8005df4:	6363      	str	r3, [r4, #52]	@ 0x34
 8005df6:	e00d      	b.n	8005e14 <__sflush_r+0xac>
 8005df8:	2301      	movs	r3, #1
 8005dfa:	4628      	mov	r0, r5
 8005dfc:	47b0      	blx	r6
 8005dfe:	4602      	mov	r2, r0
 8005e00:	1c50      	adds	r0, r2, #1
 8005e02:	d1c9      	bne.n	8005d98 <__sflush_r+0x30>
 8005e04:	682b      	ldr	r3, [r5, #0]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d0c6      	beq.n	8005d98 <__sflush_r+0x30>
 8005e0a:	2b1d      	cmp	r3, #29
 8005e0c:	d001      	beq.n	8005e12 <__sflush_r+0xaa>
 8005e0e:	2b16      	cmp	r3, #22
 8005e10:	d11d      	bne.n	8005e4e <__sflush_r+0xe6>
 8005e12:	602f      	str	r7, [r5, #0]
 8005e14:	2000      	movs	r0, #0
 8005e16:	e021      	b.n	8005e5c <__sflush_r+0xf4>
 8005e18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e1c:	b21b      	sxth	r3, r3
 8005e1e:	e01a      	b.n	8005e56 <__sflush_r+0xee>
 8005e20:	690f      	ldr	r7, [r1, #16]
 8005e22:	2f00      	cmp	r7, #0
 8005e24:	d0f6      	beq.n	8005e14 <__sflush_r+0xac>
 8005e26:	0793      	lsls	r3, r2, #30
 8005e28:	bf18      	it	ne
 8005e2a:	2300      	movne	r3, #0
 8005e2c:	680e      	ldr	r6, [r1, #0]
 8005e2e:	bf08      	it	eq
 8005e30:	694b      	ldreq	r3, [r1, #20]
 8005e32:	1bf6      	subs	r6, r6, r7
 8005e34:	600f      	str	r7, [r1, #0]
 8005e36:	608b      	str	r3, [r1, #8]
 8005e38:	2e00      	cmp	r6, #0
 8005e3a:	ddeb      	ble.n	8005e14 <__sflush_r+0xac>
 8005e3c:	4633      	mov	r3, r6
 8005e3e:	463a      	mov	r2, r7
 8005e40:	4628      	mov	r0, r5
 8005e42:	6a21      	ldr	r1, [r4, #32]
 8005e44:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005e48:	47e0      	blx	ip
 8005e4a:	2800      	cmp	r0, #0
 8005e4c:	dc07      	bgt.n	8005e5e <__sflush_r+0xf6>
 8005e4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e56:	f04f 30ff 	mov.w	r0, #4294967295
 8005e5a:	81a3      	strh	r3, [r4, #12]
 8005e5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e5e:	4407      	add	r7, r0
 8005e60:	1a36      	subs	r6, r6, r0
 8005e62:	e7e9      	b.n	8005e38 <__sflush_r+0xd0>
 8005e64:	20400001 	.word	0x20400001

08005e68 <_fflush_r>:
 8005e68:	b538      	push	{r3, r4, r5, lr}
 8005e6a:	690b      	ldr	r3, [r1, #16]
 8005e6c:	4605      	mov	r5, r0
 8005e6e:	460c      	mov	r4, r1
 8005e70:	b913      	cbnz	r3, 8005e78 <_fflush_r+0x10>
 8005e72:	2500      	movs	r5, #0
 8005e74:	4628      	mov	r0, r5
 8005e76:	bd38      	pop	{r3, r4, r5, pc}
 8005e78:	b118      	cbz	r0, 8005e82 <_fflush_r+0x1a>
 8005e7a:	6a03      	ldr	r3, [r0, #32]
 8005e7c:	b90b      	cbnz	r3, 8005e82 <_fflush_r+0x1a>
 8005e7e:	f7fe fa09 	bl	8004294 <__sinit>
 8005e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d0f3      	beq.n	8005e72 <_fflush_r+0xa>
 8005e8a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005e8c:	07d0      	lsls	r0, r2, #31
 8005e8e:	d404      	bmi.n	8005e9a <_fflush_r+0x32>
 8005e90:	0599      	lsls	r1, r3, #22
 8005e92:	d402      	bmi.n	8005e9a <_fflush_r+0x32>
 8005e94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e96:	f7fe fb2a 	bl	80044ee <__retarget_lock_acquire_recursive>
 8005e9a:	4628      	mov	r0, r5
 8005e9c:	4621      	mov	r1, r4
 8005e9e:	f7ff ff63 	bl	8005d68 <__sflush_r>
 8005ea2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ea4:	4605      	mov	r5, r0
 8005ea6:	07da      	lsls	r2, r3, #31
 8005ea8:	d4e4      	bmi.n	8005e74 <_fflush_r+0xc>
 8005eaa:	89a3      	ldrh	r3, [r4, #12]
 8005eac:	059b      	lsls	r3, r3, #22
 8005eae:	d4e1      	bmi.n	8005e74 <_fflush_r+0xc>
 8005eb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005eb2:	f7fe fb1d 	bl	80044f0 <__retarget_lock_release_recursive>
 8005eb6:	e7dd      	b.n	8005e74 <_fflush_r+0xc>

08005eb8 <memmove>:
 8005eb8:	4288      	cmp	r0, r1
 8005eba:	b510      	push	{r4, lr}
 8005ebc:	eb01 0402 	add.w	r4, r1, r2
 8005ec0:	d902      	bls.n	8005ec8 <memmove+0x10>
 8005ec2:	4284      	cmp	r4, r0
 8005ec4:	4623      	mov	r3, r4
 8005ec6:	d807      	bhi.n	8005ed8 <memmove+0x20>
 8005ec8:	1e43      	subs	r3, r0, #1
 8005eca:	42a1      	cmp	r1, r4
 8005ecc:	d008      	beq.n	8005ee0 <memmove+0x28>
 8005ece:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ed2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005ed6:	e7f8      	b.n	8005eca <memmove+0x12>
 8005ed8:	4601      	mov	r1, r0
 8005eda:	4402      	add	r2, r0
 8005edc:	428a      	cmp	r2, r1
 8005ede:	d100      	bne.n	8005ee2 <memmove+0x2a>
 8005ee0:	bd10      	pop	{r4, pc}
 8005ee2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ee6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005eea:	e7f7      	b.n	8005edc <memmove+0x24>

08005eec <_sbrk_r>:
 8005eec:	b538      	push	{r3, r4, r5, lr}
 8005eee:	2300      	movs	r3, #0
 8005ef0:	4d05      	ldr	r5, [pc, #20]	@ (8005f08 <_sbrk_r+0x1c>)
 8005ef2:	4604      	mov	r4, r0
 8005ef4:	4608      	mov	r0, r1
 8005ef6:	602b      	str	r3, [r5, #0]
 8005ef8:	f7fb fde4 	bl	8001ac4 <_sbrk>
 8005efc:	1c43      	adds	r3, r0, #1
 8005efe:	d102      	bne.n	8005f06 <_sbrk_r+0x1a>
 8005f00:	682b      	ldr	r3, [r5, #0]
 8005f02:	b103      	cbz	r3, 8005f06 <_sbrk_r+0x1a>
 8005f04:	6023      	str	r3, [r4, #0]
 8005f06:	bd38      	pop	{r3, r4, r5, pc}
 8005f08:	20000670 	.word	0x20000670

08005f0c <memcpy>:
 8005f0c:	440a      	add	r2, r1
 8005f0e:	4291      	cmp	r1, r2
 8005f10:	f100 33ff 	add.w	r3, r0, #4294967295
 8005f14:	d100      	bne.n	8005f18 <memcpy+0xc>
 8005f16:	4770      	bx	lr
 8005f18:	b510      	push	{r4, lr}
 8005f1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f1e:	4291      	cmp	r1, r2
 8005f20:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f24:	d1f9      	bne.n	8005f1a <memcpy+0xe>
 8005f26:	bd10      	pop	{r4, pc}

08005f28 <__assert_func>:
 8005f28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005f2a:	4614      	mov	r4, r2
 8005f2c:	461a      	mov	r2, r3
 8005f2e:	4b09      	ldr	r3, [pc, #36]	@ (8005f54 <__assert_func+0x2c>)
 8005f30:	4605      	mov	r5, r0
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68d8      	ldr	r0, [r3, #12]
 8005f36:	b14c      	cbz	r4, 8005f4c <__assert_func+0x24>
 8005f38:	4b07      	ldr	r3, [pc, #28]	@ (8005f58 <__assert_func+0x30>)
 8005f3a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005f3e:	9100      	str	r1, [sp, #0]
 8005f40:	462b      	mov	r3, r5
 8005f42:	4906      	ldr	r1, [pc, #24]	@ (8005f5c <__assert_func+0x34>)
 8005f44:	f000 f870 	bl	8006028 <fiprintf>
 8005f48:	f000 f880 	bl	800604c <abort>
 8005f4c:	4b04      	ldr	r3, [pc, #16]	@ (8005f60 <__assert_func+0x38>)
 8005f4e:	461c      	mov	r4, r3
 8005f50:	e7f3      	b.n	8005f3a <__assert_func+0x12>
 8005f52:	bf00      	nop
 8005f54:	20000020 	.word	0x20000020
 8005f58:	0800672b 	.word	0x0800672b
 8005f5c:	08006738 	.word	0x08006738
 8005f60:	08006766 	.word	0x08006766

08005f64 <_calloc_r>:
 8005f64:	b570      	push	{r4, r5, r6, lr}
 8005f66:	fba1 5402 	umull	r5, r4, r1, r2
 8005f6a:	b934      	cbnz	r4, 8005f7a <_calloc_r+0x16>
 8005f6c:	4629      	mov	r1, r5
 8005f6e:	f7ff f99d 	bl	80052ac <_malloc_r>
 8005f72:	4606      	mov	r6, r0
 8005f74:	b928      	cbnz	r0, 8005f82 <_calloc_r+0x1e>
 8005f76:	4630      	mov	r0, r6
 8005f78:	bd70      	pop	{r4, r5, r6, pc}
 8005f7a:	220c      	movs	r2, #12
 8005f7c:	2600      	movs	r6, #0
 8005f7e:	6002      	str	r2, [r0, #0]
 8005f80:	e7f9      	b.n	8005f76 <_calloc_r+0x12>
 8005f82:	462a      	mov	r2, r5
 8005f84:	4621      	mov	r1, r4
 8005f86:	f7fe fa34 	bl	80043f2 <memset>
 8005f8a:	e7f4      	b.n	8005f76 <_calloc_r+0x12>

08005f8c <__ascii_mbtowc>:
 8005f8c:	b082      	sub	sp, #8
 8005f8e:	b901      	cbnz	r1, 8005f92 <__ascii_mbtowc+0x6>
 8005f90:	a901      	add	r1, sp, #4
 8005f92:	b142      	cbz	r2, 8005fa6 <__ascii_mbtowc+0x1a>
 8005f94:	b14b      	cbz	r3, 8005faa <__ascii_mbtowc+0x1e>
 8005f96:	7813      	ldrb	r3, [r2, #0]
 8005f98:	600b      	str	r3, [r1, #0]
 8005f9a:	7812      	ldrb	r2, [r2, #0]
 8005f9c:	1e10      	subs	r0, r2, #0
 8005f9e:	bf18      	it	ne
 8005fa0:	2001      	movne	r0, #1
 8005fa2:	b002      	add	sp, #8
 8005fa4:	4770      	bx	lr
 8005fa6:	4610      	mov	r0, r2
 8005fa8:	e7fb      	b.n	8005fa2 <__ascii_mbtowc+0x16>
 8005faa:	f06f 0001 	mvn.w	r0, #1
 8005fae:	e7f8      	b.n	8005fa2 <__ascii_mbtowc+0x16>

08005fb0 <_realloc_r>:
 8005fb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fb4:	4607      	mov	r7, r0
 8005fb6:	4614      	mov	r4, r2
 8005fb8:	460d      	mov	r5, r1
 8005fba:	b921      	cbnz	r1, 8005fc6 <_realloc_r+0x16>
 8005fbc:	4611      	mov	r1, r2
 8005fbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005fc2:	f7ff b973 	b.w	80052ac <_malloc_r>
 8005fc6:	b92a      	cbnz	r2, 8005fd4 <_realloc_r+0x24>
 8005fc8:	f7ff f8fe 	bl	80051c8 <_free_r>
 8005fcc:	4625      	mov	r5, r4
 8005fce:	4628      	mov	r0, r5
 8005fd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fd4:	f000 f841 	bl	800605a <_malloc_usable_size_r>
 8005fd8:	4284      	cmp	r4, r0
 8005fda:	4606      	mov	r6, r0
 8005fdc:	d802      	bhi.n	8005fe4 <_realloc_r+0x34>
 8005fde:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005fe2:	d8f4      	bhi.n	8005fce <_realloc_r+0x1e>
 8005fe4:	4621      	mov	r1, r4
 8005fe6:	4638      	mov	r0, r7
 8005fe8:	f7ff f960 	bl	80052ac <_malloc_r>
 8005fec:	4680      	mov	r8, r0
 8005fee:	b908      	cbnz	r0, 8005ff4 <_realloc_r+0x44>
 8005ff0:	4645      	mov	r5, r8
 8005ff2:	e7ec      	b.n	8005fce <_realloc_r+0x1e>
 8005ff4:	42b4      	cmp	r4, r6
 8005ff6:	4622      	mov	r2, r4
 8005ff8:	4629      	mov	r1, r5
 8005ffa:	bf28      	it	cs
 8005ffc:	4632      	movcs	r2, r6
 8005ffe:	f7ff ff85 	bl	8005f0c <memcpy>
 8006002:	4629      	mov	r1, r5
 8006004:	4638      	mov	r0, r7
 8006006:	f7ff f8df 	bl	80051c8 <_free_r>
 800600a:	e7f1      	b.n	8005ff0 <_realloc_r+0x40>

0800600c <__ascii_wctomb>:
 800600c:	4603      	mov	r3, r0
 800600e:	4608      	mov	r0, r1
 8006010:	b141      	cbz	r1, 8006024 <__ascii_wctomb+0x18>
 8006012:	2aff      	cmp	r2, #255	@ 0xff
 8006014:	d904      	bls.n	8006020 <__ascii_wctomb+0x14>
 8006016:	228a      	movs	r2, #138	@ 0x8a
 8006018:	f04f 30ff 	mov.w	r0, #4294967295
 800601c:	601a      	str	r2, [r3, #0]
 800601e:	4770      	bx	lr
 8006020:	2001      	movs	r0, #1
 8006022:	700a      	strb	r2, [r1, #0]
 8006024:	4770      	bx	lr
	...

08006028 <fiprintf>:
 8006028:	b40e      	push	{r1, r2, r3}
 800602a:	b503      	push	{r0, r1, lr}
 800602c:	4601      	mov	r1, r0
 800602e:	ab03      	add	r3, sp, #12
 8006030:	4805      	ldr	r0, [pc, #20]	@ (8006048 <fiprintf+0x20>)
 8006032:	f853 2b04 	ldr.w	r2, [r3], #4
 8006036:	6800      	ldr	r0, [r0, #0]
 8006038:	9301      	str	r3, [sp, #4]
 800603a:	f000 f83d 	bl	80060b8 <_vfiprintf_r>
 800603e:	b002      	add	sp, #8
 8006040:	f85d eb04 	ldr.w	lr, [sp], #4
 8006044:	b003      	add	sp, #12
 8006046:	4770      	bx	lr
 8006048:	20000020 	.word	0x20000020

0800604c <abort>:
 800604c:	2006      	movs	r0, #6
 800604e:	b508      	push	{r3, lr}
 8006050:	f000 fa06 	bl	8006460 <raise>
 8006054:	2001      	movs	r0, #1
 8006056:	f7fb fcc0 	bl	80019da <_exit>

0800605a <_malloc_usable_size_r>:
 800605a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800605e:	1f18      	subs	r0, r3, #4
 8006060:	2b00      	cmp	r3, #0
 8006062:	bfbc      	itt	lt
 8006064:	580b      	ldrlt	r3, [r1, r0]
 8006066:	18c0      	addlt	r0, r0, r3
 8006068:	4770      	bx	lr

0800606a <__sfputc_r>:
 800606a:	6893      	ldr	r3, [r2, #8]
 800606c:	b410      	push	{r4}
 800606e:	3b01      	subs	r3, #1
 8006070:	2b00      	cmp	r3, #0
 8006072:	6093      	str	r3, [r2, #8]
 8006074:	da07      	bge.n	8006086 <__sfputc_r+0x1c>
 8006076:	6994      	ldr	r4, [r2, #24]
 8006078:	42a3      	cmp	r3, r4
 800607a:	db01      	blt.n	8006080 <__sfputc_r+0x16>
 800607c:	290a      	cmp	r1, #10
 800607e:	d102      	bne.n	8006086 <__sfputc_r+0x1c>
 8006080:	bc10      	pop	{r4}
 8006082:	f000 b931 	b.w	80062e8 <__swbuf_r>
 8006086:	6813      	ldr	r3, [r2, #0]
 8006088:	1c58      	adds	r0, r3, #1
 800608a:	6010      	str	r0, [r2, #0]
 800608c:	7019      	strb	r1, [r3, #0]
 800608e:	4608      	mov	r0, r1
 8006090:	bc10      	pop	{r4}
 8006092:	4770      	bx	lr

08006094 <__sfputs_r>:
 8006094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006096:	4606      	mov	r6, r0
 8006098:	460f      	mov	r7, r1
 800609a:	4614      	mov	r4, r2
 800609c:	18d5      	adds	r5, r2, r3
 800609e:	42ac      	cmp	r4, r5
 80060a0:	d101      	bne.n	80060a6 <__sfputs_r+0x12>
 80060a2:	2000      	movs	r0, #0
 80060a4:	e007      	b.n	80060b6 <__sfputs_r+0x22>
 80060a6:	463a      	mov	r2, r7
 80060a8:	4630      	mov	r0, r6
 80060aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060ae:	f7ff ffdc 	bl	800606a <__sfputc_r>
 80060b2:	1c43      	adds	r3, r0, #1
 80060b4:	d1f3      	bne.n	800609e <__sfputs_r+0xa>
 80060b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080060b8 <_vfiprintf_r>:
 80060b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060bc:	460d      	mov	r5, r1
 80060be:	4614      	mov	r4, r2
 80060c0:	4698      	mov	r8, r3
 80060c2:	4606      	mov	r6, r0
 80060c4:	b09d      	sub	sp, #116	@ 0x74
 80060c6:	b118      	cbz	r0, 80060d0 <_vfiprintf_r+0x18>
 80060c8:	6a03      	ldr	r3, [r0, #32]
 80060ca:	b90b      	cbnz	r3, 80060d0 <_vfiprintf_r+0x18>
 80060cc:	f7fe f8e2 	bl	8004294 <__sinit>
 80060d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80060d2:	07d9      	lsls	r1, r3, #31
 80060d4:	d405      	bmi.n	80060e2 <_vfiprintf_r+0x2a>
 80060d6:	89ab      	ldrh	r3, [r5, #12]
 80060d8:	059a      	lsls	r2, r3, #22
 80060da:	d402      	bmi.n	80060e2 <_vfiprintf_r+0x2a>
 80060dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80060de:	f7fe fa06 	bl	80044ee <__retarget_lock_acquire_recursive>
 80060e2:	89ab      	ldrh	r3, [r5, #12]
 80060e4:	071b      	lsls	r3, r3, #28
 80060e6:	d501      	bpl.n	80060ec <_vfiprintf_r+0x34>
 80060e8:	692b      	ldr	r3, [r5, #16]
 80060ea:	b99b      	cbnz	r3, 8006114 <_vfiprintf_r+0x5c>
 80060ec:	4629      	mov	r1, r5
 80060ee:	4630      	mov	r0, r6
 80060f0:	f000 f938 	bl	8006364 <__swsetup_r>
 80060f4:	b170      	cbz	r0, 8006114 <_vfiprintf_r+0x5c>
 80060f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80060f8:	07dc      	lsls	r4, r3, #31
 80060fa:	d504      	bpl.n	8006106 <_vfiprintf_r+0x4e>
 80060fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006100:	b01d      	add	sp, #116	@ 0x74
 8006102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006106:	89ab      	ldrh	r3, [r5, #12]
 8006108:	0598      	lsls	r0, r3, #22
 800610a:	d4f7      	bmi.n	80060fc <_vfiprintf_r+0x44>
 800610c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800610e:	f7fe f9ef 	bl	80044f0 <__retarget_lock_release_recursive>
 8006112:	e7f3      	b.n	80060fc <_vfiprintf_r+0x44>
 8006114:	2300      	movs	r3, #0
 8006116:	9309      	str	r3, [sp, #36]	@ 0x24
 8006118:	2320      	movs	r3, #32
 800611a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800611e:	2330      	movs	r3, #48	@ 0x30
 8006120:	f04f 0901 	mov.w	r9, #1
 8006124:	f8cd 800c 	str.w	r8, [sp, #12]
 8006128:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80062d4 <_vfiprintf_r+0x21c>
 800612c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006130:	4623      	mov	r3, r4
 8006132:	469a      	mov	sl, r3
 8006134:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006138:	b10a      	cbz	r2, 800613e <_vfiprintf_r+0x86>
 800613a:	2a25      	cmp	r2, #37	@ 0x25
 800613c:	d1f9      	bne.n	8006132 <_vfiprintf_r+0x7a>
 800613e:	ebba 0b04 	subs.w	fp, sl, r4
 8006142:	d00b      	beq.n	800615c <_vfiprintf_r+0xa4>
 8006144:	465b      	mov	r3, fp
 8006146:	4622      	mov	r2, r4
 8006148:	4629      	mov	r1, r5
 800614a:	4630      	mov	r0, r6
 800614c:	f7ff ffa2 	bl	8006094 <__sfputs_r>
 8006150:	3001      	adds	r0, #1
 8006152:	f000 80a7 	beq.w	80062a4 <_vfiprintf_r+0x1ec>
 8006156:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006158:	445a      	add	r2, fp
 800615a:	9209      	str	r2, [sp, #36]	@ 0x24
 800615c:	f89a 3000 	ldrb.w	r3, [sl]
 8006160:	2b00      	cmp	r3, #0
 8006162:	f000 809f 	beq.w	80062a4 <_vfiprintf_r+0x1ec>
 8006166:	2300      	movs	r3, #0
 8006168:	f04f 32ff 	mov.w	r2, #4294967295
 800616c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006170:	f10a 0a01 	add.w	sl, sl, #1
 8006174:	9304      	str	r3, [sp, #16]
 8006176:	9307      	str	r3, [sp, #28]
 8006178:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800617c:	931a      	str	r3, [sp, #104]	@ 0x68
 800617e:	4654      	mov	r4, sl
 8006180:	2205      	movs	r2, #5
 8006182:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006186:	4853      	ldr	r0, [pc, #332]	@ (80062d4 <_vfiprintf_r+0x21c>)
 8006188:	f7fe f9b3 	bl	80044f2 <memchr>
 800618c:	9a04      	ldr	r2, [sp, #16]
 800618e:	b9d8      	cbnz	r0, 80061c8 <_vfiprintf_r+0x110>
 8006190:	06d1      	lsls	r1, r2, #27
 8006192:	bf44      	itt	mi
 8006194:	2320      	movmi	r3, #32
 8006196:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800619a:	0713      	lsls	r3, r2, #28
 800619c:	bf44      	itt	mi
 800619e:	232b      	movmi	r3, #43	@ 0x2b
 80061a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80061a4:	f89a 3000 	ldrb.w	r3, [sl]
 80061a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80061aa:	d015      	beq.n	80061d8 <_vfiprintf_r+0x120>
 80061ac:	4654      	mov	r4, sl
 80061ae:	2000      	movs	r0, #0
 80061b0:	f04f 0c0a 	mov.w	ip, #10
 80061b4:	9a07      	ldr	r2, [sp, #28]
 80061b6:	4621      	mov	r1, r4
 80061b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061bc:	3b30      	subs	r3, #48	@ 0x30
 80061be:	2b09      	cmp	r3, #9
 80061c0:	d94b      	bls.n	800625a <_vfiprintf_r+0x1a2>
 80061c2:	b1b0      	cbz	r0, 80061f2 <_vfiprintf_r+0x13a>
 80061c4:	9207      	str	r2, [sp, #28]
 80061c6:	e014      	b.n	80061f2 <_vfiprintf_r+0x13a>
 80061c8:	eba0 0308 	sub.w	r3, r0, r8
 80061cc:	fa09 f303 	lsl.w	r3, r9, r3
 80061d0:	4313      	orrs	r3, r2
 80061d2:	46a2      	mov	sl, r4
 80061d4:	9304      	str	r3, [sp, #16]
 80061d6:	e7d2      	b.n	800617e <_vfiprintf_r+0xc6>
 80061d8:	9b03      	ldr	r3, [sp, #12]
 80061da:	1d19      	adds	r1, r3, #4
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	9103      	str	r1, [sp, #12]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	bfbb      	ittet	lt
 80061e4:	425b      	neglt	r3, r3
 80061e6:	f042 0202 	orrlt.w	r2, r2, #2
 80061ea:	9307      	strge	r3, [sp, #28]
 80061ec:	9307      	strlt	r3, [sp, #28]
 80061ee:	bfb8      	it	lt
 80061f0:	9204      	strlt	r2, [sp, #16]
 80061f2:	7823      	ldrb	r3, [r4, #0]
 80061f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80061f6:	d10a      	bne.n	800620e <_vfiprintf_r+0x156>
 80061f8:	7863      	ldrb	r3, [r4, #1]
 80061fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80061fc:	d132      	bne.n	8006264 <_vfiprintf_r+0x1ac>
 80061fe:	9b03      	ldr	r3, [sp, #12]
 8006200:	3402      	adds	r4, #2
 8006202:	1d1a      	adds	r2, r3, #4
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	9203      	str	r2, [sp, #12]
 8006208:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800620c:	9305      	str	r3, [sp, #20]
 800620e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80062d8 <_vfiprintf_r+0x220>
 8006212:	2203      	movs	r2, #3
 8006214:	4650      	mov	r0, sl
 8006216:	7821      	ldrb	r1, [r4, #0]
 8006218:	f7fe f96b 	bl	80044f2 <memchr>
 800621c:	b138      	cbz	r0, 800622e <_vfiprintf_r+0x176>
 800621e:	2240      	movs	r2, #64	@ 0x40
 8006220:	9b04      	ldr	r3, [sp, #16]
 8006222:	eba0 000a 	sub.w	r0, r0, sl
 8006226:	4082      	lsls	r2, r0
 8006228:	4313      	orrs	r3, r2
 800622a:	3401      	adds	r4, #1
 800622c:	9304      	str	r3, [sp, #16]
 800622e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006232:	2206      	movs	r2, #6
 8006234:	4829      	ldr	r0, [pc, #164]	@ (80062dc <_vfiprintf_r+0x224>)
 8006236:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800623a:	f7fe f95a 	bl	80044f2 <memchr>
 800623e:	2800      	cmp	r0, #0
 8006240:	d03f      	beq.n	80062c2 <_vfiprintf_r+0x20a>
 8006242:	4b27      	ldr	r3, [pc, #156]	@ (80062e0 <_vfiprintf_r+0x228>)
 8006244:	bb1b      	cbnz	r3, 800628e <_vfiprintf_r+0x1d6>
 8006246:	9b03      	ldr	r3, [sp, #12]
 8006248:	3307      	adds	r3, #7
 800624a:	f023 0307 	bic.w	r3, r3, #7
 800624e:	3308      	adds	r3, #8
 8006250:	9303      	str	r3, [sp, #12]
 8006252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006254:	443b      	add	r3, r7
 8006256:	9309      	str	r3, [sp, #36]	@ 0x24
 8006258:	e76a      	b.n	8006130 <_vfiprintf_r+0x78>
 800625a:	460c      	mov	r4, r1
 800625c:	2001      	movs	r0, #1
 800625e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006262:	e7a8      	b.n	80061b6 <_vfiprintf_r+0xfe>
 8006264:	2300      	movs	r3, #0
 8006266:	f04f 0c0a 	mov.w	ip, #10
 800626a:	4619      	mov	r1, r3
 800626c:	3401      	adds	r4, #1
 800626e:	9305      	str	r3, [sp, #20]
 8006270:	4620      	mov	r0, r4
 8006272:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006276:	3a30      	subs	r2, #48	@ 0x30
 8006278:	2a09      	cmp	r2, #9
 800627a:	d903      	bls.n	8006284 <_vfiprintf_r+0x1cc>
 800627c:	2b00      	cmp	r3, #0
 800627e:	d0c6      	beq.n	800620e <_vfiprintf_r+0x156>
 8006280:	9105      	str	r1, [sp, #20]
 8006282:	e7c4      	b.n	800620e <_vfiprintf_r+0x156>
 8006284:	4604      	mov	r4, r0
 8006286:	2301      	movs	r3, #1
 8006288:	fb0c 2101 	mla	r1, ip, r1, r2
 800628c:	e7f0      	b.n	8006270 <_vfiprintf_r+0x1b8>
 800628e:	ab03      	add	r3, sp, #12
 8006290:	9300      	str	r3, [sp, #0]
 8006292:	462a      	mov	r2, r5
 8006294:	4630      	mov	r0, r6
 8006296:	4b13      	ldr	r3, [pc, #76]	@ (80062e4 <_vfiprintf_r+0x22c>)
 8006298:	a904      	add	r1, sp, #16
 800629a:	f7fd fbb3 	bl	8003a04 <_printf_float>
 800629e:	4607      	mov	r7, r0
 80062a0:	1c78      	adds	r0, r7, #1
 80062a2:	d1d6      	bne.n	8006252 <_vfiprintf_r+0x19a>
 80062a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80062a6:	07d9      	lsls	r1, r3, #31
 80062a8:	d405      	bmi.n	80062b6 <_vfiprintf_r+0x1fe>
 80062aa:	89ab      	ldrh	r3, [r5, #12]
 80062ac:	059a      	lsls	r2, r3, #22
 80062ae:	d402      	bmi.n	80062b6 <_vfiprintf_r+0x1fe>
 80062b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80062b2:	f7fe f91d 	bl	80044f0 <__retarget_lock_release_recursive>
 80062b6:	89ab      	ldrh	r3, [r5, #12]
 80062b8:	065b      	lsls	r3, r3, #25
 80062ba:	f53f af1f 	bmi.w	80060fc <_vfiprintf_r+0x44>
 80062be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80062c0:	e71e      	b.n	8006100 <_vfiprintf_r+0x48>
 80062c2:	ab03      	add	r3, sp, #12
 80062c4:	9300      	str	r3, [sp, #0]
 80062c6:	462a      	mov	r2, r5
 80062c8:	4630      	mov	r0, r6
 80062ca:	4b06      	ldr	r3, [pc, #24]	@ (80062e4 <_vfiprintf_r+0x22c>)
 80062cc:	a904      	add	r1, sp, #16
 80062ce:	f7fd fe37 	bl	8003f40 <_printf_i>
 80062d2:	e7e4      	b.n	800629e <_vfiprintf_r+0x1e6>
 80062d4:	08006710 	.word	0x08006710
 80062d8:	08006716 	.word	0x08006716
 80062dc:	0800671a 	.word	0x0800671a
 80062e0:	08003a05 	.word	0x08003a05
 80062e4:	08006095 	.word	0x08006095

080062e8 <__swbuf_r>:
 80062e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ea:	460e      	mov	r6, r1
 80062ec:	4614      	mov	r4, r2
 80062ee:	4605      	mov	r5, r0
 80062f0:	b118      	cbz	r0, 80062fa <__swbuf_r+0x12>
 80062f2:	6a03      	ldr	r3, [r0, #32]
 80062f4:	b90b      	cbnz	r3, 80062fa <__swbuf_r+0x12>
 80062f6:	f7fd ffcd 	bl	8004294 <__sinit>
 80062fa:	69a3      	ldr	r3, [r4, #24]
 80062fc:	60a3      	str	r3, [r4, #8]
 80062fe:	89a3      	ldrh	r3, [r4, #12]
 8006300:	071a      	lsls	r2, r3, #28
 8006302:	d501      	bpl.n	8006308 <__swbuf_r+0x20>
 8006304:	6923      	ldr	r3, [r4, #16]
 8006306:	b943      	cbnz	r3, 800631a <__swbuf_r+0x32>
 8006308:	4621      	mov	r1, r4
 800630a:	4628      	mov	r0, r5
 800630c:	f000 f82a 	bl	8006364 <__swsetup_r>
 8006310:	b118      	cbz	r0, 800631a <__swbuf_r+0x32>
 8006312:	f04f 37ff 	mov.w	r7, #4294967295
 8006316:	4638      	mov	r0, r7
 8006318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800631a:	6823      	ldr	r3, [r4, #0]
 800631c:	6922      	ldr	r2, [r4, #16]
 800631e:	b2f6      	uxtb	r6, r6
 8006320:	1a98      	subs	r0, r3, r2
 8006322:	6963      	ldr	r3, [r4, #20]
 8006324:	4637      	mov	r7, r6
 8006326:	4283      	cmp	r3, r0
 8006328:	dc05      	bgt.n	8006336 <__swbuf_r+0x4e>
 800632a:	4621      	mov	r1, r4
 800632c:	4628      	mov	r0, r5
 800632e:	f7ff fd9b 	bl	8005e68 <_fflush_r>
 8006332:	2800      	cmp	r0, #0
 8006334:	d1ed      	bne.n	8006312 <__swbuf_r+0x2a>
 8006336:	68a3      	ldr	r3, [r4, #8]
 8006338:	3b01      	subs	r3, #1
 800633a:	60a3      	str	r3, [r4, #8]
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	1c5a      	adds	r2, r3, #1
 8006340:	6022      	str	r2, [r4, #0]
 8006342:	701e      	strb	r6, [r3, #0]
 8006344:	6962      	ldr	r2, [r4, #20]
 8006346:	1c43      	adds	r3, r0, #1
 8006348:	429a      	cmp	r2, r3
 800634a:	d004      	beq.n	8006356 <__swbuf_r+0x6e>
 800634c:	89a3      	ldrh	r3, [r4, #12]
 800634e:	07db      	lsls	r3, r3, #31
 8006350:	d5e1      	bpl.n	8006316 <__swbuf_r+0x2e>
 8006352:	2e0a      	cmp	r6, #10
 8006354:	d1df      	bne.n	8006316 <__swbuf_r+0x2e>
 8006356:	4621      	mov	r1, r4
 8006358:	4628      	mov	r0, r5
 800635a:	f7ff fd85 	bl	8005e68 <_fflush_r>
 800635e:	2800      	cmp	r0, #0
 8006360:	d0d9      	beq.n	8006316 <__swbuf_r+0x2e>
 8006362:	e7d6      	b.n	8006312 <__swbuf_r+0x2a>

08006364 <__swsetup_r>:
 8006364:	b538      	push	{r3, r4, r5, lr}
 8006366:	4b29      	ldr	r3, [pc, #164]	@ (800640c <__swsetup_r+0xa8>)
 8006368:	4605      	mov	r5, r0
 800636a:	6818      	ldr	r0, [r3, #0]
 800636c:	460c      	mov	r4, r1
 800636e:	b118      	cbz	r0, 8006378 <__swsetup_r+0x14>
 8006370:	6a03      	ldr	r3, [r0, #32]
 8006372:	b90b      	cbnz	r3, 8006378 <__swsetup_r+0x14>
 8006374:	f7fd ff8e 	bl	8004294 <__sinit>
 8006378:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800637c:	0719      	lsls	r1, r3, #28
 800637e:	d422      	bmi.n	80063c6 <__swsetup_r+0x62>
 8006380:	06da      	lsls	r2, r3, #27
 8006382:	d407      	bmi.n	8006394 <__swsetup_r+0x30>
 8006384:	2209      	movs	r2, #9
 8006386:	602a      	str	r2, [r5, #0]
 8006388:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800638c:	f04f 30ff 	mov.w	r0, #4294967295
 8006390:	81a3      	strh	r3, [r4, #12]
 8006392:	e033      	b.n	80063fc <__swsetup_r+0x98>
 8006394:	0758      	lsls	r0, r3, #29
 8006396:	d512      	bpl.n	80063be <__swsetup_r+0x5a>
 8006398:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800639a:	b141      	cbz	r1, 80063ae <__swsetup_r+0x4a>
 800639c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80063a0:	4299      	cmp	r1, r3
 80063a2:	d002      	beq.n	80063aa <__swsetup_r+0x46>
 80063a4:	4628      	mov	r0, r5
 80063a6:	f7fe ff0f 	bl	80051c8 <_free_r>
 80063aa:	2300      	movs	r3, #0
 80063ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80063ae:	89a3      	ldrh	r3, [r4, #12]
 80063b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80063b4:	81a3      	strh	r3, [r4, #12]
 80063b6:	2300      	movs	r3, #0
 80063b8:	6063      	str	r3, [r4, #4]
 80063ba:	6923      	ldr	r3, [r4, #16]
 80063bc:	6023      	str	r3, [r4, #0]
 80063be:	89a3      	ldrh	r3, [r4, #12]
 80063c0:	f043 0308 	orr.w	r3, r3, #8
 80063c4:	81a3      	strh	r3, [r4, #12]
 80063c6:	6923      	ldr	r3, [r4, #16]
 80063c8:	b94b      	cbnz	r3, 80063de <__swsetup_r+0x7a>
 80063ca:	89a3      	ldrh	r3, [r4, #12]
 80063cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80063d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063d4:	d003      	beq.n	80063de <__swsetup_r+0x7a>
 80063d6:	4621      	mov	r1, r4
 80063d8:	4628      	mov	r0, r5
 80063da:	f000 f882 	bl	80064e2 <__smakebuf_r>
 80063de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063e2:	f013 0201 	ands.w	r2, r3, #1
 80063e6:	d00a      	beq.n	80063fe <__swsetup_r+0x9a>
 80063e8:	2200      	movs	r2, #0
 80063ea:	60a2      	str	r2, [r4, #8]
 80063ec:	6962      	ldr	r2, [r4, #20]
 80063ee:	4252      	negs	r2, r2
 80063f0:	61a2      	str	r2, [r4, #24]
 80063f2:	6922      	ldr	r2, [r4, #16]
 80063f4:	b942      	cbnz	r2, 8006408 <__swsetup_r+0xa4>
 80063f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80063fa:	d1c5      	bne.n	8006388 <__swsetup_r+0x24>
 80063fc:	bd38      	pop	{r3, r4, r5, pc}
 80063fe:	0799      	lsls	r1, r3, #30
 8006400:	bf58      	it	pl
 8006402:	6962      	ldrpl	r2, [r4, #20]
 8006404:	60a2      	str	r2, [r4, #8]
 8006406:	e7f4      	b.n	80063f2 <__swsetup_r+0x8e>
 8006408:	2000      	movs	r0, #0
 800640a:	e7f7      	b.n	80063fc <__swsetup_r+0x98>
 800640c:	20000020 	.word	0x20000020

08006410 <_raise_r>:
 8006410:	291f      	cmp	r1, #31
 8006412:	b538      	push	{r3, r4, r5, lr}
 8006414:	4605      	mov	r5, r0
 8006416:	460c      	mov	r4, r1
 8006418:	d904      	bls.n	8006424 <_raise_r+0x14>
 800641a:	2316      	movs	r3, #22
 800641c:	6003      	str	r3, [r0, #0]
 800641e:	f04f 30ff 	mov.w	r0, #4294967295
 8006422:	bd38      	pop	{r3, r4, r5, pc}
 8006424:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006426:	b112      	cbz	r2, 800642e <_raise_r+0x1e>
 8006428:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800642c:	b94b      	cbnz	r3, 8006442 <_raise_r+0x32>
 800642e:	4628      	mov	r0, r5
 8006430:	f000 f830 	bl	8006494 <_getpid_r>
 8006434:	4622      	mov	r2, r4
 8006436:	4601      	mov	r1, r0
 8006438:	4628      	mov	r0, r5
 800643a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800643e:	f000 b817 	b.w	8006470 <_kill_r>
 8006442:	2b01      	cmp	r3, #1
 8006444:	d00a      	beq.n	800645c <_raise_r+0x4c>
 8006446:	1c59      	adds	r1, r3, #1
 8006448:	d103      	bne.n	8006452 <_raise_r+0x42>
 800644a:	2316      	movs	r3, #22
 800644c:	6003      	str	r3, [r0, #0]
 800644e:	2001      	movs	r0, #1
 8006450:	e7e7      	b.n	8006422 <_raise_r+0x12>
 8006452:	2100      	movs	r1, #0
 8006454:	4620      	mov	r0, r4
 8006456:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800645a:	4798      	blx	r3
 800645c:	2000      	movs	r0, #0
 800645e:	e7e0      	b.n	8006422 <_raise_r+0x12>

08006460 <raise>:
 8006460:	4b02      	ldr	r3, [pc, #8]	@ (800646c <raise+0xc>)
 8006462:	4601      	mov	r1, r0
 8006464:	6818      	ldr	r0, [r3, #0]
 8006466:	f7ff bfd3 	b.w	8006410 <_raise_r>
 800646a:	bf00      	nop
 800646c:	20000020 	.word	0x20000020

08006470 <_kill_r>:
 8006470:	b538      	push	{r3, r4, r5, lr}
 8006472:	2300      	movs	r3, #0
 8006474:	4d06      	ldr	r5, [pc, #24]	@ (8006490 <_kill_r+0x20>)
 8006476:	4604      	mov	r4, r0
 8006478:	4608      	mov	r0, r1
 800647a:	4611      	mov	r1, r2
 800647c:	602b      	str	r3, [r5, #0]
 800647e:	f7fb fa9c 	bl	80019ba <_kill>
 8006482:	1c43      	adds	r3, r0, #1
 8006484:	d102      	bne.n	800648c <_kill_r+0x1c>
 8006486:	682b      	ldr	r3, [r5, #0]
 8006488:	b103      	cbz	r3, 800648c <_kill_r+0x1c>
 800648a:	6023      	str	r3, [r4, #0]
 800648c:	bd38      	pop	{r3, r4, r5, pc}
 800648e:	bf00      	nop
 8006490:	20000670 	.word	0x20000670

08006494 <_getpid_r>:
 8006494:	f7fb ba8a 	b.w	80019ac <_getpid>

08006498 <__swhatbuf_r>:
 8006498:	b570      	push	{r4, r5, r6, lr}
 800649a:	460c      	mov	r4, r1
 800649c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064a0:	4615      	mov	r5, r2
 80064a2:	2900      	cmp	r1, #0
 80064a4:	461e      	mov	r6, r3
 80064a6:	b096      	sub	sp, #88	@ 0x58
 80064a8:	da0c      	bge.n	80064c4 <__swhatbuf_r+0x2c>
 80064aa:	89a3      	ldrh	r3, [r4, #12]
 80064ac:	2100      	movs	r1, #0
 80064ae:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80064b2:	bf14      	ite	ne
 80064b4:	2340      	movne	r3, #64	@ 0x40
 80064b6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80064ba:	2000      	movs	r0, #0
 80064bc:	6031      	str	r1, [r6, #0]
 80064be:	602b      	str	r3, [r5, #0]
 80064c0:	b016      	add	sp, #88	@ 0x58
 80064c2:	bd70      	pop	{r4, r5, r6, pc}
 80064c4:	466a      	mov	r2, sp
 80064c6:	f000 f849 	bl	800655c <_fstat_r>
 80064ca:	2800      	cmp	r0, #0
 80064cc:	dbed      	blt.n	80064aa <__swhatbuf_r+0x12>
 80064ce:	9901      	ldr	r1, [sp, #4]
 80064d0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80064d4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80064d8:	4259      	negs	r1, r3
 80064da:	4159      	adcs	r1, r3
 80064dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80064e0:	e7eb      	b.n	80064ba <__swhatbuf_r+0x22>

080064e2 <__smakebuf_r>:
 80064e2:	898b      	ldrh	r3, [r1, #12]
 80064e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064e6:	079d      	lsls	r5, r3, #30
 80064e8:	4606      	mov	r6, r0
 80064ea:	460c      	mov	r4, r1
 80064ec:	d507      	bpl.n	80064fe <__smakebuf_r+0x1c>
 80064ee:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80064f2:	6023      	str	r3, [r4, #0]
 80064f4:	6123      	str	r3, [r4, #16]
 80064f6:	2301      	movs	r3, #1
 80064f8:	6163      	str	r3, [r4, #20]
 80064fa:	b003      	add	sp, #12
 80064fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064fe:	466a      	mov	r2, sp
 8006500:	ab01      	add	r3, sp, #4
 8006502:	f7ff ffc9 	bl	8006498 <__swhatbuf_r>
 8006506:	9f00      	ldr	r7, [sp, #0]
 8006508:	4605      	mov	r5, r0
 800650a:	4639      	mov	r1, r7
 800650c:	4630      	mov	r0, r6
 800650e:	f7fe fecd 	bl	80052ac <_malloc_r>
 8006512:	b948      	cbnz	r0, 8006528 <__smakebuf_r+0x46>
 8006514:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006518:	059a      	lsls	r2, r3, #22
 800651a:	d4ee      	bmi.n	80064fa <__smakebuf_r+0x18>
 800651c:	f023 0303 	bic.w	r3, r3, #3
 8006520:	f043 0302 	orr.w	r3, r3, #2
 8006524:	81a3      	strh	r3, [r4, #12]
 8006526:	e7e2      	b.n	80064ee <__smakebuf_r+0xc>
 8006528:	89a3      	ldrh	r3, [r4, #12]
 800652a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800652e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006532:	81a3      	strh	r3, [r4, #12]
 8006534:	9b01      	ldr	r3, [sp, #4]
 8006536:	6020      	str	r0, [r4, #0]
 8006538:	b15b      	cbz	r3, 8006552 <__smakebuf_r+0x70>
 800653a:	4630      	mov	r0, r6
 800653c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006540:	f000 f81e 	bl	8006580 <_isatty_r>
 8006544:	b128      	cbz	r0, 8006552 <__smakebuf_r+0x70>
 8006546:	89a3      	ldrh	r3, [r4, #12]
 8006548:	f023 0303 	bic.w	r3, r3, #3
 800654c:	f043 0301 	orr.w	r3, r3, #1
 8006550:	81a3      	strh	r3, [r4, #12]
 8006552:	89a3      	ldrh	r3, [r4, #12]
 8006554:	431d      	orrs	r5, r3
 8006556:	81a5      	strh	r5, [r4, #12]
 8006558:	e7cf      	b.n	80064fa <__smakebuf_r+0x18>
	...

0800655c <_fstat_r>:
 800655c:	b538      	push	{r3, r4, r5, lr}
 800655e:	2300      	movs	r3, #0
 8006560:	4d06      	ldr	r5, [pc, #24]	@ (800657c <_fstat_r+0x20>)
 8006562:	4604      	mov	r4, r0
 8006564:	4608      	mov	r0, r1
 8006566:	4611      	mov	r1, r2
 8006568:	602b      	str	r3, [r5, #0]
 800656a:	f7fb fa85 	bl	8001a78 <_fstat>
 800656e:	1c43      	adds	r3, r0, #1
 8006570:	d102      	bne.n	8006578 <_fstat_r+0x1c>
 8006572:	682b      	ldr	r3, [r5, #0]
 8006574:	b103      	cbz	r3, 8006578 <_fstat_r+0x1c>
 8006576:	6023      	str	r3, [r4, #0]
 8006578:	bd38      	pop	{r3, r4, r5, pc}
 800657a:	bf00      	nop
 800657c:	20000670 	.word	0x20000670

08006580 <_isatty_r>:
 8006580:	b538      	push	{r3, r4, r5, lr}
 8006582:	2300      	movs	r3, #0
 8006584:	4d05      	ldr	r5, [pc, #20]	@ (800659c <_isatty_r+0x1c>)
 8006586:	4604      	mov	r4, r0
 8006588:	4608      	mov	r0, r1
 800658a:	602b      	str	r3, [r5, #0]
 800658c:	f7fb fa83 	bl	8001a96 <_isatty>
 8006590:	1c43      	adds	r3, r0, #1
 8006592:	d102      	bne.n	800659a <_isatty_r+0x1a>
 8006594:	682b      	ldr	r3, [r5, #0]
 8006596:	b103      	cbz	r3, 800659a <_isatty_r+0x1a>
 8006598:	6023      	str	r3, [r4, #0]
 800659a:	bd38      	pop	{r3, r4, r5, pc}
 800659c:	20000670 	.word	0x20000670

080065a0 <_init>:
 80065a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065a2:	bf00      	nop
 80065a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065a6:	bc08      	pop	{r3}
 80065a8:	469e      	mov	lr, r3
 80065aa:	4770      	bx	lr

080065ac <_fini>:
 80065ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ae:	bf00      	nop
 80065b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80065b2:	bc08      	pop	{r3}
 80065b4:	469e      	mov	lr, r3
 80065b6:	4770      	bx	lr
