OpenROAD 1 4d4d7205fd0292dbf3fae55fad9109b3f0bd5786
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openLANE_flow/cmp/runs/run_three/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 440 library cells
[INFO ODB-0226] Finished LEF file:  /openLANE_flow/cmp/runs/run_three/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openLANE_flow/cmp/runs/run_three/results/floorplan/cmp.floorplan.def
[INFO ODB-0128] Design: cmp
[INFO ODB-0130]     Created 10 pins.
[INFO ODB-0131]     Created 15 components and 90 component-terminals.
[INFO ODB-0133]     Created 16 nets and 30 connections.
[INFO ODB-0134] Finished DEF file: /openLANE_flow/cmp/runs/run_three/results/floorplan/cmp.floorplan.def
[INFO PDN-0016] Power Delivery Network Generator: Generating PDN
  config: /openLANE_flow/pdks/sky130A/libs.tech/openlane/common_pdn.tcl
[INFO PDN-0008] Design Name is cmp
[INFO PDN-0009] Reading technology data
[INFO PDN-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: met1  -  width: 0.480  pitch: 2.720  offset: 0.000 
    Straps
      Layer: met4  -  width: 1.600  pitch: 4.140  offset: 5.370 
      Layer: met5  -  width: 1.600  pitch: 3.627  offset: 5.113 
    Connect: {met4 met5} {met1 met4}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY R90 R270 MXR90 MYR90
    Straps
    Connect: {met4_PIN_ver met5}
[INFO PDN-0012] **** END INFO ****
[INFO PDN-0013] Inserting stdcell grid - grid
[INFO PDN-0015] Writing to database
[WARNING PSM-0016] Voltage pad location (vsrc) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net VPWR is not explicitly set.
[WARNING PSM-0022] Using voltage 1.800V for VDD network.
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 12.420 or core height of 10.880. Changing bump location to the center of the die at (6.210, 5.440)
[WARNING PSM-0065] VSRC location not specified using default checkerboard pattern with one VDD everysize bumps in x-direction and one in two bumps in the y-direction
[WARNING PSM-0030] Vsrc location at (6.210um, 5.440um) and size =10.000um, is not located on a power stripe. Moving to closest stripe at (5.400um, 15.753um).
[INFO PSM-0031] Number of PDN nodes on net VPWR = 64.
[INFO PSM-0064] Number of voltage sources = 1
[INFO PSM-0040] All PDN stripes on net VPWR are connected.
[WARNING PSM-0016] Voltage pad location (vsrc) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net VGND is not explicitly set.
[WARNING PSM-0021] Using voltage 0.000V for ground network.
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 12.420 or core height of 10.880. Changing bump location to the center of the die at (6.210, 5.440)
[WARNING PSM-0065] VSRC location not specified using default checkerboard pattern with one VDD everysize bumps in x-direction and one in two bumps in the y-direction
[WARNING PSM-0030] Vsrc location at (6.210um, 5.440um) and size =10.000um, is not located on a power stripe. Moving to closest stripe at (5.400um, 17.566um).
[INFO PSM-0031] Number of PDN nodes on net VGND = 42.
[INFO PSM-0064] Number of voltage sources = 1
[INFO PSM-0040] All PDN stripes on net VGND are connected.
