INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecslogon/Desktop/Lab 3/lab3/lab3.sim/sim_1/synth/timing/xsim/tb_booth_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascii_rom
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-311] analyzing module delay_2
INFO: [VRFC 10-311] analyzing module oled_ctrl
INFO: [VRFC 10-311] analyzing module oled_ex
INFO: [VRFC 10-311] analyzing module oled_init
INFO: [VRFC 10-311] analyzing module spi_ctrl
INFO: [VRFC 10-311] analyzing module spi_ctrl_3
INFO: [VRFC 10-311] analyzing module stage
INFO: [VRFC 10-311] analyzing module stage_0
INFO: [VRFC 10-311] analyzing module stage_1
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ecslogon/Desktop/Lab 3/booth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'booth'
INFO: [VRFC 10-3107] analyzing entity 'stage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ecslogon/Desktop/Lab 3/tb_booth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_booth'
