--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml controlador.twx controlador.ncd -o controlador.twr
controlador.pcf -ucf controlador_cf.ucf

Design file:              controlador.ncd
Physical constraint file: controlador.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 596 paths analyzed, 35 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.413ns.
--------------------------------------------------------------------------------

Paths for end point E (SLICE_X34Y81.SR), 239 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_0 (FF)
  Destination:          E (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.413ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_0 to E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y75.YQ      Tcko                  0.652   cuenta<1>
                                                       cuenta_0
    SLICE_X33Y75.F1      net (fanout=1)        0.497   cuenta<0>
    SLICE_X33Y75.COUT    Topcyf                1.162   cuenta_addsub0000<0>
                                                       Madd_cuenta_addsub0000_lut<0>_INV_0
                                                       Madd_cuenta_addsub0000_cy<0>
                                                       Madd_cuenta_addsub0000_cy<1>
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<1>
    SLICE_X33Y76.COUT    Tbyp                  0.118   cuenta_addsub0000<2>
                                                       Madd_cuenta_addsub0000_cy<2>
                                                       Madd_cuenta_addsub0000_cy<3>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<3>
    SLICE_X33Y77.COUT    Tbyp                  0.118   cuenta_addsub0000<4>
                                                       Madd_cuenta_addsub0000_cy<4>
                                                       Madd_cuenta_addsub0000_cy<5>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<5>
    SLICE_X33Y78.COUT    Tbyp                  0.118   cuenta_addsub0000<6>
                                                       Madd_cuenta_addsub0000_cy<6>
                                                       Madd_cuenta_addsub0000_cy<7>
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<7>
    SLICE_X33Y79.COUT    Tbyp                  0.118   cuenta_addsub0000<8>
                                                       Madd_cuenta_addsub0000_cy<8>
                                                       Madd_cuenta_addsub0000_cy<9>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<9>
    SLICE_X33Y80.Y       Tciny                 0.869   cuenta_addsub0000<10>
                                                       Madd_cuenta_addsub0000_cy<10>
                                                       Madd_cuenta_addsub0000_xor<11>
    SLICE_X34Y80.F4      net (fanout=2)        0.331   cuenta_addsub0000<11>
    SLICE_X34Y80.X       Tilo                  0.759   N3
                                                       Mcompar_E_cmp_lt0000_lut<5>_SW0
    SLICE_X35Y79.G3      net (fanout=1)        0.343   N3
    SLICE_X35Y79.COUT    Topcyg                1.001   Mcompar_E_cmp_lt0000_cy<5>
                                                       Mcompar_E_cmp_lt0000_lut<5>
                                                       Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X35Y80.CIN     net (fanout=1)        0.000   Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X35Y80.COUT    Tbyp                  0.118   Mcompar_E_cmp_lt0000_cy<7>
                                                       Mcompar_E_cmp_lt0000_cy<6>
                                                       Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X34Y81.SR      net (fanout=1)        1.299   Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X34Y81.CLK     Tsrck                 0.910   E_OBUF1
                                                       E
    -------------------------------------------------  ---------------------------
    Total                                      8.413ns (5.943ns logic, 2.470ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_5 (FF)
  Destination:          E (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.305ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_5 to E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y77.YQ      Tcko                  0.652   cuenta<5>
                                                       cuenta_5
    SLICE_X31Y79.F1      net (fanout=2)        0.568   cuenta<5>
    SLICE_X31Y79.COUT    Topcyf                1.162   Mcompar_cuenta_cmp_lt0000_cy<1>
                                                       cuenta<5>_rt
                                                       Mcompar_cuenta_cmp_lt0000_cy<0>
                                                       Mcompar_cuenta_cmp_lt0000_cy<1>
    SLICE_X31Y80.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<1>
    SLICE_X31Y80.COUT    Tbyp                  0.118   Mcompar_cuenta_cmp_lt0000_cy<3>
                                                       Mcompar_cuenta_cmp_lt0000_cy<2>
                                                       Mcompar_cuenta_cmp_lt0000_cy<3>
    SLICE_X31Y81.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<3>
    SLICE_X31Y81.COUT    Tbyp                  0.118   Mcompar_cuenta_cmp_lt0000_cy<5>
                                                       Mcompar_cuenta_cmp_lt0000_cy<4>
                                                       Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X31Y82.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X31Y82.XB      Tcinxb                0.404   Mcompar_cuenta_cmp_lt0000_cy<6>
                                                       Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X35Y78.F4      net (fanout=23)       1.676   Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X35Y78.COUT    Topcyf                1.162   cuenta<6>
                                                       cuenta_mux0000<6>1
                                                       Mcompar_E_cmp_lt0000_cy<2>
                                                       Mcompar_E_cmp_lt0000_cy<3>
    SLICE_X35Y79.CIN     net (fanout=1)        0.000   Mcompar_E_cmp_lt0000_cy<3>
    SLICE_X35Y79.COUT    Tbyp                  0.118   Mcompar_E_cmp_lt0000_cy<5>
                                                       Mcompar_E_cmp_lt0000_cy<4>
                                                       Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X35Y80.CIN     net (fanout=1)        0.000   Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X35Y80.COUT    Tbyp                  0.118   Mcompar_E_cmp_lt0000_cy<7>
                                                       Mcompar_E_cmp_lt0000_cy<6>
                                                       Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X34Y81.SR      net (fanout=1)        1.299   Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X34Y81.CLK     Tsrck                 0.910   E_OBUF1
                                                       E
    -------------------------------------------------  ---------------------------
    Total                                      8.305ns (4.762ns logic, 3.543ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_2 (FF)
  Destination:          E (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.295ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_2 to E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y76.YQ      Tcko                  0.652   cuenta<3>
                                                       cuenta_2
    SLICE_X33Y76.F1      net (fanout=1)        0.497   cuenta<2>
    SLICE_X33Y76.COUT    Topcyf                1.162   cuenta_addsub0000<2>
                                                       cuenta<2>_rt
                                                       Madd_cuenta_addsub0000_cy<2>
                                                       Madd_cuenta_addsub0000_cy<3>
    SLICE_X33Y77.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<3>
    SLICE_X33Y77.COUT    Tbyp                  0.118   cuenta_addsub0000<4>
                                                       Madd_cuenta_addsub0000_cy<4>
                                                       Madd_cuenta_addsub0000_cy<5>
    SLICE_X33Y78.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<5>
    SLICE_X33Y78.COUT    Tbyp                  0.118   cuenta_addsub0000<6>
                                                       Madd_cuenta_addsub0000_cy<6>
                                                       Madd_cuenta_addsub0000_cy<7>
    SLICE_X33Y79.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<7>
    SLICE_X33Y79.COUT    Tbyp                  0.118   cuenta_addsub0000<8>
                                                       Madd_cuenta_addsub0000_cy<8>
                                                       Madd_cuenta_addsub0000_cy<9>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<9>
    SLICE_X33Y80.Y       Tciny                 0.869   cuenta_addsub0000<10>
                                                       Madd_cuenta_addsub0000_cy<10>
                                                       Madd_cuenta_addsub0000_xor<11>
    SLICE_X34Y80.F4      net (fanout=2)        0.331   cuenta_addsub0000<11>
    SLICE_X34Y80.X       Tilo                  0.759   N3
                                                       Mcompar_E_cmp_lt0000_lut<5>_SW0
    SLICE_X35Y79.G3      net (fanout=1)        0.343   N3
    SLICE_X35Y79.COUT    Topcyg                1.001   Mcompar_E_cmp_lt0000_cy<5>
                                                       Mcompar_E_cmp_lt0000_lut<5>
                                                       Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X35Y80.CIN     net (fanout=1)        0.000   Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X35Y80.COUT    Tbyp                  0.118   Mcompar_E_cmp_lt0000_cy<7>
                                                       Mcompar_E_cmp_lt0000_cy<6>
                                                       Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X34Y81.SR      net (fanout=1)        1.299   Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X34Y81.CLK     Tsrck                 0.910   E_OBUF1
                                                       E
    -------------------------------------------------  ---------------------------
    Total                                      8.295ns (5.825ns logic, 2.470ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Paths for end point cuenta_5 (SLICE_X32Y77.G2), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_5 (FF)
  Destination:          cuenta_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.779ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_5 to cuenta_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y77.YQ      Tcko                  0.652   cuenta<5>
                                                       cuenta_5
    SLICE_X31Y79.F1      net (fanout=2)        0.568   cuenta<5>
    SLICE_X31Y79.COUT    Topcyf                1.162   Mcompar_cuenta_cmp_lt0000_cy<1>
                                                       cuenta<5>_rt
                                                       Mcompar_cuenta_cmp_lt0000_cy<0>
                                                       Mcompar_cuenta_cmp_lt0000_cy<1>
    SLICE_X31Y80.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<1>
    SLICE_X31Y80.COUT    Tbyp                  0.118   Mcompar_cuenta_cmp_lt0000_cy<3>
                                                       Mcompar_cuenta_cmp_lt0000_cy<2>
                                                       Mcompar_cuenta_cmp_lt0000_cy<3>
    SLICE_X31Y81.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<3>
    SLICE_X31Y81.COUT    Tbyp                  0.118   Mcompar_cuenta_cmp_lt0000_cy<5>
                                                       Mcompar_cuenta_cmp_lt0000_cy<4>
                                                       Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X31Y82.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X31Y82.XB      Tcinxb                0.404   Mcompar_cuenta_cmp_lt0000_cy<6>
                                                       Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X32Y77.G2      net (fanout=23)       1.865   Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X32Y77.CLK     Tgck                  0.892   cuenta<5>
                                                       cuenta_mux0000<5>1
                                                       cuenta_5
    -------------------------------------------------  ---------------------------
    Total                                      5.779ns (3.346ns logic, 2.433ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_13 (FF)
  Destination:          cuenta_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.734ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.040 - 0.044)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_13 to cuenta_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y81.XQ      Tcko                  0.592   cuenta<13>
                                                       cuenta_13
    SLICE_X31Y81.G2      net (fanout=2)        0.980   cuenta<13>
    SLICE_X31Y81.COUT    Topcyg                1.001   Mcompar_cuenta_cmp_lt0000_cy<5>
                                                       Mcompar_cuenta_cmp_lt0000_lut<5>
                                                       Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X31Y82.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X31Y82.XB      Tcinxb                0.404   Mcompar_cuenta_cmp_lt0000_cy<6>
                                                       Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X32Y77.G2      net (fanout=23)       1.865   Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X32Y77.CLK     Tgck                  0.892   cuenta<5>
                                                       cuenta_mux0000<5>1
                                                       cuenta_5
    -------------------------------------------------  ---------------------------
    Total                                      5.734ns (2.889ns logic, 2.845ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_6 (FF)
  Destination:          cuenta_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.696ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.125 - 0.127)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_6 to cuenta_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y78.XQ      Tcko                  0.591   cuenta<6>
                                                       cuenta_6
    SLICE_X31Y79.G4      net (fanout=2)        0.707   cuenta<6>
    SLICE_X31Y79.COUT    Topcyg                1.001   Mcompar_cuenta_cmp_lt0000_cy<1>
                                                       Mcompar_cuenta_cmp_lt0000_lut<1>_INV_0
                                                       Mcompar_cuenta_cmp_lt0000_cy<1>
    SLICE_X31Y80.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<1>
    SLICE_X31Y80.COUT    Tbyp                  0.118   Mcompar_cuenta_cmp_lt0000_cy<3>
                                                       Mcompar_cuenta_cmp_lt0000_cy<2>
                                                       Mcompar_cuenta_cmp_lt0000_cy<3>
    SLICE_X31Y81.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<3>
    SLICE_X31Y81.COUT    Tbyp                  0.118   Mcompar_cuenta_cmp_lt0000_cy<5>
                                                       Mcompar_cuenta_cmp_lt0000_cy<4>
                                                       Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X31Y82.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X31Y82.XB      Tcinxb                0.404   Mcompar_cuenta_cmp_lt0000_cy<6>
                                                       Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X32Y77.G2      net (fanout=23)       1.865   Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X32Y77.CLK     Tgck                  0.892   cuenta<5>
                                                       cuenta_mux0000<5>1
                                                       cuenta_5
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (3.124ns logic, 2.572ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point cuenta_6 (SLICE_X35Y78.F4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_5 (FF)
  Destination:          cuenta_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.535ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_5 to cuenta_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y77.YQ      Tcko                  0.652   cuenta<5>
                                                       cuenta_5
    SLICE_X31Y79.F1      net (fanout=2)        0.568   cuenta<5>
    SLICE_X31Y79.COUT    Topcyf                1.162   Mcompar_cuenta_cmp_lt0000_cy<1>
                                                       cuenta<5>_rt
                                                       Mcompar_cuenta_cmp_lt0000_cy<0>
                                                       Mcompar_cuenta_cmp_lt0000_cy<1>
    SLICE_X31Y80.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<1>
    SLICE_X31Y80.COUT    Tbyp                  0.118   Mcompar_cuenta_cmp_lt0000_cy<3>
                                                       Mcompar_cuenta_cmp_lt0000_cy<2>
                                                       Mcompar_cuenta_cmp_lt0000_cy<3>
    SLICE_X31Y81.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<3>
    SLICE_X31Y81.COUT    Tbyp                  0.118   Mcompar_cuenta_cmp_lt0000_cy<5>
                                                       Mcompar_cuenta_cmp_lt0000_cy<4>
                                                       Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X31Y82.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X31Y82.XB      Tcinxb                0.404   Mcompar_cuenta_cmp_lt0000_cy<6>
                                                       Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X35Y78.F4      net (fanout=23)       1.676   Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X35Y78.CLK     Tfck                  0.837   cuenta<6>
                                                       cuenta_mux0000<6>1
                                                       cuenta_6
    -------------------------------------------------  ---------------------------
    Total                                      5.535ns (3.291ns logic, 2.244ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_13 (FF)
  Destination:          cuenta_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.490ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.127 - 0.129)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_13 to cuenta_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y81.XQ      Tcko                  0.592   cuenta<13>
                                                       cuenta_13
    SLICE_X31Y81.G2      net (fanout=2)        0.980   cuenta<13>
    SLICE_X31Y81.COUT    Topcyg                1.001   Mcompar_cuenta_cmp_lt0000_cy<5>
                                                       Mcompar_cuenta_cmp_lt0000_lut<5>
                                                       Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X31Y82.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X31Y82.XB      Tcinxb                0.404   Mcompar_cuenta_cmp_lt0000_cy<6>
                                                       Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X35Y78.F4      net (fanout=23)       1.676   Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X35Y78.CLK     Tfck                  0.837   cuenta<6>
                                                       cuenta_mux0000<6>1
                                                       cuenta_6
    -------------------------------------------------  ---------------------------
    Total                                      5.490ns (2.834ns logic, 2.656ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cuenta_6 (FF)
  Destination:          cuenta_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.452ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cuenta_6 to cuenta_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y78.XQ      Tcko                  0.591   cuenta<6>
                                                       cuenta_6
    SLICE_X31Y79.G4      net (fanout=2)        0.707   cuenta<6>
    SLICE_X31Y79.COUT    Topcyg                1.001   Mcompar_cuenta_cmp_lt0000_cy<1>
                                                       Mcompar_cuenta_cmp_lt0000_lut<1>_INV_0
                                                       Mcompar_cuenta_cmp_lt0000_cy<1>
    SLICE_X31Y80.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<1>
    SLICE_X31Y80.COUT    Tbyp                  0.118   Mcompar_cuenta_cmp_lt0000_cy<3>
                                                       Mcompar_cuenta_cmp_lt0000_cy<2>
                                                       Mcompar_cuenta_cmp_lt0000_cy<3>
    SLICE_X31Y81.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<3>
    SLICE_X31Y81.COUT    Tbyp                  0.118   Mcompar_cuenta_cmp_lt0000_cy<5>
                                                       Mcompar_cuenta_cmp_lt0000_cy<4>
                                                       Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X31Y82.CIN     net (fanout=1)        0.000   Mcompar_cuenta_cmp_lt0000_cy<5>
    SLICE_X31Y82.XB      Tcinxb                0.404   Mcompar_cuenta_cmp_lt0000_cy<6>
                                                       Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X35Y78.F4      net (fanout=23)       1.676   Mcompar_cuenta_cmp_lt0000_cy<6>
    SLICE_X35Y78.CLK     Tfck                  0.837   cuenta<6>
                                                       cuenta_mux0000<6>1
                                                       cuenta_6
    -------------------------------------------------  ---------------------------
    Total                                      5.452ns (3.069ns logic, 2.383ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cuenta_12 (SLICE_X32Y81.G4), 13 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_12 (FF)
  Destination:          cuenta_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cuenta_12 to cuenta_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y81.YQ      Tcko                  0.522   cuenta<13>
                                                       cuenta_12
    SLICE_X33Y81.F4      net (fanout=2)        0.333   cuenta<12>
    SLICE_X33Y81.X       Topx                  0.848   cuenta_addsub0000<12>
                                                       cuenta<12>_rt
                                                       Madd_cuenta_addsub0000_xor<12>
    SLICE_X32Y81.G4      net (fanout=2)        0.081   cuenta_addsub0000<12>
    SLICE_X32Y81.CLK     Tckg        (-Th)    -0.560   cuenta<13>
                                                       cuenta_mux0000<12>1
                                                       cuenta_12
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (1.930ns logic, 0.414ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_9 (FF)
  Destination:          cuenta_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.751ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.005 - 0.003)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cuenta_9 to cuenta_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y78.XQ      Tcko                  0.474   cuenta<9>
                                                       cuenta_9
    SLICE_X33Y79.G3      net (fanout=2)        0.371   cuenta<9>
    SLICE_X33Y79.COUT    Topcyg                0.801   cuenta_addsub0000<8>
                                                       cuenta<9>_rt
                                                       Madd_cuenta_addsub0000_cy<9>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<9>
    SLICE_X33Y80.COUT    Tbyp                  0.094   cuenta_addsub0000<10>
                                                       Madd_cuenta_addsub0000_cy<10>
                                                       Madd_cuenta_addsub0000_cy<11>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<11>
    SLICE_X33Y81.X       Tcinx                 0.370   cuenta_addsub0000<12>
                                                       Madd_cuenta_addsub0000_xor<12>
    SLICE_X32Y81.G4      net (fanout=2)        0.081   cuenta_addsub0000<12>
    SLICE_X32Y81.CLK     Tckg        (-Th)    -0.560   cuenta<13>
                                                       cuenta_mux0000<12>1
                                                       cuenta_12
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (2.299ns logic, 0.452ns route)
                                                       (83.6% logic, 16.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_11 (FF)
  Destination:          cuenta_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.761ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cuenta_11 to cuenta_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y81.XQ      Tcko                  0.474   cuenta<11>
                                                       cuenta_11
    SLICE_X33Y80.G1      net (fanout=2)        0.475   cuenta<11>
    SLICE_X33Y80.COUT    Topcyg                0.801   cuenta_addsub0000<10>
                                                       cuenta<11>_rt
                                                       Madd_cuenta_addsub0000_cy<11>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<11>
    SLICE_X33Y81.X       Tcinx                 0.370   cuenta_addsub0000<12>
                                                       Madd_cuenta_addsub0000_xor<12>
    SLICE_X32Y81.G4      net (fanout=2)        0.081   cuenta_addsub0000<12>
    SLICE_X32Y81.CLK     Tckg        (-Th)    -0.560   cuenta<13>
                                                       cuenta_mux0000<12>1
                                                       cuenta_12
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (2.205ns logic, 0.556ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point cuenta_2 (SLICE_X32Y76.G3), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.345ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_2 (FF)
  Destination:          cuenta_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.345ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cuenta_2 to cuenta_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y76.YQ      Tcko                  0.522   cuenta<3>
                                                       cuenta_2
    SLICE_X33Y76.F1      net (fanout=1)        0.398   cuenta<2>
    SLICE_X33Y76.X       Topx                  0.848   cuenta_addsub0000<2>
                                                       cuenta<2>_rt
                                                       Madd_cuenta_addsub0000_xor<2>
    SLICE_X32Y76.G3      net (fanout=1)        0.017   cuenta_addsub0000<2>
    SLICE_X32Y76.CLK     Tckg        (-Th)    -0.560   cuenta<3>
                                                       cuenta_mux0000<2>1
                                                       cuenta_2
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (1.930ns logic, 0.415ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_1 (FF)
  Destination:          cuenta_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.567ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cuenta_1 to cuenta_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y75.XQ      Tcko                  0.474   cuenta<1>
                                                       cuenta_1
    SLICE_X33Y75.G2      net (fanout=1)        0.345   cuenta<1>
    SLICE_X33Y75.COUT    Topcyg                0.801   cuenta_addsub0000<0>
                                                       cuenta<1>_rt
                                                       Madd_cuenta_addsub0000_cy<1>
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<1>
    SLICE_X33Y76.X       Tcinx                 0.370   cuenta_addsub0000<2>
                                                       Madd_cuenta_addsub0000_xor<2>
    SLICE_X32Y76.G3      net (fanout=1)        0.017   cuenta_addsub0000<2>
    SLICE_X32Y76.CLK     Tckg        (-Th)    -0.560   cuenta<3>
                                                       cuenta_mux0000<2>1
                                                       cuenta_2
    -------------------------------------------------  ---------------------------
    Total                                      2.567ns (2.205ns logic, 0.362ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_0 (FF)
  Destination:          cuenta_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.797ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cuenta_0 to cuenta_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y75.YQ      Tcko                  0.522   cuenta<1>
                                                       cuenta_0
    SLICE_X33Y75.F1      net (fanout=1)        0.398   cuenta<0>
    SLICE_X33Y75.COUT    Topcyf                0.930   cuenta_addsub0000<0>
                                                       Madd_cuenta_addsub0000_lut<0>_INV_0
                                                       Madd_cuenta_addsub0000_cy<0>
                                                       Madd_cuenta_addsub0000_cy<1>
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<1>
    SLICE_X33Y76.X       Tcinx                 0.370   cuenta_addsub0000<2>
                                                       Madd_cuenta_addsub0000_xor<2>
    SLICE_X32Y76.G3      net (fanout=1)        0.017   cuenta_addsub0000<2>
    SLICE_X32Y76.CLK     Tckg        (-Th)    -0.560   cuenta<3>
                                                       cuenta_mux0000<2>1
                                                       cuenta_2
    -------------------------------------------------  ---------------------------
    Total                                      2.797ns (2.382ns logic, 0.415ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------

Paths for end point cuenta_3 (SLICE_X32Y76.F2), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_3 (FF)
  Destination:          cuenta_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.366ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cuenta_3 to cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y76.XQ      Tcko                  0.474   cuenta<3>
                                                       cuenta_3
    SLICE_X33Y76.G4      net (fanout=1)        0.289   cuenta<3>
    SLICE_X33Y76.Y       Topgy                 0.985   cuenta_addsub0000<2>
                                                       cuenta<3>_rt
                                                       Madd_cuenta_addsub0000_xor<3>
    SLICE_X32Y76.F2      net (fanout=1)        0.058   cuenta_addsub0000<3>
    SLICE_X32Y76.CLK     Tckf        (-Th)    -0.560   cuenta<3>
                                                       cuenta_mux0000<3>1
                                                       cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      2.366ns (2.019ns logic, 0.347ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_2 (FF)
  Destination:          cuenta_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.851ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cuenta_2 to cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y76.YQ      Tcko                  0.522   cuenta<3>
                                                       cuenta_2
    SLICE_X33Y76.F1      net (fanout=1)        0.398   cuenta<2>
    SLICE_X33Y76.Y       Topy                  1.313   cuenta_addsub0000<2>
                                                       cuenta<2>_rt
                                                       Madd_cuenta_addsub0000_cy<2>
                                                       Madd_cuenta_addsub0000_xor<3>
    SLICE_X32Y76.F2      net (fanout=1)        0.058   cuenta_addsub0000<3>
    SLICE_X32Y76.CLK     Tckf        (-Th)    -0.560   cuenta<3>
                                                       cuenta_mux0000<3>1
                                                       cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      2.851ns (2.395ns logic, 0.456ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cuenta_1 (FF)
  Destination:          cuenta_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cuenta_1 to cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y75.XQ      Tcko                  0.474   cuenta<1>
                                                       cuenta_1
    SLICE_X33Y75.G2      net (fanout=1)        0.345   cuenta<1>
    SLICE_X33Y75.COUT    Topcyg                0.801   cuenta_addsub0000<0>
                                                       cuenta<1>_rt
                                                       Madd_cuenta_addsub0000_cy<1>
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   Madd_cuenta_addsub0000_cy<1>
    SLICE_X33Y76.Y       Tciny                 0.695   cuenta_addsub0000<2>
                                                       Madd_cuenta_addsub0000_cy<2>
                                                       Madd_cuenta_addsub0000_xor<3>
    SLICE_X32Y76.F2      net (fanout=1)        0.058   cuenta_addsub0000<3>
    SLICE_X32Y76.CLK     Tckf        (-Th)    -0.560   cuenta<3>
                                                       cuenta_mux0000<3>1
                                                       cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      2.933ns (2.530ns logic, 0.403ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: cuenta<11>/CLK
  Logical resource: cuenta_11/CK
  Location pin: SLICE_X30Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: cuenta<11>/CLK
  Logical resource: cuenta_11/CK
  Location pin: SLICE_X30Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: cuenta<11>/CLK
  Logical resource: cuenta_11/CK
  Location pin: SLICE_X30Y81.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.413|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 596 paths, 0 nets, and 108 connections

Design statistics:
   Minimum period:   8.413ns{1}   (Maximum frequency: 118.864MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 17 11:23:36 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



