TimeQuest Timing Analyzer report for Uni_Projektas
Tue Jan 17 18:40:43 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Setup: 'Clock_divider:clock_divider1|clock_out'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Hold: 'Clock_divider:clock_divider1|clock_out'
 15. Slow Model Minimum Pulse Width: 'CLK'
 16. Slow Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLK'
 27. Fast Model Setup: 'Clock_divider:clock_divider1|clock_out'
 28. Fast Model Hold: 'CLK'
 29. Fast Model Hold: 'Clock_divider:clock_divider1|clock_out'
 30. Fast Model Minimum Pulse Width: 'CLK'
 31. Fast Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                         ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; Clock Name                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                    ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; CLK                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                    ;
; Clock_divider:clock_divider1|clock_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock_divider:clock_divider1|clock_out } ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+


+------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                      ;
+------------+-----------------+----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                             ; Note ;
+------------+-----------------+----------------------------------------+------+
; 36.09 MHz  ; 36.09 MHz       ; CLK                                    ;      ;
; 155.88 MHz ; 155.88 MHz      ; Clock_divider:clock_divider1|clock_out ;      ;
+------------+-----------------+----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+----------------------------------------+---------+---------------+
; Clock                                  ; Slack   ; End Point TNS ;
+----------------------------------------+---------+---------------+
; CLK                                    ; -26.706 ; -15498.711    ;
; Clock_divider:clock_divider1|clock_out ; -5.415  ; -1098.686     ;
+----------------------------------------+---------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; CLK                                    ; 0.499 ; 0.000         ;
; Clock_divider:clock_divider1|clock_out ; 0.499 ; 0.000         ;
+----------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLK                                    ; -2.567 ; -10123.249    ;
; Clock_divider:clock_divider1|clock_out ; -0.742 ; -857.752      ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                     ;
+---------+---------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                   ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -26.706 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 27.738     ;
; -26.581 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 27.522     ;
; -26.571 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 27.603     ;
; -26.446 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 27.387     ;
; -26.381 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 27.413     ;
; -26.256 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 27.197     ;
; -26.192 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.086     ; 27.146     ;
; -26.137 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 27.079     ;
; -26.092 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 27.038     ;
; -26.091 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 27.123     ;
; -26.082 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 27.023     ;
; -26.065 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][2]                                            ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 27.080     ;
; -26.057 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.086     ; 27.011     ;
; -26.005 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 27.037     ;
; -26.002 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.944     ;
; -25.966 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.907     ;
; -25.957 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 26.903     ;
; -25.955 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.915     ;
; -25.947 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.888     ;
; -25.937 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.879     ;
; -25.930 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][2]                                            ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 26.945     ;
; -25.919 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 26.951     ;
; -25.915 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 26.859     ;
; -25.880 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.821     ;
; -25.878 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[83]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 26.824     ;
; -25.867 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.086     ; 26.821     ;
; -25.848 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.789     ;
; -25.831 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[13] ; CLK          ; CLK         ; 1.000        ; -0.008     ; 26.863     ;
; -25.820 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.780     ;
; -25.812 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.754     ;
; -25.806 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][0]                                            ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.015     ; 26.831     ;
; -25.803 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.763     ;
; -25.802 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.744     ;
; -25.794 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.735     ;
; -25.780 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 26.724     ;
; -25.767 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 26.713     ;
; -25.763 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.723     ;
; -25.757 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.698     ;
; -25.744 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.685     ;
; -25.743 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[83]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 26.689     ;
; -25.740 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][2]                                            ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 26.755     ;
; -25.736 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[102] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.696     ;
; -25.713 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.673     ;
; -25.713 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.654     ;
; -25.706 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[13] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.647     ;
; -25.687 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[98]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.647     ;
; -25.685 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.627     ;
; -25.684 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[31]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.625     ;
; -25.678 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.106     ; 26.612     ;
; -25.671 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][0]                                            ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.015     ; 26.696     ;
; -25.668 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.628     ;
; -25.654 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.595     ;
; -25.651 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 26.595     ;
; -25.645 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[90]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.587     ;
; -25.638 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[73]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 26.578     ;
; -25.630 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.590     ;
; -25.628 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.588     ;
; -25.622 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|temp_int[18]   ; CLK          ; CLK         ; 1.000        ; -0.007     ; 26.655     ;
; -25.612 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.554     ;
; -25.609 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.550     ;
; -25.601 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[102] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.561     ;
; -25.590 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 26.534     ;
; -25.586 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.086     ; 26.540     ;
; -25.578 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.538     ;
; -25.577 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|temp_int[19]   ; CLK          ; CLK         ; 1.000        ; -0.007     ; 26.610     ;
; -25.577 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.086     ; 26.531     ;
; -25.570 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[91]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.512     ;
; -25.554 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.495     ;
; -25.553 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[83]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 26.499     ;
; -25.552 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[98]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.512     ;
; -25.550 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.492     ;
; -25.549 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[31]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.490     ;
; -25.543 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.106     ; 26.477     ;
; -25.523 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.464     ;
; -25.522 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.464     ;
; -25.519 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.460     ;
; -25.516 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.096     ; 26.460     ;
; -25.510 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[90]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.452     ;
; -25.503 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[73]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.100     ; 26.443     ;
; -25.497 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|temp_int[18]   ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.439     ;
; -25.491 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.086     ; 26.445     ;
; -25.484 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 26.430     ;
; -25.481 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][0]                                            ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.015     ; 26.506     ;
; -25.478 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]   ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.438     ;
; -25.477 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 26.423     ;
; -25.467 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.408     ;
; -25.452 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|temp_int[19]   ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.394     ;
; -25.451 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.086     ; 26.405     ;
; -25.450 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][2]                                            ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 26.465     ;
; -25.441 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[97]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.401     ;
; -25.440 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|temp_int[17]   ; CLK          ; CLK         ; 1.000        ; -0.007     ; 26.473     ;
; -25.438 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.398     ;
; -25.437 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 26.383     ;
; -25.436 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.378     ;
; -25.435 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[91]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.377     ;
; -25.431 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.094     ; 26.377     ;
; -25.419 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.360     ;
; -25.419 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.099     ; 26.360     ;
; -25.416 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[103] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 26.358     ;
; -25.411 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[102] ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 26.371     ;
+---------+---------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                          ;
+--------+--------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                  ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.415 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.462      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.379 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.416      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.377 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.424      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.375 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.415      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.277 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 6.317      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.229 ; ADC_Manager:ADC_Manager1|counter[10] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.007      ; 6.276      ;
; -5.208 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.245      ;
; -5.208 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.245      ;
; -5.208 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.245      ;
; -5.208 ; ADC_Manager:ADC_Manager1|counter[29] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.003     ; 6.245      ;
+--------+--------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                              ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; 0.499 ; ADC_Manager:ADC_Manager1|readDataFromRam             ; ADC_Manager:ADC_Manager1|readDataFromRam                                                                             ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[2]              ; Clock_divider:clock_divider1|counter[2]                                                                              ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[0]              ; Clock_divider:clock_divider1|counter[0]                                                                              ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0] ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                 ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3] ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                 ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1] ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                 ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2] ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                 ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|check_corr                  ; ADC_Manager:ADC_Manager1|check_corr                                                                                  ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|preambule_found             ; ADC_Manager:ADC_Manager1|preambule_found                                                                             ; CLK                                    ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.502 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[82]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg3   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.320      ;
; 0.502 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[74]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg1   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.320      ;
; 0.504 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[49]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.549      ; 1.320      ;
; 0.504 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[119]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg8  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.549      ; 1.320      ;
; 0.508 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[127]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~portb_datain_reg1  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.549      ; 1.324      ;
; 0.509 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[125]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg8    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.324      ;
; 0.512 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[100]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.330      ;
; 0.513 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[92]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg4   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.549      ; 1.329      ;
; 0.514 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[81]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.332      ;
; 0.514 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[42]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.332      ;
; 0.514 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[101]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.332      ;
; 0.516 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[48]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.549      ; 1.332      ;
; 0.517 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[46]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.332      ;
; 0.517 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[107]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.332      ;
; 0.517 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[106]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.332      ;
; 0.517 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[89]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.332      ;
; 0.517 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[12]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg5    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.332      ;
; 0.517 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[3]        ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg3    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.332      ;
; 0.517 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[1]        ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg1    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.332      ;
; 0.517 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[52]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg10   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.332      ;
; 0.519 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[30]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.337      ;
; 0.519 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[26]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.337      ;
; 0.520 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[62]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.549      ; 1.336      ;
; 0.520 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[38]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg15  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.549      ; 1.336      ;
; 0.520 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[84]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.338      ;
; 0.521 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[110]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.336      ;
; 0.521 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[105]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.336      ;
; 0.521 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[35]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg4   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.336      ;
; 0.521 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[83]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg4   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.339      ;
; 0.521 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[70]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.336      ;
; 0.522 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[39]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg8   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.337      ;
; 0.522 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[116]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg5  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.549      ; 1.338      ;
; 0.523 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[108]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg14  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.338      ;
; 0.523 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[107]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg4    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.338      ;
; 0.523 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[24]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.341      ;
; 0.523 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[18]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.341      ;
; 0.523 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[17]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg9   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.341      ;
; 0.523 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[73]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.341      ;
; 0.524 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[91]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19~portb_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.342      ;
; 0.524 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[54]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg12   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.339      ;
; 0.524 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[51]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg9    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.339      ;
; 0.524 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[1]        ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.339      ;
; 0.525 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[77]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~porta_datain_reg15   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.316      ;
; 0.525 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[115]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.549      ; 1.341      ;
; 0.525 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[94]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.549      ; 1.341      ;
; 0.526 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[116]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg14  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.341      ;
; 0.526 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[113]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.341      ;
; 0.526 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[45]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.341      ;
; 0.526 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[109]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg15  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.341      ;
; 0.526 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[99]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.341      ;
; 0.526 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[90]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.341      ;
; 0.526 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[30]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.341      ;
; 0.526 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[124]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg7    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.341      ;
; 0.526 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[117]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~porta_datain_reg6  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.525      ; 1.318      ;
; 0.526 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[109]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg6    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.341      ;
; 0.526 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[33]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~porta_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.525      ; 1.318      ;
; 0.526 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[14]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.341      ;
; 0.526 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[2]        ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.341      ;
; 0.526 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[71]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg8   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.341      ;
; 0.527 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[62]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.342      ;
; 0.527 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[53]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg11   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.318      ;
; 0.527 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[28]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg14  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.345      ;
; 0.527 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[27]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.345      ;
; 0.527 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[19]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.345      ;
; 0.527 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[99]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.345      ;
; 0.527 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[96]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.551      ; 1.345      ;
; 0.530 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[13]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg6    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.345      ;
; 0.530 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[47]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg17  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.549      ; 1.346      ;
; 0.530 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[34]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.549      ; 1.346      ;
; 0.530 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[15]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg17  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.345      ;
; 0.531 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[41]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.346      ;
; 0.531 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[98]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.346      ;
; 0.534 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[108]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg5    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.325      ;
; 0.535 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[5]        ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg0    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.350      ;
; 0.535 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[111]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg8    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.326      ;
; 0.535 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[95]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.549      ; 1.351      ;
; 0.536 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[120]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg3    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.351      ;
; 0.536 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[70]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~porta_datain_reg2  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.525      ; 1.328      ;
; 0.536 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[45]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg14  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.527      ; 1.330      ;
; 0.536 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[99]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.527      ; 1.330      ;
; 0.537 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[53]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.328      ;
; 0.537 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[111]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg17  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.328      ;
; 0.537 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[18]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.328      ;
; 0.538 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[123]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg6    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.548      ; 1.353      ;
; 0.538 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[127]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~porta_datain_reg1  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.525      ; 1.330      ;
; 0.538 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[116]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~porta_datain_reg5  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.525      ; 1.330      ;
; 0.538 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[73]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~porta_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.527      ; 1.332      ;
; 0.539 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[62]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.330      ;
; 0.539 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[117]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg15  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.330      ;
; 0.539 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[42]       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg3   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.330      ;
; 0.539 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[110]      ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.524      ; 1.330      ;
+-------+------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                         ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[0]                                                     ; ADC_Manager:ADC_Manager1|data_counts[0]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_done                                                          ; ADC_Manager:ADC_Manager1|data_done              ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|preambule_delay_done                                               ; ADC_Manager:ADC_Manager1|preambule_delay_done   ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.805      ;
; 0.753 ; ADC_Manager:ADC_Manager1|counter[31]                                                        ; ADC_Manager:ADC_Manager1|counter[31]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                    ; ADC_Manager:ADC_Manager1|data_counts[31]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.059      ;
; 1.163 ; ADC_Manager:ADC_Manager1|counter[18]                                                        ; ADC_Manager:ADC_Manager1|counter[18]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.469      ;
; 1.166 ; ADC_Manager:ADC_Manager1|counter[1]                                                         ; ADC_Manager:ADC_Manager1|counter[1]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.472      ;
; 1.166 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                    ; ADC_Manager:ADC_Manager1|data_counts[16]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; ADC_Manager:ADC_Manager1|counter[0]                                                         ; ADC_Manager:ADC_Manager1|counter[0]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.473      ;
; 1.171 ; ADC_Manager:ADC_Manager1|counter[16]                                                        ; ADC_Manager:ADC_Manager1|counter[16]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; ADC_Manager:ADC_Manager1|counter[17]                                                        ; ADC_Manager:ADC_Manager1|counter[17]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; ADC_Manager:ADC_Manager1|counter[25]                                                        ; ADC_Manager:ADC_Manager1|counter[25]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.477      ;
; 1.175 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                    ; ADC_Manager:ADC_Manager1|data_counts[17]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; ADC_Manager:ADC_Manager1|counter[2]                                                         ; ADC_Manager:ADC_Manager1|counter[2]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[1]                                                     ; ADC_Manager:ADC_Manager1|data_counts[1]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                     ; ADC_Manager:ADC_Manager1|data_counts[2]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                     ; ADC_Manager:ADC_Manager1|data_counts[9]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                    ; ADC_Manager:ADC_Manager1|data_counts[18]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                    ; ADC_Manager:ADC_Manager1|data_counts[25]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[4]                                                         ; ADC_Manager:ADC_Manager1|counter[4]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[7]                                                         ; ADC_Manager:ADC_Manager1|counter[7]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[13]                                                        ; ADC_Manager:ADC_Manager1|counter[13]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[14]                                                        ; ADC_Manager:ADC_Manager1|counter[14]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[15]                                                        ; ADC_Manager:ADC_Manager1|counter[15]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[29]                                                        ; ADC_Manager:ADC_Manager1|counter[29]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|counter[30]                                                        ; ADC_Manager:ADC_Manager1|counter[30]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                     ; ADC_Manager:ADC_Manager1|data_counts[4]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                     ; ADC_Manager:ADC_Manager1|data_counts[7]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                    ; ADC_Manager:ADC_Manager1|data_counts[11]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                    ; ADC_Manager:ADC_Manager1|data_counts[13]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                    ; ADC_Manager:ADC_Manager1|data_counts[14]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                    ; ADC_Manager:ADC_Manager1|data_counts[15]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                    ; ADC_Manager:ADC_Manager1|data_counts[20]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                    ; ADC_Manager:ADC_Manager1|data_counts[23]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                    ; ADC_Manager:ADC_Manager1|data_counts[27]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                    ; ADC_Manager:ADC_Manager1|data_counts[29]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                    ; ADC_Manager:ADC_Manager1|data_counts[30]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.483      ;
; 1.213 ; ADC_Manager:ADC_Manager1|counter[12]                                                        ; ADC_Manager:ADC_Manager1|counter[12]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.519      ;
; 1.213 ; ADC_Manager:ADC_Manager1|counter[19]                                                        ; ADC_Manager:ADC_Manager1|counter[19]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.519      ;
; 1.213 ; ADC_Manager:ADC_Manager1|counter[28]                                                        ; ADC_Manager:ADC_Manager1|counter[28]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.519      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[3]                                                     ; ADC_Manager:ADC_Manager1|data_counts[3]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[8]                                                     ; ADC_Manager:ADC_Manager1|data_counts[8]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[10]                                                    ; ADC_Manager:ADC_Manager1|data_counts[10]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[19]                                                    ; ADC_Manager:ADC_Manager1|data_counts[19]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[24]                                                    ; ADC_Manager:ADC_Manager1|data_counts[24]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[26]                                                    ; ADC_Manager:ADC_Manager1|data_counts[26]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; ADC_Manager:ADC_Manager1|counter[5]                                                         ; ADC_Manager:ADC_Manager1|counter[5]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|counter[6]                                                         ; ADC_Manager:ADC_Manager1|counter[6]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[5]                                                     ; ADC_Manager:ADC_Manager1|data_counts[5]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[6]                                                     ; ADC_Manager:ADC_Manager1|data_counts[6]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[12]                                                    ; ADC_Manager:ADC_Manager1|data_counts[12]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[21]                                                    ; ADC_Manager:ADC_Manager1|data_counts[21]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[22]                                                    ; ADC_Manager:ADC_Manager1|data_counts[22]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ADC_Manager:ADC_Manager1|data_counts[28]                                                    ; ADC_Manager:ADC_Manager1|data_counts[28]        ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.532      ;
; 1.234 ; ADC_Manager:ADC_Manager1|counter[3]                                                         ; ADC_Manager:ADC_Manager1|counter[3]             ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.540      ;
; 1.424 ; ADC_Manager:ADC_Manager1|data_done                                                          ; ADC_Manager:ADC_Manager1|data_counts[0]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.005      ; 1.735      ;
; 1.436 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[103] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[111] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.511     ; 1.231      ;
; 1.437 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[47]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[55]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.512     ; 1.231      ;
; 1.438 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[31]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[39]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.514     ; 1.230      ;
; 1.443 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[45]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[53]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.514     ; 1.235      ;
; 1.443 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[92]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[100] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.514     ; 1.235      ;
; 1.517 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[62]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[70]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.508     ; 1.315      ;
; 1.517 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[53]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[61]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.505     ; 1.318      ;
; 1.518 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[50]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[58]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.502     ; 1.322      ;
; 1.527 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[34]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.505     ; 1.328      ;
; 1.527 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[112] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.503     ; 1.330      ;
; 1.528 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[114] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[122] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.508     ; 1.326      ;
; 1.530 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[120] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[0]   ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.509     ; 1.327      ;
; 1.530 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[72]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.508     ; 1.328      ;
; 1.530 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[25]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[33]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.514     ; 1.322      ;
; 1.532 ; ADC_Manager:ADC_Manager1|data_counts[0]                                                     ; ADC_Manager:ADC_Manager1|data_counts[1]         ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.002     ; 1.836      ;
; 1.533 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[47]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[55]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.503     ; 1.336      ;
; 1.535 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[2]   ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.505     ; 1.336      ;
; 1.535 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]   ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[14]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.505     ; 1.336      ;
; 1.536 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[58]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[66]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.502     ; 1.340      ;
; 1.536 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[121] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.503     ; 1.339      ;
; 1.537 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[6]   ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.506     ; 1.337      ;
; 1.537 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[90]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[98]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.511     ; 1.332      ;
; 1.538 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[32]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[40]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.509     ; 1.335      ;
; 1.540 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[35]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[43]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.512     ; 1.334      ;
; 1.541 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[67]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[75]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.514     ; 1.333      ;
; 1.541 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[0]   ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.505     ; 1.342      ;
; 1.542 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[60]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[68]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.509     ; 1.339      ;
; 1.542 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[28]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.505     ; 1.343      ;
; 1.542 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]   ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[12]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.505     ; 1.343      ;
; 1.543 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[9]   ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.505     ; 1.344      ;
; 1.545 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[94]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[102] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.510     ; 1.341      ;
; 1.548 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[121] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[1]   ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.509     ; 1.345      ;
; 1.548 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[97]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[105] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.510     ; 1.344      ;
; 1.548 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[104] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.502     ; 1.352      ;
; 1.550 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[95]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[103] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.510     ; 1.346      ;
; 1.551 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[80]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.511     ; 1.346      ;
; 1.551 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[53]  ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[61]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.509     ; 1.348      ;
; 1.594 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[125] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.503     ; 1.397      ;
; 1.599 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[37]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.505     ; 1.400      ;
; 1.600 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[126] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.505     ; 1.401      ;
; 1.610 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[81]  ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[89]  ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.503     ; 1.413      ;
; 1.610 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[109] ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.502     ; 1.414      ;
; 1.617 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[4]   ; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.505     ; 1.418      ;
; 1.642 ; ADC_Manager:ADC_Manager1|counter[18]                                                        ; ADC_Manager:ADC_Manager1|counter[19]            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 1.948      ;
+-------+---------------------------------------------------------------------------------------------+-------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[26]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[26]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[27]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[27]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[28]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[28]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[29]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[29]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[2]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[2]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[30]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[30]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[31]     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[31]     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[3]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[3]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[4]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[4]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[5]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[5]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[6]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[6]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[7]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[7]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[8]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[8]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[9]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[9]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[19] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[19] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[20] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[20] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[21] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[21] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[22] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[22] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[23] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[23] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[24] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[24] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[25] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[25] ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 5.203 ; 5.203 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; 4.919 ; 4.919 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; 5.203 ; 5.203 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; 5.076 ; 5.076 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; 4.924 ; 4.924 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; 4.919 ; 4.919 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; 4.599 ; 4.599 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; 4.633 ; 4.633 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; 0.405 ; 0.405 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; -0.139 ; -0.139 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; -4.653 ; -4.653 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; -4.937 ; -4.937 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; -4.810 ; -4.810 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; -4.658 ; -4.658 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; -4.653 ; -4.653 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; -4.333 ; -4.333 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; -4.367 ; -4.367 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; -0.139 ; -0.139 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 7.239 ; 7.239 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 6.815 ; 6.815 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 6.807 ; 6.807 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 7.238 ; 7.238 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 6.807 ; 6.807 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 7.239 ; 7.239 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 6.809 ; 6.809 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 4.384 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 4.384 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 6.807 ; 6.807 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 6.815 ; 6.815 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 6.807 ; 6.807 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 7.238 ; 7.238 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 6.807 ; 6.807 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 7.239 ; 7.239 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 6.809 ; 6.809 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 4.384 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 4.384 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------+
; Fast Model Setup Summary                                        ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLK                                    ; -6.722 ; -4538.553     ;
; Clock_divider:clock_divider1|clock_out ; -1.123 ; -97.217       ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast Model Hold Summary                                         ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLK                                    ; -0.025 ; -2.256        ;
; Clock_divider:clock_divider1|clock_out ; 0.215  ; 0.000         ;
+----------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLK                                    ; -2.000 ; -7713.380     ;
; Clock_divider:clock_divider1|clock_out ; -0.500 ; -578.000      ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.722 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.742      ;
; -6.703 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.669      ;
; -6.674 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.694      ;
; -6.655 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.621      ;
; -6.580 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.600      ;
; -6.570 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 7.552      ;
; -6.561 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.527      ;
; -6.529 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 7.501      ;
; -6.527 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.493      ;
; -6.522 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 7.504      ;
; -6.508 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 7.482      ;
; -6.500 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.466      ;
; -6.489 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 7.458      ;
; -6.483 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.503      ;
; -6.481 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 7.453      ;
; -6.479 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 7.451      ;
; -6.479 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.445      ;
; -6.464 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.430      ;
; -6.460 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 7.446      ;
; -6.460 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 7.434      ;
; -6.456 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.422      ;
; -6.452 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.418      ;
; -6.448 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.468      ;
; -6.447 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.413      ;
; -6.446 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|temp_int[18]   ; CLK          ; CLK         ; 1.000        ; -0.010     ; 7.468      ;
; -6.441 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 7.410      ;
; -6.431 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 7.403      ;
; -6.429 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.395      ;
; -6.428 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 7.410      ;
; -6.428 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[83]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 7.402      ;
; -6.427 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|temp_int[18]   ; CLK          ; CLK         ; 1.000        ; -0.064     ; 7.395      ;
; -6.421 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 7.393      ;
; -6.417 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[98]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 7.405      ;
; -6.413 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.433      ;
; -6.413 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|temp_int[19]   ; CLK          ; CLK         ; 1.000        ; -0.010     ; 7.435      ;
; -6.412 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 7.398      ;
; -6.408 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.374      ;
; -6.399 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.365      ;
; -6.394 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[14] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.360      ;
; -6.394 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|temp_int[19]   ; CLK          ; CLK         ; 1.000        ; -0.064     ; 7.362      ;
; -6.393 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 7.379      ;
; -6.388 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 7.357      ;
; -6.387 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 7.359      ;
; -6.387 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[91]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 7.359      ;
; -6.385 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.351      ;
; -6.384 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.350      ;
; -6.382 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[90]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 7.354      ;
; -6.380 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 7.366      ;
; -6.380 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[83]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 7.354      ;
; -6.377 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[73]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.064     ; 7.345      ;
; -6.376 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[102] ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 7.364      ;
; -6.374 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|output_int[13] ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.394      ;
; -6.373 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 7.345      ;
; -6.371 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[76]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.064     ; 7.339      ;
; -6.369 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[98]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 7.357      ;
; -6.368 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 7.354      ;
; -6.366 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 7.340      ;
; -6.361 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 7.323      ;
; -6.358 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.324      ;
; -6.356 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|temp_int[17]   ; CLK          ; CLK         ; 1.000        ; -0.010     ; 7.378      ;
; -6.356 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]   ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 7.338      ;
; -6.355 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|output_int[13] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.321      ;
; -6.347 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 7.316      ;
; -6.345 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 7.331      ;
; -6.343 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][2]                                            ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.027     ; 7.348      ;
; -6.340 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 7.309      ;
; -6.339 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[91]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 7.311      ;
; -6.337 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 7.309      ;
; -6.337 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ; Correlation_function:corr_long|temp_int[17]   ; CLK          ; CLK         ; 1.000        ; -0.064     ; 7.305      ;
; -6.336 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.302      ;
; -6.334 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[90]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 7.306      ;
; -6.332 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 7.318      ;
; -6.331 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 7.313      ;
; -6.330 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[31]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.296      ;
; -6.329 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[73]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.064     ; 7.297      ;
; -6.328 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[102] ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 7.316      ;
; -6.323 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[76]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.064     ; 7.291      ;
; -6.322 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[97]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 7.310      ;
; -6.320 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 7.306      ;
; -6.318 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 7.292      ;
; -6.318 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]   ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.046     ; 7.304      ;
; -6.316 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[96]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 7.304      ;
; -6.315 ; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 7.285      ;
; -6.314 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.280      ;
; -6.313 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 7.275      ;
; -6.311 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 7.285      ;
; -6.308 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]   ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 7.290      ;
; -6.305 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.271      ;
; -6.296 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|output_int[15] ; CLK          ; CLK         ; 1.000        ; -0.050     ; 7.278      ;
; -6.295 ; ADC_Manager:ADC_Manager1|c_long_func_input[2][2]                                            ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.027     ; 7.300      ;
; -6.294 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ; Correlation_function:corr_long|temp_int[18]   ; CLK          ; CLK         ; 1.000        ; -0.048     ; 7.278      ;
; -6.293 ; Correlation_function:corr_long|first_part                                                   ; Correlation_function:corr_long|temp_int[15]   ; CLK          ; CLK         ; 1.000        ; -0.012     ; 7.313      ;
; -6.290 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 7.262      ;
; -6.289 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.255      ;
; -6.288 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ; Correlation_function:corr_long|output_int[16] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.254      ;
; -6.286 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[83]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 7.260      ;
; -6.282 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[31]  ; Correlation_function:corr_long|output_int[18] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.248      ;
; -6.281 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ; Correlation_function:corr_long|output_int[19] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 7.247      ;
; -6.279 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.060     ; 7.251      ;
; -6.275 ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[98]  ; Correlation_function:corr_long|output_int[17] ; CLK          ; CLK         ; 1.000        ; -0.044     ; 7.263      ;
+--------+---------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                          ;
+--------+--------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                  ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.123 ; ADC_Manager:ADC_Manager1|counter[0]  ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.001      ; 2.156      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.117 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.149      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.101 ; ADC_Manager:ADC_Manager1|counter[8]  ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.137      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.092 ; ADC_Manager:ADC_Manager1|counter[16] ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; -0.002     ; 2.122      ;
; -1.088 ; ADC_Manager:ADC_Manager1|counter[1]  ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.001      ; 2.121      ;
; -1.086 ; ADC_Manager:ADC_Manager1|counter[0]  ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.001      ; 2.119      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.085 ; ADC_Manager:ADC_Manager1|counter[9]  ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.004      ; 2.121      ;
; -1.058 ; ADC_Manager:ADC_Manager1|counter[2]  ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.001      ; 2.091      ;
; -1.051 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|counter[20]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.001      ; 2.084      ;
; -1.051 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|counter[21]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.001      ; 2.084      ;
; -1.051 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|counter[22]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.001      ; 2.084      ;
; -1.051 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|counter[23]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.001      ; 2.084      ;
; -1.051 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|counter[24]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.001      ; 2.084      ;
; -1.051 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.001      ; 2.084      ;
; -1.051 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|counter[27]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.001      ; 2.084      ;
; -1.051 ; ADC_Manager:ADC_Manager1|counter[1]  ; ADC_Manager:ADC_Manager1|counter[26]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.001      ; 2.084      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[16] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[17] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[18] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[19] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[20] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[21] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[22] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[23] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[24] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[25] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[26] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[27] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[28] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[29] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[30] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.049 ; ADC_Manager:ADC_Manager1|counter[4]  ; ADC_Manager:ADC_Manager1|data_counts[31] ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.000      ; 2.081      ;
; -1.044 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|counter[16]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.002      ; 2.078      ;
; -1.044 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|counter[17]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.002      ; 2.078      ;
; -1.044 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|counter[18]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.002      ; 2.078      ;
; -1.044 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|counter[19]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.002      ; 2.078      ;
; -1.044 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|counter[25]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.002      ; 2.078      ;
; -1.044 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|counter[28]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.002      ; 2.078      ;
; -1.044 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|counter[29]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.002      ; 2.078      ;
; -1.044 ; ADC_Manager:ADC_Manager1|counter[5]  ; ADC_Manager:ADC_Manager1|counter[30]     ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 1.000        ; 0.002      ; 2.078      ;
+--------+--------------------------------------+------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                                                                                              ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -0.025 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[127] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~portb_datain_reg1  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.341      ; 0.454      ;
; -0.024 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[125] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg8    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.454      ;
; -0.024 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[49]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg10 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.453      ;
; -0.024 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[119] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg8  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.453      ;
; -0.024 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[82]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg3   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.453      ;
; -0.024 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[74]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg1   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.453      ;
; -0.023 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[77]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~porta_datain_reg15   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.452      ;
; -0.021 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[12]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg5    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.341      ; 0.458      ;
; -0.021 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[3]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg3    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.341      ; 0.458      ;
; -0.021 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[1]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg1    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.341      ; 0.458      ;
; -0.021 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[117] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~porta_datain_reg6  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.453      ;
; -0.021 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[53]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg11   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.453      ;
; -0.021 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[33]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~porta_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.453      ;
; -0.021 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[100] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.457      ;
; -0.020 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[46]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.458      ;
; -0.020 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[92]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg4   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.457      ;
; -0.020 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[42]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.458      ;
; -0.020 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[101] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.458      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[107] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.458      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[106] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.458      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[89]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.458      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[70]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~porta_datain_reg2  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.457      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[48]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg9  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.458      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[52]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg10   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.458      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[108] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg5    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.455      ;
; -0.019 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[81]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[53]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.457      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[110] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.459      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[105] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.459      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[35]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg4   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.459      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[84]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg14   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[75]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg12   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[15]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg8    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[12]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~porta_datain_reg5    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[127] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a126~porta_datain_reg1  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.338      ; 0.458      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[62]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg16 ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.459      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[111] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg8    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.456      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[38]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg15  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.459      ;
; -0.018 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[70]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.459      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[62]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.461      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[62]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.458      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[117] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg15  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.458      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[42]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg3   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.458      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[111] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg17  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.457      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[39]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg8   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.460      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[18]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.457      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[116] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg5  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.460      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[30]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.460      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[26]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.460      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[84]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.460      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[45]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg14  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.458      ;
; -0.017 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[99]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.458      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[7]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48~porta_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.459      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[109] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg15  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.461      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[108] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~portb_datain_reg14  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.461      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[110] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.458      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[96]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg9   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.458      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[24]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.458      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[88]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg9   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.458      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[91]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a19~portb_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.461      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[116] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~porta_datain_reg5  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.458      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[55]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg13   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.458      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[107] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg4    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.461      ;
; -0.016 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[101] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.459      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[116] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg14  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.463      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[113] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.463      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[114] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.460      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[45]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~portb_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.463      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[41]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32~porta_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.460      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[38]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a24~porta_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.459      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[99]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.459      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[13]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0~portb_datain_reg6    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.341      ; 0.464      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[124] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a5~portb_datain_reg7    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.463      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[54]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg12   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.462      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[51]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg9    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.462      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[52]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~porta_datain_reg10   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.459      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[31]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~porta_datain_reg17  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.459      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[83]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg4   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.462      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[73]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~porta_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.459      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[1]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.462      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[12]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~porta_datain_reg14  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.459      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[69]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~porta_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.459      ;
; -0.015 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[43]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg12  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.460      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[99]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg13  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.463      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[90]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.463      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_2[90]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~porta_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.336      ; 0.460      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[30]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16~portb_datain_reg7   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.463      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[115] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a104~portb_datain_reg4  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.463      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[109] ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a8~portb_datain_reg6    ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.463      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[94]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a88~portb_datain_reg6   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.463      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[24]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a72~portb_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.463      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[18]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg10  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.463      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[17]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg9   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.463      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[73]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a73~portb_datain_reg0   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.463      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[14]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg16  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.463      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_2[2]   ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg11  ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.463      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[71]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56~portb_datain_reg8   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.339      ; 0.463      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[99]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg5   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.464      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_b_1[96]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~portb_datain_reg2   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.340      ; 0.464      ;
; -0.014 ; ADC_ram_shifter:adc_ram_shifter_1|data_a_1[98]  ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a54~porta_datain_reg4   ; Clock_divider:clock_divider1|clock_out ; CLK         ; 0.000        ; 0.337      ; 0.461      ;
+--------+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock_divider:clock_divider1|clock_out'                                                                                                                                                                        ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                       ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.215 ; ADC_Manager:ADC_Manager1|data_counts[0]       ; ADC_Manager:ADC_Manager1|data_counts[0]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_done            ; ADC_Manager:ADC_Manager1|data_done            ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|preambule_delay_done ; ADC_Manager:ADC_Manager1|preambule_delay_done ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; ADC_Manager:ADC_Manager1|counter[31]          ; ADC_Manager:ADC_Manager1|counter[31]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ADC_Manager:ADC_Manager1|data_counts[31]      ; ADC_Manager:ADC_Manager1|data_counts[31]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.395      ;
; 0.355 ; ADC_Manager:ADC_Manager1|counter[0]           ; ADC_Manager:ADC_Manager1|counter[0]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; ADC_Manager:ADC_Manager1|counter[1]           ; ADC_Manager:ADC_Manager1|counter[1]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; ADC_Manager:ADC_Manager1|data_counts[16]      ; ADC_Manager:ADC_Manager1|data_counts[16]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; ADC_Manager:ADC_Manager1|counter[18]          ; ADC_Manager:ADC_Manager1|counter[18]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; ADC_Manager:ADC_Manager1|counter[16]          ; ADC_Manager:ADC_Manager1|counter[16]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; ADC_Manager:ADC_Manager1|counter[17]          ; ADC_Manager:ADC_Manager1|counter[17]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; ADC_Manager:ADC_Manager1|counter[25]          ; ADC_Manager:ADC_Manager1|counter[25]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; ADC_Manager:ADC_Manager1|data_counts[17]      ; ADC_Manager:ADC_Manager1|data_counts[17]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; ADC_Manager:ADC_Manager1|counter[2]           ; ADC_Manager:ADC_Manager1|counter[2]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[2]       ; ADC_Manager:ADC_Manager1|data_counts[2]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[9]       ; ADC_Manager:ADC_Manager1|data_counts[9]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[11]      ; ADC_Manager:ADC_Manager1|data_counts[11]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[18]      ; ADC_Manager:ADC_Manager1|data_counts[18]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[25]      ; ADC_Manager:ADC_Manager1|data_counts[25]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[27]      ; ADC_Manager:ADC_Manager1|data_counts[27]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[4]           ; ADC_Manager:ADC_Manager1|counter[4]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[7]           ; ADC_Manager:ADC_Manager1|counter[7]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[13]          ; ADC_Manager:ADC_Manager1|counter[13]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[14]          ; ADC_Manager:ADC_Manager1|counter[14]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[15]          ; ADC_Manager:ADC_Manager1|counter[15]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[29]          ; ADC_Manager:ADC_Manager1|counter[29]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|counter[30]          ; ADC_Manager:ADC_Manager1|counter[30]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[4]       ; ADC_Manager:ADC_Manager1|data_counts[4]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[7]       ; ADC_Manager:ADC_Manager1|data_counts[7]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[13]      ; ADC_Manager:ADC_Manager1|data_counts[13]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[14]      ; ADC_Manager:ADC_Manager1|data_counts[14]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[15]      ; ADC_Manager:ADC_Manager1|data_counts[15]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[20]      ; ADC_Manager:ADC_Manager1|data_counts[20]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[23]      ; ADC_Manager:ADC_Manager1|data_counts[23]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[29]      ; ADC_Manager:ADC_Manager1|data_counts[29]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[30]      ; ADC_Manager:ADC_Manager1|data_counts[30]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; ADC_Manager:ADC_Manager1|data_counts[1]       ; ADC_Manager:ADC_Manager1|data_counts[1]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.514      ;
; 0.367 ; ADC_Manager:ADC_Manager1|counter[12]          ; ADC_Manager:ADC_Manager1|counter[12]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; ADC_Manager:ADC_Manager1|counter[19]          ; ADC_Manager:ADC_Manager1|counter[19]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; ADC_Manager:ADC_Manager1|counter[28]          ; ADC_Manager:ADC_Manager1|counter[28]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[3]       ; ADC_Manager:ADC_Manager1|data_counts[3]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[8]       ; ADC_Manager:ADC_Manager1|data_counts[8]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[10]      ; ADC_Manager:ADC_Manager1|data_counts[10]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[19]      ; ADC_Manager:ADC_Manager1|data_counts[19]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[24]      ; ADC_Manager:ADC_Manager1|data_counts[24]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[26]      ; ADC_Manager:ADC_Manager1|data_counts[26]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; ADC_Manager:ADC_Manager1|counter[5]           ; ADC_Manager:ADC_Manager1|counter[5]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|counter[6]           ; ADC_Manager:ADC_Manager1|counter[6]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[5]       ; ADC_Manager:ADC_Manager1|data_counts[5]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[6]       ; ADC_Manager:ADC_Manager1|data_counts[6]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[12]      ; ADC_Manager:ADC_Manager1|data_counts[12]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[21]      ; ADC_Manager:ADC_Manager1|data_counts[21]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[22]      ; ADC_Manager:ADC_Manager1|data_counts[22]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; ADC_Manager:ADC_Manager1|data_counts[28]      ; ADC_Manager:ADC_Manager1|data_counts[28]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; ADC_Manager:ADC_Manager1|counter[3]           ; ADC_Manager:ADC_Manager1|counter[3]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.526      ;
; 0.438 ; ADC_Manager:ADC_Manager1|data_done            ; ADC_Manager:ADC_Manager1|data_counts[0]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.003      ; 0.593      ;
; 0.457 ; ADC_Manager:ADC_Manager1|data_counts[0]       ; ADC_Manager:ADC_Manager1|data_counts[1]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; -0.002     ; 0.607      ;
; 0.493 ; ADC_Manager:ADC_Manager1|counter[0]           ; ADC_Manager:ADC_Manager1|counter[1]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; ADC_Manager:ADC_Manager1|data_counts[16]      ; ADC_Manager:ADC_Manager1|data_counts[17]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.645      ;
; 0.493 ; ADC_Manager:ADC_Manager1|counter[1]           ; ADC_Manager:ADC_Manager1|counter[2]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.645      ;
; 0.494 ; ADC_Manager:ADC_Manager1|counter[18]          ; ADC_Manager:ADC_Manager1|counter[19]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.646      ;
; 0.495 ; ADC_Manager:ADC_Manager1|counter[17]          ; ADC_Manager:ADC_Manager1|counter[18]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.647      ;
; 0.495 ; ADC_Manager:ADC_Manager1|counter[16]          ; ADC_Manager:ADC_Manager1|counter[17]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.647      ;
; 0.497 ; ADC_Manager:ADC_Manager1|data_counts[1]       ; ADC_Manager:ADC_Manager1|data_counts[2]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; ADC_Manager:ADC_Manager1|data_counts[17]      ; ADC_Manager:ADC_Manager1|data_counts[18]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[2]       ; ADC_Manager:ADC_Manager1|data_counts[3]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[9]       ; ADC_Manager:ADC_Manager1|data_counts[10]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[18]      ; ADC_Manager:ADC_Manager1|data_counts[19]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[25]      ; ADC_Manager:ADC_Manager1|data_counts[26]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[11]      ; ADC_Manager:ADC_Manager1|data_counts[12]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|data_counts[27]      ; ADC_Manager:ADC_Manager1|data_counts[28]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; ADC_Manager:ADC_Manager1|counter[2]           ; ADC_Manager:ADC_Manager1|counter[3]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; ADC_Manager:ADC_Manager1|counter[30]          ; ADC_Manager:ADC_Manager1|counter[31]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[30]      ; ADC_Manager:ADC_Manager1|data_counts[31]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|counter[13]          ; ADC_Manager:ADC_Manager1|counter[14]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|counter[14]          ; ADC_Manager:ADC_Manager1|counter[15]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|counter[29]          ; ADC_Manager:ADC_Manager1|counter[30]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[13]      ; ADC_Manager:ADC_Manager1|data_counts[14]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[14]      ; ADC_Manager:ADC_Manager1|data_counts[15]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[29]      ; ADC_Manager:ADC_Manager1|data_counts[30]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|counter[4]           ; ADC_Manager:ADC_Manager1|counter[5]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[4]       ; ADC_Manager:ADC_Manager1|data_counts[5]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[20]      ; ADC_Manager:ADC_Manager1|data_counts[21]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.651      ;
; 0.507 ; ADC_Manager:ADC_Manager1|counter[12]          ; ADC_Manager:ADC_Manager1|counter[13]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; ADC_Manager:ADC_Manager1|counter[28]          ; ADC_Manager:ADC_Manager1|counter[29]          ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.659      ;
; 0.511 ; ADC_Manager:ADC_Manager1|data_counts[8]       ; ADC_Manager:ADC_Manager1|data_counts[9]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; ADC_Manager:ADC_Manager1|data_counts[10]      ; ADC_Manager:ADC_Manager1|data_counts[11]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; ADC_Manager:ADC_Manager1|data_counts[24]      ; ADC_Manager:ADC_Manager1|data_counts[25]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; ADC_Manager:ADC_Manager1|data_counts[26]      ; ADC_Manager:ADC_Manager1|data_counts[27]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; ADC_Manager:ADC_Manager1|data_counts[3]       ; ADC_Manager:ADC_Manager1|data_counts[4]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; ADC_Manager:ADC_Manager1|data_counts[19]      ; ADC_Manager:ADC_Manager1|data_counts[20]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; ADC_Manager:ADC_Manager1|counter[6]           ; ADC_Manager:ADC_Manager1|counter[7]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; ADC_Manager:ADC_Manager1|data_counts[6]       ; ADC_Manager:ADC_Manager1|data_counts[7]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; ADC_Manager:ADC_Manager1|data_counts[12]      ; ADC_Manager:ADC_Manager1|data_counts[13]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; ADC_Manager:ADC_Manager1|data_counts[22]      ; ADC_Manager:ADC_Manager1|data_counts[23]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; ADC_Manager:ADC_Manager1|data_counts[28]      ; ADC_Manager:ADC_Manager1|data_counts[29]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; ADC_Manager:ADC_Manager1|counter[5]           ; ADC_Manager:ADC_Manager1|counter[6]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; ADC_Manager:ADC_Manager1|data_counts[5]       ; ADC_Manager:ADC_Manager1|data_counts[6]       ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; ADC_Manager:ADC_Manager1|data_counts[21]      ; ADC_Manager:ADC_Manager1|data_counts[22]      ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; ADC_Manager:ADC_Manager1|counter[3]           ; ADC_Manager:ADC_Manager1|counter[4]           ; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 0.000        ; 0.000      ; 0.666      ;
+-------+-----------------------------------------------+-----------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock_divider:clock_divider1|clock_out'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[10]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[11]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[12]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[13]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[14]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[15]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[16]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[17]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[18]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[19]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[20]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[21]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[22]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[23]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[24]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[25]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[26]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[26]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[27]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[27]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[28]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[28]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[29]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[29]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[30]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[30]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[31]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[31]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[7]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[8]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[8]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[9]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|counter[9]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock_divider:clock_divider1|clock_out ; Rise       ; ADC_Manager:ADC_Manager1|data_counts[25] ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                 ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 2.469  ; 2.469  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; 2.339  ; 2.339  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; 2.469  ; 2.469  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; 2.418  ; 2.418  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; 2.339  ; 2.339  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; 2.335  ; 2.335  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; 2.215  ; 2.215  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; 2.259  ; 2.259  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; -0.113 ; -0.113 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 0.233  ; 0.233  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; -2.219 ; -2.219 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; -2.349 ; -2.349 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; -2.298 ; -2.298 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; -2.219 ; -2.219 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; -2.215 ; -2.215 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; -2.095 ; -2.095 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; -2.139 ; -2.139 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; 0.233  ; 0.233  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 3.396 ; 3.396 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 3.250 ; 3.250 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 3.240 ; 3.240 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 3.384 ; 3.384 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 3.240 ; 3.240 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 3.396 ; 3.396 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 3.248 ; 3.248 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 1.957 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 1.957 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 3.240 ; 3.240 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 3.250 ; 3.250 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 3.240 ; 3.240 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 3.384 ; 3.384 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 3.240 ; 3.240 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 3.396 ; 3.396 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 3.248 ; 3.248 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 1.957 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 1.957 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+-----------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                   ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                        ; -26.706    ; -0.025 ; N/A      ; N/A     ; -2.567              ;
;  CLK                                    ; -26.706    ; -0.025 ; N/A      ; N/A     ; -2.567              ;
;  Clock_divider:clock_divider1|clock_out ; -5.415     ; 0.215  ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS                         ; -16597.397 ; -2.256 ; 0.0      ; 0.0     ; -10981.001          ;
;  CLK                                    ; -15498.711 ; -2.256 ; N/A      ; N/A     ; -10123.249          ;
;  Clock_divider:clock_divider1|clock_out ; -1098.686  ; 0.000  ; N/A      ; N/A     ; -857.752            ;
+-----------------------------------------+------------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 5.203 ; 5.203 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; 4.919 ; 4.919 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; 5.203 ; 5.203 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; 5.076 ; 5.076 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; 4.924 ; 4.924 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; 4.919 ; 4.919 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; 4.599 ; 4.599 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; 4.633 ; 4.633 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; 0.405 ; 0.405 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                  ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port  ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+
; ADC_IN[*]  ; Clock_divider:clock_divider1|clock_out ; 0.233  ; 0.233  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[0] ; Clock_divider:clock_divider1|clock_out ; -2.219 ; -2.219 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[1] ; Clock_divider:clock_divider1|clock_out ; -2.349 ; -2.349 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[2] ; Clock_divider:clock_divider1|clock_out ; -2.298 ; -2.298 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[3] ; Clock_divider:clock_divider1|clock_out ; -2.219 ; -2.219 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[4] ; Clock_divider:clock_divider1|clock_out ; -2.215 ; -2.215 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[5] ; Clock_divider:clock_divider1|clock_out ; -2.095 ; -2.095 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[6] ; Clock_divider:clock_divider1|clock_out ; -2.139 ; -2.139 ; Rise       ; Clock_divider:clock_divider1|clock_out ;
;  ADC_IN[7] ; Clock_divider:clock_divider1|clock_out ; 0.233  ; 0.233  ; Rise       ; Clock_divider:clock_divider1|clock_out ;
+------------+----------------------------------------+--------+--------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 7.239 ; 7.239 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 6.815 ; 6.815 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 6.807 ; 6.807 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 7.238 ; 7.238 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 6.807 ; 6.807 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 7.239 ; 7.239 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 6.809 ; 6.809 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 4.384 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 4.384 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; Data Port    ; Clock Port                             ; Rise  ; Fall  ; Clock Edge ; Clock Reference                        ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+
; DATA_OUT[*]  ; CLK                                    ; 3.240 ; 3.240 ; Rise       ; CLK                                    ;
;  DATA_OUT[0] ; CLK                                    ; 3.250 ; 3.250 ; Rise       ; CLK                                    ;
;  DATA_OUT[1] ; CLK                                    ; 3.240 ; 3.240 ; Rise       ; CLK                                    ;
;  DATA_OUT[2] ; CLK                                    ; 3.384 ; 3.384 ; Rise       ; CLK                                    ;
;  DATA_OUT[3] ; CLK                                    ; 3.240 ; 3.240 ; Rise       ; CLK                                    ;
;  DATA_OUT[4] ; CLK                                    ; 3.396 ; 3.396 ; Rise       ; CLK                                    ;
;  DATA_OUT[5] ; CLK                                    ; 3.248 ; 3.248 ; Rise       ; CLK                                    ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ; 1.957 ;       ; Rise       ; Clock_divider:clock_divider1|clock_out ;
; SYNC         ; Clock_divider:clock_divider1|clock_out ;       ; 1.957 ; Fall       ; Clock_divider:clock_divider1|clock_out ;
+--------------+----------------------------------------+-------+-------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+----------------------------------------+----------------------------------------+------------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+------------+----------+----------+----------+
; CLK                                    ; CLK                                    ; 1084807949 ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out ; CLK                                    ; 5883       ; 0        ; 0        ; 0        ;
; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 636        ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 3396       ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+----------------------------------------+----------------------------------------+------------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+------------+----------+----------+----------+
; CLK                                    ; CLK                                    ; 1084807949 ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out ; CLK                                    ; 5883       ; 0        ; 0        ; 0        ;
; CLK                                    ; Clock_divider:clock_divider1|clock_out ; 636        ; 0        ; 0        ; 0        ;
; Clock_divider:clock_divider1|clock_out ; Clock_divider:clock_divider1|clock_out ; 3396       ; 0        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 17 18:40:42 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Uni_Projektas.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name Clock_divider:clock_divider1|clock_out Clock_divider:clock_divider1|clock_out
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -26.706
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -26.706    -15498.711 CLK 
    Info (332119):    -5.415     -1098.686 Clock_divider:clock_divider1|clock_out 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
    Info (332119):     0.499         0.000 Clock_divider:clock_divider1|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567    -10123.249 CLK 
    Info (332119):    -0.742      -857.752 Clock_divider:clock_divider1|clock_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.722
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.722     -4538.553 CLK 
    Info (332119):    -1.123       -97.217 Clock_divider:clock_divider1|clock_out 
Info (332146): Worst-case hold slack is -0.025
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.025        -2.256 CLK 
    Info (332119):     0.215         0.000 Clock_divider:clock_divider1|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -7713.380 CLK 
    Info (332119):    -0.500      -578.000 Clock_divider:clock_divider1|clock_out 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4583 megabytes
    Info: Processing ended: Tue Jan 17 18:40:43 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


