# Verik Examples

Example projects for [Verik](https://github.com/frwang96/verik). Refer to
[template](https://github.com/frwang96/verik-template) for a template project.

## sanity

Miscellaneous projects that demonstrate various aspects of the language.

- `01-count`: Counter module.
- `02-adder`: Adder module.
- `03-multiplier`: Multiplier module.
- `04-comb`: Various combinational logic.
- `05-alu`: Arithmetic logic unit.
- `06-cache`: Direct mapped cache.

## uvmprimer

Projects adapted from [The UVM Primer](https://sites.google.com/view/uvmprimer-com/home) that demonstrate OOP testbench
functionalities.

- `02-tests`: Conventional testbench for an ALU.
- `03-interfaces`: Interfaces and bus functional models for an ALU.
- `05-classes`: Classes and inheritance.
- `06-polymorphism`: Polymorphic types.
- `07-objects`: Statically declared objects.
- `08-type-parameters`: Type parameterized classes.
- `09-factory-pattern`: Factory pattern for object instantiation.
- `10-oop-tests`: Basic OOP testbench.
