# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# File: /home/tvv/fpga/d3_28/D3-28.csv
# Generated on: Mon Jan 18 22:30:22 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
MHZ_10,Output,PIN_113,7,B7_N0,PIN_113,3.3-V LVTTL,,,,,
SIMn,Output,,,,PIN_7,,,,,,
VV,Output,,,,PIN_42,,,,,,
char[7],Output,PIN_80,5,B5_N0,PIN_80,3.3-V LVTTL,,,,,
char[6],Output,PIN_72,4,B4_N0,PIN_72,3.3-V LVTTL,,,,,
char[5],Output,PIN_71,4,B4_N0,PIN_71,3.3-V LVTTL,,,,,
char[4],Output,PIN_70,4,B4_N0,PIN_70,3.3-V LVTTL,,,,,
char[3],Output,PIN_101,6,B6_N0,PIN_101,3.3-V LVTTL,,,,,
char[2],Output,PIN_100,6,B6_N0,PIN_100,3.3-V LVTTL,,,,,
char[1],Output,PIN_99,6,B6_N0,PIN_99,3.3-V LVTTL,,,,,
char[0],Output,PIN_98,6,B6_N0,PIN_98,3.3-V LVTTL,,,,,
ext_clk,Input,PIN_23,1,B1_N0,PIN_23,3.3-V LVTTL,,,,,
ext_reset_n,Input,PIN_3,1,B1_N0,PIN_3,3.3-V LVTTL,,,,,
io_addr[7],Output,,,,PIN_49,,,,,,
io_addr[6],Output,,,,PIN_51,,,,,,
io_addr[5],Output,,,,PIN_50,,,,,,
io_addr[4],Output,,,,PIN_32,,,,,,
io_addr[3],Output,,,,PIN_34,,,,,,
io_addr[2],Output,,,,PIN_30,,,,,,
io_addr[1],Output,,,,PIN_44,,,,,,
io_addr[0],Output,,,,PIN_53,,,,,,
io_data[7],Output,,,,PIN_38,,,,,,
io_data[6],Output,,,,PIN_43,,,,,,
io_data[5],Output,,,,PIN_46,,,,,,
io_data[4],Output,,,,PIN_52,,,,,,
io_data[3],Output,,,,PIN_39,,,,,,
io_data[2],Output,,,,PIN_33,,,,,,
io_data[1],Output,,,,PIN_10,,,,,,
io_data[0],Output,,,,PIN_2,,,,,,
pos[7],Output,PIN_86,5,B5_N0,PIN_86,3.3-V LVTTL,,,,,
pos[6],Output,PIN_85,5,B5_N0,PIN_85,3.3-V LVTTL,,,,,
pos[5],Output,PIN_84,5,B5_N0,PIN_84,3.3-V LVTTL,,,,,
pos[4],Output,PIN_83,5,B5_N0,PIN_83,3.3-V LVTTL,,,,,
pos[3],Output,PIN_120,7,B7_N0,PIN_120,3.3-V LVTTL,,,,,
pos[2],Output,PIN_119,7,B7_N0,PIN_119,3.3-V LVTTL,,,,,
pos[1],Output,PIN_115,7,B7_N0,PIN_115,3.3-V LVTTL,,,,,
pos[0],Output,PIN_114,7,B7_N0,PIN_114,3.3-V LVTTL,,,,,
test_point,Output,PIN_1,1,B1_N0,PIN_1,2.5 V,,,,,
tn[10],Output,PIN_141,8,B8_N0,PIN_141,3.3-V LVTTL,,,,,
tn[9],Output,PIN_137,8,B8_N0,PIN_137,3.3-V LVTTL,,,,,
tn[8],Output,PIN_135,8,B8_N0,PIN_135,3.3-V LVTTL,,,,,
tn[7],Output,PIN_132,8,B8_N0,PIN_132,3.3-V LVTTL,,,,,
tn[6],Output,PIN_128,8,B8_N0,PIN_128,3.3-V LVTTL,,,,,
tn[5],Output,PIN_126,7,B7_N0,PIN_126,3.3-V LVTTL,,,,,
tn[4],Output,PIN_124,7,B7_N0,PIN_124,3.3-V LVTTL,,,,,
tn[3],Output,,,,PIN_121,3.3-V LVTTL,,,,,
tn[2],Output,,,,PIN_112,3.3-V LVTTL,,,,,
tn[1],Output,,,,PIN_125,3.3-V LVTTL,,,,,
