<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_supc.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_supc.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_SUPC_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_SUPC_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Supply Controller */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_SUPC Supply Controller */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief Supc hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_supc.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_supc.html#a1260dc5318dd4785bbf9fa3b16b25cc4">00042</a>   __O  uint32_t SUPC_CR;   <span class="comment">/**&lt; \brief (Supc Offset: 0x00) Supply Controller Control Register */</span>
<a name="l00043"></a><a class="code" href="struct_supc.html#a3f6870f0cea8f2a7e4939f9b34a2bdd3">00043</a>   __IO uint32_t SUPC_SMMR; <span class="comment">/**&lt; \brief (Supc Offset: 0x04) Supply Controller Supply Monitor Mode Register */</span>
<a name="l00044"></a><a class="code" href="struct_supc.html#a40b3012d555416674d7a4bdd33d24899">00044</a>   __IO uint32_t SUPC_MR;   <span class="comment">/**&lt; \brief (Supc Offset: 0x08) Supply Controller Mode Register */</span>
<a name="l00045"></a><a class="code" href="struct_supc.html#add26479862dd8e4bedc001624fd824ac">00045</a>   __IO uint32_t SUPC_WUMR; <span class="comment">/**&lt; \brief (Supc Offset: 0x0C) Supply Controller Wake-up Mode Register */</span>
<a name="l00046"></a><a class="code" href="struct_supc.html#a4f8141ee276011468c258e4eedc83a44">00046</a>   __IO uint32_t SUPC_WUIR; <span class="comment">/**&lt; \brief (Supc Offset: 0x10) Supply Controller Wake-up Inputs Register */</span>
<a name="l00047"></a><a class="code" href="struct_supc.html#ad24fb50340b7cc990ccd09f33f3ed124">00047</a>   __I  uint32_t SUPC_SR;   <span class="comment">/**&lt; \brief (Supc Offset: 0x14) Supply Controller Status Register */</span>
<a name="l00048"></a>00048 } <a class="code" href="struct_supc.html" title="Supc hardware registers.">Supc</a>;
<a name="l00049"></a>00049 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00050"></a>00050 <span class="comment">/* -------- SUPC_CR : (SUPC Offset: 0x00) Supply Controller Control Register -------- */</span>
<a name="l00051"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga91d6cc3df1041f228dd5a7f6efa9a7a0">00051</a> <span class="preprocessor">#define SUPC_CR_VROFF (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_CR) Voltage Regulator Off */</span>
<a name="l00052"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga988066d0598337ffb5042ef2aadc05ae">00052</a> <span class="preprocessor">#define   SUPC_CR_VROFF_NO_EFFECT (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_CR) No effect. */</span>
<a name="l00053"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga189ba44b468276136fa168b9eaea192e">00053</a> <span class="preprocessor">#define   SUPC_CR_VROFF_STOP_VREG (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_CR) If KEY is correct, VROFF asserts the vddcore_nreset and stops the voltage regulator. */</span>
<a name="l00054"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga61ab50e404b9df177bc47d9af0b54dee">00054</a> <span class="preprocessor">#define SUPC_CR_XTALSEL (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_CR) Crystal Oscillator Select */</span>
<a name="l00055"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gab7b141e3e7021aee6d0ffa7428d754af">00055</a> <span class="preprocessor">#define   SUPC_CR_XTALSEL_NO_EFFECT (0x0u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_CR) No effect. */</span>
<a name="l00056"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaa2fdec6729f95cbd512ef7a635ccf55f">00056</a> <span class="preprocessor">#define   SUPC_CR_XTALSEL_CRYSTAL_SEL (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_CR) If KEY is correct, XTALSEL switches the slow clock on the crystal oscillator output. */</span>
<a name="l00057"></a>00057 <span class="preprocessor">#define SUPC_CR_KEY_Pos 24</span>
<a name="l00058"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga15f5e7c4a620a59d7ac626f870b74755">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define SUPC_CR_KEY_Msk (0xffu &lt;&lt; SUPC_CR_KEY_Pos) </span><span class="comment">/**&lt; \brief (SUPC_CR) Password */</span>
<a name="l00059"></a>00059 <span class="preprocessor">#define SUPC_CR_KEY(value) ((SUPC_CR_KEY_Msk &amp; ((value) &lt;&lt; SUPC_CR_KEY_Pos)))</span>
<a name="l00060"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga610961afa898ead3d5a179ac0634c845">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define   SUPC_CR_KEY_PASSWD (0xA5u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SUPC_CR) Writing any other value in this field aborts the write operation. */</span>
<a name="l00061"></a>00061 <span class="comment">/* -------- SUPC_SMMR : (SUPC Offset: 0x04) Supply Controller Supply Monitor Mode Register -------- */</span>
<a name="l00062"></a>00062 <span class="preprocessor">#define SUPC_SMMR_SMTH_Pos 0</span>
<a name="l00063"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga1744aeb462c30febddee1337c5412eea">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define SUPC_SMMR_SMTH_Msk (0xfu &lt;&lt; SUPC_SMMR_SMTH_Pos) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor Threshold */</span>
<a name="l00064"></a>00064 <span class="preprocessor">#define SUPC_SMMR_SMTH(value) ((SUPC_SMMR_SMTH_Msk &amp; ((value) &lt;&lt; SUPC_SMMR_SMTH_Pos)))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#define SUPC_SMMR_SMSMPL_Pos 8</span>
<a name="l00066"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga9be0396f5a00090a757d0d84739bddac">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define SUPC_SMMR_SMSMPL_Msk (0x7u &lt;&lt; SUPC_SMMR_SMSMPL_Pos) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor Sampling Period */</span>
<a name="l00067"></a>00067 <span class="preprocessor">#define SUPC_SMMR_SMSMPL(value) ((SUPC_SMMR_SMSMPL_Msk &amp; ((value) &lt;&lt; SUPC_SMMR_SMSMPL_Pos)))</span>
<a name="l00068"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga5402b0024eb008ce42cf763c86195437">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define   SUPC_SMMR_SMSMPL_SMD (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor disabled */</span>
<a name="l00069"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gad979303ad767b0f9c79c1c3c4ff9941a">00069</a> <span class="preprocessor">#define   SUPC_SMMR_SMSMPL_CSM (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Continuous Supply Monitor */</span>
<a name="l00070"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaec61f383003750bc3eb06a0e10587af1">00070</a> <span class="preprocessor">#define   SUPC_SMMR_SMSMPL_32SLCK (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor enabled one SLCK period every 32 SLCK periods */</span>
<a name="l00071"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gacfd8e4abaa80bdc210d0eb19eae2299e">00071</a> <span class="preprocessor">#define   SUPC_SMMR_SMSMPL_256SLCK (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor enabled one SLCK period every 256 SLCK periods */</span>
<a name="l00072"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaf5649b21d98718c8c5a3a109c9634d1f">00072</a> <span class="preprocessor">#define   SUPC_SMMR_SMSMPL_2048SLCK (0x4u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor enabled one SLCK period every 2,048 SLCK periods */</span>
<a name="l00073"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaaf6f151d4e1023a292d5217b615c3d8e">00073</a> <span class="preprocessor">#define SUPC_SMMR_SMRSTEN (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor Reset Enable */</span>
<a name="l00074"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gac1624fb2f9e29de8d06fb58a44479ae9">00074</a> <span class="preprocessor">#define   SUPC_SMMR_SMRSTEN_NOT_ENABLE (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) The core reset signal vddcore_nreset is not affected when a supply monitor detection occurs. */</span>
<a name="l00075"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga6a2017da6ebba59be73537b7968e90f8">00075</a> <span class="preprocessor">#define   SUPC_SMMR_SMRSTEN_ENABLE (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) The core reset signal, vddcore_nreset is asserted when a supply monitor detection occurs. */</span>
<a name="l00076"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaacf68ab926d55134b498d050c9d06998">00076</a> <span class="preprocessor">#define SUPC_SMMR_SMIEN (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) Supply Monitor Interrupt Enable */</span>
<a name="l00077"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga1cb6adb230e5922b53341b0988386859">00077</a> <span class="preprocessor">#define   SUPC_SMMR_SMIEN_NOT_ENABLE (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) The SUPC interrupt signal is not affected when a supply monitor detection occurs. */</span>
<a name="l00078"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga54b14a12ff28fbcb142b372204b5b974">00078</a> <span class="preprocessor">#define   SUPC_SMMR_SMIEN_ENABLE (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_SMMR) The SUPC interrupt signal is asserted when a supply monitor detection occurs. */</span>
<a name="l00079"></a>00079 <span class="comment">/* -------- SUPC_MR : (SUPC Offset: 0x08) Supply Controller Mode Register -------- */</span>
<a name="l00080"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga67664342e1fce1b895978fd503843f17">00080</a> <span class="preprocessor">#define SUPC_MR_BODRSTEN (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_MR) Brownout Detector Reset Enable */</span>
<a name="l00081"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga1e352a0404edfe9921372e2bcba4a265">00081</a> <span class="preprocessor">#define   SUPC_MR_BODRSTEN_NOT_ENABLE (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_MR) The core reset signal vddcore_nreset is not affected when a brownout detection occurs. */</span>
<a name="l00082"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gac8f017eeb0fd106f0500ea8b2f02cd96">00082</a> <span class="preprocessor">#define   SUPC_MR_BODRSTEN_ENABLE (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_MR) The core reset signal, vddcore_nreset is asserted when a brownout detection occurs. */</span>
<a name="l00083"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga2cdd12b025fab88307ea6d9d48233916">00083</a> <span class="preprocessor">#define SUPC_MR_BODDIS (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_MR) Brownout Detector Disable */</span>
<a name="l00084"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga9fe059d07add915227eebac02a018768">00084</a> <span class="preprocessor">#define   SUPC_MR_BODDIS_ENABLE (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_MR) The core brownout detector is enabled. */</span>
<a name="l00085"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga566b9091bc31e3ea332ab9f2c6d472dd">00085</a> <span class="preprocessor">#define   SUPC_MR_BODDIS_DISABLE (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_MR) The core brownout detector is disabled. */</span>
<a name="l00086"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga3571d6c19af32022438c59c56ef53822">00086</a> <span class="preprocessor">#define SUPC_MR_ONREG (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (SUPC_MR) Voltage Regulator Enable */</span>
<a name="l00087"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga3cade990bb4ed96df13187825727d5ab">00087</a> <span class="preprocessor">#define   SUPC_MR_ONREG_ONREG_UNUSED (0x0u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (SUPC_MR) Internal voltage regulator is not used (external power supply is used). */</span>
<a name="l00088"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga68dafe0d92e18d780448dd9a67fbffd2">00088</a> <span class="preprocessor">#define   SUPC_MR_ONREG_ONREG_USED (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (SUPC_MR) Internal voltage regulator is used. */</span>
<a name="l00089"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga2ae5d49fc0f8dc21d88b1f99484553d0">00089</a> <span class="preprocessor">#define SUPC_MR_BKUPRETON (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SUPC_MR) SRAM On In Backup Mode */</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga1ec4d7611027716c6fc8c0cc88d4d58c">00090</a> <span class="preprocessor">#define SUPC_MR_OSCBYPASS (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_MR) Oscillator Bypass */</span>
<a name="l00091"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga82c7dae798dd290723882d2a4239503e">00091</a> <span class="preprocessor">#define   SUPC_MR_OSCBYPASS_NO_EFFECT (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_MR) No effect. Clock selection depends on the value of XTALSEL (SUPC_CR). */</span>
<a name="l00092"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga160f8faab25e1c990c821fde0d11751d">00092</a> <span class="preprocessor">#define   SUPC_MR_OSCBYPASS_BYPASS (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_MR) The 32 kHz crystal oscillator is bypassed if XTALSEL (SUPC_CR) is set. OSCBYPASS must be set prior to setting XTALSEL. */</span>
<a name="l00093"></a>00093 <span class="preprocessor">#define SUPC_MR_KEY_Pos 24</span>
<a name="l00094"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gabd65bbb5d401352f6e48ba1c3d0d3cb2">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define SUPC_MR_KEY_Msk (0xffu &lt;&lt; SUPC_MR_KEY_Pos) </span><span class="comment">/**&lt; \brief (SUPC_MR) Password Key */</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define SUPC_MR_KEY(value) ((SUPC_MR_KEY_Msk &amp; ((value) &lt;&lt; SUPC_MR_KEY_Pos)))</span>
<a name="l00096"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gae08beb72463dfd4c0dcccceda5afd90e">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define   SUPC_MR_KEY_PASSWD (0xA5u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SUPC_MR) Writing any other value in this field aborts the write operation. */</span>
<a name="l00097"></a>00097 <span class="comment">/* -------- SUPC_WUMR : (SUPC Offset: 0x0C) Supply Controller Wake-up Mode Register -------- */</span>
<a name="l00098"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga3672dcfd2531a33d0a7dc6388e662f34">00098</a> <span class="preprocessor">#define SUPC_WUMR_SMEN (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) Supply Monitor Wake-up Enable */</span>
<a name="l00099"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga9cab8565015e65dd347006f06f086666">00099</a> <span class="preprocessor">#define   SUPC_WUMR_SMEN_NOT_ENABLE (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) The supply monitor detection has no wake-up effect. */</span>
<a name="l00100"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga764721eab8574029a45eadd6a6991f0e">00100</a> <span class="preprocessor">#define   SUPC_WUMR_SMEN_ENABLE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) The supply monitor detection forces the wake-up of the core power supply. */</span>
<a name="l00101"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga07eb80cbf34ca0e828379ba008caba92">00101</a> <span class="preprocessor">#define SUPC_WUMR_RTTEN (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) Real-time Timer Wake-up Enable */</span>
<a name="l00102"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaaacf321d99e7498e4757a9fe2297c143">00102</a> <span class="preprocessor">#define   SUPC_WUMR_RTTEN_NOT_ENABLE (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) The RTT alarm signal has no wake-up effect. */</span>
<a name="l00103"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gab0c079da9deeffb4abb01b3eb9eb1901">00103</a> <span class="preprocessor">#define   SUPC_WUMR_RTTEN_ENABLE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) The RTT alarm signal forces the wake-up of the core power supply. */</span>
<a name="l00104"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga2724a30af5f28bebc44ac059eeef14c7">00104</a> <span class="preprocessor">#define SUPC_WUMR_RTCEN (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) Real-time Clock Wake-up Enable */</span>
<a name="l00105"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga764b45374cb2472a59ece1e5f7d6fbe3">00105</a> <span class="preprocessor">#define   SUPC_WUMR_RTCEN_NOT_ENABLE (0x0u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) The RTC alarm signal has no wake-up effect. */</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga2348bcbaaa99cd83a4be737fcc00a9b8">00106</a> <span class="preprocessor">#define   SUPC_WUMR_RTCEN_ENABLE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) The RTC alarm signal forces the wake-up of the core power supply. */</span>
<a name="l00107"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gac00bbb63516ef5fcaf26993743289fc5">00107</a> <span class="preprocessor">#define SUPC_WUMR_LPDBCEN0 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) Low-power Debouncer Enable WKUP0 */</span>
<a name="l00108"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga3f8baf62cef771c3b65b1f844cd65e53">00108</a> <span class="preprocessor">#define   SUPC_WUMR_LPDBCEN0_NOT_ENABLE (0x0u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) The WKUP0 input pin is not connected to the low-power debouncer. */</span>
<a name="l00109"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaf0b0f43302c61f2f784bdcfa08c74230">00109</a> <span class="preprocessor">#define   SUPC_WUMR_LPDBCEN0_ENABLE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) The WKUP0 input pin is connected to the low-power debouncer and forces a system wake-up. */</span>
<a name="l00110"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga5b8afe831e016423c0f39074a0798ab6">00110</a> <span class="preprocessor">#define SUPC_WUMR_LPDBCEN1 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) Low-power Debouncer Enable WKUP1 */</span>
<a name="l00111"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga6d02682496ad9f69b14a7acffc6944cc">00111</a> <span class="preprocessor">#define   SUPC_WUMR_LPDBCEN1_NOT_ENABLE (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) The WKUP1 input pin is not connected to the low-power debouncer. */</span>
<a name="l00112"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga642bcab184e69eb97b01e23e98ad4466">00112</a> <span class="preprocessor">#define   SUPC_WUMR_LPDBCEN1_ENABLE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) The WKUP1 input pin is connected to the low-power debouncer and forces a system wake-up. */</span>
<a name="l00113"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaa8d53e47f942e008e2c5a4bceff1cffc">00113</a> <span class="preprocessor">#define SUPC_WUMR_LPDBCCLR (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) Low-power Debouncer Clear */</span>
<a name="l00114"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga70ef22821efc2e49e286560bd610aa05">00114</a> <span class="preprocessor">#define   SUPC_WUMR_LPDBCCLR_NOT_ENABLE (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) A low-power debounce event does not create an immediate clear on the first half of GPBR registers. */</span>
<a name="l00115"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga35d89e22b49125d3de8f9427ff1e7b83">00115</a> <span class="preprocessor">#define   SUPC_WUMR_LPDBCCLR_ENABLE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) A low-power debounce event on WKUP0 or WKUP1 generates an immediate clear on the first half of GPBR registers. */</span>
<a name="l00116"></a>00116 <span class="preprocessor">#define SUPC_WUMR_WKUPDBC_Pos 12</span>
<a name="l00117"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga37cb073c1203b1d56cc5fc5dab1cd396">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define SUPC_WUMR_WKUPDBC_Msk (0x7u &lt;&lt; SUPC_WUMR_WKUPDBC_Pos) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) Wake-up Inputs Debouncer Period */</span>
<a name="l00118"></a>00118 <span class="preprocessor">#define SUPC_WUMR_WKUPDBC(value) ((SUPC_WUMR_WKUPDBC_Msk &amp; ((value) &lt;&lt; SUPC_WUMR_WKUPDBC_Pos)))</span>
<a name="l00119"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga84237507d9727d36dbe0f2edab302100">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define   SUPC_WUMR_WKUPDBC_IMMEDIATE (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) Immediate, no debouncing, detected active at least on one Slow Clock edge. */</span>
<a name="l00120"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga77d94f37eb705a0f1ad6d666d405d40c">00120</a> <span class="preprocessor">#define   SUPC_WUMR_WKUPDBC_3_SLCK (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUPx shall be in its active state for at least 3 SLCK periods */</span>
<a name="l00121"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gae80c293b174b5b089a7c56db2ed3a195">00121</a> <span class="preprocessor">#define   SUPC_WUMR_WKUPDBC_32_SLCK (0x2u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUPx shall be in its active state for at least 32 SLCK periods */</span>
<a name="l00122"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga8e906e04f13707d39f1feffe92db4a81">00122</a> <span class="preprocessor">#define   SUPC_WUMR_WKUPDBC_512_SLCK (0x3u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUPx shall be in its active state for at least 512 SLCK periods */</span>
<a name="l00123"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gabcfc5be3d23b981634e0deca66765784">00123</a> <span class="preprocessor">#define   SUPC_WUMR_WKUPDBC_4096_SLCK (0x4u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUPx shall be in its active state for at least 4,096 SLCK periods */</span>
<a name="l00124"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga5c96582442d0816b66ed8e5a2948c2fb">00124</a> <span class="preprocessor">#define   SUPC_WUMR_WKUPDBC_32768_SLCK (0x5u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUPx shall be in its active state for at least 32,768 SLCK periods */</span>
<a name="l00125"></a>00125 <span class="preprocessor">#define SUPC_WUMR_LPDBC_Pos 16</span>
<a name="l00126"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaca344d1a4a50f5bc88749709a4a37031">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define SUPC_WUMR_LPDBC_Msk (0x7u &lt;&lt; SUPC_WUMR_LPDBC_Pos) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) Low-power Debouncer Period */</span>
<a name="l00127"></a>00127 <span class="preprocessor">#define SUPC_WUMR_LPDBC(value) ((SUPC_WUMR_LPDBC_Msk &amp; ((value) &lt;&lt; SUPC_WUMR_LPDBC_Pos)))</span>
<a name="l00128"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga9b9fb376ca8c42f6757fc259f1de9f4c">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define   SUPC_WUMR_LPDBC_DISABLE (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) Disable the low-power debouncers. */</span>
<a name="l00129"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga83c77c2318716f1a8235ffee0ea2f241">00129</a> <span class="preprocessor">#define   SUPC_WUMR_LPDBC_2_RTCOUT (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUP0/1 in active state for at least 2 RTCOUTx clock periods */</span>
<a name="l00130"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga7639d4c31f3393b9fcf26c20fa5b2c63">00130</a> <span class="preprocessor">#define   SUPC_WUMR_LPDBC_3_RTCOUT (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUP0/1 in active state for at least 3 RTCOUTx clock periods */</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga46f4fff7d0471f9760a0db22df0b9915">00131</a> <span class="preprocessor">#define   SUPC_WUMR_LPDBC_4_RTCOUT (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUP0/1 in active state for at least 4 RTCOUTx clock periods */</span>
<a name="l00132"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga99e879ecbae43d35d30cfd836648dc91">00132</a> <span class="preprocessor">#define   SUPC_WUMR_LPDBC_5_RTCOUT (0x4u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUP0/1 in active state for at least 5 RTCOUTx clock periods */</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga22e3b0ece6a7f79f247c268f653befea">00133</a> <span class="preprocessor">#define   SUPC_WUMR_LPDBC_6_RTCOUT (0x5u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUP0/1 in active state for at least 6 RTCOUTx clock periods */</span>
<a name="l00134"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga9b7f8607c227493b71f463aa87e39ad6">00134</a> <span class="preprocessor">#define   SUPC_WUMR_LPDBC_7_RTCOUT (0x6u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUP0/1 in active state for at least 7 RTCOUTx clock periods */</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaa7663a2721181c2291e516cd830684d1">00135</a> <span class="preprocessor">#define   SUPC_WUMR_LPDBC_8_RTCOUT (0x7u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_WUMR) WKUP0/1 in active state for at least 8 RTCOUTx clock periods */</span>
<a name="l00136"></a>00136 <span class="comment">/* -------- SUPC_WUIR : (SUPC Offset: 0x10) Supply Controller Wake-up Inputs Register -------- */</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga0f98555dcae38a3e67fa3d22dc807e58">00137</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Enable 0 to 0 */</span>
<a name="l00138"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gafb10f521acac731214911d9acf132fa4">00138</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN0_DISABLE (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input has no wake-up effect. */</span>
<a name="l00139"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga29494668f688dc2a92c0ec14d067a113">00139</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN0_ENABLE (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. */</span>
<a name="l00140"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga44c5efdb246028d01dffdc5c29d4107f">00140</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Enable 0 to 1 */</span>
<a name="l00141"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga97698e2d6597ef8d0961b11eece74fd6">00141</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN1_DISABLE (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input has no wake-up effect. */</span>
<a name="l00142"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga127c62c37d34f31ddcbe566a5522fdba">00142</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN1_ENABLE (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. */</span>
<a name="l00143"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga7d08cc99acc51234ac245becb3ae30e6">00143</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN2 (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Enable 0 to 2 */</span>
<a name="l00144"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga13744a78464b636f8ca0f4f74435f57b">00144</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN2_DISABLE (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input has no wake-up effect. */</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gac1e46ca4038735090add873a2eea7210">00145</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN2_ENABLE (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. */</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga8948deb17380a026ceee6a55183183b5">00146</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN3 (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Enable 0 to 3 */</span>
<a name="l00147"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaa86cc72a689ab95b8e249925c38b0969">00147</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN3_DISABLE (0x0u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input has no wake-up effect. */</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gac9f83c87b4d951d8976e32d1161b84d6">00148</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN3_ENABLE (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. */</span>
<a name="l00149"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga1da835c1d1ee52a16123703f228ad833">00149</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN4 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Enable 0 to 4 */</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gadc06b21912546ba27b29c959ee110f57">00150</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN4_DISABLE (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input has no wake-up effect. */</span>
<a name="l00151"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaa8b5cda82de91043dc04c67e21920795">00151</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN4_ENABLE (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. */</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga2ec8453db6f583ef877f384d13ac92ac">00152</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN5 (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Enable 0 to 5 */</span>
<a name="l00153"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gabf17d6a62ab8c71a02a26b97d903d092">00153</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN5_DISABLE (0x0u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input has no wake-up effect. */</span>
<a name="l00154"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga87e3625d8f8d70812ba68e48dc49b126">00154</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN5_ENABLE (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. */</span>
<a name="l00155"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga81a8f30eba6e6598ed00c76856618f83">00155</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN6 (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Enable 0 to 6 */</span>
<a name="l00156"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga5880d08d270b2c69fb66aa1f73319632">00156</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN6_DISABLE (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input has no wake-up effect. */</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga79695ae85e9e648e005b95ef81d64239">00157</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN6_ENABLE (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. */</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga3b89b8f213ffecd3a96c0a8b0a254a34">00158</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN7 (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Enable 0 to 7 */</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga0ea677df8b8649fe7b7b59816580158d">00159</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN7_DISABLE (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input has no wake-up effect. */</span>
<a name="l00160"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaf6368309e1045493c86c6c735fddd81f">00160</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN7_ENABLE (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. */</span>
<a name="l00161"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga648ffd0827c2b4633dbbefc48966aca2">00161</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN8 (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Enable 0 to 8 */</span>
<a name="l00162"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaacf00d51841cb6f075410b42c8bcbd0e">00162</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN8_DISABLE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input has no wake-up effect. */</span>
<a name="l00163"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga430861d2259ae64addfd1017eb7a2cf8">00163</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN8_ENABLE (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. */</span>
<a name="l00164"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaeab46b524ab360e59acd791c555c6868">00164</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN9 (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Enable 0 to 9 */</span>
<a name="l00165"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gac92fcef50b277cea46e6336a2638750e">00165</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN9_DISABLE (0x0u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input has no wake-up effect. */</span>
<a name="l00166"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga5ac91835efaef4b99023eeb0a079e584">00166</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN9_ENABLE (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. */</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga1e4da5003568c69f48d05f9ea820da19">00167</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN10 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Enable 0 to 10 */</span>
<a name="l00168"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga9ffc5f4282aaf839fb53d89873c7b279">00168</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN10_DISABLE (0x0u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input has no wake-up effect. */</span>
<a name="l00169"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaf16031535b0397a11664d87c240e749e">00169</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN10_ENABLE (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. */</span>
<a name="l00170"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gac8440563701c393902400f0d63beafc6">00170</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN11 (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Enable 0 to 11 */</span>
<a name="l00171"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gae5b9d6e9f5371aae439cf46b7a5de01a">00171</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN11_DISABLE (0x0u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input has no wake-up effect. */</span>
<a name="l00172"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gacaea5f31231e5cf154714d8ea5a90722">00172</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN11_ENABLE (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. */</span>
<a name="l00173"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga4433b3132f5df0d20d93ed2050990044">00173</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN12 (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Enable 0 to 12 */</span>
<a name="l00174"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga2557034b8056488d5047a248fa7eb007">00174</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN12_DISABLE (0x0u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input has no wake-up effect. */</span>
<a name="l00175"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gac1ec81c17969fdc3f080cf23b3cd1775">00175</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN12_ENABLE (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. */</span>
<a name="l00176"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gad48272b06106fbe276c91910a4841b18">00176</a> <span class="preprocessor">#define SUPC_WUIR_WKUPEN13 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Enable 0 to 13 */</span>
<a name="l00177"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga747bfcfc6efd329bcac3841d145128a5">00177</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN13_DISABLE (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input has no wake-up effect. */</span>
<a name="l00178"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga916b8a88af54f9dcdf45b44b356a6db1">00178</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPEN13_ENABLE (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) The corresponding wake-up input is enabled for a wake-up of the core power supply. */</span>
<a name="l00179"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga586dbe4e72afcd043f76145c71791bbb">00179</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Type 0 to 0 */</span>
<a name="l00180"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gafa4080671ca12668cf2de29759b2e011">00180</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT0_LOW (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00181"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga01586a133468cc2d683a08230402d265">00181</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT0_HIGH (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00182"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gafc529a4aed07d4efb781a93e7722c73a">00182</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Type 0 to 1 */</span>
<a name="l00183"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga7ed142ebbbdcb8e3c9db3b6a95a31191">00183</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT1_LOW (0x0u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00184"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga5cf1c6b2e63ae9bd66d718598db1c56e">00184</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT1_HIGH (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00185"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga3d026ad31223f8d04845ef499f87545b">00185</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Type 0 to 2 */</span>
<a name="l00186"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga3d0ae84a7c90cffca8d207c0d75f92f5">00186</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT2_LOW (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00187"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gae80d2ef65dc4ff1a6eb44b097950863d">00187</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT2_HIGH (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00188"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gad3804492975b3efe3096f3533eb40b16">00188</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Type 0 to 3 */</span>
<a name="l00189"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga923b424615cc6c33b2345918e364d000">00189</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT3_LOW (0x0u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00190"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga170c1d3a03b4c0e3a833648c434f5002">00190</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT3_HIGH (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00191"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga794528ac0f2495b11d03db55bb60155e">00191</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Type 0 to 4 */</span>
<a name="l00192"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gab700dfe522952879726f7322f0efc0c6">00192</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT4_LOW (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00193"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga9c5c5004813b4909a2851b0f937d55f9">00193</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT4_HIGH (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00194"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga1cc718730b2fc5e53faa13d924920474">00194</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Type 0 to 5 */</span>
<a name="l00195"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga10f891ab437e811cf616bb1165a301e3">00195</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT5_LOW (0x0u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00196"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga52d859c58699a1ac62813b617c448829">00196</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT5_HIGH (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00197"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga4194e5cebbf16b507b5c81cd96a6363b">00197</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Type 0 to 6 */</span>
<a name="l00198"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gac0c79de64f96622ddd761193574454d4">00198</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT6_LOW (0x0u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00199"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga41a00c081e28d96c4cdab15f81a6e92d">00199</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT6_HIGH (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00200"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga6906afa371355c0acb8dd98dc9349e17">00200</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Type 0 to 7 */</span>
<a name="l00201"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga2265fb4acb26acd0e3c557e6ffe288f2">00201</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT7_LOW (0x0u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00202"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaf5c7982fa084d39bc739a9c463dd1bd9">00202</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT7_HIGH (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00203"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga1e6972f45798fdcf46c882bb214a1660">00203</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT8 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Type 0 to 8 */</span>
<a name="l00204"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga6e1e8dabe3b7bfa654c3d714b538792d">00204</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT8_LOW (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00205"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gab1134073ab12c53c5f34fd17fe21a79b">00205</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT8_HIGH (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00206"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaecda8de7a24aee7c0caddcb0ac2b553f">00206</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT9 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Type 0 to 9 */</span>
<a name="l00207"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaea881592009d3f52b67f8747f9d3de57">00207</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT9_LOW (0x0u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00208"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gab3c92ef685797caffd3d8bcdacad7169">00208</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT9_HIGH (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00209"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga13a30fda5d4e9cf7ef393673fb077649">00209</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT10 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Type 0 to 10 */</span>
<a name="l00210"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga9467fbffb3eed98092a28ffdf21cbf8c">00210</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT10_LOW (0x0u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00211"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga5dd92fc7b4167dfd443a2ad52cf037b7">00211</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT10_HIGH (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00212"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaa0a1a486878de76e4580a9d930b26741">00212</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT11 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Type 0 to 11 */</span>
<a name="l00213"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga360e923d9a175c6fecba20145b98cc78">00213</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT11_LOW (0x0u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00214"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga2cfae9424c0bd86f4d02691ed4d59507">00214</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT11_HIGH (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00215"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gae8c17df3267c0c41ec4797100cef51d7">00215</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT12 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Type 0 to 12 */</span>
<a name="l00216"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga1822ac66545503bf3fe1eb15cf8f49f5">00216</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT12_LOW (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00217"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga3c51a4240d3dbe029085d4977845a94b">00217</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT12_HIGH (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00218"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga55f8f14a7fa1dc7d60a4a45c8e3ef6d6">00218</a> <span class="preprocessor">#define SUPC_WUIR_WKUPT13 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) Wake-up Input Type 0 to 13 */</span>
<a name="l00219"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga565876a5f7bf1874237ed7cdb924c56e">00219</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT13_LOW (0x0u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A falling edge followed by a low level for a period defined by WKUPDBC on the corre-sponding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00220"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaae86504154f7848e62f7e9626a37ef9f">00220</a> <span class="preprocessor">#define   SUPC_WUIR_WKUPT13_HIGH (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (SUPC_WUIR) A rising edge followed by a high level for a period defined by WKUPDBC on the cor-responding wake-up input forces the wake-up of the core power supply. */</span>
<a name="l00221"></a>00221 <span class="comment">/* -------- SUPC_SR : (SUPC Offset: 0x14) Supply Controller Status Register -------- */</span>
<a name="l00222"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gac16a71c6dc2309fe3aa16c2c4d5ae264">00222</a> <span class="preprocessor">#define SUPC_SR_WKUPS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUP Wake-up Status (cleared on read) */</span>
<a name="l00223"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaec0745fe651da5f156721ff006623dce">00223</a> <span class="preprocessor">#define   SUPC_SR_WKUPS_NO (0x0u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_SR) No wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. */</span>
<a name="l00224"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga665c5d05d1f26b9610621e19c586c70c">00224</a> <span class="preprocessor">#define   SUPC_SR_WKUPS_PRESENT (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (SUPC_SR) At least one wake-up due to the assertion of the WKUP pins has occurred since the last read of SUPC_SR. */</span>
<a name="l00225"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga00c164754e1f40d103b7345bdbc0e772">00225</a> <span class="preprocessor">#define SUPC_SR_SMWS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_SR) Supply Monitor Detection Wake-up Status (cleared on read) */</span>
<a name="l00226"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gafee2b13704083b16e6286167fd53d727">00226</a> <span class="preprocessor">#define   SUPC_SR_SMWS_NO (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_SR) No wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR. */</span>
<a name="l00227"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaa327ad4514f9ded5c314a6d6b52f8bcc">00227</a> <span class="preprocessor">#define   SUPC_SR_SMWS_PRESENT (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (SUPC_SR) At least one wake-up due to a supply monitor detection has occurred since the last read of SUPC_SR. */</span>
<a name="l00228"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga3c409d9ac5f96fbf9f6d1b8cf6643c9a">00228</a> <span class="preprocessor">#define SUPC_SR_BODRSTS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_SR) Brownout Detector Reset Status (cleared on read) */</span>
<a name="l00229"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga640c5de34d13f48f26d92b539a32f3b1">00229</a> <span class="preprocessor">#define   SUPC_SR_BODRSTS_NO (0x0u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_SR) No core brownout rising edge event has been detected since the last read of the SUPC_SR. */</span>
<a name="l00230"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga3116cdf97768c5b49a87912f8ffa318c">00230</a> <span class="preprocessor">#define   SUPC_SR_BODRSTS_PRESENT (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (SUPC_SR) At least one brownout output rising edge event has been detected since the last read of the SUPC_SR. */</span>
<a name="l00231"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gae48ab1a7fffb981efefdca372d3d7fcb">00231</a> <span class="preprocessor">#define SUPC_SR_SMRSTS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SUPC_SR) Supply Monitor Reset Status (cleared on read) */</span>
<a name="l00232"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga22ebf02ead35de24fa472195a6b73144">00232</a> <span class="preprocessor">#define   SUPC_SR_SMRSTS_NO (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SUPC_SR) No supply monitor detection has generated a core reset since the last read of the SUPC_SR. */</span>
<a name="l00233"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga00b6e76fa436337daf3eda2a40dc4f36">00233</a> <span class="preprocessor">#define   SUPC_SR_SMRSTS_PRESENT (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (SUPC_SR) At least one supply monitor detection has generated a core reset since the last read of the SUPC_SR. */</span>
<a name="l00234"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga0b740f64b912d2a15b75edeb79f76c65">00234</a> <span class="preprocessor">#define SUPC_SR_SMS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SUPC_SR) Supply Monitor Status (cleared on read) */</span>
<a name="l00235"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gacdd3383eb45bf512d4907af2a76adbf3">00235</a> <span class="preprocessor">#define   SUPC_SR_SMS_NO (0x0u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SUPC_SR) No supply monitor detection since the last read of SUPC_SR. */</span>
<a name="l00236"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gae55b5e0a82b518f322239fffef4c80b5">00236</a> <span class="preprocessor">#define   SUPC_SR_SMS_PRESENT (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (SUPC_SR) At least one supply monitor detection since the last read of SUPC_SR. */</span>
<a name="l00237"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga94d0ddd037a793670aa82608620768dc">00237</a> <span class="preprocessor">#define SUPC_SR_SMOS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SUPC_SR) Supply Monitor Output Status */</span>
<a name="l00238"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga49bad131859338323be85f40b76d2d6c">00238</a> <span class="preprocessor">#define   SUPC_SR_SMOS_HIGH (0x0u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SUPC_SR) The supply monitor detected VDDIO higher than its threshold at its last measurement. */</span>
<a name="l00239"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gae5e2ca00232d4771caeeff483ec4b003">00239</a> <span class="preprocessor">#define   SUPC_SR_SMOS_LOW (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (SUPC_SR) The supply monitor detected VDDIO lower than its threshold at its last measurement. */</span>
<a name="l00240"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga72e8a47e09f0269f14872a4844fe1447">00240</a> <span class="preprocessor">#define SUPC_SR_OSCSEL (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SUPC_SR) 32-kHz Oscillator Selection Status */</span>
<a name="l00241"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gab2c400a9bac9602e462c67d0f98894da">00241</a> <span class="preprocessor">#define   SUPC_SR_OSCSEL_RC (0x0u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SUPC_SR) The slow clock, SLCK, is generated by the embedded 32 kHz RC oscillator. */</span>
<a name="l00242"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gab28a70a417353f3e8d872bc90d2725c2">00242</a> <span class="preprocessor">#define   SUPC_SR_OSCSEL_CRYST (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (SUPC_SR) The slow clock, SLCK, is generated by the 32 kHz crystal oscillator. */</span>
<a name="l00243"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gabb0a87f4a2a09b7abe24d4fb22ba5a70">00243</a> <span class="preprocessor">#define SUPC_SR_LPDBCS0 (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_SR) Low-power Debouncer Wake-up Status on WKUP0 (cleared on read) */</span>
<a name="l00244"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gac143135268b9cb01284fab01b6e239f4">00244</a> <span class="preprocessor">#define   SUPC_SR_LPDBCS0_NO (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_SR) No wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR. */</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gab955bf688cd7b162cccf71f9e38bb78b">00245</a> <span class="preprocessor">#define   SUPC_SR_LPDBCS0_PRESENT (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (SUPC_SR) At least one wake-up due to the assertion of the WKUP0 pin has occurred since the last read of SUPC_SR. */</span>
<a name="l00246"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaf9d948be0d6a90f991fd1082029d3577">00246</a> <span class="preprocessor">#define SUPC_SR_LPDBCS1 (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (SUPC_SR) Low-power Debouncer Wake-up Status on WKUP1 (cleared on read) */</span>
<a name="l00247"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaa094499d6e6e8866a08b440bf30689d7">00247</a> <span class="preprocessor">#define   SUPC_SR_LPDBCS1_NO (0x0u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (SUPC_SR) No wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR. */</span>
<a name="l00248"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga64e06b80c792ed3d73d77b58d6722aa3">00248</a> <span class="preprocessor">#define   SUPC_SR_LPDBCS1_PRESENT (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (SUPC_SR) At least one wake-up due to the assertion of the WKUP1 pin has occurred since the last read of SUPC_SR. */</span>
<a name="l00249"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gafcb0d19725fb9fe71c830620efb31930">00249</a> <span class="preprocessor">#define SUPC_SR_WKUPIS0 (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUPx Input Status (cleared on read) */</span>
<a name="l00250"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaf096f6701d1a929722a122dd142d65dc">00250</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS0_DIS (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */</span>
<a name="l00251"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga9ab86388e2cf984b269a66160e4bf7d8">00251</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS0_EN (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. */</span>
<a name="l00252"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga50b5babc92ba6085b025f668eeeabcdc">00252</a> <span class="preprocessor">#define SUPC_SR_WKUPIS1 (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUPx Input Status (cleared on read) */</span>
<a name="l00253"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gacec35bfe89b163348e5baff9c33bb248">00253</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS1_DIS (0x0u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */</span>
<a name="l00254"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gae0445f532f11063df70b388487eb0e3f">00254</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS1_EN (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. */</span>
<a name="l00255"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gacb6e56dbd1c8bc1f5c0e706af3e80ad6">00255</a> <span class="preprocessor">#define SUPC_SR_WKUPIS2 (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUPx Input Status (cleared on read) */</span>
<a name="l00256"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gada076d83c52e83a7392e1f8f3ac40663">00256</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS2_DIS (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */</span>
<a name="l00257"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaeab874ca00d416df9e7ebb4ce7508ea4">00257</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS2_EN (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. */</span>
<a name="l00258"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaeaf18ea3ed18c20d753e7e0539e037f2">00258</a> <span class="preprocessor">#define SUPC_SR_WKUPIS3 (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUPx Input Status (cleared on read) */</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gae2b2826f9eafa7d51f33f073f87366f8">00259</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS3_DIS (0x0u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */</span>
<a name="l00260"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga18bbff9f29a5feda253aaa9d18d7b90c">00260</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS3_EN (0x1u &lt;&lt; 19) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. */</span>
<a name="l00261"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gab9c9b5eff9ffd5971ec7f62f0467f47b">00261</a> <span class="preprocessor">#define SUPC_SR_WKUPIS4 (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUPx Input Status (cleared on read) */</span>
<a name="l00262"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga2c475d05869d23bcdadd1c8a12f02e0e">00262</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS4_DIS (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */</span>
<a name="l00263"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga976c0c5b63651dede2d5be3e172b5b06">00263</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS4_EN (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. */</span>
<a name="l00264"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga3581fd9ee1d919cd121c4ebecd91c212">00264</a> <span class="preprocessor">#define SUPC_SR_WKUPIS5 (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUPx Input Status (cleared on read) */</span>
<a name="l00265"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga261a809563d6a2cbec32b0a7a630caca">00265</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS5_DIS (0x0u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */</span>
<a name="l00266"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaddcace562ae21554dfdd0651ac610430">00266</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS5_EN (0x1u &lt;&lt; 21) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. */</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gabb5f54eab4f4dc68e28175cbfcd52654">00267</a> <span class="preprocessor">#define SUPC_SR_WKUPIS6 (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUPx Input Status (cleared on read) */</span>
<a name="l00268"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gac7eccbaa18e9a2faba518da0b5d42a0b">00268</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS6_DIS (0x0u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */</span>
<a name="l00269"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga760ba6014f4e0f1c5017ff38285691a2">00269</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS6_EN (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. */</span>
<a name="l00270"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga7319144436fe27ecef61eb32cae3d2e0">00270</a> <span class="preprocessor">#define SUPC_SR_WKUPIS7 (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUPx Input Status (cleared on read) */</span>
<a name="l00271"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga40151ea9a6c10431c585a52a9e833649">00271</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS7_DIS (0x0u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */</span>
<a name="l00272"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga213ab5ea44988af8372428d86c3de390">00272</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS7_EN (0x1u &lt;&lt; 23) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. */</span>
<a name="l00273"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga822dfff1691421f943360284ba6d912d">00273</a> <span class="preprocessor">#define SUPC_SR_WKUPIS8 (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUPx Input Status (cleared on read) */</span>
<a name="l00274"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gad10d0b82c95aa9430eb5505088df4cef">00274</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS8_DIS (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */</span>
<a name="l00275"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gad32d7ef76b6d42dbd07c55be5d25cb60">00275</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS8_EN (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. */</span>
<a name="l00276"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaff60b4e21a7abfae4512dbeff068a752">00276</a> <span class="preprocessor">#define SUPC_SR_WKUPIS9 (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUPx Input Status (cleared on read) */</span>
<a name="l00277"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gad53aefaf6a97c6e64d72b6b4b41b9649">00277</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS9_DIS (0x0u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */</span>
<a name="l00278"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga89c227b6ce9342b09a2682464273e22d">00278</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS9_EN (0x1u &lt;&lt; 25) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. */</span>
<a name="l00279"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga0ed0b1280d03475fcadb26102b59e094">00279</a> <span class="preprocessor">#define SUPC_SR_WKUPIS10 (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUPx Input Status (cleared on read) */</span>
<a name="l00280"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gafaab4359d13e6d5dff0d9872ec2c8a58">00280</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS10_DIS (0x0u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */</span>
<a name="l00281"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga70edbf5537ce313c390d2ee53b23f8a6">00281</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS10_EN (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. */</span>
<a name="l00282"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gae4972fa9c6e12b2413cfa176b1372cb7">00282</a> <span class="preprocessor">#define SUPC_SR_WKUPIS11 (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUPx Input Status (cleared on read) */</span>
<a name="l00283"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga80431aeac799e921c07da00d38b9ae95">00283</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS11_DIS (0x0u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */</span>
<a name="l00284"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaf7feb9767dd3ec7dcd436ca228ccdb51">00284</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS11_EN (0x1u &lt;&lt; 27) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. */</span>
<a name="l00285"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gabf523c9091a64fff9807bd6a6fd28287">00285</a> <span class="preprocessor">#define SUPC_SR_WKUPIS12 (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUPx Input Status (cleared on read) */</span>
<a name="l00286"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga8d50ae6062fac5694ae093e8dfc63894">00286</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS12_DIS (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */</span>
<a name="l00287"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#ga88926dd1474bacfe6d4f9d31a5ecd487">00287</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS12_EN (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. */</span>
<a name="l00288"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gac72338e58315c3ef88f7a9328533328e">00288</a> <span class="preprocessor">#define SUPC_SR_WKUPIS13 (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (SUPC_SR) WKUPx Input Status (cleared on read) */</span>
<a name="l00289"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaba99fb2dc63dc1fcd2c4a421437a0fbc">00289</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS13_DIS (0x0u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input is disabled, or was inactive at the time the debouncer triggered a wake-up event. */</span>
<a name="l00290"></a><a class="code" href="group___s_a_m_e70___s_u_p_c.html#gaec34ff09f82b720754bd86d17b184972">00290</a> <span class="preprocessor">#define   SUPC_SR_WKUPIS13_EN (0x1u &lt;&lt; 29) </span><span class="comment">/**&lt; \brief (SUPC_SR) The corresponding wake-up input was active at the time the debouncer triggered a wake-up event since the last read of SUPC_SR. */</span>
<a name="l00291"></a>00291 <span class="comment"></span>
<a name="l00292"></a>00292 <span class="comment">/*@}*/</span>
<a name="l00293"></a>00293 
<a name="l00294"></a>00294 
<a name="l00295"></a>00295 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_SUPC_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
