Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Wed Jun 25 11:40:57 2025
| Host             : nikola-IdeaPad-5-Pro-16IAH7 running 64-bit Ubuntu 24.04.2 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a200tfbg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.345        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.206        |
| Device Static (W)        | 0.140        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        8 |       --- |             --- |
| Slice Logic              |     0.002 |     2530 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1338 |    133800 |            1.00 |
|   CARRY4                 |    <0.001 |       65 |     33450 |            0.19 |
|   LUT as Distributed RAM |    <0.001 |       56 |     46200 |            0.12 |
|   Register               |    <0.001 |      744 |    267600 |            0.28 |
|   Others                 |     0.000 |       26 |       --- |             --- |
| Signals                  |     0.003 |     2043 |       --- |             --- |
| Block RAM                |     0.021 |       16 |       365 |            4.38 |
| PLL                      |     0.127 |        1 |        10 |           10.00 |
| I/O                      |     0.049 |       69 |       285 |           24.21 |
| Static Power             |     0.140 |          |           |                 |
| Total                    |     0.345 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.075 |       0.044 |      0.031 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.095 |       0.065 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.018 |       0.013 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------+---------------------------------------+-----------------+
| Clock           | Domain                                | Constraint (ns) |
+-----------------+---------------------------------------+-----------------+
| clk_n           | clk_n                                 |             5.0 |
| clk_p           | clk_p                                 |             5.0 |
| sys_pll_clkfb   | u_clk_rst_gen/u_sys_pll/sys_pll_clkfb |            10.0 |
| sys_pll_clkfb_1 | u_clk_rst_gen/u_sys_pll/sys_pll_clkfb |            10.0 |
| sys_pll_out     | u_clk_rst_gen/u_sys_pll/sys_pll_out   |            15.4 |
| sys_pll_out_1   | u_clk_rst_gen/u_sys_pll/sys_pll_out   |            15.4 |
+-----------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------+-----------+
| Name            | Power (W) |
+-----------------+-----------+
| top             |     0.206 |
|   u_clk_rst_gen |     0.128 |
|     u_sys_pll   |     0.127 |
|   u_cpu         |     0.015 |
|     u_cpu       |     0.004 |
|     u_imem      |     0.010 |
|   u_dmem        |     0.011 |
|   u_uart        |     0.002 |
+-----------------+-----------+


