# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../deon_fpga.srcs/sources_1/ip/jacobi_calc/sim/jacobi_calc.vhd" \

# Do not sort compile order
nosort
