# system info dc_fifo_0 on 2018.09.21.11:09:30
system_info:
name,value
DEVICE,1SG280HU2F50E2VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for dc_fifo_0 on 2018.09.21.11:09:30
files:
filepath,kind,attributes,module,is_top
sim/dc_fifo_0.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,dc_fifo_0,true
altera_avalon_dc_fifo_181/sim/dc_fifo_0_altera_avalon_dc_fifo_181_vevbyjq.v,VERILOG,,dc_fifo_0_altera_avalon_dc_fifo_181_vevbyjq,false
altera_avalon_dc_fifo_181/sim/altera_dcfifo_synchronizer_bundle.v,VERILOG,,dc_fifo_0_altera_avalon_dc_fifo_181_vevbyjq,false
altera_avalon_dc_fifo_181/sim/altera_std_synchronizer_nocut.v,VERILOG,,dc_fifo_0_altera_avalon_dc_fifo_181_vevbyjq,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
dc_fifo_0.dc_fifo_0,dc_fifo_0_altera_avalon_dc_fifo_181_vevbyjq
