$date
	Thu Apr  9 15:34:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fpu_sim $end
$var wire 32 ! res [31:0] $end
$var reg 4 " acnt [3:0] $end
$var reg 1 # clk $end
$scope module fa $end
$var wire 1 # clk $end
$var wire 32 $ res [31:0] $end
$var wire 32 % v1 [31:0] $end
$var wire 32 & v2 [31:0] $end
$var wire 23 ' fra2 [22:0] $end
$var wire 23 ( fra1 [22:0] $end
$var wire 8 ) exp2 [7:0] $end
$var wire 8 * exp1 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 *
b11111111 )
b11111111111111111111111 (
b11111111111111111111111 '
b11111111111111111111111111111111 &
b11111111111111111111111111111111 %
b0 $
0#
b0 "
b0 !
$end
#10
b1 "
1#
#20
0#
#30
b10 "
1#
#40
0#
#50
b11 "
1#
#60
0#
#70
b100 "
1#
#80
0#
#90
b101 "
1#
#100
0#
#110
b110 "
1#
#120
0#
#130
b111 "
1#
#140
0#
#150
b1000 "
1#
#160
0#
#170
b1001 "
1#
#180
0#
#190
b1010 "
1#
#200
0#
#210
b1011 "
1#
#220
0#
#230
b1100 "
1#
#240
0#
#250
b1101 "
1#
#260
0#
#270
b1110 "
1#
#280
0#
#290
b1111 "
1#
#300
0#
#310
b0 "
1#
#320
0#
#330
b1 "
1#
#340
0#
#350
b10 "
1#
#360
0#
#370
b11 "
1#
#380
0#
#390
b100 "
1#
#400
0#
#410
b101 "
1#
#420
0#
#430
b110 "
1#
#440
0#
#450
b111 "
1#
#460
0#
#470
b1000 "
1#
#480
0#
#490
b1001 "
1#
#500
0#
