============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Nov 17 2021  10:25:04 am
  Module:                 level_fsm
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

     Pin           Type      Fanout Load Slew Delay  Arrival   
                                    (fF) (ps)  (ps)   (ps)     
---------------------------------------------------------------
(clock clk)       launch                                   0 R 
state_reg[0]/CK                             0              0 R 
state_reg[0]/Q    DFFHQX1         4  0.8   32  +202      202 F 
g2800/A                                          +0      202   
g2800/Y           NOR2X1          2  0.6   54   +62      264 R 
g2798/B                                          +0      264   
g2798/Y           NAND2BX1        3  0.8   82   +83      347 F 
g2797/AN                                         +0      347   
g2797/Y           NAND2BX1        3  0.9   85  +130      477 F 
g2787/A                                          +0      477   
g2787/Y           NOR2X1          2  0.6   59   +90      566 R 
g2779/AN                                         +0      566   
g2779/Y           NOR2BX1         3  0.6   52  +112      678 R 
g2771/AN                                         +0      678   
g2771/Y           NOR2BX1         3  0.8   63  +113      791 R 
g2760/AN                                         +0      791   
g2760/Y           NOR2BX1         2  0.6   56  +114      904 R 
g2732/A0                                         +0      904   
g2732/Y           AOI33XL         1  0.4  256  +255     1160 F 
g2687/B0                                         +0     1160   
g2687/Y           OAI2BB1X1       1  0.2   62  +163     1323 R 
led_o_reg[4]/D    DFFQXL                         +0     1323   
led_o_reg[4]/CK   setup                     0  +138     1461 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)       capture                            5000000 R 
---------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack : 4998539ps 
Start-point  : state_reg[0]/CK
End-point    : led_o_reg[4]/D
