ISim log file
Running: C:\Users\iAngelMx\Documents\GitHub\arqCompVHDL\PROC_DECODER\PROC_DECODER_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/iAngelMx/Documents/GitHub/arqCompVHDL/PROC_DECODER/PROC_DECODER_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /proc_decoder/op_code 2 -radix unsigned
# run 1.00us
# run 1.00us
# isim force add /proc_decoder/op_code 1 -radix unsigned
# run 1.00us
# isim force add /proc_decoder/op_code 0 -radix unsigned
# run 1.00us
# isim force add /proc_decoder/op_code 13 -radix unsigned
# run 1.00us
# isim force add /proc_decoder/op_code 14 -radix unsigned
# run 1.00us
# isim force add /proc_decoder/op_code 15 -radix unsigned
# run 1.00us
# isim force add /proc_decoder/op_code 16 -radix unsigned
# run 1.00us
# isim force add /proc_decoder/op_code 17 -radix unsigned
# run 1.00us
# isim force add /proc_decoder/op_code 18 -radix unsigned
# run 1.00us
