#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Tue Mar 17 12:49:34 2020
# Process ID: 9912
# Log file: C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/vivado.log
# Journal file: C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Superminiala\Documents\VLSI\Lab_1\B_2\B_2.xpr}
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 852.641 ; gain = 38.664
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: shift_register
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1011.922 ; gain = 882.133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sources_1/new/shift_register.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sources_1/new/shift_register.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sources_1/new/shift_register.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1011.922 ; gain = 882.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 1232.211 ; gain = 1102.422
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1232.738 ; gain = 236.941
set_property top shift_register_tb [get_filesets sim_1]
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj   xil_defaultlib.shift_register_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj xil_defaultlib.shift_register_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture my_shift_register of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture bench of entity xil_defaultlib.shift_register_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot shift_register_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "shift_register_tb_behav -key {Behavioral:sim_1:Functional:shift_register_tb} -tclbatch {shift_register_tb.tcl} -log {shift_register_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.965 ; gain = 1.227
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'shift_register_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1233.965 ; gain = 1.227
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj   xil_defaultlib.shift_register_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj xil_defaultlib.shift_register_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture my_shift_register of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture bench of entity xil_defaultlib.shift_register_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot shift_register_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "shift_register_tb_behav -key {Behavioral:sim_1:Functional:shift_register_tb} -tclbatch {shift_register_tb.tcl} -log {shift_register_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'shift_register_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1261.395 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ps
run 10 ps
run 10 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ps
run 10 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ps
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj   xil_defaultlib.shift_register_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj xil_defaultlib.shift_register_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd" into library xil_defaultlib
ERROR: [VRFC 10-1471] type error near so ; current type character; expected type std_logic [C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd:65]
ERROR: [VRFC 10-283] actual of formal out port so cannot be an expression [C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd:65]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj   xil_defaultlib.shift_register_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj xil_defaultlib.shift_register_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd" into library xil_defaultlib
ERROR: [VRFC 10-1471] type error near so ; current type character; expected type std_logic [C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd:65]
ERROR: [VRFC 10-283] actual of formal out port so cannot be an expression [C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd:65]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj   xil_defaultlib.shift_register_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj xil_defaultlib.shift_register_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture my_shift_register of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture bench of entity xil_defaultlib.shift_register_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot shift_register_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "shift_register_tb_behav -key {Behavioral:sim_1:Functional:shift_register_tb} -tclbatch {shift_register_tb.tcl} -log {shift_register_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.109 ; gain = 4.961
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'shift_register_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.109 ; gain = 4.961
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ps
run 10 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ps
run 10 ps
run 10 ps
run 10 ps
run 10 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ps
run 10 ps
run 10 ps
run 10 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj   xil_defaultlib.shift_register_tb"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot shift_register_tb_behav --prj C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.sim/sim_1/behav/shift_register_tb.prj xil_defaultlib.shift_register_tb 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sources_1/new/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture my_shift_register of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture bench of entity xil_defaultlib.shift_register_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot shift_register_tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "shift_register_tb_behav -key {Behavioral:sim_1:Functional:shift_register_tb} -tclbatch {shift_register_tb.tcl} -log {shift_register_tb_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'shift_register_tb_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.645 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
run 5 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 17 14:33:01 2020...
