# UART

This is a UART design in Verilog HDL. The designed UART works in simplex mode or can be configured to work as a Tx/Rx only using conditional compilation through defines.v.

Alternatively, you can access the project through this EDA Playground [link](https://edaplayground.com/x/9NMt).

## Output
This is the output of the UART testbench in simplex mode:
![image](https://github.com/theHDLguy/UART/assets/76950564/11fe7123-b30e-4436-9265-6727f85ac0e9)

## Waveform
![image](https://github.com/theHDLguy/UART/assets/76950564/e7ce3b6a-b530-4865-b6c2-9b7b05e5fcc0)

Zoomed in:
![image](https://github.com/theHDLguy/UART/assets/76950564/7aa772ec-467b-4143-89e7-560d4f803415)

## Schematics
![image](https://github.com/theHDLguy/UART/assets/76950564/66fdace2-30d7-4f09-8796-fdde05567d02)

### Synthesized Design
![image](https://github.com/theHDLguy/UART/assets/76950564/fa21233a-0801-4614-b547-71da82ef3f1d)

