library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity SYNC is
port(
CLK:  in std_logic;
HSYNC,VSYNC: out std_logic;
R,G,B: out std_logic_vector(3 downto 0)
);


end SYNC;


architecture MAIN of SYNC is
signal HPOS: integer range 0 to 1688:=0;
signal VPOS: integer range 0 to 1066:=0;
begin

process(CLK)
begin
if(CLK'event  and CLK='1') then
    if(HPOS <1688) then
	 HPOS<=HPOS+1;                 --ARTIRMA YAPILARAK TARAMA ISLEMI
	 
	
	else 
	 HPOS<=0;
	 
	 
	 
if (VPOS <1066) thenn
	 VPOS<=VPOS+1;
	 
	 else
	 VPOS<=0;
	 
	 
end if;
end if;

if(HPOS >48 and HPOS<160)then
   HSYNC<='0';
	
	else
	HSYNC<='1';
	end if;
	if(VPOS>0 and VPOS <4)then
	 VSYNC<='0';
	
	else
	VSYNC<='1';
	end if;
	
	if((HPOS>0 and HPOS<408) or(VPOS>0 and VPOS<42))then
	R<=(others=> '0');
	G<=(others=> '0');
	B<=(others=> '0');
	end if;

end if;

end process;
end  MAIN;















	 
	 
	 
	 