## 15.1

在seed1的条件下

VA1是有效的 转换为实地址为0x3741

其他都是不在界限内的地址

![image-20211103123258191](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211103123258191.png)

在seed2的条件下

VA0是有效的 转换为实地址为0x3ce2

VA1是有效的 转换为实地址为0x3cff

其他都是不在界限内的地址

![image-20211103123318464](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211103123318464.png)

在seed3的条件下

VA3是有效的 转换为实地址为0x2317

VA4是有效的 转换为实地址为0x22e1

其他都是不在界限内的地址

![image-20211103123338538](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211103123338538.png)

## 15.3

限制长度为100 物理内存大小为16kB 所以基址最大值是 16KB - 100 = 16284B

![image-20211103124640931](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211103124640931.png)



## 17.1

![image-20211103125455875](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211103125455875.png)

可以看到 每次释放动态分配的内存都会产生一个新的Free List节点

这些节点越来越多 并且没有合并 最终可能会导致不能分配出特定大小的空闲空间

## 17.3

![image-20211103125821545](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211103125821545.png)

可以看到 采用FIRST的方式寻找空闲空间

searched elements明显减少 只要找到第一个大于等于需求空间的空闲节点就会立刻分配出去

显然这种分配策略减少了空闲链表的搜索时间

## 17.4

采用ADDRSORT和SIZESORT+方式进行排序:

基本和上面的几个性能差不多

采用SIZESORT-的方式进行排序:

由于空间最大的总是排在第一位 所以每次都只需要搜索一个元素就可以找到满足条件的节点

![image-20211103132517109](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211103132517109.png)

## 16.1



地址空间大小 128

物理内存大小 512

段0基址 0x0 限制长度 20

段1基址 0x200 限制长度 20

VA0 在段1 物理地址为 0x1ec (512-(128-108))

计算可得其他VA都是非法的 不属于任何一个段

![image-20211104100721509](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211104100721509.png)

地址空间大小 128

物理内存大小 512

段0基址 0x0 限制长度 20

段1基址 0x200 限制长度 20

VA0 在段0 物理地址为 0x11

VA1 在段1 物理地址为 0x1ec

计算可得其他VA都是非法的 不属于任何一个段

![image-20211104101430587](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211104101430587.png)

地址空间大小 128

物理内存大小 512

段0基址 0x0 限制长度 20

段1基址 0x200 限制长度 20

VA0 在段1 物理地址为 0x1fa

VA1 在段1 物理地址为 0x1f9

VA2 在段0 物理地址为 0x7

VA3 在段0 物理地址为 0xa

计算可得其他VA都是非法的 不属于任何一个段

![image-20211104101449661](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211104101449661.png)

## 16.2

段0最高的合法虚拟地址是19
段1最低的合法虚拟地址是108
整个地址空间中对子和最高的合法地址是0和127



![image-20211104101823083](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211104101823083.png)

## 16.3

地址空间长度为16只有前两个和后两个虚拟地址有效

所以构造段0 起始地址0x0 长度为2 正方向增长

构造段1 起始地址0x7e 长度为2 负方向增长

运行结果如下

![image-20211104131620969](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211104131620969.png)

## 18.1

页表项数统计如下:

```
$ ./paging-linear-translate.py -P 1k -a 1m -p 512m -v -n 0
1024
$ ./paging-linear-translate.py -P 1k -a 2m -p 512m -v -n 0
2048
$ ./paging-linear-translate.py -P 1k -a 4m -p 512m -v -n 0
4096
$ ./paging-linear-translate.py -P 1k -a 1m -p 512m -v -n 0
1024
$ ./paging-linear-translate.py -P 2k -a 1m -p 512m -v -n 0
512
$ ./paging-linear-translate.py -P 4k -a 1m -p 512m -v -n 0
256
```

通过上面的数据可以看到

页表的大小随地址空间的增大而增大 随页大小的增大而减小

页面很大 会导致很多内部碎片 浪费空间

## 18.2

![image-20211104132958458](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211104132958458.png)

![image-20211104133014018](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211104133014018.png)

结果过多 只列出了开头和结尾

通过过程可以看到增加每个地址空间中页的百分比 可以提高虚拟地址转换的成功率

## 18.3

![image-20211104133624927](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211104133624927.png)

![image-20211104134058083](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211104134058083.png)

![image-20211104134214805](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211104134214805.png)

前两个地址空间太小了

第三个页面太大了

## 20.1

也是一个寄存器

因为多级页表是通过分段虚拟地址来进行定位页表 所以几级页表都是一个寄存器

## 20.2

通过查看VA中的pde找到pte然后找到物理地址

计算结果如下:

![image-20211105210332820](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211105210332820.png)

![image-20211105212425083](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211105212425083.png)

![image-20211105212458511](C:\Users\69108\AppData\Roaming\Typora\typora-user-images\image-20211105212458511.png)

## 20.3

程序使用内存是会经常访问页表的

所以页表应该在缓存中 可以保证大量命中

很多不命中应该只会存在程序刚刚启动时(冷不命中)

## 22.1



统计结果如下:

ARG addresses -1
ARG addressfile 
ARG numaddrs 10
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 10
ARG seed 0
ARG notrace False

Solving...

Access: 8  MISS FirstIn ->          [8] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 7  MISS FirstIn ->       [8, 7] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 4  MISS FirstIn ->    [8, 7, 4] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 2  MISS FirstIn ->    [7, 4, 2] <- Lastin  Replaced:8 [Hits:0 Misses:4]
Access: 5  MISS FirstIn ->    [4, 2, 5] <- Lastin  Replaced:7 [Hits:0 Misses:5]
Access: 4  HIT  FirstIn ->    [4, 2, 5] <- Lastin  Replaced:- [Hits:1 Misses:5]
Access: 7  MISS FirstIn ->    [2, 5, 7] <- Lastin  Replaced:4 [Hits:1 Misses:6]
Access: 3  MISS FirstIn ->    [5, 7, 3] <- Lastin  Replaced:2 [Hits:1 Misses:7]
Access: 4  MISS FirstIn ->    [7, 3, 4] <- Lastin  Replaced:5 [Hits:1 Misses:8]
Access: 5  MISS FirstIn ->    [3, 4, 5] <- Lastin  Replaced:7 [Hits:1 Misses:9]

FINALSTATS hits 1   misses 9   hitrate 10.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 10
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 10
ARG seed 1
ARG notrace False

Solving...

Access: 1  MISS FirstIn ->          [1] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 8  MISS FirstIn ->       [1, 8] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 7  MISS FirstIn ->    [1, 8, 7] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 2  MISS FirstIn ->    [8, 7, 2] <- Lastin  Replaced:1 [Hits:0 Misses:4]
Access: 4  MISS FirstIn ->    [7, 2, 4] <- Lastin  Replaced:8 [Hits:0 Misses:5]
Access: 4  HIT  FirstIn ->    [7, 2, 4] <- Lastin  Replaced:- [Hits:1 Misses:5]
Access: 6  MISS FirstIn ->    [2, 4, 6] <- Lastin  Replaced:7 [Hits:1 Misses:6]
Access: 7  MISS FirstIn ->    [4, 6, 7] <- Lastin  Replaced:2 [Hits:1 Misses:7]
Access: 0  MISS FirstIn ->    [6, 7, 0] <- Lastin  Replaced:4 [Hits:1 Misses:8]
Access: 0  HIT  FirstIn ->    [6, 7, 0] <- Lastin  Replaced:- [Hits:2 Misses:8]

FINALSTATS hits 2   misses 8   hitrate 20.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 10
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 10
ARG seed 2
ARG notrace False

Solving...

Access: 9  MISS FirstIn ->          [9] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 9  HIT  FirstIn ->          [9] <- Lastin  Replaced:- [Hits:1 Misses:1]
Access: 0  MISS FirstIn ->       [9, 0] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 0  HIT  FirstIn ->       [9, 0] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 8  MISS FirstIn ->    [9, 0, 8] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 7  MISS FirstIn ->    [0, 8, 7] <- Lastin  Replaced:9 [Hits:2 Misses:4]
Access: 6  MISS FirstIn ->    [8, 7, 6] <- Lastin  Replaced:0 [Hits:2 Misses:5]
Access: 3  MISS FirstIn ->    [7, 6, 3] <- Lastin  Replaced:8 [Hits:2 Misses:6]
Access: 6  HIT  FirstIn ->    [7, 6, 3] <- Lastin  Replaced:- [Hits:3 Misses:6]
Access: 6  HIT  FirstIn ->    [7, 6, 3] <- Lastin  Replaced:- [Hits:4 Misses:6]

FINALSTATS hits 4   misses 6   hitrate 40.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 10
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 10
ARG seed 0
ARG notrace False

Solving...

Access: 8  MISS LRU ->          [8] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 7  MISS LRU ->       [8, 7] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 4  MISS LRU ->    [8, 7, 4] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 2  MISS LRU ->    [7, 4, 2] <- MRU Replaced:8 [Hits:0 Misses:4]
Access: 5  MISS LRU ->    [4, 2, 5] <- MRU Replaced:7 [Hits:0 Misses:5]
Access: 4  HIT  LRU ->    [2, 5, 4] <- MRU Replaced:- [Hits:1 Misses:5]
Access: 7  MISS LRU ->    [5, 4, 7] <- MRU Replaced:2 [Hits:1 Misses:6]
Access: 3  MISS LRU ->    [4, 7, 3] <- MRU Replaced:5 [Hits:1 Misses:7]
Access: 4  HIT  LRU ->    [7, 3, 4] <- MRU Replaced:- [Hits:2 Misses:7]
Access: 5  MISS LRU ->    [3, 4, 5] <- MRU Replaced:7 [Hits:2 Misses:8]

FINALSTATS hits 2   misses 8   hitrate 20.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 10
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 10
ARG seed 1
ARG notrace False

Solving...

Access: 1  MISS LRU ->          [1] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 8  MISS LRU ->       [1, 8] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 7  MISS LRU ->    [1, 8, 7] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 2  MISS LRU ->    [8, 7, 2] <- MRU Replaced:1 [Hits:0 Misses:4]
Access: 4  MISS LRU ->    [7, 2, 4] <- MRU Replaced:8 [Hits:0 Misses:5]
Access: 4  HIT  LRU ->    [7, 2, 4] <- MRU Replaced:- [Hits:1 Misses:5]
Access: 6  MISS LRU ->    [2, 4, 6] <- MRU Replaced:7 [Hits:1 Misses:6]
Access: 7  MISS LRU ->    [4, 6, 7] <- MRU Replaced:2 [Hits:1 Misses:7]
Access: 0  MISS LRU ->    [6, 7, 0] <- MRU Replaced:4 [Hits:1 Misses:8]
Access: 0  HIT  LRU ->    [6, 7, 0] <- MRU Replaced:- [Hits:2 Misses:8]

FINALSTATS hits 2   misses 8   hitrate 20.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 10
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 10
ARG seed 2
ARG notrace False

Solving...

Access: 9  MISS LRU ->          [9] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 9  HIT  LRU ->          [9] <- MRU Replaced:- [Hits:1 Misses:1]
Access: 0  MISS LRU ->       [9, 0] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 0  HIT  LRU ->       [9, 0] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 8  MISS LRU ->    [9, 0, 8] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 7  MISS LRU ->    [0, 8, 7] <- MRU Replaced:9 [Hits:2 Misses:4]
Access: 6  MISS LRU ->    [8, 7, 6] <- MRU Replaced:0 [Hits:2 Misses:5]
Access: 3  MISS LRU ->    [7, 6, 3] <- MRU Replaced:8 [Hits:2 Misses:6]
Access: 6  HIT  LRU ->    [7, 3, 6] <- MRU Replaced:- [Hits:3 Misses:6]
Access: 6  HIT  LRU ->    [7, 3, 6] <- MRU Replaced:- [Hits:4 Misses:6]

FINALSTATS hits 4   misses 6   hitrate 40.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 10
ARG policy OPT
ARG clockbits 2
ARG cachesize 3
ARG maxpage 10
ARG seed 0
ARG notrace False

Solving...

Access: 8  MISS Left  ->          [8] <- Right Replaced:- [Hits:0 Misses:1]
Access: 7  MISS Left  ->       [8, 7] <- Right Replaced:- [Hits:0 Misses:2]
Access: 4  MISS Left  ->    [8, 7, 4] <- Right Replaced:- [Hits:0 Misses:3]
Access: 2  MISS Left  ->    [7, 4, 2] <- Right Replaced:8 [Hits:0 Misses:4]
Access: 5  MISS Left  ->    [7, 4, 5] <- Right Replaced:2 [Hits:0 Misses:5]
Access: 4  HIT  Left  ->    [7, 4, 5] <- Right Replaced:- [Hits:1 Misses:5]
Access: 7  HIT  Left  ->    [7, 4, 5] <- Right Replaced:- [Hits:2 Misses:5]
Access: 3  MISS Left  ->    [4, 5, 3] <- Right Replaced:7 [Hits:2 Misses:6]
Access: 4  HIT  Left  ->    [4, 5, 3] <- Right Replaced:- [Hits:3 Misses:6]
Access: 5  HIT  Left  ->    [4, 5, 3] <- Right Replaced:- [Hits:4 Misses:6]

FINALSTATS hits 4   misses 6   hitrate 40.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 10
ARG policy OPT
ARG clockbits 2
ARG cachesize 3
ARG maxpage 10
ARG seed 1
ARG notrace False

Solving...

Access: 1  MISS Left  ->          [1] <- Right Replaced:- [Hits:0 Misses:1]
Access: 8  MISS Left  ->       [1, 8] <- Right Replaced:- [Hits:0 Misses:2]
Access: 7  MISS Left  ->    [1, 8, 7] <- Right Replaced:- [Hits:0 Misses:3]
Access: 2  MISS Left  ->    [1, 7, 2] <- Right Replaced:8 [Hits:0 Misses:4]
Access: 4  MISS Left  ->    [1, 7, 4] <- Right Replaced:2 [Hits:0 Misses:5]
Access: 4  HIT  Left  ->    [1, 7, 4] <- Right Replaced:- [Hits:1 Misses:5]
Access: 6  MISS Left  ->    [1, 7, 6] <- Right Replaced:4 [Hits:1 Misses:6]
Access: 7  HIT  Left  ->    [1, 7, 6] <- Right Replaced:- [Hits:2 Misses:6]
Access: 0  MISS Left  ->    [1, 7, 0] <- Right Replaced:6 [Hits:2 Misses:7]
Access: 0  HIT  Left  ->    [1, 7, 0] <- Right Replaced:- [Hits:3 Misses:7]

FINALSTATS hits 3   misses 7   hitrate 30.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 10
ARG policy OPT
ARG clockbits 2
ARG cachesize 3
ARG maxpage 10
ARG seed 2
ARG notrace False

Solving...

Access: 9  MISS Left  ->          [9] <- Right Replaced:- [Hits:0 Misses:1]
Access: 9  HIT  Left  ->          [9] <- Right Replaced:- [Hits:1 Misses:1]
Access: 0  MISS Left  ->       [9, 0] <- Right Replaced:- [Hits:1 Misses:2]
Access: 0  HIT  Left  ->       [9, 0] <- Right Replaced:- [Hits:2 Misses:2]
Access: 8  MISS Left  ->    [9, 0, 8] <- Right Replaced:- [Hits:2 Misses:3]
Access: 7  MISS Left  ->    [9, 0, 7] <- Right Replaced:8 [Hits:2 Misses:4]
Access: 6  MISS Left  ->    [9, 0, 6] <- Right Replaced:7 [Hits:2 Misses:5]
Access: 3  MISS Left  ->    [9, 6, 3] <- Right Replaced:0 [Hits:2 Misses:6]
Access: 6  HIT  Left  ->    [9, 6, 3] <- Right Replaced:- [Hits:3 Misses:6]
Access: 6  HIT  Left  ->    [9, 6, 3] <- Right Replaced:- [Hits:4 Misses:6]

FINALSTATS hits 4   misses 6   hitrate 40.00

## 22.2

6 5 4 3 2 1

全不命中

## 22.3

使用python脚本生成随机数

```python
#! /usr/bin/python3
import random 
Max =  10
num =  10

arr = []
for i in range(0, num):
    t = random.randint(0, Max - 1)
    arr.append(t)
print(arr)

file = open('./test.txt', 'w')

for i in arr:
    file.write(str(i) + '\n')

file.close()

```



ARG addresses -1

ARG addressfile test.txt

ARG numaddrs 10

ARG policy FIFO

ARG clockbits 2

ARG cachesize 3

ARG maxpage 10

ARG seed 0

ARG notrace False



Solving...



Access: 4  MISS FirstIn ->      [4] <- Lastin  Replaced:- [Hits:0 Misses:1]

Access: 3  MISS FirstIn ->    [4, 3] <- Lastin  Replaced:- [Hits:0 Misses:2]

Access: 9  MISS FirstIn ->   [4, 3, 9] <- Lastin  Replaced:- [Hits:0 Misses:3]

Access: 3  HIT  FirstIn ->   [4, 3, 9] <- Lastin  Replaced:- [Hits:1 Misses:3]

Access: 2  MISS FirstIn ->   [3, 9, 2] <- Lastin  Replaced:4 [Hits:1 Misses:4]

Access: 2  HIT  FirstIn ->   [3, 9, 2] <- Lastin  Replaced:- [Hits:2 Misses:4]

Access: 3  HIT  FirstIn ->   [3, 9, 2] <- Lastin  Replaced:- [Hits:3 Misses:4]

Access: 5  MISS FirstIn ->   [9, 2, 5] <- Lastin  Replaced:3 [Hits:3 Misses:5]

Access: 9  HIT  FirstIn ->   [9, 2, 5] <- Lastin  Replaced:- [Hits:4 Misses:5]

Access: 2  HIT  FirstIn ->   [9, 2, 5] <- Lastin  Replaced:- [Hits:5 Misses:5]



FINALSTATS hits 5  misses 5  hitrate 50.00



ARG addresses -1

ARG addressfile test.txt

ARG numaddrs 10

ARG policy LRU

ARG clockbits 2

ARG cachesize 3

ARG maxpage 10

ARG seed 0

ARG notrace False



Solving...



Access: 4  MISS LRU ->      [4] <- MRU Replaced:- [Hits:0 Misses:1]

Access: 3  MISS LRU ->    [4, 3] <- MRU Replaced:- [Hits:0 Misses:2]

Access: 9  MISS LRU ->   [4, 3, 9] <- MRU Replaced:- [Hits:0 Misses:3]

Access: 3  HIT  LRU ->   [4, 9, 3] <- MRU Replaced:- [Hits:1 Misses:3]

Access: 2  MISS LRU ->   [9, 3, 2] <- MRU Replaced:4 [Hits:1 Misses:4]

Access: 2  HIT  LRU ->   [9, 3, 2] <- MRU Replaced:- [Hits:2 Misses:4]

Access: 3  HIT  LRU ->   [9, 2, 3] <- MRU Replaced:- [Hits:3 Misses:4]

Access: 5  MISS LRU ->   [2, 3, 5] <- MRU Replaced:9 [Hits:3 Misses:5]

Access: 9  MISS LRU ->   [3, 5, 9] <- MRU Replaced:2 [Hits:3 Misses:6]

Access: 2  MISS LRU ->   [5, 9, 2] <- MRU Replaced:3 [Hits:3 Misses:7]



FINALSTATS hits 3  misses 7  hitrate 30.00



ARG addresses -1

ARG addressfile test.txt

ARG numaddrs 10

ARG policy OPT

ARG clockbits 2

ARG cachesize 3

ARG maxpage 10

ARG seed 0

ARG notrace False



Solving...



Access: 4  MISS Left  ->      [4] <- Right Replaced:- [Hits:0 Misses:1]

Access: 3  MISS Left  ->    [4, 3] <- Right Replaced:- [Hits:0 Misses:2]

Access: 9  MISS Left  ->   [4, 3, 9] <- Right Replaced:- [Hits:0 Misses:3]

Access: 3  HIT  Left  ->   [4, 3, 9] <- Right Replaced:- [Hits:1 Misses:3]

Access: 2  MISS Left  ->   [3, 9, 2] <- Right Replaced:4 [Hits:1 Misses:4]

Access: 2  HIT  Left  ->   [3, 9, 2] <- Right Replaced:- [Hits:2 Misses:4]

Access: 3  HIT  Left  ->   [3, 9, 2] <- Right Replaced:- [Hits:3 Misses:4]

Access: 5  MISS Left  ->   [9, 2, 5] <- Right Replaced:3 [Hits:3 Misses:5]

Access: 9  HIT  Left  ->   [9, 2, 5] <- Right Replaced:- [Hits:4 Misses:5]

Access: 2  HIT  Left  ->   [9, 2, 5] <- Right Replaced:- [Hits:5 Misses:5]



FINALSTATS hits 5  misses 5  hitrate 50.00

## 22.4

```python
#! /usr/bin/python3
import random 
Max =  10
num =  10
randCite = 0.8
randomHotPage = 0.2

arr = []

numlist = set(range(0, Max))
hotPage = set()
coldPage = set()

while len(hotPage) < int(Max * randomHotPage):
    i = random.choice(list(numlist))
    hotPage.add(i)
coldPage = numlist - hotPage
print(hotPage)
print(coldPage)
hotPage = list(hotPage)
coldPage = list(coldPage)

for i in range(0, num):
    if(random.random() > randCite):
        t = random.choice(coldPage)
    else:
        t = random.choice(hotPage)
    arr.append(t)
print(arr)

file = open('./1.txt', 'w')

for i in arr:
    file.write(str(i) + '\n')

file.close()

```

ARG addresses -1

ARG addressfile test.txt

ARG numaddrs 10

ARG policy FIFO

ARG clockbits 2

ARG cachesize 3

ARG maxpage 10

ARG seed 0

ARG notrace False



Solving...



Access: 4  MISS FirstIn ->      [4] <- Lastin  Replaced:- [Hits:0 Misses:1]

Access: 3  MISS FirstIn ->    [4, 3] <- Lastin  Replaced:- [Hits:0 Misses:2]

Access: 9  MISS FirstIn ->   [4, 3, 9] <- Lastin  Replaced:- [Hits:0 Misses:3]

Access: 3  HIT  FirstIn ->   [4, 3, 9] <- Lastin  Replaced:- [Hits:1 Misses:3]

Access: 2  MISS FirstIn ->   [3, 9, 2] <- Lastin  Replaced:4 [Hits:1 Misses:4]

Access: 2  HIT  FirstIn ->   [3, 9, 2] <- Lastin  Replaced:- [Hits:2 Misses:4]

Access: 3  HIT  FirstIn ->   [3, 9, 2] <- Lastin  Replaced:- [Hits:3 Misses:4]

Access: 5  MISS FirstIn ->   [9, 2, 5] <- Lastin  Replaced:3 [Hits:3 Misses:5]

Access: 9  HIT  FirstIn ->   [9, 2, 5] <- Lastin  Replaced:- [Hits:4 Misses:5]

Access: 2  HIT  FirstIn ->   [9, 2, 5] <- Lastin  Replaced:- [Hits:5 Misses:5]



FINALSTATS hits 5  misses 5  hitrate 50.00



ARG addresses -1

ARG addressfile test.txt

ARG numaddrs 10

ARG policy LRU

ARG clockbits 2

ARG cachesize 3

ARG maxpage 10

ARG seed 0

ARG notrace False



Solving...



Access: 4  MISS LRU ->      [4] <- MRU Replaced:- [Hits:0 Misses:1]

Access: 3  MISS LRU ->    [4, 3] <- MRU Replaced:- [Hits:0 Misses:2]

Access: 9  MISS LRU ->   [4, 3, 9] <- MRU Replaced:- [Hits:0 Misses:3]

Access: 3  HIT  LRU ->   [4, 9, 3] <- MRU Replaced:- [Hits:1 Misses:3]

Access: 2  MISS LRU ->   [9, 3, 2] <- MRU Replaced:4 [Hits:1 Misses:4]

Access: 2  HIT  LRU ->   [9, 3, 2] <- MRU Replaced:- [Hits:2 Misses:4]

Access: 3  HIT  LRU ->   [9, 2, 3] <- MRU Replaced:- [Hits:3 Misses:4]

Access: 5  MISS LRU ->   [2, 3, 5] <- MRU Replaced:9 [Hits:3 Misses:5]

Access: 9  MISS LRU ->   [3, 5, 9] <- MRU Replaced:2 [Hits:3 Misses:6]

Access: 2  MISS LRU ->   [5, 9, 2] <- MRU Replaced:3 [Hits:3 Misses:7]



FINALSTATS hits 3  misses 7  hitrate 30.00



ARG addresses -1

ARG addressfile test.txt

ARG numaddrs 10

ARG policy OPT

ARG clockbits 2

ARG cachesize 3

ARG maxpage 10

ARG seed 0

ARG notrace False



Solving...



Access: 4  MISS Left  ->      [4] <- Right Replaced:- [Hits:0 Misses:1]

Access: 3  MISS Left  ->    [4, 3] <- Right Replaced:- [Hits:0 Misses:2]

Access: 9  MISS Left  ->   [4, 3, 9] <- Right Replaced:- [Hits:0 Misses:3]

Access: 3  HIT  Left  ->   [4, 3, 9] <- Right Replaced:- [Hits:1 Misses:3]

Access: 2  MISS Left  ->   [3, 9, 2] <- Right Replaced:4 [Hits:1 Misses:4]

Access: 2  HIT  Left  ->   [3, 9, 2] <- Right Replaced:- [Hits:2 Misses:4]

Access: 3  HIT  Left  ->   [3, 9, 2] <- Right Replaced:- [Hits:3 Misses:4]

Access: 5  MISS Left  ->   [9, 2, 5] <- Right Replaced:3 [Hits:3 Misses:5]

Access: 9  HIT  Left  ->   [9, 2, 5] <- Right Replaced:- [Hits:4 Misses:5]

Access: 2  HIT  Left  ->   [9, 2, 5] <- Right Replaced:- [Hits:5 Misses:5]



FINALSTATS hits 5  misses 5  hitrate 50.00



CLOCK bit为1时表现差于LRU，提高bit时出现好于LRU的情况，且在一定数值内bit越高表现越好