/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* BPFIn */
.set BPFIn__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set BPFIn__0__MASK, 0x01
.set BPFIn__0__PC, CYREG_PRT3_PC0
.set BPFIn__0__PORT, 3
.set BPFIn__0__SHIFT, 0
.set BPFIn__AG, CYREG_PRT3_AG
.set BPFIn__AMUX, CYREG_PRT3_AMUX
.set BPFIn__BIE, CYREG_PRT3_BIE
.set BPFIn__BIT_MASK, CYREG_PRT3_BIT_MASK
.set BPFIn__BYP, CYREG_PRT3_BYP
.set BPFIn__CTL, CYREG_PRT3_CTL
.set BPFIn__DM0, CYREG_PRT3_DM0
.set BPFIn__DM1, CYREG_PRT3_DM1
.set BPFIn__DM2, CYREG_PRT3_DM2
.set BPFIn__DR, CYREG_PRT3_DR
.set BPFIn__INP_DIS, CYREG_PRT3_INP_DIS
.set BPFIn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set BPFIn__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set BPFIn__LCD_EN, CYREG_PRT3_LCD_EN
.set BPFIn__MASK, 0x01
.set BPFIn__PORT, 3
.set BPFIn__PRT, CYREG_PRT3_PRT
.set BPFIn__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set BPFIn__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set BPFIn__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set BPFIn__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set BPFIn__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set BPFIn__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set BPFIn__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set BPFIn__PS, CYREG_PRT3_PS
.set BPFIn__SHIFT, 0
.set BPFIn__SLW, CYREG_PRT3_SLW

/* BPF_Comp */
.set BPF_Comp_ctComp__CLK, CYREG_CMP1_CLK
.set BPF_Comp_ctComp__CMP_MASK, 0x02
.set BPF_Comp_ctComp__CMP_NUMBER, 1
.set BPF_Comp_ctComp__CR, CYREG_CMP1_CR
.set BPF_Comp_ctComp__LUT__CR, CYREG_LUT1_CR
.set BPF_Comp_ctComp__LUT__MSK, CYREG_LUT_MSK
.set BPF_Comp_ctComp__LUT__MSK_MASK, 0x02
.set BPF_Comp_ctComp__LUT__MSK_SHIFT, 1
.set BPF_Comp_ctComp__LUT__MX, CYREG_LUT1_MX
.set BPF_Comp_ctComp__LUT__SR, CYREG_LUT_SR
.set BPF_Comp_ctComp__LUT__SR_MASK, 0x02
.set BPF_Comp_ctComp__LUT__SR_SHIFT, 1
.set BPF_Comp_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set BPF_Comp_ctComp__PM_ACT_MSK, 0x02
.set BPF_Comp_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set BPF_Comp_ctComp__PM_STBY_MSK, 0x02
.set BPF_Comp_ctComp__SW0, CYREG_CMP1_SW0
.set BPF_Comp_ctComp__SW2, CYREG_CMP1_SW2
.set BPF_Comp_ctComp__SW3, CYREG_CMP1_SW3
.set BPF_Comp_ctComp__SW4, CYREG_CMP1_SW4
.set BPF_Comp_ctComp__SW6, CYREG_CMP1_SW6
.set BPF_Comp_ctComp__TR0, CYREG_CMP1_TR0
.set BPF_Comp_ctComp__TR1, CYREG_CMP1_TR1
.set BPF_Comp_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP1_TR0
.set BPF_Comp_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
.set BPF_Comp_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP1_TR1
.set BPF_Comp_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
.set BPF_Comp_ctComp__WRK, CYREG_CMP_WRK
.set BPF_Comp_ctComp__WRK_MASK, 0x02
.set BPF_Comp_ctComp__WRK_SHIFT, 1

/* CompOut */
.set CompOut__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set CompOut__0__MASK, 0x80
.set CompOut__0__PC, CYREG_PRT3_PC7
.set CompOut__0__PORT, 3
.set CompOut__0__SHIFT, 7
.set CompOut__AG, CYREG_PRT3_AG
.set CompOut__AMUX, CYREG_PRT3_AMUX
.set CompOut__BIE, CYREG_PRT3_BIE
.set CompOut__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CompOut__BYP, CYREG_PRT3_BYP
.set CompOut__CTL, CYREG_PRT3_CTL
.set CompOut__DM0, CYREG_PRT3_DM0
.set CompOut__DM1, CYREG_PRT3_DM1
.set CompOut__DM2, CYREG_PRT3_DM2
.set CompOut__DR, CYREG_PRT3_DR
.set CompOut__INP_DIS, CYREG_PRT3_INP_DIS
.set CompOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CompOut__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CompOut__LCD_EN, CYREG_PRT3_LCD_EN
.set CompOut__MASK, 0x80
.set CompOut__PORT, 3
.set CompOut__PRT, CYREG_PRT3_PRT
.set CompOut__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CompOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CompOut__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CompOut__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CompOut__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CompOut__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CompOut__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CompOut__PS, CYREG_PRT3_PS
.set CompOut__SHIFT, 7
.set CompOut__SLW, CYREG_PRT3_SLW

/* CountOut */
.set CountOut__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set CountOut__0__MASK, 0x04
.set CountOut__0__PC, CYREG_PRT3_PC2
.set CountOut__0__PORT, 3
.set CountOut__0__SHIFT, 2
.set CountOut__AG, CYREG_PRT3_AG
.set CountOut__AMUX, CYREG_PRT3_AMUX
.set CountOut__BIE, CYREG_PRT3_BIE
.set CountOut__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CountOut__BYP, CYREG_PRT3_BYP
.set CountOut__CTL, CYREG_PRT3_CTL
.set CountOut__DM0, CYREG_PRT3_DM0
.set CountOut__DM1, CYREG_PRT3_DM1
.set CountOut__DM2, CYREG_PRT3_DM2
.set CountOut__DR, CYREG_PRT3_DR
.set CountOut__INP_DIS, CYREG_PRT3_INP_DIS
.set CountOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CountOut__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CountOut__LCD_EN, CYREG_PRT3_LCD_EN
.set CountOut__MASK, 0x04
.set CountOut__PORT, 3
.set CountOut__PRT, CYREG_PRT3_PRT
.set CountOut__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CountOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CountOut__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CountOut__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CountOut__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CountOut__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CountOut__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CountOut__PS, CYREG_PRT3_PS
.set CountOut__SHIFT, 2
.set CountOut__SLW, CYREG_PRT3_SLW

/* DelayClk */
.set DelayClk__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set DelayClk__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set DelayClk__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set DelayClk__CFG2_SRC_SEL_MASK, 0x07
.set DelayClk__INDEX, 0x03
.set DelayClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set DelayClk__PM_ACT_MSK, 0x08
.set DelayClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set DelayClk__PM_STBY_MSK, 0x08

/* DemodOut */
.set DemodOut__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set DemodOut__0__MASK, 0x02
.set DemodOut__0__PC, CYREG_PRT3_PC1
.set DemodOut__0__PORT, 3
.set DemodOut__0__SHIFT, 1
.set DemodOut__AG, CYREG_PRT3_AG
.set DemodOut__AMUX, CYREG_PRT3_AMUX
.set DemodOut__BIE, CYREG_PRT3_BIE
.set DemodOut__BIT_MASK, CYREG_PRT3_BIT_MASK
.set DemodOut__BYP, CYREG_PRT3_BYP
.set DemodOut__CTL, CYREG_PRT3_CTL
.set DemodOut__DM0, CYREG_PRT3_DM0
.set DemodOut__DM1, CYREG_PRT3_DM1
.set DemodOut__DM2, CYREG_PRT3_DM2
.set DemodOut__DR, CYREG_PRT3_DR
.set DemodOut__INP_DIS, CYREG_PRT3_INP_DIS
.set DemodOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set DemodOut__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set DemodOut__LCD_EN, CYREG_PRT3_LCD_EN
.set DemodOut__MASK, 0x02
.set DemodOut__PORT, 3
.set DemodOut__PRT, CYREG_PRT3_PRT
.set DemodOut__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set DemodOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set DemodOut__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set DemodOut__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set DemodOut__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set DemodOut__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set DemodOut__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set DemodOut__PS, CYREG_PRT3_PS
.set DemodOut__SHIFT, 1
.set DemodOut__SLW, CYREG_PRT3_SLW

/* HighF_BPFIn */
.set HighF_BPFIn__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set HighF_BPFIn__0__MASK, 0x40
.set HighF_BPFIn__0__PC, CYREG_PRT1_PC6
.set HighF_BPFIn__0__PORT, 1
.set HighF_BPFIn__0__SHIFT, 6
.set HighF_BPFIn__AG, CYREG_PRT1_AG
.set HighF_BPFIn__AMUX, CYREG_PRT1_AMUX
.set HighF_BPFIn__BIE, CYREG_PRT1_BIE
.set HighF_BPFIn__BIT_MASK, CYREG_PRT1_BIT_MASK
.set HighF_BPFIn__BYP, CYREG_PRT1_BYP
.set HighF_BPFIn__CTL, CYREG_PRT1_CTL
.set HighF_BPFIn__DM0, CYREG_PRT1_DM0
.set HighF_BPFIn__DM1, CYREG_PRT1_DM1
.set HighF_BPFIn__DM2, CYREG_PRT1_DM2
.set HighF_BPFIn__DR, CYREG_PRT1_DR
.set HighF_BPFIn__INP_DIS, CYREG_PRT1_INP_DIS
.set HighF_BPFIn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set HighF_BPFIn__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set HighF_BPFIn__LCD_EN, CYREG_PRT1_LCD_EN
.set HighF_BPFIn__MASK, 0x40
.set HighF_BPFIn__PORT, 1
.set HighF_BPFIn__PRT, CYREG_PRT1_PRT
.set HighF_BPFIn__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set HighF_BPFIn__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set HighF_BPFIn__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set HighF_BPFIn__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set HighF_BPFIn__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set HighF_BPFIn__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set HighF_BPFIn__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set HighF_BPFIn__PS, CYREG_PRT1_PS
.set HighF_BPFIn__SHIFT, 6
.set HighF_BPFIn__SLW, CYREG_PRT1_SLW

/* HighF_BPF_Comp */
.set HighF_BPF_Comp_ctComp__CLK, CYREG_CMP3_CLK
.set HighF_BPF_Comp_ctComp__CMP_MASK, 0x08
.set HighF_BPF_Comp_ctComp__CMP_NUMBER, 3
.set HighF_BPF_Comp_ctComp__CR, CYREG_CMP3_CR
.set HighF_BPF_Comp_ctComp__LUT__CR, CYREG_LUT3_CR
.set HighF_BPF_Comp_ctComp__LUT__MSK, CYREG_LUT_MSK
.set HighF_BPF_Comp_ctComp__LUT__MSK_MASK, 0x08
.set HighF_BPF_Comp_ctComp__LUT__MSK_SHIFT, 3
.set HighF_BPF_Comp_ctComp__LUT__MX, CYREG_LUT3_MX
.set HighF_BPF_Comp_ctComp__LUT__SR, CYREG_LUT_SR
.set HighF_BPF_Comp_ctComp__LUT__SR_MASK, 0x08
.set HighF_BPF_Comp_ctComp__LUT__SR_SHIFT, 3
.set HighF_BPF_Comp_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set HighF_BPF_Comp_ctComp__PM_ACT_MSK, 0x08
.set HighF_BPF_Comp_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set HighF_BPF_Comp_ctComp__PM_STBY_MSK, 0x08
.set HighF_BPF_Comp_ctComp__SW0, CYREG_CMP3_SW0
.set HighF_BPF_Comp_ctComp__SW2, CYREG_CMP3_SW2
.set HighF_BPF_Comp_ctComp__SW3, CYREG_CMP3_SW3
.set HighF_BPF_Comp_ctComp__SW4, CYREG_CMP3_SW4
.set HighF_BPF_Comp_ctComp__SW6, CYREG_CMP3_SW6
.set HighF_BPF_Comp_ctComp__TR0, CYREG_CMP3_TR0
.set HighF_BPF_Comp_ctComp__TR1, CYREG_CMP3_TR1
.set HighF_BPF_Comp_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP3_TR0
.set HighF_BPF_Comp_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
.set HighF_BPF_Comp_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP3_TR1
.set HighF_BPF_Comp_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
.set HighF_BPF_Comp_ctComp__WRK, CYREG_CMP_WRK
.set HighF_BPF_Comp_ctComp__WRK_MASK, 0x08
.set HighF_BPF_Comp_ctComp__WRK_SHIFT, 3

/* HighF_CountOut */
.set HighF_CountOut__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set HighF_CountOut__0__MASK, 0x40
.set HighF_CountOut__0__PC, CYREG_PRT2_PC6
.set HighF_CountOut__0__PORT, 2
.set HighF_CountOut__0__SHIFT, 6
.set HighF_CountOut__AG, CYREG_PRT2_AG
.set HighF_CountOut__AMUX, CYREG_PRT2_AMUX
.set HighF_CountOut__BIE, CYREG_PRT2_BIE
.set HighF_CountOut__BIT_MASK, CYREG_PRT2_BIT_MASK
.set HighF_CountOut__BYP, CYREG_PRT2_BYP
.set HighF_CountOut__CTL, CYREG_PRT2_CTL
.set HighF_CountOut__DM0, CYREG_PRT2_DM0
.set HighF_CountOut__DM1, CYREG_PRT2_DM1
.set HighF_CountOut__DM2, CYREG_PRT2_DM2
.set HighF_CountOut__DR, CYREG_PRT2_DR
.set HighF_CountOut__INP_DIS, CYREG_PRT2_INP_DIS
.set HighF_CountOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set HighF_CountOut__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set HighF_CountOut__LCD_EN, CYREG_PRT2_LCD_EN
.set HighF_CountOut__MASK, 0x40
.set HighF_CountOut__PORT, 2
.set HighF_CountOut__PRT, CYREG_PRT2_PRT
.set HighF_CountOut__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set HighF_CountOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set HighF_CountOut__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set HighF_CountOut__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set HighF_CountOut__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set HighF_CountOut__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set HighF_CountOut__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set HighF_CountOut__PS, CYREG_PRT2_PS
.set HighF_CountOut__SHIFT, 6
.set HighF_CountOut__SLW, CYREG_PRT2_SLW

/* HighF_DemodOut */
.set HighF_DemodOut__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set HighF_DemodOut__0__MASK, 0x80
.set HighF_DemodOut__0__PC, CYREG_PRT1_PC7
.set HighF_DemodOut__0__PORT, 1
.set HighF_DemodOut__0__SHIFT, 7
.set HighF_DemodOut__AG, CYREG_PRT1_AG
.set HighF_DemodOut__AMUX, CYREG_PRT1_AMUX
.set HighF_DemodOut__BIE, CYREG_PRT1_BIE
.set HighF_DemodOut__BIT_MASK, CYREG_PRT1_BIT_MASK
.set HighF_DemodOut__BYP, CYREG_PRT1_BYP
.set HighF_DemodOut__CTL, CYREG_PRT1_CTL
.set HighF_DemodOut__DM0, CYREG_PRT1_DM0
.set HighF_DemodOut__DM1, CYREG_PRT1_DM1
.set HighF_DemodOut__DM2, CYREG_PRT1_DM2
.set HighF_DemodOut__DR, CYREG_PRT1_DR
.set HighF_DemodOut__INP_DIS, CYREG_PRT1_INP_DIS
.set HighF_DemodOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set HighF_DemodOut__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set HighF_DemodOut__LCD_EN, CYREG_PRT1_LCD_EN
.set HighF_DemodOut__MASK, 0x80
.set HighF_DemodOut__PORT, 1
.set HighF_DemodOut__PRT, CYREG_PRT1_PRT
.set HighF_DemodOut__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set HighF_DemodOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set HighF_DemodOut__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set HighF_DemodOut__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set HighF_DemodOut__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set HighF_DemodOut__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set HighF_DemodOut__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set HighF_DemodOut__PS, CYREG_PRT1_PS
.set HighF_DemodOut__SHIFT, 7
.set HighF_DemodOut__SLW, CYREG_PRT1_SLW

/* HighF_LPFIn */
.set HighF_LPFIn__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set HighF_LPFIn__0__MASK, 0x10
.set HighF_LPFIn__0__PC, CYREG_PRT3_PC4
.set HighF_LPFIn__0__PORT, 3
.set HighF_LPFIn__0__SHIFT, 4
.set HighF_LPFIn__AG, CYREG_PRT3_AG
.set HighF_LPFIn__AMUX, CYREG_PRT3_AMUX
.set HighF_LPFIn__BIE, CYREG_PRT3_BIE
.set HighF_LPFIn__BIT_MASK, CYREG_PRT3_BIT_MASK
.set HighF_LPFIn__BYP, CYREG_PRT3_BYP
.set HighF_LPFIn__CTL, CYREG_PRT3_CTL
.set HighF_LPFIn__DM0, CYREG_PRT3_DM0
.set HighF_LPFIn__DM1, CYREG_PRT3_DM1
.set HighF_LPFIn__DM2, CYREG_PRT3_DM2
.set HighF_LPFIn__DR, CYREG_PRT3_DR
.set HighF_LPFIn__INP_DIS, CYREG_PRT3_INP_DIS
.set HighF_LPFIn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set HighF_LPFIn__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set HighF_LPFIn__LCD_EN, CYREG_PRT3_LCD_EN
.set HighF_LPFIn__MASK, 0x10
.set HighF_LPFIn__PORT, 3
.set HighF_LPFIn__PRT, CYREG_PRT3_PRT
.set HighF_LPFIn__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set HighF_LPFIn__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set HighF_LPFIn__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set HighF_LPFIn__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set HighF_LPFIn__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set HighF_LPFIn__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set HighF_LPFIn__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set HighF_LPFIn__PS, CYREG_PRT3_PS
.set HighF_LPFIn__SHIFT, 4
.set HighF_LPFIn__SLW, CYREG_PRT3_SLW

/* HighF_LPFOut */
.set HighF_LPFOut__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set HighF_LPFOut__0__MASK, 0x08
.set HighF_LPFOut__0__PC, CYREG_PRT3_PC3
.set HighF_LPFOut__0__PORT, 3
.set HighF_LPFOut__0__SHIFT, 3
.set HighF_LPFOut__AG, CYREG_PRT3_AG
.set HighF_LPFOut__AMUX, CYREG_PRT3_AMUX
.set HighF_LPFOut__BIE, CYREG_PRT3_BIE
.set HighF_LPFOut__BIT_MASK, CYREG_PRT3_BIT_MASK
.set HighF_LPFOut__BYP, CYREG_PRT3_BYP
.set HighF_LPFOut__CTL, CYREG_PRT3_CTL
.set HighF_LPFOut__DM0, CYREG_PRT3_DM0
.set HighF_LPFOut__DM1, CYREG_PRT3_DM1
.set HighF_LPFOut__DM2, CYREG_PRT3_DM2
.set HighF_LPFOut__DR, CYREG_PRT3_DR
.set HighF_LPFOut__INP_DIS, CYREG_PRT3_INP_DIS
.set HighF_LPFOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set HighF_LPFOut__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set HighF_LPFOut__LCD_EN, CYREG_PRT3_LCD_EN
.set HighF_LPFOut__MASK, 0x08
.set HighF_LPFOut__PORT, 3
.set HighF_LPFOut__PRT, CYREG_PRT3_PRT
.set HighF_LPFOut__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set HighF_LPFOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set HighF_LPFOut__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set HighF_LPFOut__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set HighF_LPFOut__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set HighF_LPFOut__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set HighF_LPFOut__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set HighF_LPFOut__PS, CYREG_PRT3_PS
.set HighF_LPFOut__SHIFT, 3
.set HighF_LPFOut__SLW, CYREG_PRT3_SLW

/* HighF_LeveCountISR */
.set HighF_LeveCountISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set HighF_LeveCountISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set HighF_LeveCountISR__INTC_MASK, 0x01
.set HighF_LeveCountISR__INTC_NUMBER, 0
.set HighF_LeveCountISR__INTC_PRIOR_NUM, 7
.set HighF_LeveCountISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set HighF_LeveCountISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set HighF_LeveCountISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* HighF_LevelCount */
.set HighF_LevelCount_CounterHW__CAP0, CYREG_TMR0_CAP0
.set HighF_LevelCount_CounterHW__CAP1, CYREG_TMR0_CAP1
.set HighF_LevelCount_CounterHW__CFG0, CYREG_TMR0_CFG0
.set HighF_LevelCount_CounterHW__CFG1, CYREG_TMR0_CFG1
.set HighF_LevelCount_CounterHW__CFG2, CYREG_TMR0_CFG2
.set HighF_LevelCount_CounterHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set HighF_LevelCount_CounterHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set HighF_LevelCount_CounterHW__PER0, CYREG_TMR0_PER0
.set HighF_LevelCount_CounterHW__PER1, CYREG_TMR0_PER1
.set HighF_LevelCount_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set HighF_LevelCount_CounterHW__PM_ACT_MSK, 0x01
.set HighF_LevelCount_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set HighF_LevelCount_CounterHW__PM_STBY_MSK, 0x01
.set HighF_LevelCount_CounterHW__RT0, CYREG_TMR0_RT0
.set HighF_LevelCount_CounterHW__RT1, CYREG_TMR0_RT1
.set HighF_LevelCount_CounterHW__SR0, CYREG_TMR0_SR0
.set HighF_LevelCountClk__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set HighF_LevelCountClk__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set HighF_LevelCountClk__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set HighF_LevelCountClk__CFG2_SRC_SEL_MASK, 0x07
.set HighF_LevelCountClk__INDEX, 0x01
.set HighF_LevelCountClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set HighF_LevelCountClk__PM_ACT_MSK, 0x02
.set HighF_LevelCountClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set HighF_LevelCountClk__PM_STBY_MSK, 0x02

/* HighF_OutComp */
.set HighF_OutComp_ctComp__CLK, CYREG_CMP0_CLK
.set HighF_OutComp_ctComp__CMP_MASK, 0x01
.set HighF_OutComp_ctComp__CMP_NUMBER, 0
.set HighF_OutComp_ctComp__CR, CYREG_CMP0_CR
.set HighF_OutComp_ctComp__LUT__CR, CYREG_LUT0_CR
.set HighF_OutComp_ctComp__LUT__MSK, CYREG_LUT_MSK
.set HighF_OutComp_ctComp__LUT__MSK_MASK, 0x01
.set HighF_OutComp_ctComp__LUT__MSK_SHIFT, 0
.set HighF_OutComp_ctComp__LUT__MX, CYREG_LUT0_MX
.set HighF_OutComp_ctComp__LUT__SR, CYREG_LUT_SR
.set HighF_OutComp_ctComp__LUT__SR_MASK, 0x01
.set HighF_OutComp_ctComp__LUT__SR_SHIFT, 0
.set HighF_OutComp_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set HighF_OutComp_ctComp__PM_ACT_MSK, 0x01
.set HighF_OutComp_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set HighF_OutComp_ctComp__PM_STBY_MSK, 0x01
.set HighF_OutComp_ctComp__SW0, CYREG_CMP0_SW0
.set HighF_OutComp_ctComp__SW2, CYREG_CMP0_SW2
.set HighF_OutComp_ctComp__SW3, CYREG_CMP0_SW3
.set HighF_OutComp_ctComp__SW4, CYREG_CMP0_SW4
.set HighF_OutComp_ctComp__SW6, CYREG_CMP0_SW6
.set HighF_OutComp_ctComp__TR0, CYREG_CMP0_TR0
.set HighF_OutComp_ctComp__TR1, CYREG_CMP0_TR1
.set HighF_OutComp_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set HighF_OutComp_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set HighF_OutComp_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set HighF_OutComp_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set HighF_OutComp_ctComp__WRK, CYREG_CMP_WRK
.set HighF_OutComp_ctComp__WRK_MASK, 0x01
.set HighF_OutComp_ctComp__WRK_SHIFT, 0

/* HighF_PGA_SC */
.set HighF_PGA_SC__BST, CYREG_SC1_BST
.set HighF_PGA_SC__CLK, CYREG_SC1_CLK
.set HighF_PGA_SC__CMPINV, CYREG_SC_CMPINV
.set HighF_PGA_SC__CMPINV_MASK, 0x02
.set HighF_PGA_SC__CPTR, CYREG_SC_CPTR
.set HighF_PGA_SC__CPTR_MASK, 0x02
.set HighF_PGA_SC__CR0, CYREG_SC1_CR0
.set HighF_PGA_SC__CR1, CYREG_SC1_CR1
.set HighF_PGA_SC__CR2, CYREG_SC1_CR2
.set HighF_PGA_SC__MSK, CYREG_SC_MSK
.set HighF_PGA_SC__MSK_MASK, 0x02
.set HighF_PGA_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set HighF_PGA_SC__PM_ACT_MSK, 0x02
.set HighF_PGA_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set HighF_PGA_SC__PM_STBY_MSK, 0x02
.set HighF_PGA_SC__SR, CYREG_SC_SR
.set HighF_PGA_SC__SR_MASK, 0x02
.set HighF_PGA_SC__SW0, CYREG_SC1_SW0
.set HighF_PGA_SC__SW10, CYREG_SC1_SW10
.set HighF_PGA_SC__SW2, CYREG_SC1_SW2
.set HighF_PGA_SC__SW3, CYREG_SC1_SW3
.set HighF_PGA_SC__SW4, CYREG_SC1_SW4
.set HighF_PGA_SC__SW6, CYREG_SC1_SW6
.set HighF_PGA_SC__SW7, CYREG_SC1_SW7
.set HighF_PGA_SC__SW8, CYREG_SC1_SW8
.set HighF_PGA_SC__WRK1, CYREG_SC_WRK1
.set HighF_PGA_SC__WRK1_MASK, 0x02

/* HighF_PWMOut */
.set HighF_PWMOut__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set HighF_PWMOut__0__MASK, 0x80
.set HighF_PWMOut__0__PC, CYREG_PRT2_PC7
.set HighF_PWMOut__0__PORT, 2
.set HighF_PWMOut__0__SHIFT, 7
.set HighF_PWMOut__AG, CYREG_PRT2_AG
.set HighF_PWMOut__AMUX, CYREG_PRT2_AMUX
.set HighF_PWMOut__BIE, CYREG_PRT2_BIE
.set HighF_PWMOut__BIT_MASK, CYREG_PRT2_BIT_MASK
.set HighF_PWMOut__BYP, CYREG_PRT2_BYP
.set HighF_PWMOut__CTL, CYREG_PRT2_CTL
.set HighF_PWMOut__DM0, CYREG_PRT2_DM0
.set HighF_PWMOut__DM1, CYREG_PRT2_DM1
.set HighF_PWMOut__DM2, CYREG_PRT2_DM2
.set HighF_PWMOut__DR, CYREG_PRT2_DR
.set HighF_PWMOut__INP_DIS, CYREG_PRT2_INP_DIS
.set HighF_PWMOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set HighF_PWMOut__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set HighF_PWMOut__LCD_EN, CYREG_PRT2_LCD_EN
.set HighF_PWMOut__MASK, 0x80
.set HighF_PWMOut__PORT, 2
.set HighF_PWMOut__PRT, CYREG_PRT2_PRT
.set HighF_PWMOut__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set HighF_PWMOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set HighF_PWMOut__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set HighF_PWMOut__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set HighF_PWMOut__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set HighF_PWMOut__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set HighF_PWMOut__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set HighF_PWMOut__PS, CYREG_PRT2_PS
.set HighF_PWMOut__SHIFT, 7
.set HighF_PWMOut__SLW, CYREG_PRT2_SLW

/* HighF_RefOut */
.set HighF_RefOut__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set HighF_RefOut__0__MASK, 0x20
.set HighF_RefOut__0__PC, CYREG_PRT0_PC5
.set HighF_RefOut__0__PORT, 0
.set HighF_RefOut__0__SHIFT, 5
.set HighF_RefOut__AG, CYREG_PRT0_AG
.set HighF_RefOut__AMUX, CYREG_PRT0_AMUX
.set HighF_RefOut__BIE, CYREG_PRT0_BIE
.set HighF_RefOut__BIT_MASK, CYREG_PRT0_BIT_MASK
.set HighF_RefOut__BYP, CYREG_PRT0_BYP
.set HighF_RefOut__CTL, CYREG_PRT0_CTL
.set HighF_RefOut__DM0, CYREG_PRT0_DM0
.set HighF_RefOut__DM1, CYREG_PRT0_DM1
.set HighF_RefOut__DM2, CYREG_PRT0_DM2
.set HighF_RefOut__DR, CYREG_PRT0_DR
.set HighF_RefOut__INP_DIS, CYREG_PRT0_INP_DIS
.set HighF_RefOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set HighF_RefOut__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set HighF_RefOut__LCD_EN, CYREG_PRT0_LCD_EN
.set HighF_RefOut__MASK, 0x20
.set HighF_RefOut__PORT, 0
.set HighF_RefOut__PRT, CYREG_PRT0_PRT
.set HighF_RefOut__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set HighF_RefOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set HighF_RefOut__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set HighF_RefOut__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set HighF_RefOut__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set HighF_RefOut__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set HighF_RefOut__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set HighF_RefOut__PS, CYREG_PRT0_PS
.set HighF_RefOut__SHIFT, 5
.set HighF_RefOut__SLW, CYREG_PRT0_SLW

/* HighF_Ref_OpAmp_ABuf */
.set HighF_Ref_OpAmp_ABuf__CR, CYREG_OPAMP2_CR
.set HighF_Ref_OpAmp_ABuf__MX, CYREG_OPAMP2_MX
.set HighF_Ref_OpAmp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set HighF_Ref_OpAmp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set HighF_Ref_OpAmp_ABuf__PM_ACT_MSK, 0x04
.set HighF_Ref_OpAmp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set HighF_Ref_OpAmp_ABuf__PM_STBY_MSK, 0x04
.set HighF_Ref_OpAmp_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set HighF_Ref_OpAmp_ABuf__SW, CYREG_OPAMP2_SW
.set HighF_Ref_OpAmp_ABuf__TR0, CYREG_OPAMP2_TR0
.set HighF_Ref_OpAmp_ABuf__TR1, CYREG_OPAMP2_TR1

/* HighF_ShiftOut */
.set HighF_ShiftOut__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set HighF_ShiftOut__0__MASK, 0x08
.set HighF_ShiftOut__0__PC, CYREG_PRT0_PC3
.set HighF_ShiftOut__0__PORT, 0
.set HighF_ShiftOut__0__SHIFT, 3
.set HighF_ShiftOut__AG, CYREG_PRT0_AG
.set HighF_ShiftOut__AMUX, CYREG_PRT0_AMUX
.set HighF_ShiftOut__BIE, CYREG_PRT0_BIE
.set HighF_ShiftOut__BIT_MASK, CYREG_PRT0_BIT_MASK
.set HighF_ShiftOut__BYP, CYREG_PRT0_BYP
.set HighF_ShiftOut__CTL, CYREG_PRT0_CTL
.set HighF_ShiftOut__DM0, CYREG_PRT0_DM0
.set HighF_ShiftOut__DM1, CYREG_PRT0_DM1
.set HighF_ShiftOut__DM2, CYREG_PRT0_DM2
.set HighF_ShiftOut__DR, CYREG_PRT0_DR
.set HighF_ShiftOut__INP_DIS, CYREG_PRT0_INP_DIS
.set HighF_ShiftOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set HighF_ShiftOut__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set HighF_ShiftOut__LCD_EN, CYREG_PRT0_LCD_EN
.set HighF_ShiftOut__MASK, 0x08
.set HighF_ShiftOut__PORT, 0
.set HighF_ShiftOut__PRT, CYREG_PRT0_PRT
.set HighF_ShiftOut__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set HighF_ShiftOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set HighF_ShiftOut__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set HighF_ShiftOut__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set HighF_ShiftOut__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set HighF_ShiftOut__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set HighF_ShiftOut__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set HighF_ShiftOut__PS, CYREG_PRT0_PS
.set HighF_ShiftOut__SHIFT, 3
.set HighF_ShiftOut__SLW, CYREG_PRT0_SLW

/* HighF_ShiftReg2 */
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__A0_REG, CYREG_B1_UDB04_A0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__A1_REG, CYREG_B1_UDB04_A1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__D0_REG, CYREG_B1_UDB04_D0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__D1_REG, CYREG_B1_UDB04_D1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__F0_REG, CYREG_B1_UDB04_F0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u0__F1_REG, CYREG_B1_UDB04_F1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__A0_REG, CYREG_B1_UDB05_A0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__A1_REG, CYREG_B1_UDB05_A1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__D0_REG, CYREG_B1_UDB05_D0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__D1_REG, CYREG_B1_UDB05_D1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__F0_REG, CYREG_B1_UDB05_F0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__F1_REG, CYREG_B1_UDB05_F1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__A0_REG, CYREG_B1_UDB06_A0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__A1_REG, CYREG_B1_UDB06_A1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__D0_REG, CYREG_B1_UDB06_D0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__D1_REG, CYREG_B1_UDB06_D1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__F0_REG, CYREG_B1_UDB06_F0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u2__F1_REG, CYREG_B1_UDB06_F1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__A0_REG, CYREG_B1_UDB07_A0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__A1_REG, CYREG_B1_UDB07_A1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__D0_REG, CYREG_B1_UDB07_D0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__D1_REG, CYREG_B1_UDB07_D1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__F0_REG, CYREG_B1_UDB07_F0
.set HighF_ShiftReg2_bSR_sC32_BShiftRegDp_u3__F1_REG, CYREG_B1_UDB07_F1
.set HighF_ShiftReg2_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set HighF_ShiftReg2_bSR_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set HighF_ShiftReg2_bSR_StsReg__3__MASK, 0x08
.set HighF_ShiftReg2_bSR_StsReg__3__POS, 3
.set HighF_ShiftReg2_bSR_StsReg__4__MASK, 0x10
.set HighF_ShiftReg2_bSR_StsReg__4__POS, 4
.set HighF_ShiftReg2_bSR_StsReg__5__MASK, 0x20
.set HighF_ShiftReg2_bSR_StsReg__5__POS, 5
.set HighF_ShiftReg2_bSR_StsReg__6__MASK, 0x40
.set HighF_ShiftReg2_bSR_StsReg__6__POS, 6
.set HighF_ShiftReg2_bSR_StsReg__MASK, 0x78
.set HighF_ShiftReg2_bSR_StsReg__MASK_REG, CYREG_B1_UDB07_MSK
.set HighF_ShiftReg2_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set HighF_ShiftReg2_bSR_StsReg__STATUS_REG, CYREG_B1_UDB07_ST
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__0__POS, 0
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB05_CTL
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set HighF_ShiftReg2_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* HighF_XOR_Out */
.set HighF_XOR_Out__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set HighF_XOR_Out__0__MASK, 0x04
.set HighF_XOR_Out__0__PC, CYREG_PRT0_PC2
.set HighF_XOR_Out__0__PORT, 0
.set HighF_XOR_Out__0__SHIFT, 2
.set HighF_XOR_Out__AG, CYREG_PRT0_AG
.set HighF_XOR_Out__AMUX, CYREG_PRT0_AMUX
.set HighF_XOR_Out__BIE, CYREG_PRT0_BIE
.set HighF_XOR_Out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set HighF_XOR_Out__BYP, CYREG_PRT0_BYP
.set HighF_XOR_Out__CTL, CYREG_PRT0_CTL
.set HighF_XOR_Out__DM0, CYREG_PRT0_DM0
.set HighF_XOR_Out__DM1, CYREG_PRT0_DM1
.set HighF_XOR_Out__DM2, CYREG_PRT0_DM2
.set HighF_XOR_Out__DR, CYREG_PRT0_DR
.set HighF_XOR_Out__INP_DIS, CYREG_PRT0_INP_DIS
.set HighF_XOR_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set HighF_XOR_Out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set HighF_XOR_Out__LCD_EN, CYREG_PRT0_LCD_EN
.set HighF_XOR_Out__MASK, 0x04
.set HighF_XOR_Out__PORT, 0
.set HighF_XOR_Out__PRT, CYREG_PRT0_PRT
.set HighF_XOR_Out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set HighF_XOR_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set HighF_XOR_Out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set HighF_XOR_Out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set HighF_XOR_Out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set HighF_XOR_Out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set HighF_XOR_Out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set HighF_XOR_Out__PS, CYREG_PRT0_PS
.set HighF_XOR_Out__SHIFT, 2
.set HighF_XOR_Out__SLW, CYREG_PRT0_SLW

/* LPFIn */
.set LPFIn__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set LPFIn__0__MASK, 0x10
.set LPFIn__0__PC, CYREG_PRT0_PC4
.set LPFIn__0__PORT, 0
.set LPFIn__0__SHIFT, 4
.set LPFIn__AG, CYREG_PRT0_AG
.set LPFIn__AMUX, CYREG_PRT0_AMUX
.set LPFIn__BIE, CYREG_PRT0_BIE
.set LPFIn__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LPFIn__BYP, CYREG_PRT0_BYP
.set LPFIn__CTL, CYREG_PRT0_CTL
.set LPFIn__DM0, CYREG_PRT0_DM0
.set LPFIn__DM1, CYREG_PRT0_DM1
.set LPFIn__DM2, CYREG_PRT0_DM2
.set LPFIn__DR, CYREG_PRT0_DR
.set LPFIn__INP_DIS, CYREG_PRT0_INP_DIS
.set LPFIn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LPFIn__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LPFIn__LCD_EN, CYREG_PRT0_LCD_EN
.set LPFIn__MASK, 0x10
.set LPFIn__PORT, 0
.set LPFIn__PRT, CYREG_PRT0_PRT
.set LPFIn__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LPFIn__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LPFIn__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LPFIn__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LPFIn__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LPFIn__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LPFIn__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LPFIn__PS, CYREG_PRT0_PS
.set LPFIn__SHIFT, 4
.set LPFIn__SLW, CYREG_PRT0_SLW

/* LPFOut */
.set LPFOut__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set LPFOut__0__MASK, 0x40
.set LPFOut__0__PC, CYREG_PRT3_PC6
.set LPFOut__0__PORT, 3
.set LPFOut__0__SHIFT, 6
.set LPFOut__AG, CYREG_PRT3_AG
.set LPFOut__AMUX, CYREG_PRT3_AMUX
.set LPFOut__BIE, CYREG_PRT3_BIE
.set LPFOut__BIT_MASK, CYREG_PRT3_BIT_MASK
.set LPFOut__BYP, CYREG_PRT3_BYP
.set LPFOut__CTL, CYREG_PRT3_CTL
.set LPFOut__DM0, CYREG_PRT3_DM0
.set LPFOut__DM1, CYREG_PRT3_DM1
.set LPFOut__DM2, CYREG_PRT3_DM2
.set LPFOut__DR, CYREG_PRT3_DR
.set LPFOut__INP_DIS, CYREG_PRT3_INP_DIS
.set LPFOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set LPFOut__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set LPFOut__LCD_EN, CYREG_PRT3_LCD_EN
.set LPFOut__MASK, 0x40
.set LPFOut__PORT, 3
.set LPFOut__PRT, CYREG_PRT3_PRT
.set LPFOut__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set LPFOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set LPFOut__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set LPFOut__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set LPFOut__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set LPFOut__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set LPFOut__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set LPFOut__PS, CYREG_PRT3_PS
.set LPFOut__SHIFT, 6
.set LPFOut__SLW, CYREG_PRT3_SLW

/* LeveCountISR */
.set LeveCountISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set LeveCountISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set LeveCountISR__INTC_MASK, 0x02
.set LeveCountISR__INTC_NUMBER, 1
.set LeveCountISR__INTC_PRIOR_NUM, 7
.set LeveCountISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set LeveCountISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set LeveCountISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LevelCount */
.set LevelCount_CounterHW__CAP0, CYREG_TMR1_CAP0
.set LevelCount_CounterHW__CAP1, CYREG_TMR1_CAP1
.set LevelCount_CounterHW__CFG0, CYREG_TMR1_CFG0
.set LevelCount_CounterHW__CFG1, CYREG_TMR1_CFG1
.set LevelCount_CounterHW__CFG2, CYREG_TMR1_CFG2
.set LevelCount_CounterHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set LevelCount_CounterHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set LevelCount_CounterHW__PER0, CYREG_TMR1_PER0
.set LevelCount_CounterHW__PER1, CYREG_TMR1_PER1
.set LevelCount_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set LevelCount_CounterHW__PM_ACT_MSK, 0x02
.set LevelCount_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set LevelCount_CounterHW__PM_STBY_MSK, 0x02
.set LevelCount_CounterHW__RT0, CYREG_TMR1_RT0
.set LevelCount_CounterHW__RT1, CYREG_TMR1_RT1
.set LevelCount_CounterHW__SR0, CYREG_TMR1_SR0
.set LevelCountClk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set LevelCountClk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set LevelCountClk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set LevelCountClk__CFG2_SRC_SEL_MASK, 0x07
.set LevelCountClk__INDEX, 0x00
.set LevelCountClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set LevelCountClk__PM_ACT_MSK, 0x01
.set LevelCountClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set LevelCountClk__PM_STBY_MSK, 0x01

/* OutComp */
.set OutComp_ctComp__CLK, CYREG_CMP2_CLK
.set OutComp_ctComp__CMP_MASK, 0x04
.set OutComp_ctComp__CMP_NUMBER, 2
.set OutComp_ctComp__CR, CYREG_CMP2_CR
.set OutComp_ctComp__LUT__CR, CYREG_LUT2_CR
.set OutComp_ctComp__LUT__MSK, CYREG_LUT_MSK
.set OutComp_ctComp__LUT__MSK_MASK, 0x04
.set OutComp_ctComp__LUT__MSK_SHIFT, 2
.set OutComp_ctComp__LUT__MX, CYREG_LUT2_MX
.set OutComp_ctComp__LUT__SR, CYREG_LUT_SR
.set OutComp_ctComp__LUT__SR_MASK, 0x04
.set OutComp_ctComp__LUT__SR_SHIFT, 2
.set OutComp_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set OutComp_ctComp__PM_ACT_MSK, 0x04
.set OutComp_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set OutComp_ctComp__PM_STBY_MSK, 0x04
.set OutComp_ctComp__SW0, CYREG_CMP2_SW0
.set OutComp_ctComp__SW2, CYREG_CMP2_SW2
.set OutComp_ctComp__SW3, CYREG_CMP2_SW3
.set OutComp_ctComp__SW4, CYREG_CMP2_SW4
.set OutComp_ctComp__SW6, CYREG_CMP2_SW6
.set OutComp_ctComp__TR0, CYREG_CMP2_TR0
.set OutComp_ctComp__TR1, CYREG_CMP2_TR1
.set OutComp_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set OutComp_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set OutComp_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set OutComp_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set OutComp_ctComp__WRK, CYREG_CMP_WRK
.set OutComp_ctComp__WRK_MASK, 0x04
.set OutComp_ctComp__WRK_SHIFT, 2

/* PGA_SC */
.set PGA_SC__BST, CYREG_SC2_BST
.set PGA_SC__CLK, CYREG_SC2_CLK
.set PGA_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_SC__CMPINV_MASK, 0x04
.set PGA_SC__CPTR, CYREG_SC_CPTR
.set PGA_SC__CPTR_MASK, 0x04
.set PGA_SC__CR0, CYREG_SC2_CR0
.set PGA_SC__CR1, CYREG_SC2_CR1
.set PGA_SC__CR2, CYREG_SC2_CR2
.set PGA_SC__MSK, CYREG_SC_MSK
.set PGA_SC__MSK_MASK, 0x04
.set PGA_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_SC__PM_ACT_MSK, 0x04
.set PGA_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_SC__PM_STBY_MSK, 0x04
.set PGA_SC__SR, CYREG_SC_SR
.set PGA_SC__SR_MASK, 0x04
.set PGA_SC__SW0, CYREG_SC2_SW0
.set PGA_SC__SW10, CYREG_SC2_SW10
.set PGA_SC__SW2, CYREG_SC2_SW2
.set PGA_SC__SW3, CYREG_SC2_SW3
.set PGA_SC__SW4, CYREG_SC2_SW4
.set PGA_SC__SW6, CYREG_SC2_SW6
.set PGA_SC__SW7, CYREG_SC2_SW7
.set PGA_SC__SW8, CYREG_SC2_SW8
.set PGA_SC__WRK1, CYREG_SC_WRK1
.set PGA_SC__WRK1_MASK, 0x04

/* PWM_Recon */
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_Recon_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set PWM_Recon_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_Recon_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_Recon_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_Recon_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set PWM_Recon_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_Recon_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_Recon_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_Recon_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_Recon_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_Recon_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set PWM_Recon_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_Recon_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PWM_Recon_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set PWM_Recon_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1

/* ReconOut */
.set ReconOut__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set ReconOut__0__MASK, 0x40
.set ReconOut__0__PC, CYREG_PRT0_PC6
.set ReconOut__0__PORT, 0
.set ReconOut__0__SHIFT, 6
.set ReconOut__AG, CYREG_PRT0_AG
.set ReconOut__AMUX, CYREG_PRT0_AMUX
.set ReconOut__BIE, CYREG_PRT0_BIE
.set ReconOut__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ReconOut__BYP, CYREG_PRT0_BYP
.set ReconOut__CTL, CYREG_PRT0_CTL
.set ReconOut__DM0, CYREG_PRT0_DM0
.set ReconOut__DM1, CYREG_PRT0_DM1
.set ReconOut__DM2, CYREG_PRT0_DM2
.set ReconOut__DR, CYREG_PRT0_DR
.set ReconOut__INP_DIS, CYREG_PRT0_INP_DIS
.set ReconOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ReconOut__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ReconOut__LCD_EN, CYREG_PRT0_LCD_EN
.set ReconOut__MASK, 0x40
.set ReconOut__PORT, 0
.set ReconOut__PRT, CYREG_PRT0_PRT
.set ReconOut__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ReconOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ReconOut__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ReconOut__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ReconOut__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ReconOut__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ReconOut__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ReconOut__PS, CYREG_PRT0_PS
.set ReconOut__SHIFT, 6
.set ReconOut__SLW, CYREG_PRT0_SLW

/* RefOut */
.set RefOut__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set RefOut__0__MASK, 0x02
.set RefOut__0__PC, CYREG_PRT0_PC1
.set RefOut__0__PORT, 0
.set RefOut__0__SHIFT, 1
.set RefOut__AG, CYREG_PRT0_AG
.set RefOut__AMUX, CYREG_PRT0_AMUX
.set RefOut__BIE, CYREG_PRT0_BIE
.set RefOut__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RefOut__BYP, CYREG_PRT0_BYP
.set RefOut__CTL, CYREG_PRT0_CTL
.set RefOut__DM0, CYREG_PRT0_DM0
.set RefOut__DM1, CYREG_PRT0_DM1
.set RefOut__DM2, CYREG_PRT0_DM2
.set RefOut__DR, CYREG_PRT0_DR
.set RefOut__INP_DIS, CYREG_PRT0_INP_DIS
.set RefOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RefOut__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RefOut__LCD_EN, CYREG_PRT0_LCD_EN
.set RefOut__MASK, 0x02
.set RefOut__PORT, 0
.set RefOut__PRT, CYREG_PRT0_PRT
.set RefOut__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RefOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RefOut__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RefOut__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RefOut__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RefOut__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RefOut__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RefOut__PS, CYREG_PRT0_PS
.set RefOut__SHIFT, 1
.set RefOut__SLW, CYREG_PRT0_SLW

/* Ref_OpAmp_ABuf */
.set Ref_OpAmp_ABuf__CR, CYREG_OPAMP0_CR
.set Ref_OpAmp_ABuf__MX, CYREG_OPAMP0_MX
.set Ref_OpAmp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Ref_OpAmp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Ref_OpAmp_ABuf__PM_ACT_MSK, 0x01
.set Ref_OpAmp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Ref_OpAmp_ABuf__PM_STBY_MSK, 0x01
.set Ref_OpAmp_ABuf__RSVD, CYREG_OPAMP0_RSVD
.set Ref_OpAmp_ABuf__SW, CYREG_OPAMP0_SW
.set Ref_OpAmp_ABuf__TR0, CYREG_OPAMP0_TR0
.set Ref_OpAmp_ABuf__TR1, CYREG_OPAMP0_TR1

/* ShiftOut */
.set ShiftOut__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set ShiftOut__0__MASK, 0x20
.set ShiftOut__0__PC, CYREG_PRT3_PC5
.set ShiftOut__0__PORT, 3
.set ShiftOut__0__SHIFT, 5
.set ShiftOut__AG, CYREG_PRT3_AG
.set ShiftOut__AMUX, CYREG_PRT3_AMUX
.set ShiftOut__BIE, CYREG_PRT3_BIE
.set ShiftOut__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ShiftOut__BYP, CYREG_PRT3_BYP
.set ShiftOut__CTL, CYREG_PRT3_CTL
.set ShiftOut__DM0, CYREG_PRT3_DM0
.set ShiftOut__DM1, CYREG_PRT3_DM1
.set ShiftOut__DM2, CYREG_PRT3_DM2
.set ShiftOut__DR, CYREG_PRT3_DR
.set ShiftOut__INP_DIS, CYREG_PRT3_INP_DIS
.set ShiftOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ShiftOut__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ShiftOut__LCD_EN, CYREG_PRT3_LCD_EN
.set ShiftOut__MASK, 0x20
.set ShiftOut__PORT, 3
.set ShiftOut__PRT, CYREG_PRT3_PRT
.set ShiftOut__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ShiftOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ShiftOut__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ShiftOut__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ShiftOut__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ShiftOut__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ShiftOut__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ShiftOut__PS, CYREG_PRT3_PS
.set ShiftOut__SHIFT, 5
.set ShiftOut__SLW, CYREG_PRT3_SLW

/* ShiftReg */
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB07_A0
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB07_A1
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB07_D0
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB07_D1
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB07_F0
.set ShiftReg_bSR_sC24_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB07_F1
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__A0_REG, CYREG_B0_UDB08_A0
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__A1_REG, CYREG_B0_UDB08_A1
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__D0_REG, CYREG_B0_UDB08_D0
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__D1_REG, CYREG_B0_UDB08_D1
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__F0_REG, CYREG_B0_UDB08_F0
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__F1_REG, CYREG_B0_UDB08_F1
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ShiftReg_bSR_sC24_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__A0_REG, CYREG_B0_UDB09_A0
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__A1_REG, CYREG_B0_UDB09_A1
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__D0_REG, CYREG_B0_UDB09_D0
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__D1_REG, CYREG_B0_UDB09_D1
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__F0_REG, CYREG_B0_UDB09_F0
.set ShiftReg_bSR_sC24_BShiftRegDp_u2__F1_REG, CYREG_B0_UDB09_F1
.set ShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set ShiftReg_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set ShiftReg_bSR_StsReg__3__MASK, 0x08
.set ShiftReg_bSR_StsReg__3__POS, 3
.set ShiftReg_bSR_StsReg__4__MASK, 0x10
.set ShiftReg_bSR_StsReg__4__POS, 4
.set ShiftReg_bSR_StsReg__5__MASK, 0x20
.set ShiftReg_bSR_StsReg__5__POS, 5
.set ShiftReg_bSR_StsReg__6__MASK, 0x40
.set ShiftReg_bSR_StsReg__6__POS, 6
.set ShiftReg_bSR_StsReg__MASK, 0x78
.set ShiftReg_bSR_StsReg__MASK_REG, CYREG_B0_UDB09_MSK
.set ShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set ShiftReg_bSR_StsReg__STATUS_REG, CYREG_B0_UDB09_ST
.set ShiftReg_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set ShiftReg_bSR_SyncCtl_CtrlReg__0__POS, 0
.set ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set ShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB08_CTL
.set ShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set ShiftReg_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set ShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* XOR_Out */
.set XOR_Out__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set XOR_Out__0__MASK, 0x80
.set XOR_Out__0__PC, CYREG_PRT0_PC7
.set XOR_Out__0__PORT, 0
.set XOR_Out__0__SHIFT, 7
.set XOR_Out__AG, CYREG_PRT0_AG
.set XOR_Out__AMUX, CYREG_PRT0_AMUX
.set XOR_Out__BIE, CYREG_PRT0_BIE
.set XOR_Out__BIT_MASK, CYREG_PRT0_BIT_MASK
.set XOR_Out__BYP, CYREG_PRT0_BYP
.set XOR_Out__CTL, CYREG_PRT0_CTL
.set XOR_Out__DM0, CYREG_PRT0_DM0
.set XOR_Out__DM1, CYREG_PRT0_DM1
.set XOR_Out__DM2, CYREG_PRT0_DM2
.set XOR_Out__DR, CYREG_PRT0_DR
.set XOR_Out__INP_DIS, CYREG_PRT0_INP_DIS
.set XOR_Out__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set XOR_Out__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set XOR_Out__LCD_EN, CYREG_PRT0_LCD_EN
.set XOR_Out__MASK, 0x80
.set XOR_Out__PORT, 0
.set XOR_Out__PRT, CYREG_PRT0_PRT
.set XOR_Out__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set XOR_Out__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set XOR_Out__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set XOR_Out__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set XOR_Out__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set XOR_Out__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set XOR_Out__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set XOR_Out__PS, CYREG_PRT0_PS
.set XOR_Out__SHIFT, 7
.set XOR_Out__SLW, CYREG_PRT0_SLW

/* shift2 */
.set shift2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set shift2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set shift2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set shift2__CFG2_SRC_SEL_MASK, 0x07
.set shift2__INDEX, 0x02
.set shift2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set shift2__PM_ACT_MSK, 0x04
.set shift2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set shift2__PM_STBY_MSK, 0x04

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU0_INTTYPE0
.set Dedicated_Output__MASK, 0x01
.set Dedicated_Output__PC, CYREG_PRT0_PC0
.set Dedicated_Output__PORT, 0
.set Dedicated_Output__SHIFT, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
