Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date             : Sat Dec 28 22:29:51 2024
| Host             : chabess running 64-bit major release  (build 9200)
| Command          : report_power -file GAME_power_routed.rpt -pb GAME_power_summary_routed.pb -rpx GAME_power_routed.rpx
| Design           : GAME
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.261        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.158        |
| Device Static (W)        | 0.103        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |        7 |       --- |             --- |
| Slice Logic              |     0.007 |     4702 |       --- |             --- |
|   LUT as Logic           |     0.006 |     1976 |     63400 |            3.12 |
|   LUT as Distributed RAM |    <0.001 |      448 |     19000 |            2.36 |
|   F7/F8 Muxes            |    <0.001 |      683 |     63400 |            1.08 |
|   CARRY4                 |    <0.001 |       83 |     15850 |            0.52 |
|   Register               |    <0.001 |      717 |    126800 |            0.57 |
|   Others                 |     0.000 |      512 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |        1 |     19000 |           <0.01 |
| Signals                  |     0.013 |     3357 |       --- |             --- |
| Block RAM                |     0.016 |      124 |       135 |           91.85 |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| I/O                      |     0.001 |       36 |       210 |           17.14 |
| Static Power             |     0.103 |          |           |                 |
| Total                    |     0.261 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.068 |       0.050 |      0.018 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.005 |       0.001 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------+-------------------------+-----------------+
| Clock         | Domain                  | Constraint (ns) |
+---------------+-------------------------+-----------------+
| clk_out1_bclk | bclk/inst/clk_out1_bclk |            10.0 |
| clk_out2_bclk | bclk/inst/clk_out2_bclk |            20.0 |
| clkfbout_bclk | bclk/inst/clkfbout_bclk |            10.0 |
| sys_clk_pin   | clk                     |            10.0 |
| sys_clk_pin   | clk_IBUF_BUFG           |            10.0 |
+---------------+-------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| GAME                    |     0.158 |
|   SP                    |     0.027 |
|     dcd_inst            |     0.017 |
|       res_picture_inst  |     0.011 |
|     quest_server_inst   |     0.003 |
|       U0                |     0.003 |
|     vram_inst           |     0.006 |
|       U0                |     0.006 |
|   bclk                  |     0.107 |
|     inst                |     0.107 |
|   core                  |     0.015 |
|     leverROM            |     0.003 |
|       U0                |     0.003 |
|     request             |     0.003 |
|       send_request      |     0.002 |
|     stateRAM            |     0.002 |
|       U0                |     0.002 |
|     state_str           |     0.007 |
|       add_block_inst    |     0.004 |
|       change_block_inst |     0.002 |
|   music                 |     0.007 |
|     mROM                |     0.005 |
|       U0                |     0.005 |
|   ps2_transmitter       |     0.001 |
+-------------------------+-----------+


