\hypertarget{struct_v_g_a__t}{}\doxysection{V\+G\+A\+\_\+t Struct Reference}
\label{struct_v_g_a__t}\index{VGA\_t@{VGA\_t}}


{\ttfamily \#include $<$stm32\+\_\+ub\+\_\+vga\+\_\+screen.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_v_g_a__t_a649bc185f93377aec7fa1c136dd2add0}{hsync\+\_\+cnt}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_v_g_a__t_a7f47a855ae47844b419d75797f00fbbb}{start\+\_\+adr}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_v_g_a__t_a1fc3c1405cc22f5d4fc21eb58c47c06a}{dma2\+\_\+cr\+\_\+reg}}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_v_g_a__t_a1fc3c1405cc22f5d4fc21eb58c47c06a}\label{struct_v_g_a__t_a1fc3c1405cc22f5d4fc21eb58c47c06a}} 
\index{VGA\_t@{VGA\_t}!dma2\_cr\_reg@{dma2\_cr\_reg}}
\index{dma2\_cr\_reg@{dma2\_cr\_reg}!VGA\_t@{VGA\_t}}
\doxysubsubsection{\texorpdfstring{dma2\_cr\_reg}{dma2\_cr\_reg}}
{\footnotesize\ttfamily uint32\+\_\+t dma2\+\_\+cr\+\_\+reg}

\mbox{\Hypertarget{struct_v_g_a__t_a649bc185f93377aec7fa1c136dd2add0}\label{struct_v_g_a__t_a649bc185f93377aec7fa1c136dd2add0}} 
\index{VGA\_t@{VGA\_t}!hsync\_cnt@{hsync\_cnt}}
\index{hsync\_cnt@{hsync\_cnt}!VGA\_t@{VGA\_t}}
\doxysubsubsection{\texorpdfstring{hsync\_cnt}{hsync\_cnt}}
{\footnotesize\ttfamily uint16\+\_\+t hsync\+\_\+cnt}

\mbox{\Hypertarget{struct_v_g_a__t_a7f47a855ae47844b419d75797f00fbbb}\label{struct_v_g_a__t_a7f47a855ae47844b419d75797f00fbbb}} 
\index{VGA\_t@{VGA\_t}!start\_adr@{start\_adr}}
\index{start\_adr@{start\_adr}!VGA\_t@{VGA\_t}}
\doxysubsubsection{\texorpdfstring{start\_adr}{start\_adr}}
{\footnotesize\ttfamily uint32\+\_\+t start\+\_\+adr}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32__ub__vga__screen_8h}{stm32\+\_\+ub\+\_\+vga\+\_\+screen.\+h}}\end{DoxyCompactItemize}
