Loading plugins phase: Elapsed time ==> 0s.486ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\Dashboard.cyprj -d CY8C4247AZI-M485 -s C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0058: error: Unable to find Verilog, schematic or API implementation for block 'ADC_DelSig_v3_20' in schematic 'TopDesign'.
 * C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_GLV_V)

ADD: fit.M0031: error: Clock Error: (Unable to find source clock 'BUS_CLK' for 'timer_clock_3'.).
 * C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\Dashboard.cydwr (timer_clock_3)
 * C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\TopDesign\TopDesign.cysch (Instance:timer_clock_3)

ADD: fit.M0006: error: Pin Error: (P3[3] has been reserved for SWD Debug in the DWR System settings.).
 * C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\Dashboard.cydwr (BMS_LED)

ADD: fit.M0006: error: Pin Error: (P3[2] has been reserved for SWD Debug in the DWR System settings.).
 * C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\Dashboard.cydwr (GLV_V)

DEL: fit.M0006: error: Pin Error: (P3[2] has been reserved for SWD Debug in the DWR System settings.).
 * C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\Dashboard.cydwr (GLV_V)

ADD: fit.M0006: error: Pin Error: (P3[2] has been reserved for SWD Debug in the DWR System settings.).
 * C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\Dashboard.cydwr (GLV_V)

DEL: fit.M0006: error: Pin Error: (P3[2] has been reserved for SWD Debug in the DWR System settings.).
 * C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\Dashboard.cydwr (GLV_V)

ADD: fit.M0006: error: Pin Error: (P3[2] has been reserved for SWD Debug in the DWR System settings.).
 * C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\Dashboard.cydwr (GLV_V)

DEL: fit.M0006: error: Pin Error: (P3[2] has been reserved for SWD Debug in the DWR System settings.).
 * C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\Dashboard.cydwr (GLV_V)

ADD: fit.M0006: error: Pin Error: (P3[2] has been reserved for SWD Debug in the DWR System settings.).
 * C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\Dashboard.cydwr (GLV_V)

ADD: sdb.M0059: error: Error in component: ADC_GLV_V. The ADC_DelSig_v3_20 component (ADC_GLV_V) is not compatible with the selected device. Please check the component datasheet for details on updating to a compatible component.
 * C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_GLV_V)

ADD: sdb.M0059: error: Error in component: CAN. The SYSCLK clock is undefined or was changed. For proper bit timing calculation, launch the CAN configuration dialog and select the appropriate values in the Timing tab.
 * C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\TopDesign\TopDesign.cysch (Instance:CAN)

ADD: sdb.M0060: warning: Warning in component: CAN. The SYSCLK clock accuracy should be 1.58% or better. Please, enable WCO PLL in the Design-Wide Resource (*.cydwr) editor or use an external clock to meet the CAN accurate clocking requirements.
 * C:\Users\leoja\Documents\GitHub\Dashboard-Firmware-FE9-FE7-Board\Dashboard.cydsn\TopDesign\TopDesign.cysch (Instance:CAN)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.468ms
