<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___peripheral__registers__structures" xml:lang="en-US">
<title>Peripheral_registers_structures</title>
<indexterm><primary>Peripheral_registers_structures</primary></indexterm>
<simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_a_d_c___type_def">ADC_TypeDef</link></para>

<para>Analog to Digital Converter 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_a_d_c___common___type_def">ADC_Common_TypeDef</link></para>
</listitem>
            <listitem><para>struct <link linkend="_struct_c_r_c___type_def">CRC_TypeDef</link></para>

<para>CRC calculation unit. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_b_g_m_c_u___type_def">DBGMCU_TypeDef</link></para>

<para>Debug MCU. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_m_a___stream___type_def">DMA_Stream_TypeDef</link></para>

<para>DMA Controller. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_d_m_a___type_def">DMA_TypeDef</link></para>
</listitem>
            <listitem><para>struct <link linkend="_struct_e_x_t_i___type_def">EXTI_TypeDef</link></para>

<para>External Interrupt/Event Controller. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_f_l_a_s_h___type_def">FLASH_TypeDef</link></para>

<para>FLASH Registers. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_g_p_i_o___type_def">GPIO_TypeDef</link></para>

<para>General Purpose I/O. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_s_y_s_c_f_g___type_def">SYSCFG_TypeDef</link></para>

<para>System configuration controller. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_i2_c___type_def">I2C_TypeDef</link></para>

<para>Inter-integrated Circuit Interface. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_i_w_d_g___type_def">IWDG_TypeDef</link></para>

<para>Independent WATCHDOG. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_p_w_r___type_def">PWR_TypeDef</link></para>

<para>Power Control. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_r_c_c___type_def">RCC_TypeDef</link></para>

<para>Reset and Clock Control. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_r_t_c___type_def">RTC_TypeDef</link></para>

<para>Real-Time Clock. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_s_d_i_o___type_def">SDIO_TypeDef</link></para>

<para>SD host Interface. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_s_p_i___type_def">SPI_TypeDef</link></para>

<para>Serial Peripheral Interface. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_t_i_m___type_def">TIM_TypeDef</link></para>

<para>TIM. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_u_s_a_r_t___type_def">USART_TypeDef</link></para>

<para>Universal Synchronous Asynchronous Receiver Transmitter. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_w_w_d_g___type_def">WWDG_TypeDef</link></para>

<para>Window WATCHDOG. </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_u_s_b___o_t_g___global_type_def">USB_OTG_GlobalTypeDef</link></para>

<para>__USB_OTG_Core_register </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_u_s_b___o_t_g___device_type_def">USB_OTG_DeviceTypeDef</link></para>

<para>__device_Registers </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_u_s_b___o_t_g___i_n_endpoint_type_def">USB_OTG_INEndpointTypeDef</link></para>

<para>__IN_Endpoint-Specific_Register </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_u_s_b___o_t_g___o_u_t_endpoint_type_def">USB_OTG_OUTEndpointTypeDef</link></para>

<para>__OUT_Endpoint-Specific_Registers </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_u_s_b___o_t_g___host_type_def">USB_OTG_HostTypeDef</link></para>

<para>__Host_Mode_Register_Structures </para>
</listitem>
            <listitem><para>struct <link linkend="_struct_u_s_b___o_t_g___host_channel_type_def">USB_OTG_HostChannelTypeDef</link></para>

<para>__Host_Channel_Specific_Registers </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</link>   ((uint32_t)0x08000000)</para>

<para>Peripheral_memory_map. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gabea1f1810ebeac402164b42ab54bcdf9">CCMDATARAM_BASE</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gadbb42a3d0a8a90a79d2146e4014241b1">SRAM2_BASE</link>   ((uint32_t)0x2001C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gadb41012a2428a526d7ee5ff0f61d2344">SRAM3_BASE</link>   ((uint32_t)0x20020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga52e57051bdf8909222b36e5408a48f32">BKPSRAM_BASE</link>   ((uint32_t)0x40024000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaf98d1f99ecd952ee59e80b345d835bb0">CCMDATARAM_BB_BASE</link>   ((uint32_t)0x12000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</link>   ((uint32_t)0x22000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gac33cb6edadf184ab9860d77089503922">SRAM2_BB_BASE</link>   ((uint32_t)0x2201C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaebfa4db60f9ac39c7c7f3fed98090410">SRAM3_BB_BASE</link>   ((uint32_t)0x22020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</link>   ((uint32_t)0x42000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaee19a30c9fa326bb10b547e4eaf4e250">BKPSRAM_BB_BASE</link>   ((uint32_t)0x42024000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</link>   <link linkend="_group___peripheral__registers__structures_1ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</link>   <link linkend="_group___peripheral__registers__structures_1gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link>   <link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaeedaa71d22a1948492365e2cd26cfd46">AHB2PERIPH_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaf0c34a518f87e1e505cd2332e989564a">TIM3_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga56e2d44b0002f316527b8913866a370d">TIM4_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga3e1671477190d065ba7c944558336d7e">TIM5_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga4265e665d56225412e57a61d87417022">RTC_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x2800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga9a5bf4728ab93dea5b569f5b972cbe62">WWDG_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x2C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga8543ee4997296af5536b007cd4748f55">IWDG_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaa5f7b241ed5b756decd835300c9e7bc9">I2S2ext_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x3400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gac3e357b4c25106ed375fb1affab6bb86">SPI2_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x3800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gae634fe8faa6922690e90fbec2fc86162">SPI3_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x3C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga89b61d6e6b09e94f3fccb7bef34e0263">I2S3ext_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gade83162a04bca0b15b39018a8e8ec090">USART2_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x4400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x5400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga04bda70f25c795fb79f163b633ad4a5d">I2C2_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x5800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga4e8b9198748235a1729e1e8f8f24983b">I2C3_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x5C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gac691ec23dace8b7a649a25acb110217a">PWR_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaf8aa324ca5011b8173ab16585ed7324a">TIM1_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga86162ab3f740db9026c1320d46938b4d">USART1_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gade4d3907fd0387ee832f426f52d568bb">USART6_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x1400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x2300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga95dd0abbc6767893b4b02935fa846f52">SDIO_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x2C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gac5cfaedf263cee1e79554665f921c708">SPI4_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x3400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x3800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga87371508b3bcdcd98cd1ec629be29061">EXTI_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x3C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga92ae902be7902560939223dd765ece08">TIM9_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga3eff32f3801db31fb4b61d5618cad54a">TIM10_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x4400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga3a4a06bb84c703084f0509e105ffaf1d">TIM11_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x4800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaee4716389f3a1c727495375b76645608">GPIOH_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x1C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x3800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x3C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x6000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga0d3c52aa35dcc68f78b704dfde57ba95">DMA1_Stream0_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga5b4152cef577e37eccc9311d8bdbf3c2">DMA1_Stream1_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x028)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga48a551ee91d3f07dd74347fdb35c703d">DMA1_Stream2_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gac51deb54ff7cfe1290dfcf517ae67127">DMA1_Stream3_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x058)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga757a3c0d866c0fe68c6176156065a26b">DMA1_Stream4_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga0ded7bed8969fe2e2d616e7f90eb7654">DMA1_Stream5_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x088)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga58998ddc40adb6361704d6c9dad08125">DMA1_Stream6_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x0A0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga82186dd6d3f60995d428b34c041919d7">DMA1_Stream7_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x0B8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x6400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gac4c67b24726ba6b94d03adb351bcec4d">DMA2_Stream0_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga35512bdc3f5e9df4557c2fbe7935d0b1">DMA2_Stream1_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x028)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaed33a06f08188466f2ede06160984e9a">DMA2_Stream2_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaf3a9480e08c6ae94f4482e0cdaebdd17">DMA2_Stream3_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x058)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gad1e67740e6301233473f64638145dd1f">DMA2_Stream4_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaed1460fdc407b6decfbffccb0260d0af">DMA2_Stream5_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x088)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga5e81174c96fd204fa7c82c815e85c8e6">DMA2_Stream6_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x0A0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaa9faa708ad2440d24eb1064cba9bb06d">DMA2_Stream7_BASE</link>   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x0B8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</link>   ((uint32_t )0xE0042000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaa86d4c80849a74938924e73937b904e7">USB_OTG_FS_PERIPH_BASE</link>   ((uint32_t )0x50000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga044aa4388e72d9d47a03f387fb8926fb">USB_OTG_GLOBAL_BASE</link>   ((uint32_t )0x000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga4d74a337597a77b1fca978202b519a18">USB_OTG_DEVICE_BASE</link>   ((uint32_t )0x800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gad8f69041452615aeb3948600e3882246">USB_OTG_IN_ENDPOINT_BASE</link>   ((uint32_t )0x900)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaf0e972b8f028ecf44a652029efbd4642">USB_OTG_OUT_ENDPOINT_BASE</link>   ((uint32_t )0xB00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga6fdb7429ad88e2d69440d6ecc4f4199e">USB_OTG_EP_REG_SIZE</link>   ((uint32_t )0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga3bb2dd6c82eefd8587b6146ba36ae071">USB_OTG_HOST_BASE</link>   ((uint32_t )0x400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga42f433cb79ca69f09972e690fda6737a">USB_OTG_HOST_PORT_BASE</link>   ((uint32_t )0x440)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga942c8c5241b80fbcf638fea0fa18bebd">USB_OTG_HOST_CHANNEL_BASE</link>   ((uint32_t )0x500)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga266cb1dbb50faf447f9c15d2ee93a522">USB_OTG_HOST_CHANNEL_SIZE</link>   ((uint32_t )0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gaa9766975aca084c257730879568bc7cf">USB_OTG_PCGCCTL_BASE</link>   ((uint32_t )0xE00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1gace340350802904868673f0e839c4fa04">USB_OTG_FIFO_BASE</link>   ((uint32_t )0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral__registers__structures_1ga8781c4b2406c740d9fe540737a6a0188">USB_OTG_FIFO_SIZE</link>   ((uint32_t )0x1000)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___peripheral__registers__structures_1ga695c9a2f892363a1c942405c8d351b91"/><section>
    <title>ADC1_BASE</title>
<indexterm><primary>ADC1_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>ADC1_BASE</secondary></indexterm>
<para><computeroutput>#define ADC1_BASE   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x2000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00712">712</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gad06cb9e5985bd216a376f26f22303cd6"/><section>
    <title>ADC_BASE</title>
<indexterm><primary>ADC_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>ADC_BASE</secondary></indexterm>
<para><computeroutput>#define ADC_BASE   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x2300)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00713">713</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4"/><section>
    <title>AHB1PERIPH_BASE</title>
<indexterm><primary>AHB1PERIPH_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>AHB1PERIPH_BASE</secondary></indexterm>
<para><computeroutput>#define AHB1PERIPH_BASE   (<link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00687">687</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaeedaa71d22a1948492365e2cd26cfd46"/><section>
    <title>AHB2PERIPH_BASE</title>
<indexterm><primary>AHB2PERIPH_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>AHB2PERIPH_BASE</secondary></indexterm>
<para><computeroutput>#define AHB2PERIPH_BASE   (<link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x10000000)</computeroutput></para>
<para>APB1 peripherals </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00690">690</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb"/><section>
    <title>APB1PERIPH_BASE</title>
<indexterm><primary>APB1PERIPH_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>APB1PERIPH_BASE</secondary></indexterm>
<para><computeroutput>#define APB1PERIPH_BASE   <link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00685">685</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb"/><section>
    <title>APB2PERIPH_BASE</title>
<indexterm><primary>APB2PERIPH_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>APB2PERIPH_BASE</secondary></indexterm>
<para><computeroutput>#define APB2PERIPH_BASE   (<link linkend="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</link> + 0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00686">686</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga52e57051bdf8909222b36e5408a48f32"/><section>
    <title>BKPSRAM_BASE</title>
<indexterm><primary>BKPSRAM_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>BKPSRAM_BASE</secondary></indexterm>
<para><computeroutput>#define BKPSRAM_BASE   ((uint32_t)0x40024000)</computeroutput></para>
<para>Backup SRAM(4 KB) base address in the alias region 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00671">671</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaee19a30c9fa326bb10b547e4eaf4e250"/><section>
    <title>BKPSRAM_BB_BASE</title>
<indexterm><primary>BKPSRAM_BB_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>BKPSRAM_BB_BASE</secondary></indexterm>
<para><computeroutput>#define BKPSRAM_BB_BASE   ((uint32_t)0x42024000)</computeroutput></para>
<para>Backup SRAM(4 KB) base address in the bit-band region 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00677">677</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gabea1f1810ebeac402164b42ab54bcdf9"/><section>
    <title>CCMDATARAM_BASE</title>
<indexterm><primary>CCMDATARAM_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>CCMDATARAM_BASE</secondary></indexterm>
<para><computeroutput>#define CCMDATARAM_BASE   ((uint32_t)0x10000000)</computeroutput></para>
<para>CCM(core coupled memory) data RAM(64 KB) base address in the alias region 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00666">666</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaf98d1f99ecd952ee59e80b345d835bb0"/><section>
    <title>CCMDATARAM_BB_BASE</title>
<indexterm><primary>CCMDATARAM_BB_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>CCMDATARAM_BB_BASE</secondary></indexterm>
<para><computeroutput>#define CCMDATARAM_BB_BASE   ((uint32_t)0x12000000)</computeroutput></para>
<para>CCM(core coupled memory) data RAM(64 KB) base address in the bit-band region 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00672">672</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga656a447589e785594cbf2f45c835ad7e"/><section>
    <title>CRC_BASE</title>
<indexterm><primary>CRC_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>CRC_BASE</secondary></indexterm>
<para><computeroutput>#define CRC_BASE   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x3000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00730">730</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga4adaf4fd82ccc3a538f1f27a70cdbbef"/><section>
    <title>DBGMCU_BASE</title>
<indexterm><primary>DBGMCU_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DBGMCU_BASE</secondary></indexterm>
<para><computeroutput>#define DBGMCU_BASE   ((uint32_t )0xE0042000)</computeroutput></para>
<para>USB registers base address </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00755">755</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72"/><section>
    <title>DMA1_BASE</title>
<indexterm><primary>DMA1_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA1_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_BASE   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x6000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00733">733</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga0d3c52aa35dcc68f78b704dfde57ba95"/><section>
    <title>DMA1_Stream0_BASE</title>
<indexterm><primary>DMA1_Stream0_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA1_Stream0_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream0_BASE   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00734">734</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga5b4152cef577e37eccc9311d8bdbf3c2"/><section>
    <title>DMA1_Stream1_BASE</title>
<indexterm><primary>DMA1_Stream1_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA1_Stream1_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream1_BASE   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x028)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00735">735</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga48a551ee91d3f07dd74347fdb35c703d"/><section>
    <title>DMA1_Stream2_BASE</title>
<indexterm><primary>DMA1_Stream2_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA1_Stream2_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream2_BASE   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00736">736</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gac51deb54ff7cfe1290dfcf517ae67127"/><section>
    <title>DMA1_Stream3_BASE</title>
<indexterm><primary>DMA1_Stream3_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA1_Stream3_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream3_BASE   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x058)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00737">737</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga757a3c0d866c0fe68c6176156065a26b"/><section>
    <title>DMA1_Stream4_BASE</title>
<indexterm><primary>DMA1_Stream4_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA1_Stream4_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream4_BASE   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x070)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00738">738</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga0ded7bed8969fe2e2d616e7f90eb7654"/><section>
    <title>DMA1_Stream5_BASE</title>
<indexterm><primary>DMA1_Stream5_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA1_Stream5_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream5_BASE   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x088)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00739">739</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga58998ddc40adb6361704d6c9dad08125"/><section>
    <title>DMA1_Stream6_BASE</title>
<indexterm><primary>DMA1_Stream6_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA1_Stream6_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream6_BASE   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x0A0)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00740">740</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga82186dd6d3f60995d428b34c041919d7"/><section>
    <title>DMA1_Stream7_BASE</title>
<indexterm><primary>DMA1_Stream7_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA1_Stream7_BASE</secondary></indexterm>
<para><computeroutput>#define DMA1_Stream7_BASE   (<link linkend="_group___peripheral__registers__structures_1gab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</link> + 0x0B8)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00741">741</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64"/><section>
    <title>DMA2_BASE</title>
<indexterm><primary>DMA2_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA2_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_BASE   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x6400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00742">742</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gac4c67b24726ba6b94d03adb351bcec4d"/><section>
    <title>DMA2_Stream0_BASE</title>
<indexterm><primary>DMA2_Stream0_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA2_Stream0_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream0_BASE   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00743">743</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga35512bdc3f5e9df4557c2fbe7935d0b1"/><section>
    <title>DMA2_Stream1_BASE</title>
<indexterm><primary>DMA2_Stream1_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA2_Stream1_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream1_BASE   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x028)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00744">744</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaed33a06f08188466f2ede06160984e9a"/><section>
    <title>DMA2_Stream2_BASE</title>
<indexterm><primary>DMA2_Stream2_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA2_Stream2_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream2_BASE   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00745">745</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaf3a9480e08c6ae94f4482e0cdaebdd17"/><section>
    <title>DMA2_Stream3_BASE</title>
<indexterm><primary>DMA2_Stream3_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA2_Stream3_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream3_BASE   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x058)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00746">746</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gad1e67740e6301233473f64638145dd1f"/><section>
    <title>DMA2_Stream4_BASE</title>
<indexterm><primary>DMA2_Stream4_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA2_Stream4_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream4_BASE   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x070)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00747">747</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaed1460fdc407b6decfbffccb0260d0af"/><section>
    <title>DMA2_Stream5_BASE</title>
<indexterm><primary>DMA2_Stream5_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA2_Stream5_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream5_BASE   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x088)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00748">748</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga5e81174c96fd204fa7c82c815e85c8e6"/><section>
    <title>DMA2_Stream6_BASE</title>
<indexterm><primary>DMA2_Stream6_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA2_Stream6_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream6_BASE   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x0A0)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00749">749</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaa9faa708ad2440d24eb1064cba9bb06d"/><section>
    <title>DMA2_Stream7_BASE</title>
<indexterm><primary>DMA2_Stream7_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>DMA2_Stream7_BASE</secondary></indexterm>
<para><computeroutput>#define DMA2_Stream7_BASE   (<link linkend="_group___peripheral__registers__structures_1gab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</link> + 0x0B8)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00750">750</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga87371508b3bcdcd98cd1ec629be29061"/><section>
    <title>EXTI_BASE</title>
<indexterm><primary>EXTI_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>EXTI_BASE</secondary></indexterm>
<para><computeroutput>#define EXTI_BASE   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x3C00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00718">718</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga23a9099a5f8fc9c6e253c0eecb2be8db"/><section>
    <title>FLASH_BASE</title>
<indexterm><primary>FLASH_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>FLASH_BASE</secondary></indexterm>
<para><computeroutput>#define FLASH_BASE   ((uint32_t)0x08000000)</computeroutput></para><para>

<para>Peripheral_memory_map. </para>
</para>

<para><link linkend="_group___peripheral__declaration_1ga844ea28ba1e0a5a0e497f16b61ea306b">FLASH(up to 1 MB)</link> base address in the alias region 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00665">665</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga8e21f4845015730c5731763169ec0e9b"/><section>
    <title>FLASH_R_BASE</title>
<indexterm><primary>FLASH_R_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>FLASH_R_BASE</secondary></indexterm>
<para><computeroutput>#define FLASH_R_BASE   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x3C00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00732">732</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gad7723846cc5db8e43a44d78cf21f6efa"/><section>
    <title>GPIOA_BASE</title>
<indexterm><primary>GPIOA_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>GPIOA_BASE</secondary></indexterm>
<para><computeroutput>#define GPIOA_BASE   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00724">724</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gac944a89eb789000ece920c0f89cb6a68"/><section>
    <title>GPIOB_BASE</title>
<indexterm><primary>GPIOB_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>GPIOB_BASE</secondary></indexterm>
<para><computeroutput>#define GPIOB_BASE   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x0400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00725">725</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga26f267dc35338eef219544c51f1e6b3f"/><section>
    <title>GPIOC_BASE</title>
<indexterm><primary>GPIOC_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>GPIOC_BASE</secondary></indexterm>
<para><computeroutput>#define GPIOC_BASE   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x0800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00726">726</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga1a93ab27129f04064089616910c296ec"/><section>
    <title>GPIOD_BASE</title>
<indexterm><primary>GPIOD_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>GPIOD_BASE</secondary></indexterm>
<para><computeroutput>#define GPIOD_BASE   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x0C00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00727">727</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gab487b1983d936c4fee3e9e88b95aad9d"/><section>
    <title>GPIOE_BASE</title>
<indexterm><primary>GPIOE_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>GPIOE_BASE</secondary></indexterm>
<para><computeroutput>#define GPIOE_BASE   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x1000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00728">728</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaee4716389f3a1c727495375b76645608"/><section>
    <title>GPIOH_BASE</title>
<indexterm><primary>GPIOH_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>GPIOH_BASE</secondary></indexterm>
<para><computeroutput>#define GPIOH_BASE   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x1C00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00729">729</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gacd72dbffb1738ca87c838545c4eb85a3"/><section>
    <title>I2C1_BASE</title>
<indexterm><primary>I2C1_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>I2C1_BASE</secondary></indexterm>
<para><computeroutput>#define I2C1_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x5400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00703">703</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga04bda70f25c795fb79f163b633ad4a5d"/><section>
    <title>I2C2_BASE</title>
<indexterm><primary>I2C2_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>I2C2_BASE</secondary></indexterm>
<para><computeroutput>#define I2C2_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x5800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00704">704</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga4e8b9198748235a1729e1e8f8f24983b"/><section>
    <title>I2C3_BASE</title>
<indexterm><primary>I2C3_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>I2C3_BASE</secondary></indexterm>
<para><computeroutput>#define I2C3_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x5C00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00705">705</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaa5f7b241ed5b756decd835300c9e7bc9"/><section>
    <title>I2S2ext_BASE</title>
<indexterm><primary>I2S2ext_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>I2S2ext_BASE</secondary></indexterm>
<para><computeroutput>#define I2S2ext_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x3400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00698">698</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga89b61d6e6b09e94f3fccb7bef34e0263"/><section>
    <title>I2S3ext_BASE</title>
<indexterm><primary>I2S3ext_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>I2S3ext_BASE</secondary></indexterm>
<para><computeroutput>#define I2S3ext_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x4000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00701">701</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga8543ee4997296af5536b007cd4748f55"/><section>
    <title>IWDG_BASE</title>
<indexterm><primary>IWDG_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>IWDG_BASE</secondary></indexterm>
<para><computeroutput>#define IWDG_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x3000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00697">697</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga9171f49478fa86d932f89e78e73b88b0"/><section>
    <title>PERIPH_BASE</title>
<indexterm><primary>PERIPH_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>PERIPH_BASE</secondary></indexterm>
<para><computeroutput>#define PERIPH_BASE   ((uint32_t)0x40000000)</computeroutput></para>
<para>Peripheral base address in the alias region 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00670">670</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaed7efc100877000845c236ccdc9e144a"/><section>
    <title>PERIPH_BB_BASE</title>
<indexterm><primary>PERIPH_BB_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>PERIPH_BB_BASE</secondary></indexterm>
<para><computeroutput>#define PERIPH_BB_BASE   ((uint32_t)0x42000000)</computeroutput></para>
<para>Peripheral base address in the bit-band region 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00676">676</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gac691ec23dace8b7a649a25acb110217a"/><section>
    <title>PWR_BASE</title>
<indexterm><primary>PWR_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>PWR_BASE</secondary></indexterm>
<para><computeroutput>#define PWR_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x7000)</computeroutput></para>
<para>APB2 peripherals </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00708">708</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga0e681b03f364532055d88f63fec0d99d"/><section>
    <title>RCC_BASE</title>
<indexterm><primary>RCC_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>RCC_BASE</secondary></indexterm>
<para><computeroutput>#define RCC_BASE   (<link linkend="_group___peripheral__registers__structures_1ga811a9a4ca17f0a50354a9169541d56c4">AHB1PERIPH_BASE</link> + 0x3800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00731">731</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga4265e665d56225412e57a61d87417022"/><section>
    <title>RTC_BASE</title>
<indexterm><primary>RTC_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>RTC_BASE</secondary></indexterm>
<para><computeroutput>#define RTC_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x2800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00695">695</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga95dd0abbc6767893b4b02935fa846f52"/><section>
    <title>SDIO_BASE</title>
<indexterm><primary>SDIO_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>SDIO_BASE</secondary></indexterm>
<para><computeroutput>#define SDIO_BASE   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x2C00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00714">714</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga50cd8b47929f18b05efbd0f41253bf8d"/><section>
    <title>SPI1_BASE</title>
<indexterm><primary>SPI1_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>SPI1_BASE</secondary></indexterm>
<para><computeroutput>#define SPI1_BASE   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x3000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00715">715</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gac3e357b4c25106ed375fb1affab6bb86"/><section>
    <title>SPI2_BASE</title>
<indexterm><primary>SPI2_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>SPI2_BASE</secondary></indexterm>
<para><computeroutput>#define SPI2_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x3800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00699">699</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gae634fe8faa6922690e90fbec2fc86162"/><section>
    <title>SPI3_BASE</title>
<indexterm><primary>SPI3_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>SPI3_BASE</secondary></indexterm>
<para><computeroutput>#define SPI3_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x3C00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00700">700</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gac5cfaedf263cee1e79554665f921c708"/><section>
    <title>SPI4_BASE</title>
<indexterm><primary>SPI4_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>SPI4_BASE</secondary></indexterm>
<para><computeroutput>#define SPI4_BASE   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x3400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00716">716</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga7d0fbfb8894012dbbb96754b95e562cd"/><section>
    <title>SRAM1_BASE</title>
<indexterm><primary>SRAM1_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>SRAM1_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM1_BASE   ((uint32_t)0x20000000)</computeroutput></para>
<para>SRAM1(112 KB) base address in the alias region 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00667">667</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gac4c4f61082e4b168f29d9cf97dc3ca5c"/><section>
    <title>SRAM1_BB_BASE</title>
<indexterm><primary>SRAM1_BB_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>SRAM1_BB_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM1_BB_BASE   ((uint32_t)0x22000000)</computeroutput></para>
<para>SRAM1(112 KB) base address in the bit-band region 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00673">673</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gadbb42a3d0a8a90a79d2146e4014241b1"/><section>
    <title>SRAM2_BASE</title>
<indexterm><primary>SRAM2_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>SRAM2_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM2_BASE   ((uint32_t)0x2001C000)</computeroutput></para>
<para>SRAM2(16 KB) base address in the alias region 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00668">668</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gac33cb6edadf184ab9860d77089503922"/><section>
    <title>SRAM2_BB_BASE</title>
<indexterm><primary>SRAM2_BB_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>SRAM2_BB_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM2_BB_BASE   ((uint32_t)0x2201C000)</computeroutput></para>
<para>SRAM2(16 KB) base address in the bit-band region 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00674">674</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gadb41012a2428a526d7ee5ff0f61d2344"/><section>
    <title>SRAM3_BASE</title>
<indexterm><primary>SRAM3_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>SRAM3_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM3_BASE   ((uint32_t)0x20020000)</computeroutput></para>
<para>SRAM3(64 KB) base address in the alias region 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00669">669</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaebfa4db60f9ac39c7c7f3fed98090410"/><section>
    <title>SRAM3_BB_BASE</title>
<indexterm><primary>SRAM3_BB_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>SRAM3_BB_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM3_BB_BASE   ((uint32_t)0x22020000)</computeroutput></para>
<para>SRAM3(64 KB) base address in the bit-band region 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00675">675</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga05e8f3d2e5868754a7cd88614955aecc"/><section>
    <title>SRAM_BASE</title>
<indexterm><primary>SRAM_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>SRAM_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM_BASE   <link linkend="_group___peripheral__registers__structures_1ga7d0fbfb8894012dbbb96754b95e562cd">SRAM1_BASE</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00680">680</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gad3548b6e2f017f39d399358f3ac98454"/><section>
    <title>SRAM_BB_BASE</title>
<indexterm><primary>SRAM_BB_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>SRAM_BB_BASE</secondary></indexterm>
<para><computeroutput>#define SRAM_BB_BASE   <link linkend="_group___peripheral__registers__structures_1gac4c4f61082e4b168f29d9cf97dc3ca5c">SRAM1_BB_BASE</link></computeroutput></para>
<para>Peripheral memory map </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00684">684</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga62246020bf3b34b6a4d8d0e84ec79d3d"/><section>
    <title>SYSCFG_BASE</title>
<indexterm><primary>SYSCFG_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>SYSCFG_BASE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_BASE   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x3800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00717">717</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga3eff32f3801db31fb4b61d5618cad54a"/><section>
    <title>TIM10_BASE</title>
<indexterm><primary>TIM10_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>TIM10_BASE</secondary></indexterm>
<para><computeroutput>#define TIM10_BASE   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x4400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00720">720</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga3a4a06bb84c703084f0509e105ffaf1d"/><section>
    <title>TIM11_BASE</title>
<indexterm><primary>TIM11_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>TIM11_BASE</secondary></indexterm>
<para><computeroutput>#define TIM11_BASE   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x4800)</computeroutput></para>
<para>AHB1 peripherals </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00723">723</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaf8aa324ca5011b8173ab16585ed7324a"/><section>
    <title>TIM1_BASE</title>
<indexterm><primary>TIM1_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>TIM1_BASE</secondary></indexterm>
<para><computeroutput>#define TIM1_BASE   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00709">709</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga00d0fe6ad532ab32f0f81cafca8d3aa5"/><section>
    <title>TIM2_BASE</title>
<indexterm><primary>TIM2_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>TIM2_BASE</secondary></indexterm>
<para><computeroutput>#define TIM2_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00691">691</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaf0c34a518f87e1e505cd2332e989564a"/><section>
    <title>TIM3_BASE</title>
<indexterm><primary>TIM3_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>TIM3_BASE</secondary></indexterm>
<para><computeroutput>#define TIM3_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x0400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00692">692</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga56e2d44b0002f316527b8913866a370d"/><section>
    <title>TIM4_BASE</title>
<indexterm><primary>TIM4_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>TIM4_BASE</secondary></indexterm>
<para><computeroutput>#define TIM4_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x0800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00693">693</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga3e1671477190d065ba7c944558336d7e"/><section>
    <title>TIM5_BASE</title>
<indexterm><primary>TIM5_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>TIM5_BASE</secondary></indexterm>
<para><computeroutput>#define TIM5_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x0C00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00694">694</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga92ae902be7902560939223dd765ece08"/><section>
    <title>TIM9_BASE</title>
<indexterm><primary>TIM9_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>TIM9_BASE</secondary></indexterm>
<para><computeroutput>#define TIM9_BASE   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x4000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00719">719</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga86162ab3f740db9026c1320d46938b4d"/><section>
    <title>USART1_BASE</title>
<indexterm><primary>USART1_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USART1_BASE</secondary></indexterm>
<para><computeroutput>#define USART1_BASE   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x1000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00710">710</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gade83162a04bca0b15b39018a8e8ec090"/><section>
    <title>USART2_BASE</title>
<indexterm><primary>USART2_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USART2_BASE</secondary></indexterm>
<para><computeroutput>#define USART2_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x4400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00702">702</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gade4d3907fd0387ee832f426f52d568bb"/><section>
    <title>USART6_BASE</title>
<indexterm><primary>USART6_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USART6_BASE</secondary></indexterm>
<para><computeroutput>#define USART6_BASE   (<link linkend="_group___peripheral__registers__structures_1ga25b99d6065f1c8f751e78f43ade652cb">APB2PERIPH_BASE</link> + 0x1400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00711">711</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga4d74a337597a77b1fca978202b519a18"/><section>
    <title>USB_OTG_DEVICE_BASE</title>
<indexterm><primary>USB_OTG_DEVICE_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USB_OTG_DEVICE_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DEVICE_BASE   ((uint32_t )0x800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00759">759</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga6fdb7429ad88e2d69440d6ecc4f4199e"/><section>
    <title>USB_OTG_EP_REG_SIZE</title>
<indexterm><primary>USB_OTG_EP_REG_SIZE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USB_OTG_EP_REG_SIZE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_EP_REG_SIZE   ((uint32_t )0x20)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00762">762</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gace340350802904868673f0e839c4fa04"/><section>
    <title>USB_OTG_FIFO_BASE</title>
<indexterm><primary>USB_OTG_FIFO_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USB_OTG_FIFO_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FIFO_BASE   ((uint32_t )0x1000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00768">768</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga8781c4b2406c740d9fe540737a6a0188"/><section>
    <title>USB_OTG_FIFO_SIZE</title>
<indexterm><primary>USB_OTG_FIFO_SIZE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USB_OTG_FIFO_SIZE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FIFO_SIZE   ((uint32_t )0x1000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00769">769</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaa86d4c80849a74938924e73937b904e7"/><section>
    <title>USB_OTG_FS_PERIPH_BASE</title>
<indexterm><primary>USB_OTG_FS_PERIPH_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USB_OTG_FS_PERIPH_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FS_PERIPH_BASE   ((uint32_t )0x50000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00756">756</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga044aa4388e72d9d47a03f387fb8926fb"/><section>
    <title>USB_OTG_GLOBAL_BASE</title>
<indexterm><primary>USB_OTG_GLOBAL_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USB_OTG_GLOBAL_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GLOBAL_BASE   ((uint32_t )0x000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00758">758</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga3bb2dd6c82eefd8587b6146ba36ae071"/><section>
    <title>USB_OTG_HOST_BASE</title>
<indexterm><primary>USB_OTG_HOST_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USB_OTG_HOST_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HOST_BASE   ((uint32_t )0x400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00763">763</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga942c8c5241b80fbcf638fea0fa18bebd"/><section>
    <title>USB_OTG_HOST_CHANNEL_BASE</title>
<indexterm><primary>USB_OTG_HOST_CHANNEL_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USB_OTG_HOST_CHANNEL_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HOST_CHANNEL_BASE   ((uint32_t )0x500)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00765">765</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga266cb1dbb50faf447f9c15d2ee93a522"/><section>
    <title>USB_OTG_HOST_CHANNEL_SIZE</title>
<indexterm><primary>USB_OTG_HOST_CHANNEL_SIZE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USB_OTG_HOST_CHANNEL_SIZE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HOST_CHANNEL_SIZE   ((uint32_t )0x20)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00766">766</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga42f433cb79ca69f09972e690fda6737a"/><section>
    <title>USB_OTG_HOST_PORT_BASE</title>
<indexterm><primary>USB_OTG_HOST_PORT_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USB_OTG_HOST_PORT_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HOST_PORT_BASE   ((uint32_t )0x440)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00764">764</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gad8f69041452615aeb3948600e3882246"/><section>
    <title>USB_OTG_IN_ENDPOINT_BASE</title>
<indexterm><primary>USB_OTG_IN_ENDPOINT_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USB_OTG_IN_ENDPOINT_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_IN_ENDPOINT_BASE   ((uint32_t )0x900)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00760">760</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaf0e972b8f028ecf44a652029efbd4642"/><section>
    <title>USB_OTG_OUT_ENDPOINT_BASE</title>
<indexterm><primary>USB_OTG_OUT_ENDPOINT_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USB_OTG_OUT_ENDPOINT_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_OUT_ENDPOINT_BASE   ((uint32_t )0xB00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00761">761</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1gaa9766975aca084c257730879568bc7cf"/><section>
    <title>USB_OTG_PCGCCTL_BASE</title>
<indexterm><primary>USB_OTG_PCGCCTL_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>USB_OTG_PCGCCTL_BASE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PCGCCTL_BASE   ((uint32_t )0xE00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00767">767</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral__registers__structures_1ga9a5bf4728ab93dea5b569f5b972cbe62"/><section>
    <title>WWDG_BASE</title>
<indexterm><primary>WWDG_BASE</primary><secondary>Peripheral_registers_structures</secondary></indexterm>
<indexterm><primary>Peripheral_registers_structures</primary><secondary>WWDG_BASE</secondary></indexterm>
<para><computeroutput>#define WWDG_BASE   (<link linkend="_group___peripheral__registers__structures_1ga45666d911f39addd4c8c0a0ac3388cfb">APB1PERIPH_BASE</link> + 0x2C00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00696">696</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
</section>
</section>
