strict digraph "" {
	node [label="\N"];
	"401:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fcd1817f550>",
		clk_sens=False,
		fillcolor=gold,
		label="401:AL",
		sens="['accum_window_q', 'md_state_q', 'MD_LAST', 'op_b_shift_q', 'res_adder_l', 'op_a_bw_last_pp', 'div_en_i', 'op_a_bw_pp', 'op_a_i', '\
op_b_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['accum_window_q', 'md_state_q', 'MD_LAST', 'op_b_shift_q', 'res_adder_l', 'operator_i', 'op_a_bw_last_pp', 'div_en_i', 'op_a_bw_\
pp', 'op_a_i', 'op_b_i']"];
	"401:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcd1817f610>",
		fillcolor=turquoise,
		label="401:BL
alu_operand_a_o = accum_window_q;
multdiv_result_o = (div_en_i)? accum_window_q[31:0] : res_adder_l;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1817f650>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1817f850>]",
		style=filled,
		typ=Block];
	"401:AL" -> "401:BL"	 [cond="[]",
		lineno=None];
	"416:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcd18184d50>",
		fillcolor=turquoise,
		label="416:BL
alu_operand_a_o = { 32'h0, 1'b1 };
alu_operand_b_o = { ~op_b_i, 1'b1 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18184d90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18184fd0>]",
		style=filled,
		typ=Block];
	"Leaf_401:AL"	 [def_var="['alu_operand_a_o', 'alu_operand_b_o', 'multdiv_result_o']",
		label="Leaf_401:AL"];
	"416:BL" -> "Leaf_401:AL"	 [cond="[]",
		lineno=None];
	"404:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fcd1817fb50>",
		fillcolor=linen,
		label="404:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"405:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fcd1817fc10>",
		fillcolor=lightcyan,
		label="405:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"404:CS" -> "405:CA"	 [cond="['operator_i']",
		label=operator_i,
		lineno=404];
	"406:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fcd1817fe10>",
		fillcolor=lightcyan,
		label="406:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"404:CS" -> "406:CA"	 [cond="['operator_i']",
		label=operator_i,
		lineno=404];
	"407:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fcd181841d0>",
		fillcolor=lightcyan,
		label="407:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"404:CS" -> "407:CA"	 [cond="['operator_i']",
		label=operator_i,
		lineno=404];
	"412:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fcd18184790>",
		fillcolor=lightcyan,
		label="412:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"412:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcd18184810>",
		fillcolor=turquoise,
		label="412:BL
alu_operand_a_o = { 32'h0, 1'b1 };
alu_operand_b_o = { ~op_a_i, 1'b1 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18184850>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18184a90>]",
		style=filled,
		typ=Block];
	"412:CA" -> "412:BL"	 [cond="[]",
		lineno=None];
	"406:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1817fe90>",
		fillcolor=cadetblue,
		label="406:BS
alu_operand_b_o = (md_state_q == MD_LAST)? op_a_bw_last_pp : op_a_bw_pp;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1817fe90>]",
		style=filled,
		typ=BlockingSubstitution];
	"406:BS" -> "Leaf_401:AL"	 [cond="[]",
		lineno=None];
	"420:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fcd1817ab10>",
		fillcolor=lightcyan,
		label="420:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"420:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcd1818c290>",
		fillcolor=turquoise,
		label="420:BL
alu_operand_a_o = { 32'h0, 1'b1 };
alu_operand_b_o = { ~accum_window_q[31:0], 1'b1 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1818c2d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1818c510>]",
		style=filled,
		typ=Block];
	"420:CA" -> "420:BL"	 [cond="[]",
		lineno=None];
	"407:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fcd18184210>",
		fillcolor=linen,
		label="407:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"407:CS" -> "412:CA"	 [cond="['md_state_q']",
		label=md_state_q,
		lineno=407];
	"407:CS" -> "420:CA"	 [cond="['md_state_q']",
		label=md_state_q,
		lineno=407];
	"424:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fcd1818c850>",
		fillcolor=lightcyan,
		label="424:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"407:CS" -> "424:CA"	 [cond="['md_state_q']",
		label=md_state_q,
		lineno=407];
	"416:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fcd18184cd0>",
		fillcolor=lightcyan,
		label="416:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"407:CS" -> "416:CA"	 [cond="['md_state_q']",
		label=md_state_q,
		lineno=407];
	"408:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fcd18184290>",
		fillcolor=lightcyan,
		label="408:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"407:CS" -> "408:CA"	 [cond="['md_state_q']",
		label=md_state_q,
		lineno=407];
	"424:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcd1818c890>",
		fillcolor=turquoise,
		label="424:BL
alu_operand_a_o = { accum_window_q[31:0], 1'b1 };
alu_operand_b_o = { ~op_b_shift_q[31:0], 1'b1 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1818c8d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1818cbd0>]",
		style=filled,
		typ=Block];
	"424:BL" -> "Leaf_401:AL"	 [cond="[]",
		lineno=None];
	"401:BL" -> "404:CS"	 [cond="[]",
		lineno=None];
	"424:CA" -> "424:BL"	 [cond="[]",
		lineno=None];
	"405:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1817fc90>",
		fillcolor=cadetblue,
		label="405:BS
alu_operand_b_o = op_a_bw_pp;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1817fc90>]",
		style=filled,
		typ=BlockingSubstitution];
	"405:CA" -> "405:BS"	 [cond="[]",
		lineno=None];
	"420:BL" -> "Leaf_401:AL"	 [cond="[]",
		lineno=None];
	"406:CA" -> "406:BS"	 [cond="[]",
		lineno=None];
	"407:CA" -> "407:CS"	 [cond="[]",
		lineno=None];
	"416:CA" -> "416:BL"	 [cond="[]",
		lineno=None];
	"408:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcd18184310>",
		fillcolor=turquoise,
		label="408:BL
alu_operand_a_o = { 32'h0, 1'b1 };
alu_operand_b_o = { ~op_b_i, 1'b1 };",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18184350>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18184550>]",
		style=filled,
		typ=Block];
	"408:CA" -> "408:BL"	 [cond="[]",
		lineno=None];
	"408:BL" -> "Leaf_401:AL"	 [cond="[]",
		lineno=None];
	"405:BS" -> "Leaf_401:AL"	 [cond="[]",
		lineno=None];
	"412:BL" -> "Leaf_401:AL"	 [cond="[]",
		lineno=None];
}
