	component flash_interface is
		port (
			clk_clk                        : in  std_logic                     := 'X';             -- clk
			external_interface_address     : in  std_logic_vector(23 downto 0) := (others => 'X'); -- address
			external_interface_byte_enable : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- byte_enable
			external_interface_read        : in  std_logic                     := 'X';             -- read
			external_interface_write       : in  std_logic                     := 'X';             -- write
			external_interface_write_data  : in  std_logic_vector(31 downto 0) := (others => 'X'); -- write_data
			external_interface_acknowledge : out std_logic;                                        -- acknowledge
			external_interface_read_data   : out std_logic_vector(31 downto 0);                    -- read_data
			reset_reset_n                  : in  std_logic                     := 'X'              -- reset_n
		);
	end component flash_interface;

