
Snowflake_ASF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000cf0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000004  20000000  00000cf0  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .lpram        00000000  30000000  30000000  00020004  2**0
                  CONTENTS
  3 .bss          0000003c  20000004  00000cf4  00020004  2**2
                  ALLOC
  4 .stack        00002000  20000040  00000d30  00020004  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
  7 .debug_info   00009cce  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000018fb  00000000  00000000  00029d53  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00001cfb  00000000  00000000  0002b64e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000002c8  00000000  00000000  0002d349  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000278  00000000  00000000  0002d611  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001c104  00000000  00000000  0002d889  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000971b  00000000  00000000  0004998d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0009737e  00000000  00000000  000530a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000005e4  00000000  00000000  000ea428  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
   0:	20002040 	.word	0x20002040
   4:	00000a2d 	.word	0x00000a2d
   8:	00000a29 	.word	0x00000a29
   c:	00000a29 	.word	0x00000a29
	...
  2c:	00000a29 	.word	0x00000a29
	...
  38:	00000a29 	.word	0x00000a29
  3c:	00000a29 	.word	0x00000a29
  40:	00000a29 	.word	0x00000a29
  44:	00000a29 	.word	0x00000a29
  48:	00000a29 	.word	0x00000a29
  4c:	00000a29 	.word	0x00000a29
  50:	00000a29 	.word	0x00000a29
  54:	00000a29 	.word	0x00000a29
  58:	00000a29 	.word	0x00000a29
  5c:	00000a29 	.word	0x00000a29
  60:	00000a29 	.word	0x00000a29
  64:	00000a29 	.word	0x00000a29
  68:	00000a29 	.word	0x00000a29
  6c:	00000a29 	.word	0x00000a29
  70:	00000a29 	.word	0x00000a29
  74:	00000a29 	.word	0x00000a29
  78:	00000a29 	.word	0x00000a29
  7c:	00000a29 	.word	0x00000a29
  80:	00000a29 	.word	0x00000a29
  84:	00000a29 	.word	0x00000a29
  88:	00000a29 	.word	0x00000a29
  8c:	00000a29 	.word	0x00000a29
  90:	00000a29 	.word	0x00000a29
  94:	00000a29 	.word	0x00000a29
  98:	00000a29 	.word	0x00000a29
  9c:	00000a29 	.word	0x00000a29
  a0:	00000a29 	.word	0x00000a29
  a4:	00000a29 	.word	0x00000a29
  a8:	00000a29 	.word	0x00000a29
  ac:	00000a29 	.word	0x00000a29
  b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
  b4:	b510      	push	{r4, lr}
  b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
  b8:	7823      	ldrb	r3, [r4, #0]
  ba:	2b00      	cmp	r3, #0
  bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
  be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
  c0:	2b00      	cmp	r3, #0
  c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
  c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
  c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
  c8:	bf00      	nop
  ca:	2301      	movs	r3, #1
  cc:	7023      	strb	r3, [r4, #0]
  ce:	bd10      	pop	{r4, pc}
  d0:	20000004 	.word	0x20000004
  d4:	00000000 	.word	0x00000000
  d8:	00000cf0 	.word	0x00000cf0

000000dc <frame_dummy>:
  dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
  de:	b510      	push	{r4, lr}
  e0:	2b00      	cmp	r3, #0
  e2:	d003      	beq.n	ec <frame_dummy+0x10>
  e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
  e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
  e8:	e000      	b.n	ec <frame_dummy+0x10>
  ea:	bf00      	nop
  ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
  ee:	6803      	ldr	r3, [r0, #0]
  f0:	2b00      	cmp	r3, #0
  f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
  f4:	bd10      	pop	{r4, pc}
  f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
  f8:	2b00      	cmp	r3, #0
  fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
  fc:	4798      	blx	r3
  fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
 100:	00000000 	.word	0x00000000
 104:	20000008 	.word	0x20000008
 108:	00000cf0 	.word	0x00000cf0
 10c:	00000cf0 	.word	0x00000cf0
 110:	00000000 	.word	0x00000000

00000114 <amp_init>:
/*!
* @brief @todo
* @return void
*/
void amp_init(void)
{
 114:	b530      	push	{r4, r5, lr}
 116:	b083      	sub	sp, #12
    
    struct port_config gpio_output   = { .direction = PORT_PIN_DIR_OUTPUT };
 118:	ac01      	add	r4, sp, #4
 11a:	2203      	movs	r2, #3
 11c:	2100      	movs	r1, #0
 11e:	0020      	movs	r0, r4
 120:	4b09      	ldr	r3, [pc, #36]	; (148 <amp_init+0x34>)
 122:	4798      	blx	r3
 124:	2301      	movs	r3, #1
 126:	7023      	strb	r3, [r4, #0]
   
    // Configure amplifier & audio related discretes as outputs
    port_pin_set_config(AMP_SHDN_PIN, &gpio_output);
 128:	0021      	movs	r1, r4
 12a:	2024      	movs	r0, #36	; 0x24
 12c:	4d07      	ldr	r5, [pc, #28]	; (14c <amp_init+0x38>)
 12e:	47a8      	blx	r5
    port_pin_set_config(VREF_PIN, &gpio_output);
 130:	0021      	movs	r1, r4
 132:	2003      	movs	r0, #3
 134:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
 136:	4b06      	ldr	r3, [pc, #24]	; (150 <amp_init+0x3c>)
 138:	001a      	movs	r2, r3
 13a:	3280      	adds	r2, #128	; 0x80
 13c:	2110      	movs	r1, #16
 13e:	6151      	str	r1, [r2, #20]
 140:	2208      	movs	r2, #8
 142:	615a      	str	r2, [r3, #20]
    
    // Turn off amplifier and Vref input
    port_pin_set_output_level(AMP_SHDN_PIN, AMP_SHDN_ACTIVE);
    port_pin_set_output_level(VREF_PIN, VREF_INACTIVE); 
}
 144:	b003      	add	sp, #12
 146:	bd30      	pop	{r4, r5, pc}
 148:	00000c79 	.word	0x00000c79
 14c:	00000305 	.word	0x00000305
 150:	40002800 	.word	0x40002800

00000154 <flash_init>:
/*!
* @brief @todo
* @return void
*/
void flash_init(void)
{
 154:	b570      	push	{r4, r5, r6, lr}
 156:	b082      	sub	sp, #8
    struct port_config gpio_output   = { .direction = PORT_PIN_DIR_OUTPUT };  
 158:	ac01      	add	r4, sp, #4
 15a:	2203      	movs	r2, #3
 15c:	2100      	movs	r1, #0
 15e:	0020      	movs	r0, r4
 160:	4b0b      	ldr	r3, [pc, #44]	; (190 <flash_init+0x3c>)
 162:	4798      	blx	r3
 164:	2601      	movs	r6, #1
 166:	7026      	strb	r6, [r4, #0]
    
    // Configure flash discretes as outputs
    port_pin_set_config(FLASH_CS_PIN, &gpio_output);
 168:	0021      	movs	r1, r4
 16a:	2020      	movs	r0, #32
 16c:	4d09      	ldr	r5, [pc, #36]	; (194 <flash_init+0x40>)
 16e:	47a8      	blx	r5
    port_pin_set_config(FLASH_HOLD_PIN, &gpio_output);
 170:	0021      	movs	r1, r4
 172:	203f      	movs	r0, #63	; 0x3f
 174:	47a8      	blx	r5
    port_pin_set_config(FLASH_WP_PIN, &gpio_output);
 176:	0021      	movs	r1, r4
 178:	203e      	movs	r0, #62	; 0x3e
 17a:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
 17c:	4b06      	ldr	r3, [pc, #24]	; (198 <flash_init+0x44>)
 17e:	619e      	str	r6, [r3, #24]
 180:	2280      	movs	r2, #128	; 0x80
 182:	0612      	lsls	r2, r2, #24
 184:	619a      	str	r2, [r3, #24]
 186:	2280      	movs	r2, #128	; 0x80
 188:	05d2      	lsls	r2, r2, #23
 18a:	619a      	str	r2, [r3, #24]
    
    // Set flash discretes to inactive states
    port_pin_set_output_level(FLASH_CS_PIN, FLASH_INACTIVE);
    port_pin_set_output_level(FLASH_HOLD_PIN, FLASH_INACTIVE);
    port_pin_set_output_level(FLASH_WP_PIN, FLASH_INACTIVE);
}
 18c:	b002      	add	sp, #8
 18e:	bd70      	pop	{r4, r5, r6, pc}
 190:	00000c79 	.word	0x00000c79
 194:	00000305 	.word	0x00000305
 198:	40002880 	.word	0x40002880

0000019c <led_init>:
/*!
* @brief todo
* @return void
*/
void led_init(void)
{    
 19c:	b530      	push	{r4, r5, lr}
 19e:	b083      	sub	sp, #12
    struct port_config gpio_output   = { .direction = PORT_PIN_DIR_OUTPUT };
 1a0:	ac01      	add	r4, sp, #4
 1a2:	2203      	movs	r2, #3
 1a4:	2100      	movs	r1, #0
 1a6:	0020      	movs	r0, r4
 1a8:	4b23      	ldr	r3, [pc, #140]	; (238 <led_init+0x9c>)
 1aa:	4798      	blx	r3
 1ac:	2301      	movs	r3, #1
 1ae:	7023      	strb	r3, [r4, #0]
    
    // Configure LEDs as outputs
    port_pin_set_config(LED_R1_PIN, &gpio_output);
 1b0:	0021      	movs	r1, r4
 1b2:	2007      	movs	r0, #7
 1b4:	4d21      	ldr	r5, [pc, #132]	; (23c <led_init+0xa0>)
 1b6:	47a8      	blx	r5
    port_pin_set_config(LED_G1_PIN, &gpio_output);
 1b8:	0021      	movs	r1, r4
 1ba:	2006      	movs	r0, #6
 1bc:	47a8      	blx	r5
    port_pin_set_config(LED_R2_PIN, &gpio_output);
 1be:	0021      	movs	r1, r4
 1c0:	2029      	movs	r0, #41	; 0x29
 1c2:	47a8      	blx	r5
    port_pin_set_config(LED_G2_PIN, &gpio_output);
 1c4:	0021      	movs	r1, r4
 1c6:	2028      	movs	r0, #40	; 0x28
 1c8:	47a8      	blx	r5
    port_pin_set_config(LED_R3_PIN, &gpio_output);
 1ca:	0021      	movs	r1, r4
 1cc:	2009      	movs	r0, #9
 1ce:	47a8      	blx	r5
    port_pin_set_config(LED_G3_PIN, &gpio_output);
 1d0:	0021      	movs	r1, r4
 1d2:	2008      	movs	r0, #8
 1d4:	47a8      	blx	r5
    port_pin_set_config(LED_R4_PIN, &gpio_output);
 1d6:	0021      	movs	r1, r4
 1d8:	200b      	movs	r0, #11
 1da:	47a8      	blx	r5
    port_pin_set_config(LED_G4_PIN, &gpio_output);
 1dc:	0021      	movs	r1, r4
 1de:	200a      	movs	r0, #10
 1e0:	47a8      	blx	r5
    port_pin_set_config(LED_R5_PIN, &gpio_output);
 1e2:	0021      	movs	r1, r4
 1e4:	202d      	movs	r0, #45	; 0x2d
 1e6:	47a8      	blx	r5
    port_pin_set_config(LED_G5_PIN, &gpio_output);
 1e8:	0021      	movs	r1, r4
 1ea:	202c      	movs	r0, #44	; 0x2c
 1ec:	47a8      	blx	r5
    port_pin_set_config(LED_R6_PIN, &gpio_output);
 1ee:	0021      	movs	r1, r4
 1f0:	202b      	movs	r0, #43	; 0x2b
 1f2:	47a8      	blx	r5
    port_pin_set_config(LED_G6_PIN, &gpio_output);
 1f4:	0021      	movs	r1, r4
 1f6:	202a      	movs	r0, #42	; 0x2a
 1f8:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
 1fa:	4b11      	ldr	r3, [pc, #68]	; (240 <led_init+0xa4>)
 1fc:	2280      	movs	r2, #128	; 0x80
 1fe:	615a      	str	r2, [r3, #20]
 200:	3a40      	subs	r2, #64	; 0x40
 202:	615a      	str	r2, [r3, #20]
 204:	001a      	movs	r2, r3
 206:	3280      	adds	r2, #128	; 0x80
 208:	2080      	movs	r0, #128	; 0x80
 20a:	0080      	lsls	r0, r0, #2
 20c:	6150      	str	r0, [r2, #20]
 20e:	2180      	movs	r1, #128	; 0x80
 210:	0049      	lsls	r1, r1, #1
 212:	6151      	str	r1, [r2, #20]
 214:	6158      	str	r0, [r3, #20]
 216:	6159      	str	r1, [r3, #20]
 218:	2080      	movs	r0, #128	; 0x80
 21a:	0100      	lsls	r0, r0, #4
 21c:	6158      	str	r0, [r3, #20]
 21e:	2180      	movs	r1, #128	; 0x80
 220:	00c9      	lsls	r1, r1, #3
 222:	6159      	str	r1, [r3, #20]
 224:	2380      	movs	r3, #128	; 0x80
 226:	019b      	lsls	r3, r3, #6
 228:	6153      	str	r3, [r2, #20]
 22a:	2380      	movs	r3, #128	; 0x80
 22c:	015b      	lsls	r3, r3, #5
 22e:	6153      	str	r3, [r2, #20]
 230:	6150      	str	r0, [r2, #20]
 232:	6151      	str	r1, [r2, #20]
    port_pin_set_output_level(LED_G4_PIN, LED_INACTIVE);
    port_pin_set_output_level(LED_R5_PIN, LED_INACTIVE);
    port_pin_set_output_level(LED_G5_PIN, LED_INACTIVE);
    port_pin_set_output_level(LED_R6_PIN, LED_INACTIVE);
    port_pin_set_output_level(LED_G6_PIN, LED_INACTIVE);
}
 234:	b003      	add	sp, #12
 236:	bd30      	pop	{r4, r5, pc}
 238:	00000c79 	.word	0x00000c79
 23c:	00000305 	.word	0x00000305
 240:	40002800 	.word	0x40002800

00000244 <pb_init>:
/*!
* @brief @todo
* @return void
*/
void pb_init(void)
{
 244:	b510      	push	{r4, lr}
 246:	b082      	sub	sp, #8
    struct port_config gpio_output   = { .direction = PORT_PIN_DIR_OUTPUT };
    struct port_config gpio_input_up = { .direction = PORT_PIN_DIR_INPUT, \
 248:	ac01      	add	r4, sp, #4
 24a:	2203      	movs	r2, #3
 24c:	2100      	movs	r1, #0
 24e:	0020      	movs	r0, r4
 250:	4b04      	ldr	r3, [pc, #16]	; (264 <pb_init+0x20>)
 252:	4798      	blx	r3
 254:	2301      	movs	r3, #1
 256:	7063      	strb	r3, [r4, #1]
    .input_pull = PORT_PIN_PULL_UP };
    struct port_config gpio_input    = { .direction = PORT_PIN_DIR_INPUT, \
    .input_pull = PORT_PIN_PULL_NONE };
    
    // Configure pushbutton pin as input with pullup
    port_pin_set_config(PB_PIN, &gpio_input_up);
 258:	0021      	movs	r1, r4
 25a:	201b      	movs	r0, #27
 25c:	4b02      	ldr	r3, [pc, #8]	; (268 <pb_init+0x24>)
 25e:	4798      	blx	r3
}
 260:	b002      	add	sp, #8
 262:	bd10      	pop	{r4, pc}
 264:	00000c79 	.word	0x00000c79
 268:	00000305 	.word	0x00000305

0000026c <usb_init>:
/*!
* @brief @todo
* @return void
*/
void usb_init(void)
{
 26c:	b500      	push	{lr}
 26e:	b083      	sub	sp, #12
    struct port_config gpio_output   = { .direction = PORT_PIN_DIR_OUTPUT };
    struct port_config gpio_input_up = { .direction = PORT_PIN_DIR_INPUT, \
    .input_pull = PORT_PIN_PULL_UP };
    struct port_config gpio_input    = { .direction = PORT_PIN_DIR_INPUT, \
 270:	2203      	movs	r2, #3
 272:	2100      	movs	r1, #0
 274:	a801      	add	r0, sp, #4
 276:	4b04      	ldr	r3, [pc, #16]	; (288 <usb_init+0x1c>)
 278:	4798      	blx	r3
    .input_pull = PORT_PIN_PULL_NONE };    
    
    // Configure USB Vbus monitor as input without pullup
    port_pin_set_config(USB_VBUS_DET_PIN, &gpio_input);
 27a:	a901      	add	r1, sp, #4
 27c:	2016      	movs	r0, #22
 27e:	4b03      	ldr	r3, [pc, #12]	; (28c <usb_init+0x20>)
 280:	4798      	blx	r3
}
 282:	b003      	add	sp, #12
 284:	bd00      	pop	{pc}
 286:	46c0      	nop			; (mov r8, r8)
 288:	00000c79 	.word	0x00000c79
 28c:	00000305 	.word	0x00000305

00000290 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
 290:	4b0c      	ldr	r3, [pc, #48]	; (2c4 <cpu_irq_enter_critical+0x34>)
 292:	681b      	ldr	r3, [r3, #0]
 294:	2b00      	cmp	r3, #0
 296:	d110      	bne.n	2ba <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 298:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
 29c:	2b00      	cmp	r3, #0
 29e:	d109      	bne.n	2b4 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 2a0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
 2a2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
 2a6:	2200      	movs	r2, #0
 2a8:	4b07      	ldr	r3, [pc, #28]	; (2c8 <cpu_irq_enter_critical+0x38>)
 2aa:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
 2ac:	3201      	adds	r2, #1
 2ae:	4b07      	ldr	r3, [pc, #28]	; (2cc <cpu_irq_enter_critical+0x3c>)
 2b0:	701a      	strb	r2, [r3, #0]
 2b2:	e002      	b.n	2ba <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
 2b4:	2200      	movs	r2, #0
 2b6:	4b05      	ldr	r3, [pc, #20]	; (2cc <cpu_irq_enter_critical+0x3c>)
 2b8:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
 2ba:	4a02      	ldr	r2, [pc, #8]	; (2c4 <cpu_irq_enter_critical+0x34>)
 2bc:	6813      	ldr	r3, [r2, #0]
 2be:	3301      	adds	r3, #1
 2c0:	6013      	str	r3, [r2, #0]
}
 2c2:	4770      	bx	lr
 2c4:	20000020 	.word	0x20000020
 2c8:	20000000 	.word	0x20000000
 2cc:	20000024 	.word	0x20000024

000002d0 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
 2d0:	4b08      	ldr	r3, [pc, #32]	; (2f4 <cpu_irq_leave_critical+0x24>)
 2d2:	681a      	ldr	r2, [r3, #0]
 2d4:	3a01      	subs	r2, #1
 2d6:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
 2d8:	681b      	ldr	r3, [r3, #0]
 2da:	2b00      	cmp	r3, #0
 2dc:	d109      	bne.n	2f2 <cpu_irq_leave_critical+0x22>
 2de:	4b06      	ldr	r3, [pc, #24]	; (2f8 <cpu_irq_leave_critical+0x28>)
 2e0:	781b      	ldrb	r3, [r3, #0]
 2e2:	2b00      	cmp	r3, #0
 2e4:	d005      	beq.n	2f2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
 2e6:	2201      	movs	r2, #1
 2e8:	4b04      	ldr	r3, [pc, #16]	; (2fc <cpu_irq_leave_critical+0x2c>)
 2ea:	701a      	strb	r2, [r3, #0]
 2ec:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 2f0:	b662      	cpsie	i
	}
}
 2f2:	4770      	bx	lr
 2f4:	20000020 	.word	0x20000020
 2f8:	20000024 	.word	0x20000024
 2fc:	20000000 	.word	0x20000000

00000300 <system_board_init>:
// 	port_pin_set_output_level(AT86RFX_RST_PIN, true);
// 	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
// 	pin_conf.direction  = PORT_PIN_DIR_INPUT;
// 	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
// #endif	
}
 300:	4770      	bx	lr
 302:	46c0      	nop			; (mov r8, r8)

00000304 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
 304:	b500      	push	{lr}
 306:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
 308:	ab01      	add	r3, sp, #4
 30a:	2280      	movs	r2, #128	; 0x80
 30c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
 30e:	780a      	ldrb	r2, [r1, #0]
 310:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
 312:	784a      	ldrb	r2, [r1, #1]
 314:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
 316:	788a      	ldrb	r2, [r1, #2]
 318:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
 31a:	0019      	movs	r1, r3
 31c:	4b01      	ldr	r3, [pc, #4]	; (324 <port_pin_set_config+0x20>)
 31e:	4798      	blx	r3
}
 320:	b003      	add	sp, #12
 322:	bd00      	pop	{pc}
 324:	000009c9 	.word	0x000009c9

00000328 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
 328:	b510      	push	{r4, lr}
	switch (clock_source) {
 32a:	2808      	cmp	r0, #8
 32c:	d803      	bhi.n	336 <system_clock_source_get_hz+0xe>
 32e:	0080      	lsls	r0, r0, #2
 330:	4b1c      	ldr	r3, [pc, #112]	; (3a4 <system_clock_source_get_hz+0x7c>)
 332:	581b      	ldr	r3, [r3, r0]
 334:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
 336:	2000      	movs	r0, #0
 338:	e032      	b.n	3a0 <system_clock_source_get_hz+0x78>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
 33a:	4b1b      	ldr	r3, [pc, #108]	; (3a8 <system_clock_source_get_hz+0x80>)
 33c:	6918      	ldr	r0, [r3, #16]
 33e:	e02f      	b.n	3a0 <system_clock_source_get_hz+0x78>

	case SYSTEM_CLOCK_SOURCE_OSC16M:
		return (OSCCTRL->OSC16MCTRL.bit.FSEL+1)*4000000UL;
 340:	4b1a      	ldr	r3, [pc, #104]	; (3ac <system_clock_source_get_hz+0x84>)
 342:	7d18      	ldrb	r0, [r3, #20]
 344:	0700      	lsls	r0, r0, #28
 346:	0f80      	lsrs	r0, r0, #30
 348:	3001      	adds	r0, #1
 34a:	4b19      	ldr	r3, [pc, #100]	; (3b0 <system_clock_source_get_hz+0x88>)
 34c:	4358      	muls	r0, r3
 34e:	e027      	b.n	3a0 <system_clock_source_get_hz+0x78>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
 350:	4b15      	ldr	r3, [pc, #84]	; (3a8 <system_clock_source_get_hz+0x80>)
 352:	6958      	ldr	r0, [r3, #20]
 354:	e024      	b.n	3a0 <system_clock_source_get_hz+0x78>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
 356:	4b14      	ldr	r3, [pc, #80]	; (3a8 <system_clock_source_get_hz+0x80>)
 358:	681b      	ldr	r3, [r3, #0]
 35a:	2002      	movs	r0, #2
 35c:	4018      	ands	r0, r3
 35e:	d01f      	beq.n	3a0 <system_clock_source_get_hz+0x78>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
 360:	4912      	ldr	r1, [pc, #72]	; (3ac <system_clock_source_get_hz+0x84>)
 362:	2280      	movs	r2, #128	; 0x80
 364:	0052      	lsls	r2, r2, #1
 366:	68cb      	ldr	r3, [r1, #12]
 368:	4213      	tst	r3, r2
 36a:	d0fc      	beq.n	366 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_MODE) {
 36c:	4b0e      	ldr	r3, [pc, #56]	; (3a8 <system_clock_source_get_hz+0x80>)
 36e:	681b      	ldr	r3, [r3, #0]
 370:	075b      	lsls	r3, r3, #29
 372:	d514      	bpl.n	39e <system_clock_source_get_hz+0x76>
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
 374:	2000      	movs	r0, #0
 376:	4b0f      	ldr	r3, [pc, #60]	; (3b4 <system_clock_source_get_hz+0x8c>)
 378:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
 37a:	4b0b      	ldr	r3, [pc, #44]	; (3a8 <system_clock_source_get_hz+0x80>)
 37c:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
 37e:	041b      	lsls	r3, r3, #16
 380:	0c1b      	lsrs	r3, r3, #16
 382:	4358      	muls	r0, r3
 384:	e00c      	b.n	3a0 <system_clock_source_get_hz+0x78>
		}

		return 48000000UL;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
 386:	2328      	movs	r3, #40	; 0x28
 388:	4a08      	ldr	r2, [pc, #32]	; (3ac <system_clock_source_get_hz+0x84>)
 38a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
 38c:	2000      	movs	r0, #0
		}

		return 48000000UL;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
 38e:	079b      	lsls	r3, r3, #30
 390:	d506      	bpl.n	3a0 <system_clock_source_get_hz+0x78>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
 392:	4b05      	ldr	r3, [pc, #20]	; (3a8 <system_clock_source_get_hz+0x80>)
 394:	68d8      	ldr	r0, [r3, #12]
 396:	e003      	b.n	3a0 <system_clock_source_get_hz+0x78>

	case SYSTEM_CLOCK_SOURCE_OSC16M:
		return (OSCCTRL->OSC16MCTRL.bit.FSEL+1)*4000000UL;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
 398:	2080      	movs	r0, #128	; 0x80
 39a:	0200      	lsls	r0, r0, #8
 39c:	e000      	b.n	3a0 <system_clock_source_get_hz+0x78>
		if (_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
 39e:	4806      	ldr	r0, [pc, #24]	; (3b8 <system_clock_source_get_hz+0x90>)
		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
	}
}
 3a0:	bd10      	pop	{r4, pc}
 3a2:	46c0      	nop			; (mov r8, r8)
 3a4:	00000c88 	.word	0x00000c88
 3a8:	20000028 	.word	0x20000028
 3ac:	40000c00 	.word	0x40000c00
 3b0:	003d0900 	.word	0x003d0900
 3b4:	000008f1 	.word	0x000008f1
 3b8:	02dc6c00 	.word	0x02dc6c00

000003bc <system_clock_source_xosc_set_config>:
 * \param[in] config  External oscillator configuration structure containing
 *                    the new config
 */
void system_clock_source_xosc_set_config(
		struct system_clock_source_xosc_config *const config)
{
 3bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 3be:	4647      	mov	r7, r8
 3c0:	b480      	push	{r7}
 3c2:	0001      	movs	r1, r0
	OSCCTRL_XOSCCTRL_Type temp = OSCCTRL->XOSCCTRL;
 3c4:	4b28      	ldr	r3, [pc, #160]	; (468 <system_clock_source_xosc_set_config+0xac>)
 3c6:	8a1b      	ldrh	r3, [r3, #16]
 3c8:	469c      	mov	ip, r3
 3ca:	055a      	lsls	r2, r3, #21
 3cc:	0f52      	lsrs	r2, r2, #29

	temp.bit.STARTUP = config->startup_time;
 3ce:	7843      	ldrb	r3, [r0, #1]
 3d0:	240f      	movs	r4, #15
 3d2:	401c      	ands	r4, r3

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
 3d4:	7806      	ldrb	r6, [r0, #0]
 3d6:	4273      	negs	r3, r6
 3d8:	415e      	adcs	r6, r3
 3da:	b2f6      	uxtb	r6, r6
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AMPGC = config->auto_gain_control;
 3dc:	7883      	ldrb	r3, [r0, #2]
 *                    the new config
 */
void system_clock_source_xosc_set_config(
		struct system_clock_source_xosc_config *const config)
{
	OSCCTRL_XOSCCTRL_Type temp = OSCCTRL->XOSCCTRL;
 3de:	0015      	movs	r5, r2
	}

	temp.bit.AMPGC = config->auto_gain_control;

	/* Set gain if automatic gain control is not selected */
	if (!config->auto_gain_control) {
 3e0:	2b00      	cmp	r3, #0
 3e2:	d115      	bne.n	410 <system_clock_source_xosc_set_config+0x54>
		if (config->frequency <= 2000000) {
 3e4:	6840      	ldr	r0, [r0, #4]
			temp.bit.GAIN = 0;
 3e6:	2500      	movs	r5, #0

	temp.bit.AMPGC = config->auto_gain_control;

	/* Set gain if automatic gain control is not selected */
	if (!config->auto_gain_control) {
		if (config->frequency <= 2000000) {
 3e8:	4f20      	ldr	r7, [pc, #128]	; (46c <system_clock_source_xosc_set_config+0xb0>)
 3ea:	42b8      	cmp	r0, r7
 3ec:	d910      	bls.n	410 <system_clock_source_xosc_set_config+0x54>
			temp.bit.GAIN = 0;
		} else if (config->frequency <= 4000000) {
			temp.bit.GAIN = 1;
 3ee:	3501      	adds	r5, #1

	/* Set gain if automatic gain control is not selected */
	if (!config->auto_gain_control) {
		if (config->frequency <= 2000000) {
			temp.bit.GAIN = 0;
		} else if (config->frequency <= 4000000) {
 3f0:	4f1f      	ldr	r7, [pc, #124]	; (470 <system_clock_source_xosc_set_config+0xb4>)
 3f2:	42b8      	cmp	r0, r7
 3f4:	d90c      	bls.n	410 <system_clock_source_xosc_set_config+0x54>
			temp.bit.GAIN = 1;
		} else if (config->frequency <= 8000000) {
			temp.bit.GAIN = 2;
 3f6:	3501      	adds	r5, #1
	if (!config->auto_gain_control) {
		if (config->frequency <= 2000000) {
			temp.bit.GAIN = 0;
		} else if (config->frequency <= 4000000) {
			temp.bit.GAIN = 1;
		} else if (config->frequency <= 8000000) {
 3f8:	4f1e      	ldr	r7, [pc, #120]	; (474 <system_clock_source_xosc_set_config+0xb8>)
 3fa:	42b8      	cmp	r0, r7
 3fc:	d908      	bls.n	410 <system_clock_source_xosc_set_config+0x54>
			temp.bit.GAIN = 2;
		} else if (config->frequency <= 16000000) {
			temp.bit.GAIN = 3;
 3fe:	3501      	adds	r5, #1
			temp.bit.GAIN = 0;
		} else if (config->frequency <= 4000000) {
			temp.bit.GAIN = 1;
		} else if (config->frequency <= 8000000) {
			temp.bit.GAIN = 2;
		} else if (config->frequency <= 16000000) {
 400:	4f1d      	ldr	r7, [pc, #116]	; (478 <system_clock_source_xosc_set_config+0xbc>)
 402:	42b8      	cmp	r0, r7
 404:	d904      	bls.n	410 <system_clock_source_xosc_set_config+0x54>
 *                    the new config
 */
void system_clock_source_xosc_set_config(
		struct system_clock_source_xosc_config *const config)
{
	OSCCTRL_XOSCCTRL_Type temp = OSCCTRL->XOSCCTRL;
 406:	0015      	movs	r5, r2
			temp.bit.GAIN = 1;
		} else if (config->frequency <= 8000000) {
			temp.bit.GAIN = 2;
		} else if (config->frequency <= 16000000) {
			temp.bit.GAIN = 3;
		} else if (config->frequency <= 32000000) {
 408:	4a1c      	ldr	r2, [pc, #112]	; (47c <system_clock_source_xosc_set_config+0xc0>)
 40a:	4290      	cmp	r0, r2
 40c:	d800      	bhi.n	410 <system_clock_source_xosc_set_config+0x54>
			temp.bit.GAIN = 4;
 40e:	2504      	movs	r5, #4
		}

	}

	temp.bit.ONDEMAND = config->on_demand;
 410:	7a4f      	ldrb	r7, [r1, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
 412:	7a0a      	ldrb	r2, [r1, #8]
 414:	4690      	mov	r8, r2

	/* Store XOSC frequency for internal use */
	_system_clock_inst.xosc.frequency = config->frequency;
 416:	6849      	ldr	r1, [r1, #4]
 418:	4a19      	ldr	r2, [pc, #100]	; (480 <system_clock_source_xosc_set_config+0xc4>)
 41a:	6111      	str	r1, [r2, #16]

	OSCCTRL->XOSCCTRL = temp;
 41c:	2201      	movs	r2, #1
 41e:	00b6      	lsls	r6, r6, #2
 420:	2104      	movs	r1, #4
 422:	4660      	mov	r0, ip
 424:	4388      	bics	r0, r1
 426:	0001      	movs	r1, r0
 428:	4331      	orrs	r1, r6
 42a:	4640      	mov	r0, r8
 42c:	4010      	ands	r0, r2
 42e:	0180      	lsls	r0, r0, #6
 430:	2640      	movs	r6, #64	; 0x40
 432:	43b1      	bics	r1, r6
 434:	4301      	orrs	r1, r0
 436:	0038      	movs	r0, r7
 438:	4010      	ands	r0, r2
 43a:	01c0      	lsls	r0, r0, #7
 43c:	3640      	adds	r6, #64	; 0x40
 43e:	43b1      	bics	r1, r6
 440:	4301      	orrs	r1, r0
 442:	022d      	lsls	r5, r5, #8
 444:	480f      	ldr	r0, [pc, #60]	; (484 <system_clock_source_xosc_set_config+0xc8>)
 446:	4001      	ands	r1, r0
 448:	4329      	orrs	r1, r5
 44a:	4013      	ands	r3, r2
 44c:	02da      	lsls	r2, r3, #11
 44e:	4b0e      	ldr	r3, [pc, #56]	; (488 <system_clock_source_xosc_set_config+0xcc>)
 450:	400b      	ands	r3, r1
 452:	4313      	orrs	r3, r2
 454:	0324      	lsls	r4, r4, #12
 456:	051b      	lsls	r3, r3, #20
 458:	0d1b      	lsrs	r3, r3, #20
 45a:	4323      	orrs	r3, r4
 45c:	4a02      	ldr	r2, [pc, #8]	; (468 <system_clock_source_xosc_set_config+0xac>)
 45e:	8213      	strh	r3, [r2, #16]
}
 460:	bc04      	pop	{r2}
 462:	4690      	mov	r8, r2
 464:	bdf0      	pop	{r4, r5, r6, r7, pc}
 466:	46c0      	nop			; (mov r8, r8)
 468:	40000c00 	.word	0x40000c00
 46c:	001e8480 	.word	0x001e8480
 470:	003d0900 	.word	0x003d0900
 474:	007a1200 	.word	0x007a1200
 478:	00f42400 	.word	0x00f42400
 47c:	01e84800 	.word	0x01e84800
 480:	20000028 	.word	0x20000028
 484:	fffff8ff 	.word	0xfffff8ff
 488:	fffff7ff 	.word	0xfffff7ff

0000048c <system_clock_source_dpll_set_config>:
 *
 * \param[in] config  DPLL configuration structure containing the new config
 */
void system_clock_source_dpll_set_config(
		struct system_clock_source_dpll_config *const config)
{
 48c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 48e:	0004      	movs	r4, r0

	uint32_t tmpldr;
	uint8_t  tmpldrfrac;
	uint32_t refclk;

	refclk = config->reference_frequency;
 490:	68c6      	ldr	r6, [r0, #12]

	/* Only reference clock REF1 can be divided */
	if (config->reference_clock == SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_XOSC) {
 492:	7d03      	ldrb	r3, [r0, #20]
 494:	2b01      	cmp	r3, #1
 496:	d106      	bne.n	4a6 <system_clock_source_dpll_set_config+0x1a>
		refclk = refclk / (2 * (config->reference_divider + 1));
 498:	8a01      	ldrh	r1, [r0, #16]
 49a:	3101      	adds	r1, #1
 49c:	0049      	lsls	r1, r1, #1
 49e:	0030      	movs	r0, r6
 4a0:	4b29      	ldr	r3, [pc, #164]	; (548 <system_clock_source_dpll_set_config+0xbc>)
 4a2:	4798      	blx	r3
 4a4:	0006      	movs	r6, r0
	}

	/* Calculate LDRFRAC and LDR */
	tmpldr = (config->output_frequency << 4) / refclk;
 4a6:	68a3      	ldr	r3, [r4, #8]
 4a8:	0118      	lsls	r0, r3, #4
 4aa:	0031      	movs	r1, r6
 4ac:	4b26      	ldr	r3, [pc, #152]	; (548 <system_clock_source_dpll_set_config+0xbc>)
 4ae:	4798      	blx	r3
	tmpldrfrac = tmpldr & 0x0f;
 4b0:	270f      	movs	r7, #15
 4b2:	4007      	ands	r7, r0
	tmpldr = (tmpldr >> 4) - 1;
 4b4:	0900      	lsrs	r0, r0, #4

	OSCCTRL->DPLLCTRLA.reg =
 4b6:	7823      	ldrb	r3, [r4, #0]
 4b8:	01da      	lsls	r2, r3, #7
 4ba:	7863      	ldrb	r3, [r4, #1]
 4bc:	019b      	lsls	r3, r3, #6
 4be:	4313      	orrs	r3, r2
 4c0:	b2db      	uxtb	r3, r3
 4c2:	4a22      	ldr	r2, [pc, #136]	; (54c <system_clock_source_dpll_set_config+0xc0>)
 4c4:	2128      	movs	r1, #40	; 0x28
 4c6:	5453      	strb	r3, [r2, r1]
			((uint32_t)config->on_demand << OSCCTRL_DPLLCTRLA_ONDEMAND_Pos) |
			((uint32_t)config->run_in_standby << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos);

	OSCCTRL->DPLLRATIO.reg =
			OSCCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
 4c8:	0439      	lsls	r1, r7, #16
 4ca:	1e43      	subs	r3, r0, #1
 4cc:	051b      	lsls	r3, r3, #20
 4ce:	0d1b      	lsrs	r3, r3, #20
 4d0:	430b      	orrs	r3, r1

	OSCCTRL->DPLLCTRLA.reg =
			((uint32_t)config->on_demand << OSCCTRL_DPLLCTRLA_ONDEMAND_Pos) |
			((uint32_t)config->run_in_standby << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos);

	OSCCTRL->DPLLRATIO.reg =
 4d2:	62d3      	str	r3, [r2, #44]	; 0x2c
			OSCCTRL_DPLLRATIO_LDRFRAC(tmpldrfrac) |
			OSCCTRL_DPLLRATIO_LDR(tmpldr);

	while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_DPLLRATIO){
 4d4:	0015      	movs	r5, r2
 4d6:	2138      	movs	r1, #56	; 0x38
 4d8:	2204      	movs	r2, #4
 4da:	5c6b      	ldrb	r3, [r5, r1]
 4dc:	4213      	tst	r3, r2
 4de:	d1fc      	bne.n	4da <system_clock_source_dpll_set_config+0x4e>
			OSCCTRL_DPLLCTRLB_DIV(config->reference_divider) |
			((uint32_t)config->lock_bypass << OSCCTRL_DPLLCTRLB_LBYPASS_Pos) |
			OSCCTRL_DPLLCTRLB_LTIME(config->lock_time) |
			OSCCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
			((uint32_t)config->wake_up_fast << OSCCTRL_DPLLCTRLB_WUF_Pos) |
			((uint32_t)config->low_power_enable << OSCCTRL_DPLLCTRLB_LPEN_Pos) |
 4e0:	78a1      	ldrb	r1, [r4, #2]
 4e2:	0309      	lsls	r1, r1, #12
 4e4:	78e3      	ldrb	r3, [r4, #3]
 4e6:	00db      	lsls	r3, r3, #3
 4e8:	4319      	orrs	r1, r3
 4ea:	7923      	ldrb	r3, [r4, #4]
 4ec:	009b      	lsls	r3, r3, #2
 4ee:	4319      	orrs	r1, r3
 4f0:	7ca3      	ldrb	r3, [r4, #18]
 4f2:	2203      	movs	r2, #3
 4f4:	4694      	mov	ip, r2
 4f6:	4013      	ands	r3, r2
 4f8:	4319      	orrs	r1, r3
 4fa:	8a25      	ldrh	r5, [r4, #16]
 4fc:	042d      	lsls	r5, r5, #16
 4fe:	4a14      	ldr	r2, [pc, #80]	; (550 <system_clock_source_dpll_set_config+0xc4>)
 500:	002b      	movs	r3, r5
 502:	4013      	ands	r3, r2
 504:	4319      	orrs	r1, r3
 506:	7ce3      	ldrb	r3, [r4, #19]
 508:	021b      	lsls	r3, r3, #8
 50a:	22e0      	movs	r2, #224	; 0xe0
 50c:	00d2      	lsls	r2, r2, #3
 50e:	4013      	ands	r3, r2
 510:	4319      	orrs	r1, r3
 512:	7d22      	ldrb	r2, [r4, #20]
 514:	0112      	lsls	r2, r2, #4
 516:	2330      	movs	r3, #48	; 0x30
 518:	4013      	ands	r3, r2
 51a:	430b      	orrs	r3, r1
			OSCCTRL_DPLLRATIO_LDR(tmpldr);

	while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_DPLLRATIO){
		}

	OSCCTRL->DPLLCTRLB.reg =
 51c:	4a0b      	ldr	r2, [pc, #44]	; (54c <system_clock_source_dpll_set_config+0xc0>)
 51e:	6313      	str	r3, [r2, #48]	; 0x30
			OSCCTRL_DPLLCTRLB_REFCLK(config->reference_clock) |
			((uint32_t)config->wake_up_fast << OSCCTRL_DPLLCTRLB_WUF_Pos) |
			((uint32_t)config->low_power_enable << OSCCTRL_DPLLCTRLB_LPEN_Pos) |
			OSCCTRL_DPLLCTRLB_FILTER(config->filter);

	OSCCTRL->DPLLPRESC.reg  = OSCCTRL_DPLLPRESC_PRESC(config->prescaler);
 520:	7d63      	ldrb	r3, [r4, #21]
 522:	4661      	mov	r1, ip
 524:	400b      	ands	r3, r1
 526:	3131      	adds	r1, #49	; 0x31
 528:	5453      	strb	r3, [r2, r1]
	while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_DPLLPRESC){
 52a:	0015      	movs	r5, r2
 52c:	3104      	adds	r1, #4
 52e:	2208      	movs	r2, #8
 530:	5c6b      	ldrb	r3, [r5, r1]
 532:	4213      	tst	r3, r2
 534:	d1fc      	bne.n	530 <system_clock_source_dpll_set_config+0xa4>
		}
	/*
	 * Fck = Fckrx * (LDR + 1 + LDRFRAC / 16) / (2^PRESC)
	 */
	_system_clock_inst.dpll.frequency =
			(refclk * (((tmpldr + 1) << 4) + tmpldrfrac)) >> (4 + config->prescaler);
 536:	0100      	lsls	r0, r0, #4
 538:	19c7      	adds	r7, r0, r7
 53a:	437e      	muls	r6, r7
 53c:	7d63      	ldrb	r3, [r4, #21]
 53e:	3304      	adds	r3, #4
 540:	40de      	lsrs	r6, r3
	while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_DPLLPRESC){
		}
	/*
	 * Fck = Fckrx * (LDR + 1 + LDRFRAC / 16) / (2^PRESC)
	 */
	_system_clock_inst.dpll.frequency =
 542:	4b04      	ldr	r3, [pc, #16]	; (554 <system_clock_source_dpll_set_config+0xc8>)
 544:	60de      	str	r6, [r3, #12]
			(refclk * (((tmpldr + 1) << 4) + tmpldrfrac)) >> (4 + config->prescaler);
}
 546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 548:	00000b15 	.word	0x00000b15
 54c:	40000c00 	.word	0x40000c00
 550:	07ff0000 	.word	0x07ff0000
 554:	20000028 	.word	0x20000028

00000558 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
 558:	2808      	cmp	r0, #8
 55a:	d803      	bhi.n	564 <system_clock_source_enable+0xc>
 55c:	0080      	lsls	r0, r0, #2
 55e:	4b29      	ldr	r3, [pc, #164]	; (604 <system_clock_source_enable+0xac>)
 560:	581b      	ldr	r3, [r3, r0]
 562:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
 564:	2017      	movs	r0, #23
 566:	e04b      	b.n	600 <system_clock_source_enable+0xa8>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC16M:
		OSCCTRL->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ENABLE;
 568:	4a27      	ldr	r2, [pc, #156]	; (608 <system_clock_source_enable+0xb0>)
 56a:	7d11      	ldrb	r1, [r2, #20]
 56c:	2302      	movs	r3, #2
 56e:	430b      	orrs	r3, r1
 570:	7513      	strb	r3, [r2, #20]
		return STATUS_OK;
 572:	2000      	movs	r0, #0
 574:	e044      	b.n	600 <system_clock_source_enable+0xa8>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
 576:	4a25      	ldr	r2, [pc, #148]	; (60c <system_clock_source_enable+0xb4>)
 578:	6991      	ldr	r1, [r2, #24]
 57a:	2302      	movs	r3, #2
 57c:	430b      	orrs	r3, r1
 57e:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
 580:	2000      	movs	r0, #0
		OSCCTRL->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
		break;
 582:	e03d      	b.n	600 <system_clock_source_enable+0xa8>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
 584:	4a20      	ldr	r2, [pc, #128]	; (608 <system_clock_source_enable+0xb0>)
 586:	8a11      	ldrh	r1, [r2, #16]
 588:	2302      	movs	r3, #2
 58a:	430b      	orrs	r3, r1
 58c:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
 58e:	2000      	movs	r0, #0
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
		break;
 590:	e036      	b.n	600 <system_clock_source_enable+0xa8>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
 592:	4a1e      	ldr	r2, [pc, #120]	; (60c <system_clock_source_enable+0xb4>)
 594:	6951      	ldr	r1, [r2, #20]
 596:	2302      	movs	r3, #2
 598:	430b      	orrs	r3, r1
 59a:	6153      	str	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
 59c:	2000      	movs	r0, #0
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
		break;
 59e:	e02f      	b.n	600 <system_clock_source_enable+0xa8>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= OSCCTRL_DFLLCTRL_ENABLE;
 5a0:	491b      	ldr	r1, [pc, #108]	; (610 <system_clock_source_enable+0xb8>)
 5a2:	680b      	ldr	r3, [r1, #0]
 5a4:	2202      	movs	r2, #2
 5a6:	4313      	orrs	r3, r2
 5a8:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	OSCCTRL->DFLLCTRL.reg = OSCCTRL_DFLLCTRL_ENABLE;
 5aa:	4b17      	ldr	r3, [pc, #92]	; (608 <system_clock_source_enable+0xb0>)
 5ac:	831a      	strh	r2, [r3, #24]
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
 5ae:	0019      	movs	r1, r3
 5b0:	32fe      	adds	r2, #254	; 0xfe
 5b2:	68cb      	ldr	r3, [r1, #12]
 5b4:	4213      	tst	r3, r2
 5b6:	d0fc      	beq.n	5b2 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	OSCCTRL->DFLLCTRL.reg = OSCCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	OSCCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
 5b8:	4a15      	ldr	r2, [pc, #84]	; (610 <system_clock_source_enable+0xb8>)
 5ba:	6891      	ldr	r1, [r2, #8]
 5bc:	4b12      	ldr	r3, [pc, #72]	; (608 <system_clock_source_enable+0xb0>)
 5be:	6219      	str	r1, [r3, #32]
	OSCCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
 5c0:	6852      	ldr	r2, [r2, #4]
 5c2:	61da      	str	r2, [r3, #28]

	/* Write full configuration to DFLL control register */
	OSCCTRL->DFLLCTRL.reg = 0;
 5c4:	2200      	movs	r2, #0
 5c6:	831a      	strh	r2, [r3, #24]
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
 5c8:	0019      	movs	r1, r3
 5ca:	3201      	adds	r2, #1
 5cc:	32ff      	adds	r2, #255	; 0xff
 5ce:	68cb      	ldr	r3, [r1, #12]
 5d0:	4213      	tst	r3, r2
 5d2:	d0fc      	beq.n	5ce <system_clock_source_enable+0x76>
	OSCCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	OSCCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
 5d4:	4b0e      	ldr	r3, [pc, #56]	; (610 <system_clock_source_enable+0xb8>)
 5d6:	681b      	ldr	r3, [r3, #0]
 5d8:	b29b      	uxth	r3, r3
 5da:	4a0b      	ldr	r2, [pc, #44]	; (608 <system_clock_source_enable+0xb0>)
 5dc:	8313      	strh	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
 5de:	2000      	movs	r0, #0
 5e0:	e00e      	b.n	600 <system_clock_source_enable+0xa8>
		_system_clock_inst.dfll.control |= OSCCTRL_DFLLCTRL_ENABLE;
		_system_clock_source_dfll_set_config_errata_9905();
		break;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		OSCCTRL->DPLLCTRLA.reg |= OSCCTRL_DPLLCTRLA_ENABLE;
 5e2:	4909      	ldr	r1, [pc, #36]	; (608 <system_clock_source_enable+0xb0>)
 5e4:	2228      	movs	r2, #40	; 0x28
 5e6:	5c88      	ldrb	r0, [r1, r2]
 5e8:	2302      	movs	r3, #2
 5ea:	4303      	orrs	r3, r0
 5ec:	548b      	strb	r3, [r1, r2]
		while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_ENABLE){
 5ee:	0008      	movs	r0, r1
 5f0:	2138      	movs	r1, #56	; 0x38
 5f2:	3a26      	subs	r2, #38	; 0x26
 5f4:	5c43      	ldrb	r3, [r0, r1]
 5f6:	4213      	tst	r3, r2
 5f8:	d1fc      	bne.n	5f4 <system_clock_source_enable+0x9c>
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
 5fa:	2000      	movs	r0, #0
 5fc:	e000      	b.n	600 <system_clock_source_enable+0xa8>
		}
		break;

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
 5fe:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
 600:	4770      	bx	lr
 602:	46c0      	nop			; (mov r8, r8)
 604:	00000cac 	.word	0x00000cac
 608:	40000c00 	.word	0x40000c00
 60c:	40001000 	.word	0x40001000
 610:	20000028 	.word	0x20000028

00000614 <system_clock_init>:
 * \note OSC16M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC16M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
 614:	b5f0      	push	{r4, r5, r6, r7, lr}
 616:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	OSCCTRL->INTFLAG.reg = OSCCTRL_INTFLAG_DFLLRDY;
 618:	2280      	movs	r2, #128	; 0x80
 61a:	0052      	lsls	r2, r2, #1
 61c:	4b47      	ldr	r3, [pc, #284]	; (73c <system_clock_init+0x128>)
 61e:	609a      	str	r2, [r3, #8]
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BOD33RDY | SUPC_INTFLAG_BOD33DET;
 620:	3afd      	subs	r2, #253	; 0xfd
 622:	4b47      	ldr	r3, [pc, #284]	; (740 <system_clock_init+0x12c>)
 624:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
 626:	4a47      	ldr	r2, [pc, #284]	; (744 <system_clock_init+0x130>)
 628:	6853      	ldr	r3, [r2, #4]
 62a:	211e      	movs	r1, #30
 62c:	438b      	bics	r3, r1
 62e:	6053      	str	r3, [r2, #4]
 */
static inline enum status_code system_switch_performance_level(
					const enum system_performance_level performance_level)
{

	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
 630:	2380      	movs	r3, #128	; 0x80
 632:	05db      	lsls	r3, r3, #23
 634:	789b      	ldrb	r3, [r3, #2]
 636:	2b02      	cmp	r3, #2
 638:	d00f      	beq.n	65a <system_clock_init+0x46>
		return STATUS_OK;
	}

#if SAML22 || SAML21XXXB
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
 63a:	2380      	movs	r3, #128	; 0x80
 63c:	05db      	lsls	r3, r3, #23
 63e:	789b      	ldrb	r3, [r3, #2]
 640:	b25b      	sxtb	r3, r3
 642:	2b00      	cmp	r3, #0
 644:	db09      	blt.n	65a <system_clock_init+0x46>
		return STATUS_ERR_INVALID_ARG;
	}
#endif

	/* Clear performance level status */
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
 646:	2380      	movs	r3, #128	; 0x80
 648:	05db      	lsls	r3, r3, #23
 64a:	2201      	movs	r2, #1
 64c:	719a      	strb	r2, [r3, #6]

	/* Switch performance level */
	PM->PLCFG.reg = performance_level;
 64e:	3201      	adds	r2, #1
 650:	709a      	strb	r2, [r3, #2]

	/* Waiting performance level ready */
	while (!PM->INTFLAG.reg) {
 652:	001a      	movs	r2, r3
 654:	7993      	ldrb	r3, [r2, #6]
 656:	2b00      	cmp	r3, #0
 658:	d0fc      	beq.n	654 <system_clock_init+0x40>
static inline void system_clock_source_xosc_get_config_defaults(
		struct system_clock_source_xosc_config *const config)
{
	Assert(config);

	config->external_clock    = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
 65a:	a809      	add	r0, sp, #36	; 0x24
 65c:	2400      	movs	r4, #0
 65e:	7004      	strb	r4, [r0, #0]
	config->startup_time      = SYSTEM_XOSC_STARTUP_16384;
	config->auto_gain_control = true;
 660:	2501      	movs	r5, #1
 662:	7085      	strb	r5, [r0, #2]
	config->frequency         = 12000000UL;
 664:	4e38      	ldr	r6, [pc, #224]	; (748 <system_clock_init+0x134>)
 666:	6046      	str	r6, [r0, #4]
	config->run_in_standby    = false;
 668:	7204      	strb	r4, [r0, #8]
	config->on_demand         = true;
 66a:	7245      	strb	r5, [r0, #9]
#if CONF_CLOCK_XOSC_ENABLE == true
	struct system_clock_source_xosc_config xosc_conf;
	system_clock_source_xosc_get_config_defaults(&xosc_conf);

	xosc_conf.external_clock    = CONF_CLOCK_XOSC_EXTERNAL_CRYSTAL;
	xosc_conf.startup_time      = CONF_CLOCK_XOSC_STARTUP_TIME;
 66c:	230f      	movs	r3, #15
 66e:	7043      	strb	r3, [r0, #1]
	xosc_conf.auto_gain_control = CONF_CLOCK_XOSC_AUTO_GAIN_CONTROL;
	xosc_conf.frequency         = CONF_CLOCK_XOSC_EXTERNAL_FREQUENCY;
	xosc_conf.on_demand         = CONF_CLOCK_XOSC_ON_DEMAND;
	xosc_conf.run_in_standby    = CONF_CLOCK_XOSC_RUN_IN_STANDBY;

	system_clock_source_xosc_set_config(&xosc_conf);
 670:	4b36      	ldr	r3, [pc, #216]	; (74c <system_clock_init+0x138>)
 672:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC);
 674:	2000      	movs	r0, #0
 676:	4f36      	ldr	r7, [pc, #216]	; (750 <system_clock_init+0x13c>)
 678:	47b8      	blx	r7
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC16M */
	if (CONF_CLOCK_OSC16M_FREQ_SEL == SYSTEM_OSC16M_4M){
		OSCCTRL->OSC16MCTRL.bit.ONDEMAND = CONF_CLOCK_OSC16M_ON_DEMAND ;
 67a:	4b30      	ldr	r3, [pc, #192]	; (73c <system_clock_init+0x128>)
 67c:	7d1a      	ldrb	r2, [r3, #20]
 67e:	2180      	movs	r1, #128	; 0x80
 680:	4249      	negs	r1, r1
 682:	430a      	orrs	r2, r1
 684:	751a      	strb	r2, [r3, #20]
		OSCCTRL->OSC16MCTRL.bit.RUNSTDBY = CONF_CLOCK_OSC16M_RUN_IN_STANDBY;
 686:	7d1a      	ldrb	r2, [r3, #20]
 688:	31c0      	adds	r1, #192	; 0xc0
 68a:	438a      	bics	r2, r1
 68c:	751a      	strb	r2, [r3, #20]
	system_clock_source_dfll_set_config(&dfll_conf);
#endif

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
 68e:	4b31      	ldr	r3, [pc, #196]	; (754 <system_clock_init+0x140>)
 690:	4798      	blx	r3
static inline void system_clock_source_dpll_get_config_defaults(
		struct system_clock_source_dpll_config *const config)
{
	config->on_demand           = true;
	config->run_in_standby      = false;
	config->lock_bypass         = false;
 692:	a803      	add	r0, sp, #12
 694:	7084      	strb	r4, [r0, #2]
	config->wake_up_fast        = false;
 696:	70c4      	strb	r4, [r0, #3]
	config->low_power_enable    = false;
 698:	7104      	strb	r4, [r0, #4]

	config->output_frequency    = 48000000;
 69a:	4b2f      	ldr	r3, [pc, #188]	; (758 <system_clock_init+0x144>)
 69c:	6083      	str	r3, [r0, #8]
	config->reference_frequency = 32768;
	config->reference_divider   = 1;
 69e:	8205      	strh	r5, [r0, #16]
	config->reference_clock     = SYSTEM_CLOCK_SOURCE_DPLL_REFERENCE_CLOCK_GCLK;
	config->prescaler           = SYSTEM_CLOCK_SOURCE_DPLL_DIV_1;
 6a0:	7544      	strb	r4, [r0, #21]

	config->lock_time           = SYSTEM_CLOCK_SOURCE_DPLL_LOCK_TIME_DEFAULT;
 6a2:	74c4      	strb	r4, [r0, #19]
	config->filter              = SYSTEM_CLOCK_SOURCE_DPLL_FILTER_DEFAULT;
 6a4:	7484      	strb	r4, [r0, #18]
	}

	struct system_clock_source_dpll_config dpll_config;
	system_clock_source_dpll_get_config_defaults(&dpll_config);

	dpll_config.on_demand        = false;
 6a6:	7004      	strb	r4, [r0, #0]
	dpll_config.run_in_standby   = CONF_CLOCK_DPLL_RUN_IN_STANDBY;
 6a8:	2301      	movs	r3, #1
 6aa:	7043      	strb	r3, [r0, #1]
	dpll_config.low_power_enable = CONF_CLOCK_DPLL_LOW_POWER_ENABLE;

	dpll_config.filter           = CONF_CLOCK_DPLL_FILTER;
	dpll_config.lock_time        = CONF_CLOCK_DPLL_LOCK_TIME;

	dpll_config.reference_clock     = CONF_CLOCK_DPLL_REFERENCE_CLOCK;
 6ac:	7503      	strb	r3, [r0, #20]
	dpll_config.reference_frequency = CONF_CLOCK_DPLL_REFERENCE_FREQUENCY;
 6ae:	60c6      	str	r6, [r0, #12]
	dpll_config.reference_divider   = CONF_CLOCK_DPLL_REFERENCE_DIVIDER;
	dpll_config.output_frequency    = CONF_CLOCK_DPLL_OUTPUT_FREQUENCY;
	dpll_config.prescaler           = CONF_CLOCK_DPLL_PRESCALER;

	system_clock_source_dpll_set_config(&dpll_config);
 6b0:	4b2a      	ldr	r3, [pc, #168]	; (75c <system_clock_init+0x148>)
 6b2:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DPLL);
 6b4:	2008      	movs	r0, #8
 6b6:	47b8      	blx	r7
			mask = OSCCTRL_STATUS_DFLLRDY;
		}
		return ((OSCCTRL->STATUS.reg & mask) == mask);

	case SYSTEM_CLOCK_SOURCE_DPLL:
		return ((OSCCTRL->DPLLSTATUS.reg &
 6b8:	4820      	ldr	r0, [pc, #128]	; (73c <system_clock_init+0x128>)
 6ba:	213c      	movs	r1, #60	; 0x3c
	dpll_config.output_frequency    = CONF_CLOCK_DPLL_OUTPUT_FREQUENCY;
	dpll_config.prescaler           = CONF_CLOCK_DPLL_PRESCALER;

	system_clock_source_dpll_set_config(&dpll_config);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DPLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DPLL));
 6bc:	2203      	movs	r2, #3
			mask = OSCCTRL_STATUS_DFLLRDY;
		}
		return ((OSCCTRL->STATUS.reg & mask) == mask);

	case SYSTEM_CLOCK_SOURCE_DPLL:
		return ((OSCCTRL->DPLLSTATUS.reg &
 6be:	5c43      	ldrb	r3, [r0, r1]
	dpll_config.output_frequency    = CONF_CLOCK_DPLL_OUTPUT_FREQUENCY;
	dpll_config.prescaler           = CONF_CLOCK_DPLL_PRESCALER;

	system_clock_source_dpll_set_config(&dpll_config);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DPLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DPLL));
 6c0:	4013      	ands	r3, r2
 6c2:	2b03      	cmp	r3, #3
 6c4:	d1fb      	bne.n	6be <system_clock_init+0xaa>
	if (CONF_CLOCK_DPLL_ON_DEMAND) {
		OSCCTRL->DPLLCTRLA.bit.ONDEMAND = 1;
 6c6:	491d      	ldr	r1, [pc, #116]	; (73c <system_clock_init+0x128>)
 6c8:	2228      	movs	r2, #40	; 0x28
 6ca:	5c8b      	ldrb	r3, [r1, r2]
 6cc:	2080      	movs	r0, #128	; 0x80
 6ce:	4240      	negs	r0, r0
 6d0:	4303      	orrs	r3, r0
 6d2:	548b      	strb	r3, [r1, r2]
 * \param[in] divider  CPU clock divider
 */
static inline void system_backup_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->BUPDIV.reg = MCLK_BUPDIV_BUPDIV(1 << divider);
 6d4:	4c22      	ldr	r4, [pc, #136]	; (760 <system_clock_init+0x14c>)
 6d6:	2301      	movs	r3, #1
 6d8:	71a3      	strb	r3, [r4, #6]
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_low_power_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->LPDIV.reg = MCLK_LPDIV_LPDIV(1 << divider);
 6da:	7163      	strb	r3, [r4, #5]
 * \param[in] divider  CPU clock divider
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
 6dc:	7123      	strb	r3, [r4, #4]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
 6de:	9301      	str	r3, [sp, #4]
	config->high_when_disabled = false;
 6e0:	2300      	movs	r3, #0
 6e2:	466a      	mov	r2, sp
 6e4:	7053      	strb	r3, [r2, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
 6e6:	7213      	strb	r3, [r2, #8]
	config->output_enable      = false;
 6e8:	7253      	strb	r3, [r2, #9]
	system_main_clock_set_failure_detect(CONF_CLOCK_CPU_CLOCK_FAILURE_DETECT);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
 6ea:	7013      	strb	r3, [r2, #0]
 6ec:	4669      	mov	r1, sp
 6ee:	2000      	movs	r0, #0
 6f0:	4b1c      	ldr	r3, [pc, #112]	; (764 <system_clock_init+0x150>)
 6f2:	4798      	blx	r3
 6f4:	2000      	movs	r0, #0
 6f6:	4b1c      	ldr	r3, [pc, #112]	; (768 <system_clock_init+0x154>)
 6f8:	4798      	blx	r3
 *
 * \return Current CPU frequency in Hz.
 */
static inline uint32_t system_cpu_clock_get_hz(void)
{
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) / MCLK->CPUDIV.reg);
 6fa:	2000      	movs	r0, #0
 6fc:	4b1b      	ldr	r3, [pc, #108]	; (76c <system_clock_init+0x158>)
 6fe:	4798      	blx	r3
 700:	7921      	ldrb	r1, [r4, #4]
 702:	b2c9      	uxtb	r1, r1
#endif

	/* If CPU frequency is less than 12MHz, scale down performance level to PL0 */
	uint32_t cpu_freq = system_cpu_clock_get_hz();
	if (cpu_freq <= 12000000) {
 704:	4b1a      	ldr	r3, [pc, #104]	; (770 <system_clock_init+0x15c>)
 706:	4798      	blx	r3
 708:	4b0f      	ldr	r3, [pc, #60]	; (748 <system_clock_init+0x134>)
 70a:	4298      	cmp	r0, r3
 70c:	d814      	bhi.n	738 <system_clock_init+0x124>
 */
static inline enum status_code system_switch_performance_level(
					const enum system_performance_level performance_level)
{

	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
 70e:	2380      	movs	r3, #128	; 0x80
 710:	05db      	lsls	r3, r3, #23
 712:	789b      	ldrb	r3, [r3, #2]
 714:	2b00      	cmp	r3, #0
 716:	d00f      	beq.n	738 <system_clock_init+0x124>
		return STATUS_OK;
	}

#if SAML22 || SAML21XXXB
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
 718:	2380      	movs	r3, #128	; 0x80
 71a:	05db      	lsls	r3, r3, #23
 71c:	789b      	ldrb	r3, [r3, #2]
 71e:	b25b      	sxtb	r3, r3
 720:	2b00      	cmp	r3, #0
 722:	db09      	blt.n	738 <system_clock_init+0x124>
		return STATUS_ERR_INVALID_ARG;
	}
#endif

	/* Clear performance level status */
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
 724:	2380      	movs	r3, #128	; 0x80
 726:	05db      	lsls	r3, r3, #23
 728:	2201      	movs	r2, #1
 72a:	719a      	strb	r2, [r3, #6]

	/* Switch performance level */
	PM->PLCFG.reg = performance_level;
 72c:	2200      	movs	r2, #0
 72e:	709a      	strb	r2, [r3, #2]

	/* Waiting performance level ready */
	while (!PM->INTFLAG.reg) {
 730:	001a      	movs	r2, r3
 732:	7993      	ldrb	r3, [r2, #6]
 734:	2b00      	cmp	r3, #0
 736:	d0fc      	beq.n	732 <system_clock_init+0x11e>
		system_switch_performance_level(SYSTEM_PERFORMANCE_LEVEL_0);
	}
}
 738:	b00d      	add	sp, #52	; 0x34
 73a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 73c:	40000c00 	.word	0x40000c00
 740:	40001400 	.word	0x40001400
 744:	41004000 	.word	0x41004000
 748:	00b71b00 	.word	0x00b71b00
 74c:	000003bd 	.word	0x000003bd
 750:	00000559 	.word	0x00000559
 754:	00000775 	.word	0x00000775
 758:	02dc6c00 	.word	0x02dc6c00
 75c:	0000048d 	.word	0x0000048d
 760:	40000400 	.word	0x40000400
 764:	00000799 	.word	0x00000799
 768:	00000845 	.word	0x00000845
 76c:	00000885 	.word	0x00000885
 770:	00000b15 	.word	0x00000b15

00000774 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
 774:	4a06      	ldr	r2, [pc, #24]	; (790 <system_gclk_init+0x1c>)
 776:	6951      	ldr	r1, [r2, #20]
 778:	2340      	movs	r3, #64	; 0x40
 77a:	430b      	orrs	r3, r1
 77c:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
 77e:	2201      	movs	r2, #1
 780:	4b04      	ldr	r3, [pc, #16]	; (794 <system_gclk_init+0x20>)
 782:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
 784:	0019      	movs	r1, r3
 786:	780b      	ldrb	r3, [r1, #0]
 788:	4213      	tst	r3, r2
 78a:	d1fc      	bne.n	786 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
 78c:	4770      	bx	lr
 78e:	46c0      	nop			; (mov r8, r8)
 790:	40000400 	.word	0x40000400
 794:	40001800 	.word	0x40001800

00000798 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
 798:	b570      	push	{r4, r5, r6, lr}
 79a:	0005      	movs	r5, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
 79c:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
 79e:	784b      	ldrb	r3, [r1, #1]
 7a0:	2b00      	cmp	r3, #0
 7a2:	d002      	beq.n	7aa <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
 7a4:	2380      	movs	r3, #128	; 0x80
 7a6:	00db      	lsls	r3, r3, #3
 7a8:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
 7aa:	7a4b      	ldrb	r3, [r1, #9]
 7ac:	2b00      	cmp	r3, #0
 7ae:	d002      	beq.n	7b6 <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
 7b0:	2380      	movs	r3, #128	; 0x80
 7b2:	011b      	lsls	r3, r3, #4
 7b4:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
 7b6:	684a      	ldr	r2, [r1, #4]
 7b8:	2a01      	cmp	r2, #1
 7ba:	d917      	bls.n	7ec <system_gclk_gen_set_config+0x54>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
 7bc:	1e53      	subs	r3, r2, #1
 7be:	421a      	tst	r2, r3
 7c0:	d10f      	bne.n	7e2 <system_gclk_gen_set_config+0x4a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
 7c2:	2a02      	cmp	r2, #2
 7c4:	d906      	bls.n	7d4 <system_gclk_gen_set_config+0x3c>
 7c6:	2302      	movs	r3, #2
 7c8:	2000      	movs	r0, #0
						mask <<= 1) {
				div2_count++;
 7ca:	3001      	adds	r0, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
 7cc:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
 7ce:	429a      	cmp	r2, r3
 7d0:	d8fb      	bhi.n	7ca <system_gclk_gen_set_config+0x32>
 7d2:	e000      	b.n	7d6 <system_gclk_gen_set_config+0x3e>
 7d4:	2000      	movs	r0, #0
 7d6:	2380      	movs	r3, #128	; 0x80
 7d8:	015b      	lsls	r3, r3, #5
 7da:	431c      	orrs	r4, r3
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
 7dc:	0400      	lsls	r0, r0, #16
 7de:	4304      	orrs	r4, r0
 7e0:	e004      	b.n	7ec <system_gclk_gen_set_config+0x54>

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
 7e2:	0412      	lsls	r2, r2, #16
 7e4:	2380      	movs	r3, #128	; 0x80
 7e6:	009b      	lsls	r3, r3, #2
 7e8:	431a      	orrs	r2, r3
 7ea:	4314      	orrs	r4, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
 7ec:	7a0b      	ldrb	r3, [r1, #8]
 7ee:	2b00      	cmp	r3, #0
 7f0:	d002      	beq.n	7f8 <system_gclk_gen_set_config+0x60>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
 7f2:	2380      	movs	r3, #128	; 0x80
 7f4:	019b      	lsls	r3, r3, #6
 7f6:	431c      	orrs	r4, r3
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
 7f8:	2604      	movs	r6, #4
 7fa:	40ae      	lsls	r6, r5
 7fc:	490d      	ldr	r1, [pc, #52]	; (834 <system_gclk_gen_set_config+0x9c>)
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
 7fe:	4a0e      	ldr	r2, [pc, #56]	; (838 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
 800:	684b      	ldr	r3, [r1, #4]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
 802:	4013      	ands	r3, r2
 804:	421e      	tst	r6, r3
 806:	d1fb      	bne.n	800 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
 808:	4b0c      	ldr	r3, [pc, #48]	; (83c <system_gclk_gen_set_config+0xa4>)
 80a:	4798      	blx	r3
 80c:	00ad      	lsls	r5, r5, #2
 80e:	4b09      	ldr	r3, [pc, #36]	; (834 <system_gclk_gen_set_config+0x9c>)
 810:	469c      	mov	ip, r3
 812:	4465      	add	r5, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
 814:	6a28      	ldr	r0, [r5, #32]
 816:	2380      	movs	r3, #128	; 0x80
 818:	005b      	lsls	r3, r3, #1
 81a:	4018      	ands	r0, r3
 81c:	4320      	orrs	r0, r4
 81e:	6228      	str	r0, [r5, #32]
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
 820:	4661      	mov	r1, ip

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
 822:	4a05      	ldr	r2, [pc, #20]	; (838 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
 824:	684b      	ldr	r3, [r1, #4]

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
 826:	4013      	ands	r3, r2
 828:	421e      	tst	r6, r3
 82a:	d1fb      	bne.n	824 <system_gclk_gen_set_config+0x8c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
 82c:	4b04      	ldr	r3, [pc, #16]	; (840 <system_gclk_gen_set_config+0xa8>)
 82e:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
 830:	bd70      	pop	{r4, r5, r6, pc}
 832:	46c0      	nop			; (mov r8, r8)
 834:	40001800 	.word	0x40001800
 838:	000007fc 	.word	0x000007fc
 83c:	00000291 	.word	0x00000291
 840:	000002d1 	.word	0x000002d1

00000844 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
 844:	b510      	push	{r4, lr}
 846:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
 848:	2204      	movs	r2, #4
 84a:	4082      	lsls	r2, r0
 84c:	4809      	ldr	r0, [pc, #36]	; (874 <system_gclk_gen_enable+0x30>)
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
 84e:	490a      	ldr	r1, [pc, #40]	; (878 <system_gclk_gen_enable+0x34>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
 850:	6843      	ldr	r3, [r0, #4]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
 852:	400b      	ands	r3, r1
 854:	421a      	tst	r2, r3
 856:	d1fb      	bne.n	850 <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
 858:	4b08      	ldr	r3, [pc, #32]	; (87c <system_gclk_gen_enable+0x38>)
 85a:	4798      	blx	r3
 85c:	00a4      	lsls	r4, r4, #2
 85e:	4b05      	ldr	r3, [pc, #20]	; (874 <system_gclk_gen_enable+0x30>)
 860:	469c      	mov	ip, r3
 862:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
 864:	6a23      	ldr	r3, [r4, #32]
 866:	2280      	movs	r2, #128	; 0x80
 868:	0052      	lsls	r2, r2, #1
 86a:	4313      	orrs	r3, r2
 86c:	6223      	str	r3, [r4, #32]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
 86e:	4b04      	ldr	r3, [pc, #16]	; (880 <system_gclk_gen_enable+0x3c>)
 870:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
 872:	bd10      	pop	{r4, pc}
 874:	40001800 	.word	0x40001800
 878:	000007fc 	.word	0x000007fc
 87c:	00000291 	.word	0x00000291
 880:	000002d1 	.word	0x000002d1

00000884 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
 884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 886:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
 888:	2204      	movs	r2, #4
 88a:	4082      	lsls	r2, r0
 88c:	4812      	ldr	r0, [pc, #72]	; (8d8 <system_gclk_gen_get_hz+0x54>)
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
 88e:	4913      	ldr	r1, [pc, #76]	; (8dc <system_gclk_gen_get_hz+0x58>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
 890:	6843      	ldr	r3, [r0, #4]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
 892:	400b      	ands	r3, r1
 894:	421a      	tst	r2, r3
 896:	d1fb      	bne.n	890 <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
 898:	4b11      	ldr	r3, [pc, #68]	; (8e0 <system_gclk_gen_get_hz+0x5c>)
 89a:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
 89c:	4f0e      	ldr	r7, [pc, #56]	; (8d8 <system_gclk_gen_get_hz+0x54>)
 89e:	3408      	adds	r4, #8
 8a0:	00a4      	lsls	r4, r4, #2
 8a2:	59e0      	ldr	r0, [r4, r7]
 8a4:	0700      	lsls	r0, r0, #28
 8a6:	0f00      	lsrs	r0, r0, #28
	};

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
 8a8:	4b0e      	ldr	r3, [pc, #56]	; (8e4 <system_gclk_gen_get_hz+0x60>)
 8aa:	4798      	blx	r3
 8ac:	0006      	movs	r6, r0
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
 8ae:	59e5      	ldr	r5, [r4, r7]
 8b0:	04ed      	lsls	r5, r5, #19
 8b2:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
 8b4:	59e4      	ldr	r4, [r4, r7]
 8b6:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
 8b8:	4b0b      	ldr	r3, [pc, #44]	; (8e8 <system_gclk_gen_get_hz+0x64>)
 8ba:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
 8bc:	2d00      	cmp	r5, #0
 8be:	d107      	bne.n	8d0 <system_gclk_gen_get_hz+0x4c>
 8c0:	2c01      	cmp	r4, #1
 8c2:	d907      	bls.n	8d4 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
 8c4:	0021      	movs	r1, r4
 8c6:	0030      	movs	r0, r6
 8c8:	4b08      	ldr	r3, [pc, #32]	; (8ec <system_gclk_gen_get_hz+0x68>)
 8ca:	4798      	blx	r3
 8cc:	0006      	movs	r6, r0
 8ce:	e001      	b.n	8d4 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
 8d0:	3401      	adds	r4, #1
 8d2:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
 8d4:	0030      	movs	r0, r6
 8d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8d8:	40001800 	.word	0x40001800
 8dc:	000007fc 	.word	0x000007fc
 8e0:	00000291 	.word	0x00000291
 8e4:	00000329 	.word	0x00000329
 8e8:	000002d1 	.word	0x000002d1
 8ec:	00000b15 	.word	0x00000b15

000008f0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
 8f0:	b510      	push	{r4, lr}
 8f2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
 8f4:	4b06      	ldr	r3, [pc, #24]	; (910 <system_gclk_chan_get_hz+0x20>)
 8f6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
 8f8:	3420      	adds	r4, #32
 8fa:	00a4      	lsls	r4, r4, #2
 8fc:	4b05      	ldr	r3, [pc, #20]	; (914 <system_gclk_chan_get_hz+0x24>)
 8fe:	58e4      	ldr	r4, [r4, r3]
 900:	0724      	lsls	r4, r4, #28
 902:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
 904:	4b04      	ldr	r3, [pc, #16]	; (918 <system_gclk_chan_get_hz+0x28>)
 906:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
 908:	0020      	movs	r0, r4
 90a:	4b04      	ldr	r3, [pc, #16]	; (91c <system_gclk_chan_get_hz+0x2c>)
 90c:	4798      	blx	r3
}
 90e:	bd10      	pop	{r4, pc}
 910:	00000291 	.word	0x00000291
 914:	40001800 	.word	0x40001800
 918:	000002d1 	.word	0x000002d1
 91c:	00000885 	.word	0x00000885

00000920 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
 920:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
 922:	78d3      	ldrb	r3, [r2, #3]
 924:	2b00      	cmp	r3, #0
 926:	d11e      	bne.n	966 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
 928:	7813      	ldrb	r3, [r2, #0]
 92a:	2b80      	cmp	r3, #128	; 0x80
 92c:	d004      	beq.n	938 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
 92e:	061b      	lsls	r3, r3, #24
 930:	2480      	movs	r4, #128	; 0x80
 932:	0264      	lsls	r4, r4, #9
 934:	4323      	orrs	r3, r4
 936:	e000      	b.n	93a <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
 938:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
 93a:	7854      	ldrb	r4, [r2, #1]
 93c:	2502      	movs	r5, #2
 93e:	43ac      	bics	r4, r5
 940:	d10a      	bne.n	958 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
 942:	7894      	ldrb	r4, [r2, #2]
 944:	2c00      	cmp	r4, #0
 946:	d103      	bne.n	950 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
 948:	2480      	movs	r4, #128	; 0x80
 94a:	02a4      	lsls	r4, r4, #10
 94c:	4323      	orrs	r3, r4
 94e:	e002      	b.n	956 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
 950:	24c0      	movs	r4, #192	; 0xc0
 952:	02e4      	lsls	r4, r4, #11
 954:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
 956:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
 958:	7854      	ldrb	r4, [r2, #1]
 95a:	3c01      	subs	r4, #1
 95c:	2c01      	cmp	r4, #1
 95e:	d812      	bhi.n	986 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
 960:	4c18      	ldr	r4, [pc, #96]	; (9c4 <_system_pinmux_config+0xa4>)
 962:	4023      	ands	r3, r4
 964:	e00f      	b.n	986 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
 966:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
 968:	040b      	lsls	r3, r1, #16
 96a:	0c1b      	lsrs	r3, r3, #16
 96c:	24a0      	movs	r4, #160	; 0xa0
 96e:	05e4      	lsls	r4, r4, #23
 970:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
 972:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
 974:	0c0b      	lsrs	r3, r1, #16
 976:	24d0      	movs	r4, #208	; 0xd0
 978:	0624      	lsls	r4, r4, #24
 97a:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
 97c:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
 97e:	78d3      	ldrb	r3, [r2, #3]
 980:	2b00      	cmp	r3, #0
 982:	d018      	beq.n	9b6 <_system_pinmux_config+0x96>
 984:	e01c      	b.n	9c0 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
 986:	040c      	lsls	r4, r1, #16
 988:	0c24      	lsrs	r4, r4, #16
 98a:	25a0      	movs	r5, #160	; 0xa0
 98c:	05ed      	lsls	r5, r5, #23
 98e:	432c      	orrs	r4, r5
 990:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
 992:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
 994:	0c0c      	lsrs	r4, r1, #16
 996:	25d0      	movs	r5, #208	; 0xd0
 998:	062d      	lsls	r5, r5, #24
 99a:	432c      	orrs	r4, r5
 99c:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
 99e:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
 9a0:	78d4      	ldrb	r4, [r2, #3]
 9a2:	2c00      	cmp	r4, #0
 9a4:	d10c      	bne.n	9c0 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
 9a6:	035b      	lsls	r3, r3, #13
 9a8:	d505      	bpl.n	9b6 <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
 9aa:	7893      	ldrb	r3, [r2, #2]
 9ac:	2b01      	cmp	r3, #1
 9ae:	d101      	bne.n	9b4 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
 9b0:	6181      	str	r1, [r0, #24]
 9b2:	e000      	b.n	9b6 <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
 9b4:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
 9b6:	7853      	ldrb	r3, [r2, #1]
 9b8:	3b01      	subs	r3, #1
 9ba:	2b01      	cmp	r3, #1
 9bc:	d800      	bhi.n	9c0 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
 9be:	6081      	str	r1, [r0, #8]
		}
	}
}
 9c0:	bd30      	pop	{r4, r5, pc}
 9c2:	46c0      	nop			; (mov r8, r8)
 9c4:	fffbffff 	.word	0xfffbffff

000009c8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
 9c8:	b510      	push	{r4, lr}
 9ca:	0003      	movs	r3, r0
 9cc:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
 9ce:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
 9d0:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
 9d2:	2900      	cmp	r1, #0
 9d4:	d104      	bne.n	9e0 <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
 9d6:	0958      	lsrs	r0, r3, #5
 9d8:	01c0      	lsls	r0, r0, #7
 9da:	4905      	ldr	r1, [pc, #20]	; (9f0 <system_pinmux_pin_set_config+0x28>)
 9dc:	468c      	mov	ip, r1
 9de:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
 9e0:	211f      	movs	r1, #31
 9e2:	400b      	ands	r3, r1
 9e4:	391e      	subs	r1, #30
 9e6:	4099      	lsls	r1, r3
 9e8:	4b02      	ldr	r3, [pc, #8]	; (9f4 <system_pinmux_pin_set_config+0x2c>)
 9ea:	4798      	blx	r3
}
 9ec:	bd10      	pop	{r4, pc}
 9ee:	46c0      	nop			; (mov r8, r8)
 9f0:	40002800 	.word	0x40002800
 9f4:	00000921 	.word	0x00000921

000009f8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
 9f8:	4770      	bx	lr
 9fa:	46c0      	nop			; (mov r8, r8)

000009fc <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
 9fc:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
 9fe:	4b05      	ldr	r3, [pc, #20]	; (a14 <system_init+0x18>)
 a00:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
 a02:	4b05      	ldr	r3, [pc, #20]	; (a18 <system_init+0x1c>)
 a04:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
 a06:	4b05      	ldr	r3, [pc, #20]	; (a1c <system_init+0x20>)
 a08:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
 a0a:	4b05      	ldr	r3, [pc, #20]	; (a20 <system_init+0x24>)
 a0c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
 a0e:	4b05      	ldr	r3, [pc, #20]	; (a24 <system_init+0x28>)
 a10:	4798      	blx	r3
}
 a12:	bd10      	pop	{r4, pc}
 a14:	00000615 	.word	0x00000615
 a18:	00000301 	.word	0x00000301
 a1c:	000009f9 	.word	0x000009f9
 a20:	000009f9 	.word	0x000009f9
 a24:	000009f9 	.word	0x000009f9

00000a28 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 a28:	e7fe      	b.n	a28 <Dummy_Handler>
 a2a:	46c0      	nop			; (mov r8, r8)

00000a2c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
 a2c:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
 a2e:	4b1d      	ldr	r3, [pc, #116]	; (aa4 <Reset_Handler+0x78>)
 a30:	4a1d      	ldr	r2, [pc, #116]	; (aa8 <Reset_Handler+0x7c>)
 a32:	429a      	cmp	r2, r3
 a34:	d003      	beq.n	a3e <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
 a36:	4b1d      	ldr	r3, [pc, #116]	; (aac <Reset_Handler+0x80>)
 a38:	4a1a      	ldr	r2, [pc, #104]	; (aa4 <Reset_Handler+0x78>)
 a3a:	429a      	cmp	r2, r3
 a3c:	d304      	bcc.n	a48 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
 a3e:	4b1c      	ldr	r3, [pc, #112]	; (ab0 <Reset_Handler+0x84>)
 a40:	4a1c      	ldr	r2, [pc, #112]	; (ab4 <Reset_Handler+0x88>)
 a42:	429a      	cmp	r2, r3
 a44:	d310      	bcc.n	a68 <Reset_Handler+0x3c>
 a46:	e01e      	b.n	a86 <Reset_Handler+0x5a>
 a48:	4a1b      	ldr	r2, [pc, #108]	; (ab8 <Reset_Handler+0x8c>)
 a4a:	4b18      	ldr	r3, [pc, #96]	; (aac <Reset_Handler+0x80>)
 a4c:	3303      	adds	r3, #3
 a4e:	1a9b      	subs	r3, r3, r2
 a50:	089b      	lsrs	r3, r3, #2
 a52:	3301      	adds	r3, #1
 a54:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
 a56:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
 a58:	4812      	ldr	r0, [pc, #72]	; (aa4 <Reset_Handler+0x78>)
 a5a:	4913      	ldr	r1, [pc, #76]	; (aa8 <Reset_Handler+0x7c>)
 a5c:	588c      	ldr	r4, [r1, r2]
 a5e:	5084      	str	r4, [r0, r2]
 a60:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
 a62:	429a      	cmp	r2, r3
 a64:	d1fa      	bne.n	a5c <Reset_Handler+0x30>
 a66:	e7ea      	b.n	a3e <Reset_Handler+0x12>
 a68:	4a14      	ldr	r2, [pc, #80]	; (abc <Reset_Handler+0x90>)
 a6a:	4b11      	ldr	r3, [pc, #68]	; (ab0 <Reset_Handler+0x84>)
 a6c:	3303      	adds	r3, #3
 a6e:	1a9b      	subs	r3, r3, r2
 a70:	089b      	lsrs	r3, r3, #2
 a72:	3301      	adds	r3, #1
 a74:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
 a76:	2200      	movs	r2, #0
                *pDest++ = 0;
 a78:	480e      	ldr	r0, [pc, #56]	; (ab4 <Reset_Handler+0x88>)
 a7a:	2100      	movs	r1, #0
 a7c:	1814      	adds	r4, r2, r0
 a7e:	6021      	str	r1, [r4, #0]
 a80:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
 a82:	429a      	cmp	r2, r3
 a84:	d1fa      	bne.n	a7c <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 a86:	4a0e      	ldr	r2, [pc, #56]	; (ac0 <Reset_Handler+0x94>)
 a88:	21ff      	movs	r1, #255	; 0xff
 a8a:	4b0e      	ldr	r3, [pc, #56]	; (ac4 <Reset_Handler+0x98>)
 a8c:	438b      	bics	r3, r1
 a8e:	6093      	str	r3, [r2, #8]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
 a90:	4a0d      	ldr	r2, [pc, #52]	; (ac8 <Reset_Handler+0x9c>)
 a92:	6851      	ldr	r1, [r2, #4]
 a94:	2380      	movs	r3, #128	; 0x80
 a96:	430b      	orrs	r3, r1
 a98:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
 a9a:	4b0c      	ldr	r3, [pc, #48]	; (acc <Reset_Handler+0xa0>)
 a9c:	4798      	blx	r3

        /* Branch to main function */
        main();
 a9e:	4b0c      	ldr	r3, [pc, #48]	; (ad0 <Reset_Handler+0xa4>)
 aa0:	4798      	blx	r3
 aa2:	e7fe      	b.n	aa2 <Reset_Handler+0x76>
 aa4:	20000000 	.word	0x20000000
 aa8:	00000cf0 	.word	0x00000cf0
 aac:	20000004 	.word	0x20000004
 ab0:	20000040 	.word	0x20000040
 ab4:	20000004 	.word	0x20000004
 ab8:	20000004 	.word	0x20000004
 abc:	20000008 	.word	0x20000008
 ac0:	e000ed00 	.word	0xe000ed00
 ac4:	00000000 	.word	0x00000000
 ac8:	41004000 	.word	0x41004000
 acc:	00000c2d 	.word	0x00000c2d
 ad0:	00000b01 	.word	0x00000b01

00000ad4 <snowflake_init>:

	}
}

void snowflake_init()
{    
 ad4:	b510      	push	{r4, lr}
    led_init();
 ad6:	4b05      	ldr	r3, [pc, #20]	; (aec <snowflake_init+0x18>)
 ad8:	4798      	blx	r3
    pb_init();
 ada:	4b05      	ldr	r3, [pc, #20]	; (af0 <snowflake_init+0x1c>)
 adc:	4798      	blx	r3
    flash_init();
 ade:	4b05      	ldr	r3, [pc, #20]	; (af4 <snowflake_init+0x20>)
 ae0:	4798      	blx	r3
    usb_init();
 ae2:	4b05      	ldr	r3, [pc, #20]	; (af8 <snowflake_init+0x24>)
 ae4:	4798      	blx	r3
    amp_init();
 ae6:	4b05      	ldr	r3, [pc, #20]	; (afc <snowflake_init+0x28>)
 ae8:	4798      	blx	r3
 aea:	bd10      	pop	{r4, pc}
 aec:	0000019d 	.word	0x0000019d
 af0:	00000245 	.word	0x00000245
 af4:	00000155 	.word	0x00000155
 af8:	0000026d 	.word	0x0000026d
 afc:	00000115 	.word	0x00000115

00000b00 <main>:
#include "usb.h"

void snowflake_init(void);

int main(void)
{
 b00:	b510      	push	{r4, lr}
	system_init();      // Generic ASF initializations    
 b02:	4b02      	ldr	r3, [pc, #8]	; (b0c <main+0xc>)
 b04:	4798      	blx	r3
    snowflake_init();   // Project and board specific initializations
 b06:	4b02      	ldr	r3, [pc, #8]	; (b10 <main+0x10>)
 b08:	4798      	blx	r3
 b0a:	e7fe      	b.n	b0a <main+0xa>
 b0c:	000009fd 	.word	0x000009fd
 b10:	00000ad5 	.word	0x00000ad5

00000b14 <__aeabi_uidiv>:
 b14:	2200      	movs	r2, #0
 b16:	0843      	lsrs	r3, r0, #1
 b18:	428b      	cmp	r3, r1
 b1a:	d374      	bcc.n	c06 <__aeabi_uidiv+0xf2>
 b1c:	0903      	lsrs	r3, r0, #4
 b1e:	428b      	cmp	r3, r1
 b20:	d35f      	bcc.n	be2 <__aeabi_uidiv+0xce>
 b22:	0a03      	lsrs	r3, r0, #8
 b24:	428b      	cmp	r3, r1
 b26:	d344      	bcc.n	bb2 <__aeabi_uidiv+0x9e>
 b28:	0b03      	lsrs	r3, r0, #12
 b2a:	428b      	cmp	r3, r1
 b2c:	d328      	bcc.n	b80 <__aeabi_uidiv+0x6c>
 b2e:	0c03      	lsrs	r3, r0, #16
 b30:	428b      	cmp	r3, r1
 b32:	d30d      	bcc.n	b50 <__aeabi_uidiv+0x3c>
 b34:	22ff      	movs	r2, #255	; 0xff
 b36:	0209      	lsls	r1, r1, #8
 b38:	ba12      	rev	r2, r2
 b3a:	0c03      	lsrs	r3, r0, #16
 b3c:	428b      	cmp	r3, r1
 b3e:	d302      	bcc.n	b46 <__aeabi_uidiv+0x32>
 b40:	1212      	asrs	r2, r2, #8
 b42:	0209      	lsls	r1, r1, #8
 b44:	d065      	beq.n	c12 <__aeabi_uidiv+0xfe>
 b46:	0b03      	lsrs	r3, r0, #12
 b48:	428b      	cmp	r3, r1
 b4a:	d319      	bcc.n	b80 <__aeabi_uidiv+0x6c>
 b4c:	e000      	b.n	b50 <__aeabi_uidiv+0x3c>
 b4e:	0a09      	lsrs	r1, r1, #8
 b50:	0bc3      	lsrs	r3, r0, #15
 b52:	428b      	cmp	r3, r1
 b54:	d301      	bcc.n	b5a <__aeabi_uidiv+0x46>
 b56:	03cb      	lsls	r3, r1, #15
 b58:	1ac0      	subs	r0, r0, r3
 b5a:	4152      	adcs	r2, r2
 b5c:	0b83      	lsrs	r3, r0, #14
 b5e:	428b      	cmp	r3, r1
 b60:	d301      	bcc.n	b66 <__aeabi_uidiv+0x52>
 b62:	038b      	lsls	r3, r1, #14
 b64:	1ac0      	subs	r0, r0, r3
 b66:	4152      	adcs	r2, r2
 b68:	0b43      	lsrs	r3, r0, #13
 b6a:	428b      	cmp	r3, r1
 b6c:	d301      	bcc.n	b72 <__aeabi_uidiv+0x5e>
 b6e:	034b      	lsls	r3, r1, #13
 b70:	1ac0      	subs	r0, r0, r3
 b72:	4152      	adcs	r2, r2
 b74:	0b03      	lsrs	r3, r0, #12
 b76:	428b      	cmp	r3, r1
 b78:	d301      	bcc.n	b7e <__aeabi_uidiv+0x6a>
 b7a:	030b      	lsls	r3, r1, #12
 b7c:	1ac0      	subs	r0, r0, r3
 b7e:	4152      	adcs	r2, r2
 b80:	0ac3      	lsrs	r3, r0, #11
 b82:	428b      	cmp	r3, r1
 b84:	d301      	bcc.n	b8a <__aeabi_uidiv+0x76>
 b86:	02cb      	lsls	r3, r1, #11
 b88:	1ac0      	subs	r0, r0, r3
 b8a:	4152      	adcs	r2, r2
 b8c:	0a83      	lsrs	r3, r0, #10
 b8e:	428b      	cmp	r3, r1
 b90:	d301      	bcc.n	b96 <__aeabi_uidiv+0x82>
 b92:	028b      	lsls	r3, r1, #10
 b94:	1ac0      	subs	r0, r0, r3
 b96:	4152      	adcs	r2, r2
 b98:	0a43      	lsrs	r3, r0, #9
 b9a:	428b      	cmp	r3, r1
 b9c:	d301      	bcc.n	ba2 <__aeabi_uidiv+0x8e>
 b9e:	024b      	lsls	r3, r1, #9
 ba0:	1ac0      	subs	r0, r0, r3
 ba2:	4152      	adcs	r2, r2
 ba4:	0a03      	lsrs	r3, r0, #8
 ba6:	428b      	cmp	r3, r1
 ba8:	d301      	bcc.n	bae <__aeabi_uidiv+0x9a>
 baa:	020b      	lsls	r3, r1, #8
 bac:	1ac0      	subs	r0, r0, r3
 bae:	4152      	adcs	r2, r2
 bb0:	d2cd      	bcs.n	b4e <__aeabi_uidiv+0x3a>
 bb2:	09c3      	lsrs	r3, r0, #7
 bb4:	428b      	cmp	r3, r1
 bb6:	d301      	bcc.n	bbc <__aeabi_uidiv+0xa8>
 bb8:	01cb      	lsls	r3, r1, #7
 bba:	1ac0      	subs	r0, r0, r3
 bbc:	4152      	adcs	r2, r2
 bbe:	0983      	lsrs	r3, r0, #6
 bc0:	428b      	cmp	r3, r1
 bc2:	d301      	bcc.n	bc8 <__aeabi_uidiv+0xb4>
 bc4:	018b      	lsls	r3, r1, #6
 bc6:	1ac0      	subs	r0, r0, r3
 bc8:	4152      	adcs	r2, r2
 bca:	0943      	lsrs	r3, r0, #5
 bcc:	428b      	cmp	r3, r1
 bce:	d301      	bcc.n	bd4 <__aeabi_uidiv+0xc0>
 bd0:	014b      	lsls	r3, r1, #5
 bd2:	1ac0      	subs	r0, r0, r3
 bd4:	4152      	adcs	r2, r2
 bd6:	0903      	lsrs	r3, r0, #4
 bd8:	428b      	cmp	r3, r1
 bda:	d301      	bcc.n	be0 <__aeabi_uidiv+0xcc>
 bdc:	010b      	lsls	r3, r1, #4
 bde:	1ac0      	subs	r0, r0, r3
 be0:	4152      	adcs	r2, r2
 be2:	08c3      	lsrs	r3, r0, #3
 be4:	428b      	cmp	r3, r1
 be6:	d301      	bcc.n	bec <__aeabi_uidiv+0xd8>
 be8:	00cb      	lsls	r3, r1, #3
 bea:	1ac0      	subs	r0, r0, r3
 bec:	4152      	adcs	r2, r2
 bee:	0883      	lsrs	r3, r0, #2
 bf0:	428b      	cmp	r3, r1
 bf2:	d301      	bcc.n	bf8 <__aeabi_uidiv+0xe4>
 bf4:	008b      	lsls	r3, r1, #2
 bf6:	1ac0      	subs	r0, r0, r3
 bf8:	4152      	adcs	r2, r2
 bfa:	0843      	lsrs	r3, r0, #1
 bfc:	428b      	cmp	r3, r1
 bfe:	d301      	bcc.n	c04 <__aeabi_uidiv+0xf0>
 c00:	004b      	lsls	r3, r1, #1
 c02:	1ac0      	subs	r0, r0, r3
 c04:	4152      	adcs	r2, r2
 c06:	1a41      	subs	r1, r0, r1
 c08:	d200      	bcs.n	c0c <__aeabi_uidiv+0xf8>
 c0a:	4601      	mov	r1, r0
 c0c:	4152      	adcs	r2, r2
 c0e:	4610      	mov	r0, r2
 c10:	4770      	bx	lr
 c12:	e7ff      	b.n	c14 <__aeabi_uidiv+0x100>
 c14:	b501      	push	{r0, lr}
 c16:	2000      	movs	r0, #0
 c18:	f000 f806 	bl	c28 <__aeabi_idiv0>
 c1c:	bd02      	pop	{r1, pc}
 c1e:	46c0      	nop			; (mov r8, r8)

00000c20 <__aeabi_uidivmod>:
 c20:	2900      	cmp	r1, #0
 c22:	d0f7      	beq.n	c14 <__aeabi_uidiv+0x100>
 c24:	e776      	b.n	b14 <__aeabi_uidiv>
 c26:	4770      	bx	lr

00000c28 <__aeabi_idiv0>:
 c28:	4770      	bx	lr
 c2a:	46c0      	nop			; (mov r8, r8)

00000c2c <__libc_init_array>:
 c2c:	4b0e      	ldr	r3, [pc, #56]	; (c68 <__libc_init_array+0x3c>)
 c2e:	b570      	push	{r4, r5, r6, lr}
 c30:	2500      	movs	r5, #0
 c32:	001e      	movs	r6, r3
 c34:	4c0d      	ldr	r4, [pc, #52]	; (c6c <__libc_init_array+0x40>)
 c36:	1ae4      	subs	r4, r4, r3
 c38:	10a4      	asrs	r4, r4, #2
 c3a:	42a5      	cmp	r5, r4
 c3c:	d004      	beq.n	c48 <__libc_init_array+0x1c>
 c3e:	00ab      	lsls	r3, r5, #2
 c40:	58f3      	ldr	r3, [r6, r3]
 c42:	4798      	blx	r3
 c44:	3501      	adds	r5, #1
 c46:	e7f8      	b.n	c3a <__libc_init_array+0xe>
 c48:	f000 f842 	bl	cd0 <_init>
 c4c:	4b08      	ldr	r3, [pc, #32]	; (c70 <__libc_init_array+0x44>)
 c4e:	2500      	movs	r5, #0
 c50:	001e      	movs	r6, r3
 c52:	4c08      	ldr	r4, [pc, #32]	; (c74 <__libc_init_array+0x48>)
 c54:	1ae4      	subs	r4, r4, r3
 c56:	10a4      	asrs	r4, r4, #2
 c58:	42a5      	cmp	r5, r4
 c5a:	d004      	beq.n	c66 <__libc_init_array+0x3a>
 c5c:	00ab      	lsls	r3, r5, #2
 c5e:	58f3      	ldr	r3, [r6, r3]
 c60:	4798      	blx	r3
 c62:	3501      	adds	r5, #1
 c64:	e7f8      	b.n	c58 <__libc_init_array+0x2c>
 c66:	bd70      	pop	{r4, r5, r6, pc}
 c68:	00000cdc 	.word	0x00000cdc
 c6c:	00000cdc 	.word	0x00000cdc
 c70:	00000cdc 	.word	0x00000cdc
 c74:	00000ce0 	.word	0x00000ce0

00000c78 <memset>:
 c78:	0003      	movs	r3, r0
 c7a:	1882      	adds	r2, r0, r2
 c7c:	4293      	cmp	r3, r2
 c7e:	d002      	beq.n	c86 <memset+0xe>
 c80:	7019      	strb	r1, [r3, #0]
 c82:	3301      	adds	r3, #1
 c84:	e7fa      	b.n	c7c <memset+0x4>
 c86:	4770      	bx	lr
 c88:	0000033a 	.word	0x0000033a
 c8c:	00000336 	.word	0x00000336
 c90:	00000336 	.word	0x00000336
 c94:	00000398 	.word	0x00000398
 c98:	00000398 	.word	0x00000398
 c9c:	00000350 	.word	0x00000350
 ca0:	00000340 	.word	0x00000340
 ca4:	00000356 	.word	0x00000356
 ca8:	00000386 	.word	0x00000386
 cac:	00000584 	.word	0x00000584
 cb0:	00000564 	.word	0x00000564
 cb4:	00000564 	.word	0x00000564
 cb8:	000005fe 	.word	0x000005fe
 cbc:	00000576 	.word	0x00000576
 cc0:	00000592 	.word	0x00000592
 cc4:	00000568 	.word	0x00000568
 cc8:	000005a0 	.word	0x000005a0
 ccc:	000005e2 	.word	0x000005e2

00000cd0 <_init>:
 cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 cd2:	46c0      	nop			; (mov r8, r8)
 cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 cd6:	bc08      	pop	{r3}
 cd8:	469e      	mov	lr, r3
 cda:	4770      	bx	lr

00000cdc <__init_array_start>:
 cdc:	000000dd 	.word	0x000000dd

00000ce0 <_fini>:
 ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 ce2:	46c0      	nop			; (mov r8, r8)
 ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 ce6:	bc08      	pop	{r3}
 ce8:	469e      	mov	lr, r3
 cea:	4770      	bx	lr

00000cec <__fini_array_start>:
 cec:	000000b5 	.word	0x000000b5
