
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7.3 <build 94852>)
| Date         : Tue Feb 28 14:24:06 2023
| Design       : top_video_zone_display
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                          1000.000     {0 500}        Declared               115           2  {clk} 
 top_video_zone_display|pclk_mod_in
                          1000.000     {0 500}        Declared                81           0  {pclk_mod_in}
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                          673.076      {0 336.538}    Generated (top_video_zone_display|clk)
                                                                             135           0  {u_video_clock_gen/u_pll_e1/goppll/CLKOUT1}
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                          134.615      {0 67.307}     Generated (top_video_zone_display|clk)
                                                                              49           0  {u_video_clock_gen/u_pll_e1/goppll/CLKOUT0}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top_video_zone_display|pclk_mod_in      
 Inferred_clock_group_1        asynchronous               top_video_zone_display|clk              
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                              1.000 MHz     167.029 MHz       1000.000          5.987        994.013
 top_video_zone_display|pclk_mod_in
                              1.000 MHz     216.216 MHz       1000.000          4.625        995.375
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                              1.486 MHz     154.012 MHz        673.076          6.493        666.583
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                              7.429 MHz     558.659 MHz        134.615          1.790        132.825
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                        top_video_zone_display|clk
                                                   994.013       0.000              0            397
 top_video_zone_display|pclk_mod_in
                        top_video_zone_display|pclk_mod_in
                                                   995.375       0.000              0            112
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                                                   666.583       0.000              0            374
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                   132.825       0.000              0             93
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                   131.524       0.000              0             30
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                        top_video_zone_display|clk
                                                     0.367       0.000              0            397
 top_video_zone_display|pclk_mod_in
                        top_video_zone_display|pclk_mod_in
                                                     0.525       0.000              0            112
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                                                     0.366       0.000              0            374
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                     0.336       0.000              0             93
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                     0.104       0.000              0             30
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk                        499.380       0.000              0            115
 top_video_zone_display|pclk_mod_in                499.380       0.000              0             81
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                                                   335.918       0.000              0            135
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                    65.790       0.000              0             49
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                        top_video_zone_display|clk
                                                   995.302       0.000              0            397
 top_video_zone_display|pclk_mod_in
                        top_video_zone_display|pclk_mod_in
                                                   996.506       0.000              0            112
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                                                   668.192       0.000              0            374
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                   133.228       0.000              0             93
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                   132.305       0.000              0             30
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk
                        top_video_zone_display|clk
                                                     0.321       0.000              0            397
 top_video_zone_display|pclk_mod_in
                        top_video_zone_display|pclk_mod_in
                                                     0.403       0.000              0            112
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                                                     0.320       0.000              0            374
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                     0.285       0.000              0             93
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                        top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                     0.169       0.000              0             30
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 top_video_zone_display|clk                        499.700       0.000              0            115
 top_video_zone_display|pclk_mod_in                499.700       0.000              0             81
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
                                                   336.238       0.000              0            135
 top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
                                                    65.790       0.000              0             49
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/opit_0_inv_A2Q21/Cin
Path Group  : top_video_zone_display|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.652
  Launch Clock Delay      :  4.349
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.785       4.349         ntclkbufg_3      
 CLMA_118_192/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/CLK

 CLMA_118_192/Q0                   tco                   0.261       4.610 r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/Q
                                   net (fanout=2)        0.825       5.435         u_top_uart_cmd_resolve/u_m_decoder/cmd_len [3]
 CLMA_118_200/COUT                 td                    0.326       5.761 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.761         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [4]
                                                         0.060       5.821 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/gateop_A2/Cout
                                                         0.000       5.821         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [6]
 CLMA_118_204/Y3                   td                    0.380       6.201 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_7/gateop_A2/Y1
                                   net (fanout=12)       0.731       6.932         u_top_uart_cmd_resolve/u_m_decoder/N270 [7]
                                                         0.334       7.266 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/gateop_A2/Cout
                                                         0.000       7.266         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10]
 CLMA_114_192/COUT                 td                    0.097       7.363 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.363         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14]
                                                         0.060       7.423 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/gateop_A2/Cout
                                                         0.000       7.423         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18]
 CLMA_114_196/COUT                 td                    0.097       7.520 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.520         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22]
                                                         0.060       7.580 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/gateop_A2/Cout
                                                         0.000       7.580         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26]
 CLMA_114_200/Y3                   td                    0.340       7.920 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/gateop_A2/Y1
                                   net (fanout=34)       0.791       8.711         _N9              
                                                         0.276       8.987 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.987         u_top_uart_cmd_resolve/u_m_decoder/_N314
 CLMS_114_181/COUT                 td                    0.097       9.084 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.084         u_top_uart_cmd_resolve/u_m_decoder/_N316
                                                         0.060       9.144 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.144         u_top_uart_cmd_resolve/u_m_decoder/_N318
 CLMS_114_189/COUT                 td                    0.097       9.241 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.241         u_top_uart_cmd_resolve/u_m_decoder/_N320
                                                         0.060       9.301 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.301         u_top_uart_cmd_resolve/u_m_decoder/_N322
 CLMS_114_193/COUT                 td                    0.097       9.398 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.398         u_top_uart_cmd_resolve/u_m_decoder/_N324
                                                         0.060       9.458 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.458         u_top_uart_cmd_resolve/u_m_decoder/_N326
 CLMS_114_197/COUT                 td                    0.097       9.555 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.555         u_top_uart_cmd_resolve/u_m_decoder/_N328
                                                         0.060       9.615 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.615         u_top_uart_cmd_resolve/u_m_decoder/_N330
 CLMS_114_201/COUT                 td                    0.097       9.712 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.712         u_top_uart_cmd_resolve/u_m_decoder/_N332
                                                         0.060       9.772 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.772         u_top_uart_cmd_resolve/u_m_decoder/_N334
 CLMS_114_205/COUT                 td                    0.097       9.869 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.869         u_top_uart_cmd_resolve/u_m_decoder/_N336
                                                         0.060       9.929 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.929         u_top_uart_cmd_resolve/u_m_decoder/_N338
 CLMS_114_209/COUT                 td                    0.097      10.026 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.026         u_top_uart_cmd_resolve/u_m_decoder/_N340
                                                         0.059      10.085 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.085         u_top_uart_cmd_resolve/u_m_decoder/_N342
                                                                           f       u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.085         Logic Levels: 12 
                                                                                   Logic: 3.389ns(59.083%), Route: 2.347ns(40.917%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.916    1001.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054    1001.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085    1002.148         _N11             
 USCM_74_105/CLK_USCM              td                    0.000    1002.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.504    1003.652         ntclkbufg_3      
 CLMS_114_213/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.667    1004.319                          
 clock uncertainty                                      -0.050    1004.269                          

 Setup time                                             -0.171    1004.098                          

 Data required time                                               1004.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.098                          
 Data arrival time                                                  10.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.013                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/Cin
Path Group  : top_video_zone_display|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.652
  Launch Clock Delay      :  4.349
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.785       4.349         ntclkbufg_3      
 CLMA_118_192/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/CLK

 CLMA_118_192/Q0                   tco                   0.261       4.610 r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/Q
                                   net (fanout=2)        0.825       5.435         u_top_uart_cmd_resolve/u_m_decoder/cmd_len [3]
 CLMA_118_200/COUT                 td                    0.326       5.761 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.761         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [4]
                                                         0.060       5.821 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/gateop_A2/Cout
                                                         0.000       5.821         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [6]
 CLMA_118_204/Y3                   td                    0.380       6.201 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_7/gateop_A2/Y1
                                   net (fanout=12)       0.731       6.932         u_top_uart_cmd_resolve/u_m_decoder/N270 [7]
                                                         0.334       7.266 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/gateop_A2/Cout
                                                         0.000       7.266         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10]
 CLMA_114_192/COUT                 td                    0.097       7.363 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.363         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14]
                                                         0.060       7.423 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/gateop_A2/Cout
                                                         0.000       7.423         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18]
 CLMA_114_196/COUT                 td                    0.097       7.520 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.520         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22]
                                                         0.060       7.580 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/gateop_A2/Cout
                                                         0.000       7.580         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26]
 CLMA_114_200/Y3                   td                    0.340       7.920 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/gateop_A2/Y1
                                   net (fanout=34)       0.791       8.711         _N9              
                                                         0.276       8.987 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.987         u_top_uart_cmd_resolve/u_m_decoder/_N314
 CLMS_114_181/COUT                 td                    0.097       9.084 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.084         u_top_uart_cmd_resolve/u_m_decoder/_N316
                                                         0.060       9.144 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.144         u_top_uart_cmd_resolve/u_m_decoder/_N318
 CLMS_114_189/COUT                 td                    0.097       9.241 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.241         u_top_uart_cmd_resolve/u_m_decoder/_N320
                                                         0.060       9.301 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.301         u_top_uart_cmd_resolve/u_m_decoder/_N322
 CLMS_114_193/COUT                 td                    0.097       9.398 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.398         u_top_uart_cmd_resolve/u_m_decoder/_N324
                                                         0.060       9.458 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.458         u_top_uart_cmd_resolve/u_m_decoder/_N326
 CLMS_114_197/COUT                 td                    0.097       9.555 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.555         u_top_uart_cmd_resolve/u_m_decoder/_N328
                                                         0.060       9.615 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.615         u_top_uart_cmd_resolve/u_m_decoder/_N330
 CLMS_114_201/COUT                 td                    0.097       9.712 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.712         u_top_uart_cmd_resolve/u_m_decoder/_N332
                                                         0.060       9.772 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.772         u_top_uart_cmd_resolve/u_m_decoder/_N334
 CLMS_114_205/COUT                 td                    0.097       9.869 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.869         u_top_uart_cmd_resolve/u_m_decoder/_N336
                                                         0.060       9.929 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.929         u_top_uart_cmd_resolve/u_m_decoder/_N338
 CLMS_114_209/COUT                 td                    0.095      10.024 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.024         u_top_uart_cmd_resolve/u_m_decoder/_N340
 CLMS_114_213/CIN                                                          f       u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  10.024         Logic Levels: 12 
                                                                                   Logic: 3.328ns(58.643%), Route: 2.347ns(41.357%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.916    1001.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054    1001.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085    1002.148         _N11             
 USCM_74_105/CLK_USCM              td                    0.000    1002.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.504    1003.652         ntclkbufg_3      
 CLMS_114_213/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.667    1004.319                          
 clock uncertainty                                      -0.050    1004.269                          

 Setup time                                             -0.171    1004.098                          

 Data required time                                               1004.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.098                          
 Data arrival time                                                  10.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cin
Path Group  : top_video_zone_display|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.647
  Launch Clock Delay      :  4.349
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.785       4.349         ntclkbufg_3      
 CLMA_118_192/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/CLK

 CLMA_118_192/Q0                   tco                   0.261       4.610 r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/Q
                                   net (fanout=2)        0.825       5.435         u_top_uart_cmd_resolve/u_m_decoder/cmd_len [3]
 CLMA_118_200/COUT                 td                    0.326       5.761 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.761         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [4]
                                                         0.060       5.821 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/gateop_A2/Cout
                                                         0.000       5.821         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [6]
 CLMA_118_204/Y3                   td                    0.380       6.201 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_7/gateop_A2/Y1
                                   net (fanout=12)       0.731       6.932         u_top_uart_cmd_resolve/u_m_decoder/N270 [7]
                                                         0.334       7.266 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/gateop_A2/Cout
                                                         0.000       7.266         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10]
 CLMA_114_192/COUT                 td                    0.097       7.363 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.363         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14]
                                                         0.060       7.423 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/gateop_A2/Cout
                                                         0.000       7.423         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18]
 CLMA_114_196/COUT                 td                    0.097       7.520 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.520         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22]
                                                         0.060       7.580 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/gateop_A2/Cout
                                                         0.000       7.580         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26]
 CLMA_114_200/Y3                   td                    0.340       7.920 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/gateop_A2/Y1
                                   net (fanout=34)       0.791       8.711         _N9              
                                                         0.276       8.987 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.987         u_top_uart_cmd_resolve/u_m_decoder/_N314
 CLMS_114_181/COUT                 td                    0.097       9.084 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.084         u_top_uart_cmd_resolve/u_m_decoder/_N316
                                                         0.060       9.144 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.144         u_top_uart_cmd_resolve/u_m_decoder/_N318
 CLMS_114_189/COUT                 td                    0.097       9.241 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.241         u_top_uart_cmd_resolve/u_m_decoder/_N320
                                                         0.060       9.301 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.301         u_top_uart_cmd_resolve/u_m_decoder/_N322
 CLMS_114_193/COUT                 td                    0.097       9.398 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.398         u_top_uart_cmd_resolve/u_m_decoder/_N324
                                                         0.060       9.458 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.458         u_top_uart_cmd_resolve/u_m_decoder/_N326
 CLMS_114_197/COUT                 td                    0.097       9.555 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.555         u_top_uart_cmd_resolve/u_m_decoder/_N328
                                                         0.060       9.615 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.615         u_top_uart_cmd_resolve/u_m_decoder/_N330
 CLMS_114_201/COUT                 td                    0.097       9.712 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.712         u_top_uart_cmd_resolve/u_m_decoder/_N332
                                                         0.060       9.772 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.772         u_top_uart_cmd_resolve/u_m_decoder/_N334
 CLMS_114_205/COUT                 td                    0.097       9.869 r       u_top_uart_cmd_resolve/u_m_decoder/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       9.869         u_top_uart_cmd_resolve/u_m_decoder/_N336
                                                         0.059       9.928 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       9.928         u_top_uart_cmd_resolve/u_m_decoder/_N338
                                                                           f       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   9.928         Logic Levels: 11 
                                                                                   Logic: 3.232ns(57.932%), Route: 2.347ns(42.068%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.916    1001.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054    1001.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085    1002.148         _N11             
 USCM_74_105/CLK_USCM              td                    0.000    1002.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.499    1003.647         ntclkbufg_3      
 CLMS_114_209/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.667    1004.314                          
 clock uncertainty                                      -0.050    1004.264                          

 Setup time                                             -0.171    1004.093                          

 Data required time                                               1004.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.093                          
 Data arrival time                                                   9.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/opit_0_inv/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[1]/opit_0_inv/D
Path Group  : top_video_zone_display|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.375
  Launch Clock Delay      :  3.650
  Clock Pessimism Removal :  -0.724
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.502       3.650         ntclkbufg_3      
 CLMA_126_208/CLK                                                          r       u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/opit_0_inv/CLK

 CLMA_126_208/Q1                   tco                   0.219       3.869 r       u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/opit_0_inv/Q
                                   net (fanout=2)        0.137       4.006         u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx [0]
 CLMA_126_208/M1                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[1]/opit_0_inv/D

 Data arrival time                                                   4.006         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.517%), Route: 0.137ns(38.483%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.811       4.375         ntclkbufg_3      
 CLMA_126_208/CLK                                                          r       u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[1]/opit_0_inv/CLK
 clock pessimism                                        -0.724       3.651                          
 clock uncertainty                                       0.000       3.651                          

 Hold time                                              -0.012       3.639                          

 Data required time                                                  3.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.639                          
 Data arrival time                                                   4.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.367                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/byte1[2][6]/opit_0/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/o_para_list[22]/opit_0_inv/D
Path Group  : top_video_zone_display|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.356
  Launch Clock Delay      :  3.636
  Clock Pessimism Removal :  -0.689
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.488       3.636         ntclkbufg_3      
 CLMS_134_193/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/byte1[2][6]/opit_0/CLK

 CLMS_134_193/Q3                   tco                   0.218       3.854 f       u_top_uart_cmd_resolve/u_m_decoder/byte1[2][6]/opit_0/Q
                                   net (fanout=1)        0.245       4.099         u_top_uart_cmd_resolve/u_m_decoder/byte1[2] [6]
 CLMS_134_189/CD                                                           f       u_top_uart_cmd_resolve/u_m_decoder/o_para_list[22]/opit_0_inv/D

 Data arrival time                                                   4.099         Logic Levels: 0  
                                                                                   Logic: 0.218ns(47.084%), Route: 0.245ns(52.916%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.792       4.356         ntclkbufg_3      
 CLMS_134_189/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/o_para_list[22]/opit_0_inv/CLK
 clock pessimism                                        -0.689       3.667                          
 clock uncertainty                                       0.000       3.667                          

 Hold time                                               0.033       3.700                          

 Data required time                                                  3.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.700                          
 Data arrival time                                                   4.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.399                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/state_c_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/state_d[1]/opit_0_inv_L5Q_perm/L4
Path Group  : top_video_zone_display|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.344
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  -0.688
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.085       2.148         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       2.148 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.471       3.619         ntclkbufg_3      
 CLMA_118_188/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/state_c_3/opit_0_inv_L5Q_perm/CLK

 CLMA_118_188/Q1                   tco                   0.218       3.837 f       u_top_uart_cmd_resolve/u_m_decoder/state_c_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.141       3.978         u_top_uart_cmd_resolve/u_m_decoder/state_c_3
 CLMA_118_189/A4                                                           f       u_top_uart_cmd_resolve/u_m_decoder/state_d[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.978         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.780       4.344         ntclkbufg_3      
 CLMA_118_189/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/state_d[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688       3.656                          
 clock uncertainty                                       0.000       3.656                          

 Hold time                                              -0.081       3.575                          

 Data required time                                                  3.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.575                          
 Data arrival time                                                   3.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_zone_judge/zone_x[3]/opit_0_inv/CLK
Endpoint    : u_video_zone_judge/vid_pData_zoned[5]/opit_0_inv_L5Q_perm/L1
Path Group  : top_video_zone_display|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.329
  Launch Clock Delay      :  3.934
  Clock Pessimism Removal :  0.600
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       2.132 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.802       3.934         ntclkbufg_1      
 CLMS_134_197/CLK                                                          r       u_video_zone_judge/zone_x[3]/opit_0_inv/CLK

 CLMS_134_197/Q0                   tco                   0.261       4.195 r       u_video_zone_judge/zone_x[3]/opit_0_inv/Q
                                   net (fanout=3)        0.722       4.917         u_video_zone_judge/zone_x [3]
 CLMA_134_208/COUT                 td                    0.431       5.348 r       u_video_zone_judge/N27_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.348         u_video_zone_judge/_N373
                                                         0.060       5.408 r       u_video_zone_judge/N27_5/gateop_A2/Cout
                                                         0.000       5.408         u_video_zone_judge/_N375
 CLMA_134_212/Y3                   td                    0.380       5.788 r       u_video_zone_judge/N27_7/gateop_A2/Y1
                                   net (fanout=1)        0.726       6.514         u_video_zone_judge/N27 [7]
 CLMA_138_201/COUT                 td                    0.431       6.945 r       u_video_zone_judge/N28.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.945         u_video_zone_judge/u_video_zone_judge/N28.co [6]
 CLMA_138_205/Y1                   td                    0.381       7.326 r       u_video_zone_judge/N28.lt_4/gateop_A2/Y1
                                   net (fanout=24)       0.927       8.253         u_video_zone_judge/N28
 CLMA_146_233/C1                                                           r       u_video_zone_judge/vid_pData_zoned[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.253         Logic Levels: 4  
                                                                                   Logic: 1.944ns(45.010%), Route: 2.375ns(54.990%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N10             
 USCM_74_106/CLK_USCM              td                    0.000    1001.783 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.546    1003.329         ntclkbufg_1      
 CLMA_146_233/CLK                                                          r       u_video_zone_judge/vid_pData_zoned[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.600    1003.929                          
 clock uncertainty                                      -0.050    1003.879                          

 Setup time                                             -0.251    1003.628                          

 Data required time                                               1003.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.628                          
 Data arrival time                                                   8.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_zone_judge/zone_y[0]/opit_0_inv/CLK
Endpoint    : u_video_zone_judge/vid_pData_zoned[16]/opit_0_inv_L5Q_perm/L1
Path Group  : top_video_zone_display|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.329
  Launch Clock Delay      :  3.946
  Clock Pessimism Removal :  0.600
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       2.132 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.814       3.946         ntclkbufg_1      
 CLMA_130_208/CLK                                                          r       u_video_zone_judge/zone_y[0]/opit_0_inv/CLK

 CLMA_130_208/Y2                   tco                   0.325       4.271 r       u_video_zone_judge/zone_y[0]/opit_0_inv/Q
                                   net (fanout=3)        0.741       5.012         u_video_zone_judge/zone_y [0]
                                                         0.334       5.346 r       u_video_zone_judge/N32_1/gateop_A2/Cout
                                                         0.000       5.346         u_video_zone_judge/_N383
 CLMA_130_192/COUT                 td                    0.097       5.443 r       u_video_zone_judge/N32_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.443         u_video_zone_judge/_N385
                                                         0.060       5.503 r       u_video_zone_judge/N32_5/gateop_A2/Cout
                                                         0.000       5.503         u_video_zone_judge/_N387
 CLMA_130_196/Y3                   td                    0.380       5.883 r       u_video_zone_judge/N32_7/gateop_A2/Y1
                                   net (fanout=1)        0.585       6.468         u_video_zone_judge/N32 [7]
 CLMA_134_196/COUT                 td                    0.431       6.899 r       u_video_zone_judge/N33.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.899         u_video_zone_judge/u_video_zone_judge/N33.co [6]
 CLMA_134_200/Y1                   td                    0.381       7.280 r       u_video_zone_judge/N33.lt_4/gateop_A2/Y1
                                   net (fanout=24)       0.950       8.230         u_video_zone_judge/N33
 CLMA_146_233/D1                                                           r       u_video_zone_judge/vid_pData_zoned[16]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.230         Logic Levels: 4  
                                                                                   Logic: 2.008ns(46.872%), Route: 2.276ns(53.128%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N10             
 USCM_74_106/CLK_USCM              td                    0.000    1001.783 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.546    1003.329         ntclkbufg_1      
 CLMA_146_233/CLK                                                          r       u_video_zone_judge/vid_pData_zoned[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.600    1003.929                          
 clock uncertainty                                      -0.050    1003.879                          

 Setup time                                             -0.239    1003.640                          

 Data required time                                               1003.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.640                          
 Data arrival time                                                   8.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.410                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_zone_judge/zone_y[0]/opit_0_inv/CLK
Endpoint    : u_video_zone_judge/vid_pData_zoned[19]/opit_0_inv_L5Q_perm/L1
Path Group  : top_video_zone_display|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.321
  Launch Clock Delay      :  3.946
  Clock Pessimism Removal :  0.600
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       2.132 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.814       3.946         ntclkbufg_1      
 CLMA_130_208/CLK                                                          r       u_video_zone_judge/zone_y[0]/opit_0_inv/CLK

 CLMA_130_208/Y2                   tco                   0.325       4.271 r       u_video_zone_judge/zone_y[0]/opit_0_inv/Q
                                   net (fanout=3)        0.741       5.012         u_video_zone_judge/zone_y [0]
                                                         0.334       5.346 r       u_video_zone_judge/N32_1/gateop_A2/Cout
                                                         0.000       5.346         u_video_zone_judge/_N383
 CLMA_130_192/COUT                 td                    0.097       5.443 r       u_video_zone_judge/N32_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.443         u_video_zone_judge/_N385
                                                         0.060       5.503 r       u_video_zone_judge/N32_5/gateop_A2/Cout
                                                         0.000       5.503         u_video_zone_judge/_N387
 CLMA_130_196/Y3                   td                    0.380       5.883 r       u_video_zone_judge/N32_7/gateop_A2/Y1
                                   net (fanout=1)        0.585       6.468         u_video_zone_judge/N32 [7]
 CLMA_134_196/COUT                 td                    0.431       6.899 r       u_video_zone_judge/N33.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.899         u_video_zone_judge/u_video_zone_judge/N33.co [6]
 CLMA_134_200/Y1                   td                    0.381       7.280 r       u_video_zone_judge/N33.lt_4/gateop_A2/Y1
                                   net (fanout=24)       0.926       8.206         u_video_zone_judge/N33
 CLMS_142_229/D1                                                           r       u_video_zone_judge/vid_pData_zoned[19]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.206         Logic Levels: 4  
                                                                                   Logic: 2.008ns(47.136%), Route: 2.252ns(52.864%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N10             
 USCM_74_106/CLK_USCM              td                    0.000    1001.783 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.538    1003.321         ntclkbufg_1      
 CLMS_142_229/CLK                                                          r       u_video_zone_judge/vid_pData_zoned[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.600    1003.921                          
 clock uncertainty                                      -0.050    1003.871                          

 Setup time                                             -0.239    1003.632                          

 Data required time                                               1003.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.632                          
 Data arrival time                                                   8.206                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.426                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_pixel_counter/line_cnt_temp[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_video_pixel_counter/line_cnt_temp[5]/opit_0_inv_A2Q21/I01
Path Group  : top_video_zone_display|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.956
  Launch Clock Delay      :  3.298
  Clock Pessimism Removal :  -0.658
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       1.783 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.515       3.298         ntclkbufg_1      
 CLMA_130_217/CLK                                                          r       u_video_pixel_counter/line_cnt_temp[5]/opit_0_inv_A2Q21/CLK

 CLMA_130_217/Q0                   tco                   0.218       3.516 f       u_video_pixel_counter/line_cnt_temp[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.141       3.657         pixel_y[4]       
 CLMA_130_217/A1                                                           f       u_video_pixel_counter/line_cnt_temp[5]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.657         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       2.132 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.824       3.956         ntclkbufg_1      
 CLMA_130_217/CLK                                                          r       u_video_pixel_counter/line_cnt_temp[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.658       3.298                          
 clock uncertainty                                       0.000       3.298                          

 Hold time                                              -0.166       3.132                          

 Data required time                                                  3.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.132                          
 Data arrival time                                                   3.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_pixel_counter/line_cnt_temp[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_video_pixel_counter/line_cnt_temp[7]/opit_0_inv_A2Q21/I01
Path Group  : top_video_zone_display|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.956
  Launch Clock Delay      :  3.298
  Clock Pessimism Removal :  -0.658
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       1.783 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.515       3.298         ntclkbufg_1      
 CLMA_130_217/CLK                                                          r       u_video_pixel_counter/line_cnt_temp[7]/opit_0_inv_A2Q21/CLK

 CLMA_130_217/Q2                   tco                   0.218       3.516 f       u_video_pixel_counter/line_cnt_temp[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.141       3.657         pixel_y[6]       
 CLMA_130_217/C1                                                           f       u_video_pixel_counter/line_cnt_temp[7]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.657         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       2.132 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.824       3.956         ntclkbufg_1      
 CLMA_130_217/CLK                                                          r       u_video_pixel_counter/line_cnt_temp[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.658       3.298                          
 clock uncertainty                                       0.000       3.298                          

 Hold time                                              -0.166       3.132                          

 Data required time                                                  3.132                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.132                          
 Data arrival time                                                   3.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_pixel_counter/line_cnt_temp[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_video_pixel_counter/line_cnt_temp[9]/opit_0_inv_A2Q21/I01
Path Group  : top_video_zone_display|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.961
  Launch Clock Delay      :  3.302
  Clock Pessimism Removal :  -0.659
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       1.783 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.519       3.302         ntclkbufg_1      
 CLMA_130_221/CLK                                                          r       u_video_pixel_counter/line_cnt_temp[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_221/Q0                   tco                   0.218       3.520 f       u_video_pixel_counter/line_cnt_temp[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.141       3.661         pixel_y[8]       
 CLMA_130_221/A1                                                           f       u_video_pixel_counter/line_cnt_temp[9]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.661         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       2.132 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.829       3.961         ntclkbufg_1      
 CLMA_130_221/CLK                                                          r       u_video_pixel_counter/line_cnt_temp[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.659       3.302                          
 clock uncertainty                                       0.000       3.302                          

 Hold time                                              -0.166       3.136                          

 Data required time                                                  3.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.136                          
 Data arrival time                                                   3.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.525                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/encr/cnt[4]/opit_0_inv_L5Q_perm/L3
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.038
  Launch Clock Delay      :  4.858
  Clock Pessimism Removal :  0.757
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N11             
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       3.024 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.834       4.858         ntclkbufg_2      
 CLMA_138_289/CLK                                                          r       rgb2dvi/encr/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_138_289/Q3                   tco                   0.261       5.119 r       rgb2dvi/encr/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.727       5.846         rgb2dvi/encr/n1q_m [1]
 CLMS_134_277/Y1                   td                    0.524       6.370 r       rgb2dvi/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.597       6.967         _N6              
 CLMA_126_276/Y0                   td                    0.164       7.131 r       rgb2dvi/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.445       7.576         rgb2dvi/encr/decision2
 CLMA_130_277/Y0                   td                    0.164       7.740 r       rgb2dvi/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.630       8.370         rgb2dvi/encr/nb9 [1]
                                                         0.387       8.757 r       rgb2dvi/encr/N243_8_1/gateop_A2/Cout
                                                         0.000       8.757         rgb2dvi/encr/_N464
 CLMA_118_273/Y3                   td                    0.380       9.137 r       rgb2dvi/encr/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.508       9.645         rgb2dvi/encr/nb6 [3]
 CLMA_126_280/COUT                 td                    0.431      10.076 r       rgb2dvi/encr/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.076         rgb2dvi/encr/rgb2dvi/encr/N243_5.co [4]
 CLMA_126_284/Y0                   td                    0.198      10.274 r       rgb2dvi/encr/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.515      10.789         rgb2dvi/encr/nb5 [4]
 CLMA_118_281/A3                                                           r       rgb2dvi/encr/cnt[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  10.789         Logic Levels: 6  
                                                                                   Logic: 2.509ns(42.303%), Route: 3.422ns(57.697%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       673.076     673.076 r                        
 B5                                                      0.000     673.076 r       clk (port)       
                                   net (fanout=1)        0.093     673.169         clk              
 IOBD_0_298/DIN                    td                    0.916     674.085 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     674.085         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054     674.139 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     674.434         _N11             
 PLL_82_319/CLK_OUT1               td                    0.435     674.869 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728     675.597         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000     675.597 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.517     677.114         ntclkbufg_2      
 CLMA_118_281/CLK                                                          r       rgb2dvi/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.757     677.871                          
 clock uncertainty                                      -0.150     677.721                          

 Setup time                                             -0.349     677.372                          

 Data required time                                                677.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                677.372                          
 Data arrival time                                                  10.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       666.583                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/encr/cnt[3]/opit_0_inv_L5Q_perm/L3
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.042
  Launch Clock Delay      :  4.858
  Clock Pessimism Removal :  0.757
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N11             
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       3.024 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.834       4.858         ntclkbufg_2      
 CLMA_138_289/CLK                                                          r       rgb2dvi/encr/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_138_289/Q3                   tco                   0.261       5.119 r       rgb2dvi/encr/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.727       5.846         rgb2dvi/encr/n1q_m [1]
 CLMS_134_277/Y1                   td                    0.524       6.370 r       rgb2dvi/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.597       6.967         _N6              
 CLMA_126_276/Y0                   td                    0.164       7.131 r       rgb2dvi/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.445       7.576         rgb2dvi/encr/decision2
 CLMA_130_277/Y0                   td                    0.164       7.740 r       rgb2dvi/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.630       8.370         rgb2dvi/encr/nb9 [1]
                                                         0.387       8.757 r       rgb2dvi/encr/N243_8_1/gateop_A2/Cout
                                                         0.000       8.757         rgb2dvi/encr/_N464
 CLMA_118_273/Y2                   td                    0.198       8.955 r       rgb2dvi/encr/N243_8_3/gateop_A2/Y0
                                   net (fanout=2)        0.503       9.458         rgb2dvi/encr/nb6 [2]
 CLMA_126_280/Y3                   td                    0.571      10.029 r       rgb2dvi/encr/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.515      10.544         rgb2dvi/encr/nb5 [3]
 CLMA_118_277/C3                                                           r       rgb2dvi/encr/cnt[3]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  10.544         Logic Levels: 5  
                                                                                   Logic: 2.269ns(39.905%), Route: 3.417ns(60.095%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       673.076     673.076 r                        
 B5                                                      0.000     673.076 r       clk (port)       
                                   net (fanout=1)        0.093     673.169         clk              
 IOBD_0_298/DIN                    td                    0.916     674.085 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     674.085         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054     674.139 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     674.434         _N11             
 PLL_82_319/CLK_OUT1               td                    0.435     674.869 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728     675.597         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000     675.597 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.521     677.118         ntclkbufg_2      
 CLMA_118_277/CLK                                                          r       rgb2dvi/encr/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.757     677.875                          
 clock uncertainty                                      -0.150     677.725                          

 Setup time                                             -0.351     677.374                          

 Data required time                                                677.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                677.374                          
 Data arrival time                                                  10.544                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       666.830                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encg/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/encg/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.019
  Launch Clock Delay      :  4.846
  Clock Pessimism Removal :  0.757
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N11             
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       3.024 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.822       4.846         ntclkbufg_2      
 CLMA_142_300/CLK                                                          r       rgb2dvi/encg/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_142_300/Q3                   tco                   0.261       5.107 r       rgb2dvi/encg/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.754       5.861         rgb2dvi/encg/n0q_m [1]
 CLMA_138_288/Y1                   td                    0.520       6.381 r       rgb2dvi/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.297       6.678         _N3              
 CLMA_130_288/Y1                   td                    0.276       6.954 r       rgb2dvi/encg/N95/gateop_perm/Z
                                   net (fanout=12)       0.432       7.386         rgb2dvi/encg/decision2
 CLMA_134_288/Y0                   td                    0.164       7.550 r       rgb2dvi/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.580       8.130         rgb2dvi/encg/nb9 [1]
                                                         0.387       8.517 r       rgb2dvi/encg/N243_8_1/gateop_A2/Cout
                                                         0.000       8.517         rgb2dvi/encg/_N439
 CLMA_130_296/Y3                   td                    0.380       8.897 r       rgb2dvi/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.711       9.608         rgb2dvi/encg/nb6 [3]
 CLMA_130_293/COUT                 td                    0.431      10.039 r       rgb2dvi/encg/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.039         rgb2dvi/encg/rgb2dvi/encg/N243_5.co [4]
 CLMA_130_297/Y0                   td                    0.198      10.237 r       rgb2dvi/encg/N243_5.fsub_5/gateop/Y
                                   net (fanout=1)        0.418      10.655         rgb2dvi/encg/nb5 [4]
 CLMA_126_300/B4                                                           r       rgb2dvi/encg/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.655         Logic Levels: 6  
                                                                                   Logic: 2.617ns(45.051%), Route: 3.192ns(54.949%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       673.076     673.076 r                        
 B5                                                      0.000     673.076 r       clk (port)       
                                   net (fanout=1)        0.093     673.169         clk              
 IOBD_0_298/DIN                    td                    0.916     674.085 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     674.085         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054     674.139 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     674.434         _N11             
 PLL_82_319/CLK_OUT1               td                    0.435     674.869 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728     675.597         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000     675.597 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.498     677.095         ntclkbufg_2      
 CLMA_126_300/CLK                                                          r       rgb2dvi/encg/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.757     677.852                          
 clock uncertainty                                      -0.150     677.702                          

 Setup time                                             -0.133     677.569                          

 Data required time                                                677.569                          
----------------------------------------------------------------------------------------------------
 Data required time                                                677.569                          
 Data arrival time                                                  10.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       666.914                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/de_q/opit_0/CLK
Endpoint    : rgb2dvi/encb/de_reg/opit_0/D
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.846
  Launch Clock Delay      :  4.034
  Clock Pessimism Removal :  -0.811
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N11             
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       2.521         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.521 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.513       4.034         ntclkbufg_2      
 CLMS_134_213/CLK                                                          r       rgb2dvi/encb/de_q/opit_0/CLK

 CLMS_134_213/Q0                   tco                   0.219       4.253 r       rgb2dvi/encb/de_q/opit_0/Q
                                   net (fanout=1)        0.136       4.389         rgb2dvi/encb/de_q
 CLMS_134_213/M2                                                           r       rgb2dvi/encb/de_reg/opit_0/D

 Data arrival time                                                   4.389         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.690%), Route: 0.136ns(38.310%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N11             
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       3.024 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.822       4.846         ntclkbufg_2      
 CLMS_134_213/CLK                                                          r       rgb2dvi/encb/de_reg/opit_0/CLK
 clock pessimism                                        -0.811       4.035                          
 clock uncertainty                                       0.000       4.035                          

 Hold time                                              -0.012       4.023                          

 Data required time                                                  4.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.023                          
 Data arrival time                                                   4.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.366                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/n1d[0]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/encr/q_m_reg[8]/opit_0_L5Q_perm/L4
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.887
  Launch Clock Delay      :  4.097
  Clock Pessimism Removal :  -0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N11             
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       2.521         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.521 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.576       4.097         ntclkbufg_2      
 CLMA_146_248/CLK                                                          r       rgb2dvi/encr/n1d[0]/opit_0_L5Q_perm/CLK

 CLMA_146_248/Q2                   tco                   0.218       4.315 f       rgb2dvi/encr/n1d[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.359       4.674         rgb2dvi/encr/n1d [0]
 CLMA_142_240/B4                                                           f       rgb2dvi/encr/q_m_reg[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.674         Logic Levels: 0  
                                                                                   Logic: 0.218ns(37.782%), Route: 0.359ns(62.218%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N11             
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       3.024 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.863       4.887         ntclkbufg_2      
 CLMA_142_240/CLK                                                          r       rgb2dvi/encr/q_m_reg[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.503       4.384                          
 clock uncertainty                                       0.000       4.384                          

 Hold time                                              -0.084       4.300                          

 Data required time                                                  4.300                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.300                          
 Data arrival time                                                   4.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/c0_q/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/encb/c0_reg/opit_0/D
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.906
  Launch Clock Delay      :  4.097
  Clock Pessimism Removal :  -0.757
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N11             
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       2.521         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.521 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.576       4.097         ntclkbufg_2      
 CLMA_146_248/CLK                                                          r       rgb2dvi/encb/c0_q/opit_0_L5Q_perm/CLK

 CLMA_146_248/Q3                   tco                   0.218       4.315 f       rgb2dvi/encb/c0_q/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.254       4.569         rgb2dvi/encb/c0_q
 CLMS_142_253/M2                                                           f       rgb2dvi/encb/c0_reg/opit_0/D

 Data arrival time                                                   4.569         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.186%), Route: 0.254ns(53.814%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N11             
 PLL_82_319/CLK_OUT1               td                    0.523       2.149 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875       3.024         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       3.024 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.882       4.906         ntclkbufg_2      
 CLMS_142_253/CLK                                                          r       rgb2dvi/encb/c0_reg/opit_0/CLK
 clock pessimism                                        -0.757       4.149                          
 clock uncertainty                                       0.000       4.149                          

 Hold time                                              -0.016       4.133                          

 Data required time                                                  4.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.133                          
 Data arrival time                                                   4.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.436                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[0]
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.039
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.757
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N11             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.820       4.842         ntclkbufg_0      
 CLMA_146_313/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/CLK

 CLMA_146_313/Q0                   tco                   0.261       5.103 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/Q
                                   net (fanout=2)        0.598       5.701         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h [0]
 CLMA_146_297/Y0                   td                    0.164       5.865 r       rgb2dvi/serdes_4b_10to1_m0/N60/gateop/Z
                                   net (fanout=1)        0.415       6.280         rgb2dvi/serdes_4b_10to1_m0/N60
 IOL_151_297/TX_DATA[0]                                                    r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[0]

 Data arrival time                                                   6.280         Logic Levels: 1  
                                                                                   Logic: 0.425ns(29.555%), Route: 1.013ns(70.445%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       134.615     134.615 r                        
 B5                                                      0.000     134.615 r       clk (port)       
                                   net (fanout=1)        0.093     134.708         clk              
 IOBD_0_298/DIN                    td                    0.916     135.624 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.624         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054     135.678 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     135.973         _N11             
 PLL_82_319/CLK_OUT0               td                    0.433     136.406 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728     137.134         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000     137.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.520     138.654         ntclkbufg_0      
 IOL_151_297/CLK_SYS                                                       r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/SYSCLK
 clock pessimism                                         0.757     139.411                          
 clock uncertainty                                      -0.150     139.261                          

 Setup time                                             -0.156     139.105                          

 Data required time                                                139.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                139.105                          
 Data arrival time                                                   6.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       132.825                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[1]
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.039
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.757
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N11             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.820       4.842         ntclkbufg_0      
 CLMA_146_305/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/CLK

 CLMA_146_305/Q0                   tco                   0.261       5.103 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/Q
                                   net (fanout=2)        0.429       5.532         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l [0]
 CLMA_146_297/Y1                   td                    0.276       5.808 r       rgb2dvi/serdes_4b_10to1_m0/N59/gateop_perm/Z
                                   net (fanout=1)        0.415       6.223         rgb2dvi/serdes_4b_10to1_m0/N59
 IOL_151_297/TX_DATA[1]                                                    r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[1]

 Data arrival time                                                   6.223         Logic Levels: 1  
                                                                                   Logic: 0.537ns(38.885%), Route: 0.844ns(61.115%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       134.615     134.615 r                        
 B5                                                      0.000     134.615 r       clk (port)       
                                   net (fanout=1)        0.093     134.708         clk              
 IOBD_0_298/DIN                    td                    0.916     135.624 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.624         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054     135.678 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     135.973         _N11             
 PLL_82_319/CLK_OUT0               td                    0.433     136.406 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728     137.134         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000     137.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.520     138.654         ntclkbufg_0      
 IOL_151_297/CLK_SYS                                                       r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/SYSCLK
 clock pessimism                                         0.757     139.411                          
 clock uncertainty                                      -0.150     139.261                          

 Setup time                                             -0.156     139.105                          

 Data required time                                                139.105                          
----------------------------------------------------------------------------------------------------
 Data required time                                                139.105                          
 Data arrival time                                                   6.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       132.882                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.059
  Launch Clock Delay      :  4.862
  Clock Pessimism Removal :  0.757
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N11             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.840       4.862         ntclkbufg_0      
 CLMA_146_328/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK

 CLMA_146_328/Q2                   tco                   0.261       5.123 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.262       5.385         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l [0]
 CLMA_146_329/Y1                   td                    0.276       5.661 r       rgb2dvi/serdes_4b_10to1_m0/N77/gateop_perm/Z
                                   net (fanout=1)        0.432       6.093         rgb2dvi/serdes_4b_10to1_m0/N77
 IOL_151_337/TX_DATA[1]                                                    r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]

 Data arrival time                                                   6.093         Logic Levels: 1  
                                                                                   Logic: 0.537ns(43.623%), Route: 0.694ns(56.377%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       134.615     134.615 r                        
 B5                                                      0.000     134.615 r       clk (port)       
                                   net (fanout=1)        0.093     134.708         clk              
 IOBD_0_298/DIN                    td                    0.916     135.624 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.624         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054     135.678 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295     135.973         _N11             
 PLL_82_319/CLK_OUT0               td                    0.433     136.406 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728     137.134         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000     137.134 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.540     138.674         ntclkbufg_0      
 IOL_151_337/CLK_SYS                                                       r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         0.757     139.431                          
 clock uncertainty                                      -0.150     139.281                          

 Setup time                                             -0.156     139.125                          

 Data required time                                                139.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                139.125                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       133.032                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.852
  Launch Clock Delay      :  4.034
  Clock Pessimism Removal :  -0.757
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N11             
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728       2.519         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       2.519 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.515       4.034         ntclkbufg_0      
 CLMS_142_297/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK

 CLMS_142_297/Q0                   tco                   0.218       4.252 f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/Q
                                   net (fanout=1)        0.163       4.415         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h [2]
 CLMA_146_297/M0                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D

 Data arrival time                                                   4.415         Logic Levels: 0  
                                                                                   Logic: 0.218ns(57.218%), Route: 0.163ns(42.782%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N11             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.830       4.852         ntclkbufg_0      
 CLMA_146_297/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
 clock pessimism                                        -0.757       4.095                          
 clock uncertainty                                       0.000       4.095                          

 Hold time                                              -0.016       4.079                          

 Data required time                                                  4.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.079                          
 Data arrival time                                                   4.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.336                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.852
  Launch Clock Delay      :  4.037
  Clock Pessimism Removal :  -0.814
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N11             
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728       2.519         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       2.519 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.518       4.037         ntclkbufg_0      
 CLMA_146_297/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK

 CLMA_146_297/Q1                   tco                   0.219       4.256 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/Q
                                   net (fanout=1)        0.134       4.390         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l [2]
 CLMA_146_297/M1                                                           r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D

 Data arrival time                                                   4.390         Logic Levels: 0  
                                                                                   Logic: 0.219ns(62.040%), Route: 0.134ns(37.960%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N11             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.830       4.852         ntclkbufg_0      
 CLMA_146_297/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/CLK
 clock pessimism                                        -0.814       4.038                          
 clock uncertainty                                       0.000       4.038                          

 Hold time                                              -0.012       4.026                          

 Data required time                                                  4.026                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.026                          
 Data arrival time                                                   4.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.852
  Launch Clock Delay      :  4.037
  Clock Pessimism Removal :  -0.814
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N11             
 PLL_82_319/CLK_OUT0               td                    0.433       1.791 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728       2.519         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       2.519 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.518       4.037         ntclkbufg_0      
 CLMA_146_297/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK

 CLMA_146_297/Y2                   tco                   0.275       4.312 f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/Q
                                   net (fanout=2)        0.137       4.449         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h [3]
 CLMA_146_297/M2                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D

 Data arrival time                                                   4.449         Logic Levels: 0  
                                                                                   Logic: 0.275ns(66.748%), Route: 0.137ns(33.252%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N11             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.830       4.852         ntclkbufg_0      
 CLMA_146_297/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
 clock pessimism                                        -0.814       4.038                          
 clock uncertainty                                       0.000       4.038                          

 Hold time                                              -0.016       4.022                          

 Data required time                                                  4.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.022                          
 Data arrival time                                                   4.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.427                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/L2
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.550  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.046
  Launch Clock Delay      :  4.864
  Clock Pessimism Removal :  0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1346.152    1346.152 r                        
 B5                                                      0.000    1346.152 r       clk (port)       
                                   net (fanout=1)        0.093    1346.245         clk              
 IOBD_0_298/DIN                    td                    1.100    1347.345 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1347.345         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067    1347.412 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366    1347.778         _N11             
 PLL_82_319/CLK_OUT1               td                    0.523    1348.301 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875    1349.176         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000    1349.176 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.840    1351.016         ntclkbufg_2      
 CLMA_146_289/CLK                                                          r       rgb2dvi/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_146_289/Q1                   tco                   0.261    1351.277 r       rgb2dvi/encb/dout[4]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.782    1353.059         rgb2dvi/blue [4] 
 CLMA_146_288/B2                                                           r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/L2

 Data arrival time                                                1353.059         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.775%), Route: 1.782ns(87.225%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1480.765    1480.765 r                        
 B5                                                      0.000    1480.765 r       clk (port)       
                                   net (fanout=1)        0.093    1480.858         clk              
 IOBD_0_298/DIN                    td                    0.916    1481.774 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1481.774         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054    1481.828 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295    1482.123         _N11             
 PLL_82_319/CLK_OUT0               td                    0.433    1482.556 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728    1483.284         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000    1483.284 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.527    1484.811         ntclkbufg_0      
 CLMA_146_288/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.268    1485.079                          
 clock uncertainty                                      -0.150    1484.929                          

 Setup time                                             -0.346    1484.583                          

 Data required time                                               1484.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1484.583                          
 Data arrival time                                                1353.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       131.524                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/L3
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.549  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.032
  Launch Clock Delay      :  4.849
  Clock Pessimism Removal :  0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1346.152    1346.152 r                        
 B5                                                      0.000    1346.152 r       clk (port)       
                                   net (fanout=1)        0.093    1346.245         clk              
 IOBD_0_298/DIN                    td                    1.100    1347.345 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1347.345         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067    1347.412 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366    1347.778         _N11             
 PLL_82_319/CLK_OUT1               td                    0.523    1348.301 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875    1349.176         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000    1349.176 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.825    1351.001         ntclkbufg_2      
 CLMA_146_301/CLK                                                          r       rgb2dvi/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_146_301/Q1                   tco                   0.261    1351.262 r       rgb2dvi/encb/dout[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.788    1353.050         rgb2dvi/blue [3] 
 CLMA_146_300/B3                                                           r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                1353.050         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.738%), Route: 1.788ns(87.262%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1480.765    1480.765 r                        
 B5                                                      0.000    1480.765 r       clk (port)       
                                   net (fanout=1)        0.093    1480.858         clk              
 IOBD_0_298/DIN                    td                    0.916    1481.774 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1481.774         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054    1481.828 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295    1482.123         _N11             
 PLL_82_319/CLK_OUT0               td                    0.433    1482.556 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728    1483.284         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000    1483.284 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.513    1484.797         ntclkbufg_0      
 CLMA_146_300/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.268    1485.065                          
 clock uncertainty                                      -0.150    1484.915                          

 Setup time                                             -0.341    1484.574                          

 Data required time                                               1484.574                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1484.574                          
 Data arrival time                                                1353.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       131.524                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/dout[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q/L4
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.551  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.024
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1346.152    1346.152 r                        
 B5                                                      0.000    1346.152 r       clk (port)       
                                   net (fanout=1)        0.093    1346.245         clk              
 IOBD_0_298/DIN                    td                    1.100    1347.345 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1347.345         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067    1347.412 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366    1347.778         _N11             
 PLL_82_319/CLK_OUT1               td                    0.523    1348.301 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.875    1349.176         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000    1349.176 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.819    1350.995         ntclkbufg_2      
 CLMA_138_317/CLK                                                          r       rgb2dvi/encr/dout[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_317/Q2                   tco                   0.261    1351.256 r       rgb2dvi/encr/dout[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.788    1353.044         rgb2dvi/green [6]
 CLMA_142_312/A4                                                           r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q/L4

 Data arrival time                                                1353.044         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.738%), Route: 1.788ns(87.262%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1480.765    1480.765 r                        
 B5                                                      0.000    1480.765 r       clk (port)       
                                   net (fanout=1)        0.093    1480.858         clk              
 IOBD_0_298/DIN                    td                    0.916    1481.774 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1481.774         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054    1481.828 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295    1482.123         _N11             
 PLL_82_319/CLK_OUT0               td                    0.433    1482.556 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.728    1483.284         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000    1483.284 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.505    1484.789         ntclkbufg_0      
 CLMA_142_312/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q/CLK
 clock pessimism                                         0.268    1485.057                          
 clock uncertainty                                      -0.150    1484.907                          

 Setup time                                             -0.130    1484.777                          

 Data required time                                               1484.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1484.777                          
 Data arrival time                                                1353.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       131.733                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/dout[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q/L4
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.540  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.847
  Launch Clock Delay      :  4.039
  Clock Pessimism Removal :  -0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N11             
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       2.521         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.521 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.518       4.039         ntclkbufg_2      
 CLMA_146_296/CLK                                                          r       rgb2dvi/encr/dout[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_296/Q0                   tco                   0.218       4.257 f       rgb2dvi/encr/dout[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.493       4.750         rgb2dvi/green [3]
 CLMA_146_316/D4                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q/L4

 Data arrival time                                                   4.750         Logic Levels: 0  
                                                                                   Logic: 0.218ns(30.661%), Route: 0.493ns(69.339%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N11             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.825       4.847         ntclkbufg_0      
 CLMA_146_316/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q/CLK
 clock pessimism                                        -0.268       4.579                          
 clock uncertainty                                       0.150       4.729                          

 Hold time                                              -0.083       4.646                          

 Data required time                                                  4.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.646                          
 Data arrival time                                                   4.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encg/dout[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/L4
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.547  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.841
  Launch Clock Delay      :  4.026
  Clock Pessimism Removal :  -0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N11             
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       2.521         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.521 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.505       4.026         ntclkbufg_2      
 CLMA_142_304/CLK                                                          r       rgb2dvi/encg/dout[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_142_304/Q0                   tco                   0.218       4.244 f       rgb2dvi/encg/dout[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.646       4.890         rgb2dvi/red [9]  
 CLMA_138_316/A4                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.890         Logic Levels: 0  
                                                                                   Logic: 0.218ns(25.231%), Route: 0.646ns(74.769%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N11             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.819       4.841         ntclkbufg_0      
 CLMA_138_316/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.268       4.573                          
 clock uncertainty                                       0.150       4.723                          

 Hold time                                              -0.081       4.642                          

 Data required time                                                  4.642                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.642                          
 Data arrival time                                                   4.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/dout[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/L1
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.560  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.862
  Launch Clock Delay      :  4.034
  Clock Pessimism Removal :  -0.268
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.916       1.009 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.054       1.063 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.295       1.358         _N11             
 PLL_82_319/CLK_OUT1               td                    0.435       1.793 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.728       2.521         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.521 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.513       4.034         ntclkbufg_2      
 CLMA_146_301/CLK                                                          r       rgb2dvi/encb/dout[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_146_301/Q0                   tco                   0.218       4.252 f       rgb2dvi/encb/dout[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.588       4.840         rgb2dvi/blue [0] 
 CLMA_146_328/A1                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.840         Logic Levels: 0  
                                                                                   Logic: 0.218ns(27.047%), Route: 0.588ns(72.953%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.366       1.626         _N11             
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       3.022 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.840       4.862         ntclkbufg_0      
 CLMA_146_328/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.268       4.594                          
 clock uncertainty                                       0.150       4.744                          

 Hold time                                              -0.166       4.578                          

 Data required time                                                  4.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.578                          
 Data arrival time                                                   4.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.200       1.293 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.066       1.359 f       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405       1.764         _N11             
 PLL_82_319/CLK_OUT0               td                    0.521       2.285 f       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.880       3.165         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       3.165 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       5.000         ntclkbufg_0      
 IOL_151_349/CLK_SYS                                                       f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.480       5.480 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.480         rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    2.020       7.500 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       7.596         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   7.596         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.302%), Route: 0.096ns(3.698%)
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.200       1.293 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.066       1.359 f       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405       1.764         _N11             
 PLL_82_319/CLK_OUT0               td                    0.521       2.285 f       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.880       3.165         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       3.165 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       5.000         ntclkbufg_0      
 IOL_151_350/CLK_SYS                                                       f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_151_350/DO                    tco                   0.480       5.480 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.480         rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/ntO
 IOBD_152_350/PAD                  td                    2.020       7.500 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.092       7.592         nt_tmds_data_p[2]
 B10                                                                       f       tmds_data_p[2] (port)

 Data arrival time                                                   7.592         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.451%), Route: 0.092ns(3.549%)
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.200       1.293 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.066       1.359 f       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.405       1.764         _N11             
 PLL_82_319/CLK_OUT0               td                    0.521       2.285 f       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.880       3.165         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       3.165 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.820       4.985         ntclkbufg_0      
 IOL_151_337/CLK_SYS                                                       f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK

 IOL_151_337/DO                    tco                   0.480       5.465 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.465         rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/ntO
 IOBS_152_337/PAD                  td                    2.020       7.485 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_0/O
                                   net (fanout=1)        0.095       7.580         nt_tmds_data_n[1]
 A11                                                                       f       tmds_data_n[1] (port)

 Data arrival time                                                   7.580         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.339%), Route: 0.095ns(3.661%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J14                                                     0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.029       0.029         uart_rx          
 IOBR_152_209/DIN                  td                    0.916       0.945 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         uart_rx_ibuf/ntD 
 IOL_151_209/RX_DATA_DD            td                    0.092       1.037 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.448       1.485         nt_uart_rx       
 CLMA_126_208/A0                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.485         Logic Levels: 2  
                                                                                   Logic: 1.008ns(67.879%), Route: 0.477ns(32.121%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J14                                                     0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.029       0.029         uart_rx          
 IOBR_152_209/DIN                  td                    0.916       0.945 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         uart_rx_ibuf/ntD 
 IOL_151_209/RX_DATA_DD            td                    0.092       1.037 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.575       1.612         nt_uart_rx       
 CLMA_118_212/A3                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.612         Logic Levels: 2  
                                                                                   Logic: 1.008ns(62.531%), Route: 0.604ns(37.469%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J14                                                     0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.029       0.029         uart_rx          
 IOBR_152_209/DIN                  td                    0.916       0.945 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.945         uart_rx_ibuf/ntD 
 IOL_151_209/RX_DATA_DD            td                    0.092       1.037 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.582       1.619         nt_uart_rx       
 CLMA_126_208/M2                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/opit_0_inv/D

 Data arrival time                                                   1.619         Logic Levels: 2  
                                                                                   Logic: 1.008ns(62.261%), Route: 0.611ns(37.739%)
====================================================================================================

{top_video_zone_display|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_126_201/CLK        u_top_uart_cmd_resolve/u_m_bps/o_bps_done/opit_0_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_126_201/CLK        u_top_uart_cmd_resolve/u_m_bps/o_bps_done/opit_0_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_134_201/CLK        u_top_uart_cmd_resolve/u_m_decoder/byte1[1][3]/opit_0/CLK
====================================================================================================

{top_video_zone_display|pclk_mod_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_134_209/CLK        u_video_pixel_counter/de_d/opit_0_inv/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_134_209/CLK        u_video_pixel_counter/de_d/opit_0_inv/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_142_209/CLK        u_video_zone_judge/vid_pData_zoned[10]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 335.918     336.538         0.620           High Pulse Width  CLMS_142_253/CLK        rgb2dvi/encb/c0_reg/opit_0/CLK
 335.918     336.538         0.620           Low Pulse Width   CLMS_142_253/CLK        rgb2dvi/encb/c0_reg/opit_0/CLK
 335.918     336.538         0.620           High Pulse Width  CLMS_134_213/CLK        rgb2dvi/encb/de_q/opit_0/CLK
====================================================================================================

{top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 65.790      67.307          1.517           High Pulse Width  IOL_151_298/CLK_SYS     rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 65.790      67.307          1.517           High Pulse Width  IOL_151_350/CLK_SYS     rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 65.790      67.307          1.517           High Pulse Width  IOL_151_338/CLK_SYS     rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/opit_0_inv_A2Q21/Cin
Path Group  : top_video_zone_display|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.899
  Launch Clock Delay      :  3.360
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.379       3.360         ntclkbufg_3      
 CLMA_118_192/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/CLK

 CLMA_118_192/Q0                   tco                   0.200       3.560 r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/Q
                                   net (fanout=2)        0.629       4.189         u_top_uart_cmd_resolve/u_m_decoder/cmd_len [3]
 CLMA_118_200/COUT                 td                    0.250       4.439 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.439         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [4]
                                                         0.052       4.491 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/gateop_A2/Cout
                                                         0.000       4.491         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [6]
 CLMA_118_204/Y3                   td                    0.292       4.783 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_7/gateop_A2/Y1
                                   net (fanout=12)       0.559       5.342         u_top_uart_cmd_resolve/u_m_decoder/N270 [7]
                                                         0.256       5.598 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/gateop_A2/Cout
                                                         0.000       5.598         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10]
 CLMA_114_192/COUT                 td                    0.080       5.678 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.678         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14]
                                                         0.052       5.730 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/gateop_A2/Cout
                                                         0.000       5.730         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18]
 CLMA_114_196/COUT                 td                    0.080       5.810 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.810         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22]
                                                         0.052       5.862 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/gateop_A2/Cout
                                                         0.000       5.862         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26]
 CLMA_114_200/Y3                   td                    0.260       6.122 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/gateop_A2/Y1
                                   net (fanout=34)       0.609       6.731         _N9              
                                                         0.212       6.943 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.943         u_top_uart_cmd_resolve/u_m_decoder/_N314
 CLMS_114_181/COUT                 td                    0.080       7.023 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.023         u_top_uart_cmd_resolve/u_m_decoder/_N316
                                                         0.055       7.078 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.078         u_top_uart_cmd_resolve/u_m_decoder/_N318
 CLMS_114_189/COUT                 td                    0.080       7.158 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.158         u_top_uart_cmd_resolve/u_m_decoder/_N320
                                                         0.055       7.213 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.213         u_top_uart_cmd_resolve/u_m_decoder/_N322
 CLMS_114_193/COUT                 td                    0.080       7.293 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.293         u_top_uart_cmd_resolve/u_m_decoder/_N324
                                                         0.055       7.348 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.348         u_top_uart_cmd_resolve/u_m_decoder/_N326
 CLMS_114_197/COUT                 td                    0.080       7.428 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.428         u_top_uart_cmd_resolve/u_m_decoder/_N328
                                                         0.055       7.483 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.483         u_top_uart_cmd_resolve/u_m_decoder/_N330
 CLMS_114_201/COUT                 td                    0.080       7.563 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.563         u_top_uart_cmd_resolve/u_m_decoder/_N332
                                                         0.055       7.618 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.618         u_top_uart_cmd_resolve/u_m_decoder/_N334
 CLMS_114_205/COUT                 td                    0.080       7.698 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.698         u_top_uart_cmd_resolve/u_m_decoder/_N336
                                                         0.055       7.753 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.753         u_top_uart_cmd_resolve/u_m_decoder/_N338
 CLMS_114_209/COUT                 td                    0.080       7.833 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.833         u_top_uart_cmd_resolve/u_m_decoder/_N340
                                                         0.055       7.888 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.888         u_top_uart_cmd_resolve/u_m_decoder/_N342
                                                                           f       u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.888         Logic Levels: 12 
                                                                                   Logic: 2.731ns(60.314%), Route: 1.797ns(39.686%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.734    1000.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038    1000.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840    1001.705         _N11             
 USCM_74_105/CLK_USCM              td                    0.000    1001.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.194    1002.899         ntclkbufg_3      
 CLMS_114_213/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/cnt[31]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.446    1003.345                          
 clock uncertainty                                      -0.050    1003.295                          

 Setup time                                             -0.105    1003.190                          

 Data required time                                               1003.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.190                          
 Data arrival time                                                   7.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.302                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/Cin
Path Group  : top_video_zone_display|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.899
  Launch Clock Delay      :  3.360
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.379       3.360         ntclkbufg_3      
 CLMA_118_192/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/CLK

 CLMA_118_192/Q0                   tco                   0.200       3.560 r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/Q
                                   net (fanout=2)        0.629       4.189         u_top_uart_cmd_resolve/u_m_decoder/cmd_len [3]
 CLMA_118_200/COUT                 td                    0.250       4.439 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.439         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [4]
                                                         0.052       4.491 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/gateop_A2/Cout
                                                         0.000       4.491         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [6]
 CLMA_118_204/Y3                   td                    0.292       4.783 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_7/gateop_A2/Y1
                                   net (fanout=12)       0.559       5.342         u_top_uart_cmd_resolve/u_m_decoder/N270 [7]
                                                         0.256       5.598 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/gateop_A2/Cout
                                                         0.000       5.598         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10]
 CLMA_114_192/COUT                 td                    0.080       5.678 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.678         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14]
                                                         0.052       5.730 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/gateop_A2/Cout
                                                         0.000       5.730         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18]
 CLMA_114_196/COUT                 td                    0.080       5.810 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.810         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22]
                                                         0.052       5.862 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/gateop_A2/Cout
                                                         0.000       5.862         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26]
 CLMA_114_200/Y3                   td                    0.260       6.122 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/gateop_A2/Y1
                                   net (fanout=34)       0.609       6.731         _N9              
                                                         0.212       6.943 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.943         u_top_uart_cmd_resolve/u_m_decoder/_N314
 CLMS_114_181/COUT                 td                    0.080       7.023 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.023         u_top_uart_cmd_resolve/u_m_decoder/_N316
                                                         0.055       7.078 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.078         u_top_uart_cmd_resolve/u_m_decoder/_N318
 CLMS_114_189/COUT                 td                    0.080       7.158 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.158         u_top_uart_cmd_resolve/u_m_decoder/_N320
                                                         0.055       7.213 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.213         u_top_uart_cmd_resolve/u_m_decoder/_N322
 CLMS_114_193/COUT                 td                    0.080       7.293 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.293         u_top_uart_cmd_resolve/u_m_decoder/_N324
                                                         0.055       7.348 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.348         u_top_uart_cmd_resolve/u_m_decoder/_N326
 CLMS_114_197/COUT                 td                    0.080       7.428 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.428         u_top_uart_cmd_resolve/u_m_decoder/_N328
                                                         0.055       7.483 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.483         u_top_uart_cmd_resolve/u_m_decoder/_N330
 CLMS_114_201/COUT                 td                    0.080       7.563 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.563         u_top_uart_cmd_resolve/u_m_decoder/_N332
                                                         0.055       7.618 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.618         u_top_uart_cmd_resolve/u_m_decoder/_N334
 CLMS_114_205/COUT                 td                    0.080       7.698 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.698         u_top_uart_cmd_resolve/u_m_decoder/_N336
                                                         0.055       7.753 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.753         u_top_uart_cmd_resolve/u_m_decoder/_N338
 CLMS_114_209/COUT                 td                    0.080       7.833 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.833         u_top_uart_cmd_resolve/u_m_decoder/_N340
 CLMS_114_213/CIN                                                          f       u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.833         Logic Levels: 12 
                                                                                   Logic: 2.676ns(59.826%), Route: 1.797ns(40.174%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.734    1000.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038    1000.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840    1001.705         _N11             
 USCM_74_105/CLK_USCM              td                    0.000    1001.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.194    1002.899         ntclkbufg_3      
 CLMS_114_213/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/cnt[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.446    1003.345                          
 clock uncertainty                                      -0.050    1003.295                          

 Setup time                                             -0.105    1003.190                          

 Data required time                                               1003.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.190                          
 Data arrival time                                                   7.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.357                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cin
Path Group  : top_video_zone_display|clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.895
  Launch Clock Delay      :  3.360
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.379       3.360         ntclkbufg_3      
 CLMA_118_192/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/CLK

 CLMA_118_192/Q0                   tco                   0.200       3.560 r       u_top_uart_cmd_resolve/u_m_decoder/r_cmdlen[3]/opit_0_inv/Q
                                   net (fanout=2)        0.629       4.189         u_top_uart_cmd_resolve/u_m_decoder/cmd_len [3]
 CLMA_118_200/COUT                 td                    0.250       4.439 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.439         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [4]
                                                         0.052       4.491 f       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_5/gateop_A2/Cout
                                                         0.000       4.491         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N140.co [6]
 CLMA_118_204/Y3                   td                    0.292       4.783 r       u_top_uart_cmd_resolve/u_m_decoder/N140.fsub_7/gateop_A2/Y1
                                   net (fanout=12)       0.559       5.342         u_top_uart_cmd_resolve/u_m_decoder/N270 [7]
                                                         0.256       5.598 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_4/gateop_A2/Cout
                                                         0.000       5.598         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [10]
 CLMA_114_192/COUT                 td                    0.080       5.678 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_6/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.678         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [14]
                                                         0.052       5.730 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_8/gateop_A2/Cout
                                                         0.000       5.730         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [18]
 CLMA_114_196/COUT                 td                    0.080       5.810 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_10/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.810         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [22]
                                                         0.052       5.862 f       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_12/gateop_A2/Cout
                                                         0.000       5.862         u_top_uart_cmd_resolve/u_m_decoder/u_top_uart_cmd_resolve/u_m_decoder/N141.co [26]
 CLMA_114_200/Y3                   td                    0.260       6.122 r       u_top_uart_cmd_resolve/u_m_decoder/N141.eq_14/gateop_A2/Y1
                                   net (fanout=34)       0.609       6.731         _N9              
                                                         0.212       6.943 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.943         u_top_uart_cmd_resolve/u_m_decoder/_N314
 CLMS_114_181/COUT                 td                    0.080       7.023 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.023         u_top_uart_cmd_resolve/u_m_decoder/_N316
                                                         0.055       7.078 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.078         u_top_uart_cmd_resolve/u_m_decoder/_N318
 CLMS_114_189/COUT                 td                    0.080       7.158 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.158         u_top_uart_cmd_resolve/u_m_decoder/_N320
                                                         0.055       7.213 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.213         u_top_uart_cmd_resolve/u_m_decoder/_N322
 CLMS_114_193/COUT                 td                    0.080       7.293 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.293         u_top_uart_cmd_resolve/u_m_decoder/_N324
                                                         0.055       7.348 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.348         u_top_uart_cmd_resolve/u_m_decoder/_N326
 CLMS_114_197/COUT                 td                    0.080       7.428 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.428         u_top_uart_cmd_resolve/u_m_decoder/_N328
                                                         0.055       7.483 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.483         u_top_uart_cmd_resolve/u_m_decoder/_N330
 CLMS_114_201/COUT                 td                    0.080       7.563 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.563         u_top_uart_cmd_resolve/u_m_decoder/_N332
                                                         0.055       7.618 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.618         u_top_uart_cmd_resolve/u_m_decoder/_N334
 CLMS_114_205/COUT                 td                    0.080       7.698 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.698         u_top_uart_cmd_resolve/u_m_decoder/_N336
                                                         0.055       7.753 f       u_top_uart_cmd_resolve/u_m_decoder/cnt[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.753         u_top_uart_cmd_resolve/u_m_decoder/_N338
                                                                           f       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.753         Logic Levels: 11 
                                                                                   Logic: 2.596ns(59.094%), Route: 1.797ns(40.906%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                      1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.734    1000.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038    1000.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840    1001.705         _N11             
 USCM_74_105/CLK_USCM              td                    0.000    1001.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.190    1002.895         ntclkbufg_3      
 CLMS_114_209/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/cnt[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.446    1003.341                          
 clock uncertainty                                      -0.050    1003.291                          

 Setup time                                             -0.105    1003.186                          

 Data required time                                               1003.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.186                          
 Data arrival time                                                   7.753                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.433                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/opit_0_inv/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[1]/opit_0_inv/D
Path Group  : top_video_zone_display|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.384
  Launch Clock Delay      :  2.898
  Clock Pessimism Removal :  -0.486
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.193       2.898         ntclkbufg_3      
 CLMA_126_208/CLK                                                          r       u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/opit_0_inv/CLK

 CLMA_126_208/Q1                   tco                   0.186       3.084 r       u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/opit_0_inv/Q
                                   net (fanout=2)        0.133       3.217         u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx [0]
 CLMA_126_208/M1                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[1]/opit_0_inv/D

 Data arrival time                                                   3.217         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.307%), Route: 0.133ns(41.693%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.403       3.384         ntclkbufg_3      
 CLMA_126_208/CLK                                                          r       u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[1]/opit_0_inv/CLK
 clock pessimism                                        -0.486       2.898                          
 clock uncertainty                                       0.000       2.898                          

 Hold time                                              -0.002       2.896                          

 Data required time                                                  2.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.896                          
 Data arrival time                                                   3.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/L0
Path Group  : top_video_zone_display|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.382
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.458
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.182       2.887         ntclkbufg_3      
 CLMA_118_205/CLK                                                          r       u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_118_205/Q0                   tco                   0.185       3.072 f       u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.109       3.181         u_top_uart_cmd_resolve/u_m_s2p/r_bit_cnt [2]
 CLMA_118_212/A0                                                           f       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.181         Logic Levels: 0  
                                                                                   Logic: 0.185ns(62.925%), Route: 0.109ns(37.075%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.401       3.382         ntclkbufg_3      
 CLMA_118_212/CLK                                                          r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.458       2.924                          
 clock uncertainty                                       0.000       2.924                          

 Hold time                                              -0.065       2.859                          

 Data required time                                                  2.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.859                          
 Data arrival time                                                   3.181                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.322                          
====================================================================================================

====================================================================================================

Startpoint  : u_top_uart_cmd_resolve/u_m_decoder/state_c_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_top_uart_cmd_resolve/u_m_decoder/state_d[1]/opit_0_inv_L5Q_perm/L4
Path Group  : top_video_zone_display|clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.356
  Launch Clock Delay      :  2.870
  Clock Pessimism Removal :  -0.458
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.840       1.705         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       1.705 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.165       2.870         ntclkbufg_3      
 CLMA_118_188/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/state_c_3/opit_0_inv_L5Q_perm/CLK

 CLMA_118_188/Q1                   tco                   0.185       3.055 f       u_top_uart_cmd_resolve/u_m_decoder/state_c_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.130       3.185         u_top_uart_cmd_resolve/u_m_decoder/state_c_3
 CLMA_118_189/A4                                                           f       u_top_uart_cmd_resolve/u_m_decoder/state_d[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.185         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.984       1.981         _N11             
 USCM_74_105/CLK_USCM              td                    0.000       1.981 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=115)      1.375       3.356         ntclkbufg_3      
 CLMA_118_189/CLK                                                          r       u_top_uart_cmd_resolve/u_m_decoder/state_d[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.458       2.898                          
 clock uncertainty                                       0.000       2.898                          

 Hold time                                              -0.043       2.855                          

 Data required time                                                  2.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.855                          
 Data arrival time                                                   3.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_zone_judge/zone_x[3]/opit_0_inv/CLK
Endpoint    : u_video_zone_judge/vid_pData_zoned[5]/opit_0_inv_L5Q_perm/L1
Path Group  : top_video_zone_display|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.654
  Launch Clock Delay      :  3.049
  Clock Pessimism Removal :  0.403
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       1.652 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.397       3.049         ntclkbufg_1      
 CLMS_134_197/CLK                                                          r       u_video_zone_judge/zone_x[3]/opit_0_inv/CLK

 CLMS_134_197/Q0                   tco                   0.200       3.249 r       u_video_zone_judge/zone_x[3]/opit_0_inv/Q
                                   net (fanout=3)        0.554       3.803         u_video_zone_judge/zone_x [3]
 CLMA_134_208/COUT                 td                    0.331       4.134 r       u_video_zone_judge/N27_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.134         u_video_zone_judge/_N373
                                                         0.052       4.186 f       u_video_zone_judge/N27_5/gateop_A2/Cout
                                                         0.000       4.186         u_video_zone_judge/_N375
 CLMA_134_212/Y3                   td                    0.292       4.478 r       u_video_zone_judge/N27_7/gateop_A2/Y1
                                   net (fanout=1)        0.556       5.034         u_video_zone_judge/N27 [7]
 CLMA_138_201/COUT                 td                    0.331       5.365 r       u_video_zone_judge/N28.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.365         u_video_zone_judge/u_video_zone_judge/N28.co [6]
 CLMA_138_205/Y1                   td                    0.292       5.657 r       u_video_zone_judge/N28.lt_4/gateop_A2/Y1
                                   net (fanout=24)       0.700       6.357         u_video_zone_judge/N28
 CLMA_146_233/C1                                                           r       u_video_zone_judge/vid_pData_zoned[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.357         Logic Levels: 4  
                                                                                   Logic: 1.498ns(45.284%), Route: 1.810ns(54.716%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N10             
 USCM_74_106/CLK_USCM              td                    0.000    1001.419 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.235    1002.654         ntclkbufg_1      
 CLMA_146_233/CLK                                                          r       u_video_zone_judge/vid_pData_zoned[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.403    1003.057                          
 clock uncertainty                                      -0.050    1003.007                          

 Setup time                                             -0.144    1002.863                          

 Data required time                                               1002.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.863                          
 Data arrival time                                                   6.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.506                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_zone_judge/zone_y[0]/opit_0_inv/CLK
Endpoint    : u_video_zone_judge/vid_pData_zoned[16]/opit_0_inv_L5Q_perm/L1
Path Group  : top_video_zone_display|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.654
  Launch Clock Delay      :  3.058
  Clock Pessimism Removal :  0.403
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       1.652 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.406       3.058         ntclkbufg_1      
 CLMA_130_208/CLK                                                          r       u_video_zone_judge/zone_y[0]/opit_0_inv/CLK

 CLMA_130_208/Y2                   tco                   0.282       3.340 r       u_video_zone_judge/zone_y[0]/opit_0_inv/Q
                                   net (fanout=3)        0.565       3.905         u_video_zone_judge/zone_y [0]
                                                         0.256       4.161 r       u_video_zone_judge/N32_1/gateop_A2/Cout
                                                         0.000       4.161         u_video_zone_judge/_N383
 CLMA_130_192/COUT                 td                    0.080       4.241 r       u_video_zone_judge/N32_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.241         u_video_zone_judge/_N385
                                                         0.052       4.293 f       u_video_zone_judge/N32_5/gateop_A2/Cout
                                                         0.000       4.293         u_video_zone_judge/_N387
 CLMA_130_196/Y3                   td                    0.301       4.594 f       u_video_zone_judge/N32_7/gateop_A2/Y1
                                   net (fanout=1)        0.430       5.024         u_video_zone_judge/N32 [7]
 CLMA_134_196/COUT                 td                    0.331       5.355 r       u_video_zone_judge/N33.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.355         u_video_zone_judge/u_video_zone_judge/N33.co [6]
 CLMA_134_200/Y1                   td                    0.292       5.647 r       u_video_zone_judge/N33.lt_4/gateop_A2/Y1
                                   net (fanout=24)       0.717       6.364         u_video_zone_judge/N33
 CLMA_146_233/D1                                                           r       u_video_zone_judge/vid_pData_zoned[16]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.364         Logic Levels: 4  
                                                                                   Logic: 1.594ns(48.215%), Route: 1.712ns(51.785%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N10             
 USCM_74_106/CLK_USCM              td                    0.000    1001.419 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.235    1002.654         ntclkbufg_1      
 CLMA_146_233/CLK                                                          r       u_video_zone_judge/vid_pData_zoned[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.403    1003.057                          
 clock uncertainty                                      -0.050    1003.007                          

 Setup time                                             -0.137    1002.870                          

 Data required time                                               1002.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.870                          
 Data arrival time                                                   6.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.506                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_zone_judge/zone_y[0]/opit_0_inv/CLK
Endpoint    : u_video_zone_judge/vid_pData_zoned[19]/opit_0_inv_L5Q_perm/L1
Path Group  : top_video_zone_display|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.646
  Launch Clock Delay      :  3.058
  Clock Pessimism Removal :  0.403
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       1.652 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.406       3.058         ntclkbufg_1      
 CLMA_130_208/CLK                                                          r       u_video_zone_judge/zone_y[0]/opit_0_inv/CLK

 CLMA_130_208/Y2                   tco                   0.282       3.340 r       u_video_zone_judge/zone_y[0]/opit_0_inv/Q
                                   net (fanout=3)        0.565       3.905         u_video_zone_judge/zone_y [0]
                                                         0.256       4.161 r       u_video_zone_judge/N32_1/gateop_A2/Cout
                                                         0.000       4.161         u_video_zone_judge/_N383
 CLMA_130_192/COUT                 td                    0.080       4.241 r       u_video_zone_judge/N32_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.241         u_video_zone_judge/_N385
                                                         0.052       4.293 f       u_video_zone_judge/N32_5/gateop_A2/Cout
                                                         0.000       4.293         u_video_zone_judge/_N387
 CLMA_130_196/Y3                   td                    0.301       4.594 f       u_video_zone_judge/N32_7/gateop_A2/Y1
                                   net (fanout=1)        0.430       5.024         u_video_zone_judge/N32 [7]
 CLMA_134_196/COUT                 td                    0.331       5.355 r       u_video_zone_judge/N33.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.355         u_video_zone_judge/u_video_zone_judge/N33.co [6]
 CLMA_134_200/Y1                   td                    0.304       5.659 f       u_video_zone_judge/N33.lt_4/gateop_A2/Y1
                                   net (fanout=24)       0.689       6.348         u_video_zone_judge/N33
 CLMS_142_229/D1                                                           f       u_video_zone_judge/vid_pData_zoned[19]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.348         Logic Levels: 4  
                                                                                   Logic: 1.606ns(48.815%), Route: 1.684ns(51.185%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N10             
 USCM_74_106/CLK_USCM              td                    0.000    1001.419 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.227    1002.646         ntclkbufg_1      
 CLMS_142_229/CLK                                                          r       u_video_zone_judge/vid_pData_zoned[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.403    1003.049                          
 clock uncertainty                                      -0.050    1002.999                          

 Setup time                                             -0.138    1002.861                          

 Data required time                                               1002.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.861                          
 Data arrival time                                                   6.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_pixel_counter/line_cnt_temp[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_video_pixel_counter/line_cnt_temp[7]/opit_0_inv_A2Q21/I01
Path Group  : top_video_zone_display|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.067
  Launch Clock Delay      :  2.624
  Clock Pessimism Removal :  -0.443
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       1.419 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.205       2.624         ntclkbufg_1      
 CLMA_130_217/CLK                                                          r       u_video_pixel_counter/line_cnt_temp[7]/opit_0_inv_A2Q21/CLK

 CLMA_130_217/Q2                   tco                   0.185       2.809 f       u_video_pixel_counter/line_cnt_temp[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.129       2.938         pixel_y[6]       
 CLMA_130_217/C1                                                           f       u_video_pixel_counter/line_cnt_temp[7]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   2.938         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       1.652 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.415       3.067         ntclkbufg_1      
 CLMA_130_217/CLK                                                          r       u_video_pixel_counter/line_cnt_temp[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.443       2.624                          
 clock uncertainty                                       0.000       2.624                          

 Hold time                                              -0.089       2.535                          

 Data required time                                                  2.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.535                          
 Data arrival time                                                   2.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_pixel_counter/line_cnt_temp[9]/opit_0_inv_A2Q21/CLK
Endpoint    : u_video_pixel_counter/line_cnt_temp[9]/opit_0_inv_A2Q21/I01
Path Group  : top_video_zone_display|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.072
  Launch Clock Delay      :  2.628
  Clock Pessimism Removal :  -0.444
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       1.419 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.209       2.628         ntclkbufg_1      
 CLMA_130_221/CLK                                                          r       u_video_pixel_counter/line_cnt_temp[9]/opit_0_inv_A2Q21/CLK

 CLMA_130_221/Q0                   tco                   0.185       2.813 f       u_video_pixel_counter/line_cnt_temp[9]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.130       2.943         pixel_y[8]       
 CLMA_130_221/A1                                                           f       u_video_pixel_counter/line_cnt_temp[9]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   2.943         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       1.652 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.420       3.072         ntclkbufg_1      
 CLMA_130_221/CLK                                                          r       u_video_pixel_counter/line_cnt_temp[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.444       2.628                          
 clock uncertainty                                       0.000       2.628                          

 Hold time                                              -0.089       2.539                          

 Data required time                                                  2.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.539                          
 Data arrival time                                                   2.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_video_pixel_counter/line_cnt_temp[10]/opit_0_inv_AQ/CLK
Endpoint    : u_video_pixel_counter/line_cnt_temp[10]/opit_0_inv_AQ/I1
Path Group  : top_video_zone_display|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.072
  Launch Clock Delay      :  2.628
  Clock Pessimism Removal :  -0.444
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       1.419 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.209       2.628         ntclkbufg_1      
 CLMA_130_221/CLK                                                          r       u_video_pixel_counter/line_cnt_temp[10]/opit_0_inv_AQ/CLK

 CLMA_130_221/Q2                   tco                   0.185       2.813 f       u_video_pixel_counter/line_cnt_temp[10]/opit_0_inv_AQ/Q
                                   net (fanout=3)        0.130       2.943         pixel_y[10]      
 CLMA_130_221/C1                                                           f       u_video_pixel_counter/line_cnt_temp[10]/opit_0_inv_AQ/I1

 Data arrival time                                                   2.943         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N10             
 USCM_74_106/CLK_USCM              td                    0.000       1.652 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=81)       1.420       3.072         ntclkbufg_1      
 CLMA_130_221/CLK                                                          r       u_video_pixel_counter/line_cnt_temp[10]/opit_0_inv_AQ/CLK
 clock pessimism                                        -0.444       2.628                          
 clock uncertainty                                       0.000       2.628                          

 Hold time                                              -0.089       2.539                          

 Data required time                                                  2.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.539                          
 Data arrival time                                                   2.943                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.404                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/encr/cnt[4]/opit_0_inv_L5Q_perm/L3
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.195
  Launch Clock Delay      :  3.748
  Clock Pessimism Removal :  0.504
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N11             
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.315 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.433       3.748         ntclkbufg_2      
 CLMA_138_289/CLK                                                          r       rgb2dvi/encr/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_138_289/Q3                   tco                   0.200       3.948 r       rgb2dvi/encr/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.536       4.484         rgb2dvi/encr/n1q_m [1]
 CLMS_134_277/Y1                   td                    0.402       4.886 r       rgb2dvi/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.440       5.326         _N6              
 CLMA_126_276/Y0                   td                    0.133       5.459 f       rgb2dvi/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.309       5.768         rgb2dvi/encr/decision2
 CLMA_130_277/Y0                   td                    0.125       5.893 r       rgb2dvi/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.491       6.384         rgb2dvi/encr/nb9 [1]
                                                         0.297       6.681 r       rgb2dvi/encr/N243_8_1/gateop_A2/Cout
                                                         0.000       6.681         rgb2dvi/encr/_N464
 CLMA_118_273/Y3                   td                    0.292       6.973 r       rgb2dvi/encr/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.381       7.354         rgb2dvi/encr/nb6 [3]
 CLMA_126_280/COUT                 td                    0.331       7.685 r       rgb2dvi/encr/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.685         rgb2dvi/encr/rgb2dvi/encr/N243_5.co [4]
 CLMA_126_284/Y0                   td                    0.151       7.836 r       rgb2dvi/encr/N243_5.fsub_5/gateop_perm/Y
                                   net (fanout=1)        0.385       8.221         rgb2dvi/encr/nb5 [4]
 CLMA_118_281/A3                                                           r       rgb2dvi/encr/cnt[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   8.221         Logic Levels: 6  
                                                                                   Logic: 1.931ns(43.170%), Route: 2.542ns(56.830%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       673.076     673.076 r                        
 B5                                                      0.000     673.076 r       clk (port)       
                                   net (fanout=1)        0.093     673.169         clk              
 IOBD_0_298/DIN                    td                    0.734     673.903 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     673.903         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038     673.941 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     674.190         _N11             
 PLL_82_319/CLK_OUT1               td                    0.319     674.509 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551     675.060         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000     675.060 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.211     676.271         ntclkbufg_2      
 CLMA_118_281/CLK                                                          r       rgb2dvi/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.504     676.775                          
 clock uncertainty                                      -0.150     676.625                          

 Setup time                                             -0.212     676.413                          

 Data required time                                                676.413                          
----------------------------------------------------------------------------------------------------
 Data required time                                                676.413                          
 Data arrival time                                                   8.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       668.192                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encg/n0q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/encg/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.180
  Launch Clock Delay      :  3.738
  Clock Pessimism Removal :  0.504
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N11             
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.315 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.423       3.738         ntclkbufg_2      
 CLMA_142_300/CLK                                                          r       rgb2dvi/encg/n0q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_142_300/Q3                   tco                   0.200       3.938 r       rgb2dvi/encg/n0q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.574       4.512         rgb2dvi/encg/n0q_m [1]
 CLMA_138_288/Y1                   td                    0.400       4.912 r       rgb2dvi/encg/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.233       5.145         _N3              
 CLMA_130_288/Y1                   td                    0.212       5.357 r       rgb2dvi/encg/N95/gateop_perm/Z
                                   net (fanout=12)       0.355       5.712         rgb2dvi/encg/decision2
 CLMA_134_288/Y0                   td                    0.125       5.837 r       rgb2dvi/encg/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.454       6.291         rgb2dvi/encg/nb9 [1]
                                                         0.297       6.588 r       rgb2dvi/encg/N243_8_1/gateop_A2/Cout
                                                         0.000       6.588         rgb2dvi/encg/_N439
 CLMA_130_296/Y3                   td                    0.292       6.880 r       rgb2dvi/encg/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.525       7.405         rgb2dvi/encg/nb6 [3]
 CLMA_130_293/COUT                 td                    0.331       7.736 r       rgb2dvi/encg/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.736         rgb2dvi/encg/rgb2dvi/encg/N243_5.co [4]
 CLMA_130_297/Y0                   td                    0.151       7.887 r       rgb2dvi/encg/N243_5.fsub_5/gateop/Y
                                   net (fanout=1)        0.342       8.229         rgb2dvi/encg/nb5 [4]
 CLMA_126_300/B4                                                           r       rgb2dvi/encg/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.229         Logic Levels: 6  
                                                                                   Logic: 2.008ns(44.712%), Route: 2.483ns(55.288%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       673.076     673.076 r                        
 B5                                                      0.000     673.076 r       clk (port)       
                                   net (fanout=1)        0.093     673.169         clk              
 IOBD_0_298/DIN                    td                    0.734     673.903 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     673.903         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038     673.941 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     674.190         _N11             
 PLL_82_319/CLK_OUT1               td                    0.319     674.509 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551     675.060         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000     675.060 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.196     676.256         ntclkbufg_2      
 CLMA_126_300/CLK                                                          r       rgb2dvi/encg/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.504     676.760                          
 clock uncertainty                                      -0.150     676.610                          

 Setup time                                             -0.070     676.540                          

 Data required time                                                676.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                676.540                          
 Data arrival time                                                   8.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       668.311                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/encr/cnt[3]/opit_0_inv_L5Q_perm/L3
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.200
  Launch Clock Delay      :  3.748
  Clock Pessimism Removal :  0.504
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N11             
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.315 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.433       3.748         ntclkbufg_2      
 CLMA_138_289/CLK                                                          r       rgb2dvi/encr/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_138_289/Q3                   tco                   0.200       3.948 r       rgb2dvi/encr/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.536       4.484         rgb2dvi/encr/n1q_m [1]
 CLMS_134_277/Y1                   td                    0.402       4.886 r       rgb2dvi/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.440       5.326         _N6              
 CLMA_126_276/Y0                   td                    0.133       5.459 f       rgb2dvi/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.309       5.768         rgb2dvi/encr/decision2
 CLMA_130_277/Y0                   td                    0.125       5.893 r       rgb2dvi/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.491       6.384         rgb2dvi/encr/nb9 [1]
                                                         0.297       6.681 r       rgb2dvi/encr/N243_8_1/gateop_A2/Cout
                                                         0.000       6.681         rgb2dvi/encr/_N464
 CLMA_118_273/Y2                   td                    0.151       6.832 r       rgb2dvi/encr/N243_8_3/gateop_A2/Y0
                                   net (fanout=2)        0.378       7.210         rgb2dvi/encr/nb6 [2]
 CLMA_126_280/Y3                   td                    0.438       7.648 r       rgb2dvi/encr/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.385       8.033         rgb2dvi/encr/nb5 [3]
 CLMA_118_277/C3                                                           r       rgb2dvi/encr/cnt[3]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   8.033         Logic Levels: 5  
                                                                                   Logic: 1.746ns(40.747%), Route: 2.539ns(59.253%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       673.076     673.076 r                        
 B5                                                      0.000     673.076 r       clk (port)       
                                   net (fanout=1)        0.093     673.169         clk              
 IOBD_0_298/DIN                    td                    0.734     673.903 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     673.903         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038     673.941 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     674.190         _N11             
 PLL_82_319/CLK_OUT1               td                    0.319     674.509 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551     675.060         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000     675.060 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.216     676.276         ntclkbufg_2      
 CLMA_118_277/CLK                                                          r       rgb2dvi/encr/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.504     676.780                          
 clock uncertainty                                      -0.150     676.630                          

 Setup time                                             -0.213     676.417                          

 Data required time                                                676.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                676.417                          
 Data arrival time                                                   8.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       668.384                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/de_q/opit_0/CLK
Endpoint    : rgb2dvi/encb/de_reg/opit_0/D
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.729
  Launch Clock Delay      :  3.188
  Clock Pessimism Removal :  -0.541
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N11             
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       1.984         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       1.984 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.204       3.188         ntclkbufg_2      
 CLMS_134_213/CLK                                                          r       rgb2dvi/encb/de_q/opit_0/CLK

 CLMS_134_213/Q0                   tco                   0.186       3.374 r       rgb2dvi/encb/de_q/opit_0/Q
                                   net (fanout=1)        0.132       3.506         rgb2dvi/encb/de_q
 CLMS_134_213/M2                                                           r       rgb2dvi/encb/de_reg/opit_0/D

 Data arrival time                                                   3.506         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.491%), Route: 0.132ns(41.509%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N11             
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.315 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.414       3.729         ntclkbufg_2      
 CLMS_134_213/CLK                                                          r       rgb2dvi/encb/de_reg/opit_0/CLK
 clock pessimism                                        -0.541       3.188                          
 clock uncertainty                                       0.000       3.188                          

 Hold time                                              -0.002       3.186                          

 Data required time                                                  3.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.186                          
 Data arrival time                                                   3.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.320                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encg/n1d[1]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/encg/q_m_reg[8]/opit_0_L5Q_perm/L4
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.778
  Launch Clock Delay      :  3.232
  Clock Pessimism Removal :  -0.545
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N11             
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       1.984         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       1.984 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.248       3.232         ntclkbufg_2      
 CLMA_142_264/CLK                                                          r       rgb2dvi/encg/n1d[1]/opit_0_L5Q_perm/CLK

 CLMA_142_264/Q2                   tco                   0.185       3.417 f       rgb2dvi/encg/n1d[1]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.129       3.546         rgb2dvi/encg/n1d [1]
 CLMA_142_264/B4                                                           f       rgb2dvi/encg/q_m_reg[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.546         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N11             
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.315 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.463       3.778         ntclkbufg_2      
 CLMA_142_264/CLK                                                          r       rgb2dvi/encg/q_m_reg[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.545       3.233                          
 clock uncertainty                                       0.000       3.233                          

 Hold time                                              -0.045       3.188                          

 Data required time                                                  3.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.188                          
 Data arrival time                                                   3.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/n1d[0]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/encr/q_m_reg[8]/opit_0_L5Q_perm/L4
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.183  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.767
  Launch Clock Delay      :  3.253
  Clock Pessimism Removal :  -0.331
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N11             
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       1.984         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       1.984 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.269       3.253         ntclkbufg_2      
 CLMA_146_248/CLK                                                          r       rgb2dvi/encr/n1d[0]/opit_0_L5Q_perm/CLK

 CLMA_146_248/Q2                   tco                   0.185       3.438 f       rgb2dvi/encr/n1d[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.328       3.766         rgb2dvi/encr/n1d [0]
 CLMA_142_240/B4                                                           f       rgb2dvi/encr/q_m_reg[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.766         Logic Levels: 0  
                                                                                   Logic: 0.185ns(36.062%), Route: 0.328ns(63.938%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N11             
 PLL_82_319/CLK_OUT1               td                    0.374       1.669 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646       2.315         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       2.315 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.452       3.767         ntclkbufg_2      
 CLMA_142_240/CLK                                                          r       rgb2dvi/encr/q_m_reg[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.331       3.436                          
 clock uncertainty                                       0.000       3.436                          

 Hold time                                              -0.045       3.391                          

 Data required time                                                  3.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.391                          
 Data arrival time                                                   3.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[0]
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  3.735
  Clock Pessimism Removal :  0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N11             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.422       3.735         ntclkbufg_0      
 CLMA_146_313/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/CLK

 CLMA_146_313/Q0                   tco                   0.200       3.935 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[0]/opit_0/Q
                                   net (fanout=2)        0.467       4.402         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h [0]
 CLMA_146_297/Y0                   td                    0.125       4.527 r       rgb2dvi/serdes_4b_10to1_m0/N60/gateop/Z
                                   net (fanout=1)        0.337       4.864         rgb2dvi/serdes_4b_10to1_m0/N60
 IOL_151_297/TX_DATA[0]                                                    r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[0]

 Data arrival time                                                   4.864         Logic Levels: 1  
                                                                                   Logic: 0.325ns(28.787%), Route: 0.804ns(71.213%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       134.615     134.615 r                        
 B5                                                      0.000     134.615 r       clk (port)       
                                   net (fanout=1)        0.093     134.708         clk              
 IOBD_0_298/DIN                    td                    0.734     135.442 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.442         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038     135.480 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     135.729         _N11             
 PLL_82_319/CLK_OUT0               td                    0.318     136.047 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551     136.598         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000     136.598 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.220     137.818         ntclkbufg_0      
 IOL_151_297/CLK_SYS                                                       r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/SYSCLK
 clock pessimism                                         0.503     138.321                          
 clock uncertainty                                      -0.150     138.171                          

 Setup time                                             -0.079     138.092                          

 Data required time                                                138.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                138.092                          
 Data arrival time                                                   4.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       133.228                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[1]
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.203
  Launch Clock Delay      :  3.735
  Clock Pessimism Removal :  0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N11             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.422       3.735         ntclkbufg_0      
 CLMA_146_305/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/CLK

 CLMA_146_305/Q0                   tco                   0.200       3.935 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[0]/opit_0/Q
                                   net (fanout=2)        0.349       4.284         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l [0]
 CLMA_146_297/Y1                   td                    0.212       4.496 r       rgb2dvi/serdes_4b_10to1_m0/N59/gateop_perm/Z
                                   net (fanout=1)        0.337       4.833         rgb2dvi/serdes_4b_10to1_m0/N59
 IOL_151_297/TX_DATA[1]                                                    r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/D[1]

 Data arrival time                                                   4.833         Logic Levels: 1  
                                                                                   Logic: 0.412ns(37.523%), Route: 0.686ns(62.477%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       134.615     134.615 r                        
 B5                                                      0.000     134.615 r       clk (port)       
                                   net (fanout=1)        0.093     134.708         clk              
 IOBD_0_298/DIN                    td                    0.734     135.442 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.442         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038     135.480 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     135.729         _N11             
 PLL_82_319/CLK_OUT0               td                    0.318     136.047 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551     136.598         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000     136.598 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.220     137.818         ntclkbufg_0      
 IOL_151_297/CLK_SYS                                                       r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft4/opit_1_IOL/SYSCLK
 clock pessimism                                         0.503     138.321                          
 clock uncertainty                                      -0.150     138.171                          

 Setup time                                             -0.079     138.092                          

 Data required time                                                138.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                138.092                          
 Data arrival time                                                   4.833                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       133.259                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.220
  Launch Clock Delay      :  3.752
  Clock Pessimism Removal :  0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N11             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.439       3.752         ntclkbufg_0      
 CLMA_146_328/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/CLK

 CLMA_146_328/Q2                   tco                   0.200       3.952 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.231       4.183         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l [0]
 CLMA_146_329/Y1                   td                    0.212       4.395 r       rgb2dvi/serdes_4b_10to1_m0/N77/gateop_perm/Z
                                   net (fanout=1)        0.325       4.720         rgb2dvi/serdes_4b_10to1_m0/N77
 IOL_151_337/TX_DATA[1]                                                    r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/D[1]

 Data arrival time                                                   4.720         Logic Levels: 1  
                                                                                   Logic: 0.412ns(42.562%), Route: 0.556ns(57.438%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       134.615     134.615 r                        
 B5                                                      0.000     134.615 r       clk (port)       
                                   net (fanout=1)        0.093     134.708         clk              
 IOBD_0_298/DIN                    td                    0.734     135.442 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     135.442         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038     135.480 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249     135.729         _N11             
 PLL_82_319/CLK_OUT0               td                    0.318     136.047 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551     136.598         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000     136.598 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.237     137.835         ntclkbufg_0      
 IOL_151_337/CLK_SYS                                                       r       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
 clock pessimism                                         0.503     138.338                          
 clock uncertainty                                      -0.150     138.188                          

 Setup time                                             -0.079     138.109                          

 Data required time                                                138.109                          
----------------------------------------------------------------------------------------------------
 Data required time                                                138.109                          
 Data arrival time                                                   4.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       133.389                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.744
  Launch Clock Delay      :  3.196
  Clock Pessimism Removal :  -0.503
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N11             
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551       1.983         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       1.983 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.213       3.196         ntclkbufg_0      
 CLMS_142_297/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/CLK

 CLMS_142_297/Q0                   tco                   0.186       3.382 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[2]/opit_0/Q
                                   net (fanout=1)        0.142       3.524         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h [2]
 CLMA_146_297/M0                                                           r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/D

 Data arrival time                                                   3.524         Logic Levels: 0  
                                                                                   Logic: 0.186ns(56.707%), Route: 0.142ns(43.293%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N11             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.431       3.744         ntclkbufg_0      
 CLMA_146_297/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3h[1]/opit_0/CLK
 clock pessimism                                        -0.503       3.241                          
 clock uncertainty                                       0.000       3.241                          

 Hold time                                              -0.002       3.239                          

 Data required time                                                  3.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.239                          
 Data arrival time                                                   3.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.744
  Launch Clock Delay      :  3.200
  Clock Pessimism Removal :  -0.543
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N11             
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551       1.983         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       1.983 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.217       3.200         ntclkbufg_0      
 CLMA_146_297/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK

 CLMA_146_297/Q1                   tco                   0.186       3.386 r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/Q
                                   net (fanout=1)        0.130       3.516         rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l [2]
 CLMA_146_297/M1                                                           r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D

 Data arrival time                                                   3.516         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.861%), Route: 0.130ns(41.139%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N11             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.431       3.744         ntclkbufg_0      
 CLMA_146_297/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/CLK
 clock pessimism                                        -0.543       3.201                          
 clock uncertainty                                       0.000       3.201                          

 Hold time                                              -0.002       3.199                          

 Data required time                                                  3.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.199                          
 Data arrival time                                                   3.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.735
  Launch Clock Delay      :  3.191
  Clock Pessimism Removal :  -0.543
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N11             
 PLL_82_319/CLK_OUT0               td                    0.318       1.432 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551       1.983         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       1.983 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.208       3.191         ntclkbufg_0      
 CLMA_146_305/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/CLK

 CLMA_146_305/Q1                   tco                   0.185       3.376 f       rgb2dvi/serdes_4b_10to1_m0/TMDS_mod5[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.129       3.505         rgb2dvi/serdes_4b_10to1_m0/TMDS_mod5 [0]
 CLMA_146_305/C4                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.505         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N11             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.422       3.735         ntclkbufg_0      
 CLMA_146_305/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_mod5[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.543       3.192                          
 clock uncertainty                                       0.000       3.192                          

 Hold time                                              -0.044       3.148                          

 Data required time                                                  3.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.148                          
 Data arrival time                                                   3.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/L3
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.195
  Launch Clock Delay      :  3.741
  Clock Pessimism Removal :  0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1346.152    1346.152 r                        
 B5                                                      0.000    1346.152 r       clk (port)       
                                   net (fanout=1)        0.093    1346.245         clk              
 IOBD_0_298/DIN                    td                    0.859    1347.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1347.104         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045    1347.149 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298    1347.447         _N11             
 PLL_82_319/CLK_OUT1               td                    0.374    1347.821 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646    1348.467         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000    1348.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.426    1349.893         ntclkbufg_2      
 CLMA_146_301/CLK                                                          r       rgb2dvi/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_146_301/Q1                   tco                   0.198    1350.091 f       rgb2dvi/encb/dout[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.402    1351.493         rgb2dvi/blue [3] 
 CLMA_146_300/B3                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                1351.493         Logic Levels: 0  
                                                                                   Logic: 0.198ns(12.375%), Route: 1.402ns(87.625%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1480.765    1480.765 r                        
 B5                                                      0.000    1480.765 r       clk (port)       
                                   net (fanout=1)        0.093    1480.858         clk              
 IOBD_0_298/DIN                    td                    0.734    1481.592 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1481.592         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038    1481.630 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249    1481.879         _N11             
 PLL_82_319/CLK_OUT0               td                    0.318    1482.197 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551    1482.748         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000    1482.748 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.212    1483.960         ntclkbufg_0      
 CLMA_146_300/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.181    1484.141                          
 clock uncertainty                                      -0.150    1483.991                          

 Setup time                                             -0.193    1483.798                          

 Data required time                                               1483.798                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1483.798                          
 Data arrival time                                                1351.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       132.305                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/L2
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.208
  Launch Clock Delay      :  3.754
  Clock Pessimism Removal :  0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1346.152    1346.152 r                        
 B5                                                      0.000    1346.152 r       clk (port)       
                                   net (fanout=1)        0.093    1346.245         clk              
 IOBD_0_298/DIN                    td                    0.859    1347.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1347.104         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045    1347.149 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298    1347.447         _N11             
 PLL_82_319/CLK_OUT1               td                    0.374    1347.821 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646    1348.467         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000    1348.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.439    1349.906         ntclkbufg_2      
 CLMA_146_289/CLK                                                          r       rgb2dvi/encb/dout[4]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_146_289/Q1                   tco                   0.198    1350.104 f       rgb2dvi/encb/dout[4]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.380    1351.484         rgb2dvi/blue [4] 
 CLMA_146_288/B2                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/L2

 Data arrival time                                                1351.484         Logic Levels: 0  
                                                                                   Logic: 0.198ns(12.548%), Route: 1.380ns(87.452%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1480.765    1480.765 r                        
 B5                                                      0.000    1480.765 r       clk (port)       
                                   net (fanout=1)        0.093    1480.858         clk              
 IOBD_0_298/DIN                    td                    0.734    1481.592 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1481.592         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038    1481.630 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249    1481.879         _N11             
 PLL_82_319/CLK_OUT0               td                    0.318    1482.197 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551    1482.748         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000    1482.748 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.225    1483.973         ntclkbufg_0      
 CLMA_146_288/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.181    1484.154                          
 clock uncertainty                                      -0.150    1484.004                          

 Setup time                                             -0.207    1483.797                          

 Data required time                                               1483.797                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1483.797                          
 Data arrival time                                                1351.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       132.313                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/dout[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q/L4
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.188
  Launch Clock Delay      :  3.735
  Clock Pessimism Removal :  0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      1346.152    1346.152 r                        
 B5                                                      0.000    1346.152 r       clk (port)       
                                   net (fanout=1)        0.093    1346.245         clk              
 IOBD_0_298/DIN                    td                    0.859    1347.104 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1347.104         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045    1347.149 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298    1347.447         _N11             
 PLL_82_319/CLK_OUT1               td                    0.374    1347.821 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.646    1348.467         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000    1348.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.420    1349.887         ntclkbufg_2      
 CLMA_138_317/CLK                                                          r       rgb2dvi/encr/dout[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_317/Q2                   tco                   0.198    1350.085 f       rgb2dvi/encr/dout[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.365    1351.450         rgb2dvi/green [6]
 CLMA_142_312/A4                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q/L4

 Data arrival time                                                1351.450         Logic Levels: 0  
                                                                                   Logic: 0.198ns(12.668%), Route: 1.365ns(87.332%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                      1480.765    1480.765 r                        
 B5                                                      0.000    1480.765 r       clk (port)       
                                   net (fanout=1)        0.093    1480.858         clk              
 IOBD_0_298/DIN                    td                    0.734    1481.592 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1481.592         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038    1481.630 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249    1481.879         _N11             
 PLL_82_319/CLK_OUT0               td                    0.318    1482.197 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.551    1482.748         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000    1482.748 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.205    1483.953         ntclkbufg_0      
 CLMA_142_312/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q/CLK
 clock pessimism                                         0.181    1484.134                          
 clock uncertainty                                      -0.150    1483.984                          

 Setup time                                             -0.078    1483.906                          

 Data required time                                               1483.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1483.906                          
 Data arrival time                                                1351.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       132.456                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encr/dout[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q/L4
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.357  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.739
  Launch Clock Delay      :  3.201
  Clock Pessimism Removal :  -0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N11             
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       1.984         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       1.984 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.217       3.201         ntclkbufg_2      
 CLMA_146_296/CLK                                                          r       rgb2dvi/encr/dout[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_296/Q0                   tco                   0.186       3.387 r       rgb2dvi/encr/dout[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.454       3.841         rgb2dvi/green [3]
 CLMA_146_316/D4                                                           r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q/L4

 Data arrival time                                                   3.841         Logic Levels: 0  
                                                                                   Logic: 0.186ns(29.063%), Route: 0.454ns(70.938%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N11             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.426       3.739         ntclkbufg_0      
 CLMA_146_316/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_1l[1]/opit_0_L5Q/CLK
 clock pessimism                                        -0.181       3.558                          
 clock uncertainty                                       0.150       3.708                          

 Hold time                                              -0.036       3.672                          

 Data required time                                                  3.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.672                          
 Data arrival time                                                   3.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.169                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encb/dout[0]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/L1
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.375  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.752
  Launch Clock Delay      :  3.196
  Clock Pessimism Removal :  -0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N11             
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       1.984         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       1.984 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.212       3.196         ntclkbufg_2      
 CLMA_146_301/CLK                                                          r       rgb2dvi/encb/dout[0]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_146_301/Q0                   tco                   0.185       3.381 f       rgb2dvi/encb/dout[0]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.537       3.918         rgb2dvi/blue [0] 
 CLMA_146_328/A1                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.918         Logic Levels: 0  
                                                                                   Logic: 0.185ns(25.623%), Route: 0.537ns(74.377%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N11             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.439       3.752         ntclkbufg_0      
 CLMA_146_328/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_0h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.181       3.571                          
 clock uncertainty                                       0.150       3.721                          

 Hold time                                              -0.089       3.632                          

 Data required time                                                  3.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.632                          
 Data arrival time                                                   3.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/encg/dout[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/L4
Path Group  : top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.363  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  3.189
  Clock Pessimism Removal :  -0.181
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.734       0.827 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.038       0.865 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.249       1.114         _N11             
 PLL_82_319/CLK_OUT1               td                    0.319       1.433 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.551       1.984         video_clock      
 USCM_74_104/CLK_USCM              td                    0.000       1.984 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=135)      1.205       3.189         ntclkbufg_2      
 CLMA_142_304/CLK                                                          r       rgb2dvi/encg/dout[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_142_304/Q0                   tco                   0.185       3.374 f       rgb2dvi/encg/dout[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.592       3.966         rgb2dvi/red [9]  
 CLMA_138_316/A4                                                           f       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.966         Logic Levels: 0  
                                                                                   Logic: 0.185ns(23.810%), Route: 0.592ns(76.190%)
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.859       0.952 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       0.997 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.298       1.295         _N11             
 PLL_82_319/CLK_OUT0               td                    0.372       1.667 r       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.646       2.313         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       2.313 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.420       3.733         ntclkbufg_0      
 CLMA_138_316/CLK                                                          r       rgb2dvi/serdes_4b_10to1_m0/TMDS_shift_2l[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.181       3.552                          
 clock uncertainty                                       0.150       3.702                          

 Hold time                                              -0.043       3.659                          

 Data required time                                                  3.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.659                          
 Data arrival time                                                   3.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.917       1.010 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.010         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       1.055 f       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330       1.385         _N11             
 PLL_82_319/CLK_OUT0               td                    0.372       1.757 f       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.644       2.401         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       2.401 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.421       3.822         ntclkbufg_0      
 IOL_151_349/CLK_SYS                                                       f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.322       4.144 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       4.144         rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    1.795       5.939 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       6.035         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   6.035         Logic Levels: 1  
                                                                                   Logic: 2.117ns(95.662%), Route: 0.096ns(4.338%)
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.917       1.010 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.010         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       1.055 f       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330       1.385         _N11             
 PLL_82_319/CLK_OUT0               td                    0.372       1.757 f       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.644       2.401         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       2.401 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.421       3.822         ntclkbufg_0      
 IOL_151_350/CLK_SYS                                                       f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK

 IOL_151_350/DO                    tco                   0.322       4.144 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       4.144         rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/ntO
 IOBD_152_350/PAD                  td                    1.795       5.939 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_0/O
                                   net (fanout=1)        0.092       6.031         nt_tmds_data_p[2]
 B10                                                                       f       tmds_data_p[2] (port)

 Data arrival time                                                   6.031         Logic Levels: 1  
                                                                                   Logic: 2.117ns(95.835%), Route: 0.092ns(4.165%)
====================================================================================================

====================================================================================================

Startpoint  : rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.917       1.010 f       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.010         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.045       1.055 f       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.330       1.385         _N11             
 PLL_82_319/CLK_OUT0               td                    0.372       1.757 f       u_video_clock_gen/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.644       2.401         video_clock5x    
 USCM_74_107/CLK_USCM              td                    0.000       2.401 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.408       3.809         ntclkbufg_0      
 IOL_151_337/CLK_SYS                                                       f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/SYSCLK

 IOL_151_337/DO                    tco                   0.322       4.131 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       4.131         rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/ntO
 IOBS_152_337/PAD                  td                    1.795       5.926 f       rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft6/opit_0/O
                                   net (fanout=1)        0.095       6.021         nt_tmds_data_n[1]
 A11                                                                       f       tmds_data_n[1] (port)

 Data arrival time                                                   6.021         Logic Levels: 1  
                                                                                   Logic: 2.117ns(95.705%), Route: 0.095ns(4.295%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J14                                                     0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.029       0.029         uart_rx          
 IOBR_152_209/DIN                  td                    0.734       0.763 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.763         uart_rx_ibuf/ntD 
 IOL_151_209/RX_DATA_DD            td                    0.066       0.829 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.370       1.199         nt_uart_rx       
 CLMA_126_208/A0                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.199         Logic Levels: 2  
                                                                                   Logic: 0.800ns(66.722%), Route: 0.399ns(33.278%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J14                                                     0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.029       0.029         uart_rx          
 IOBR_152_209/DIN                  td                    0.734       0.763 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.763         uart_rx_ibuf/ntD 
 IOL_151_209/RX_DATA_DD            td                    0.066       0.829 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.455       1.284         nt_uart_rx       
 CLMA_118_212/A3                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_rx_data[7]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.284         Logic Levels: 2  
                                                                                   Logic: 0.800ns(62.305%), Route: 0.484ns(37.695%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx (port)
Endpoint    : u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J14                                                     0.000       0.000 r       uart_rx (port)   
                                   net (fanout=1)        0.029       0.029         uart_rx          
 IOBR_152_209/DIN                  td                    0.734       0.763 r       uart_rx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.763         uart_rx_ibuf/ntD 
 IOL_151_209/RX_DATA_DD            td                    0.066       0.829 r       uart_rx_ibuf/opit_1/OUT
                                   net (fanout=9)        0.463       1.292         nt_uart_rx       
 CLMA_126_208/M2                                                           r       u_top_uart_cmd_resolve/u_m_s2p/r_uart_rx[0]/opit_0_inv/D

 Data arrival time                                                   1.292         Logic Levels: 2  
                                                                                   Logic: 0.800ns(61.920%), Route: 0.492ns(38.080%)
====================================================================================================

{top_video_zone_display|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.700     500.000         0.300           High Pulse Width  CLMS_126_201/CLK        u_top_uart_cmd_resolve/u_m_bps/o_bps_done/opit_0_L5Q_perm/CLK
 499.700     500.000         0.300           Low Pulse Width   CLMS_126_201/CLK        u_top_uart_cmd_resolve/u_m_bps/o_bps_done/opit_0_L5Q_perm/CLK
 499.700     500.000         0.300           High Pulse Width  CLMA_126_196/CLK        u_top_uart_cmd_resolve/u_m_bps/r_bps_cnt[1]/opit_0_A2Q21/CLK
====================================================================================================

{top_video_zone_display|pclk_mod_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.700     500.000         0.300           High Pulse Width  CLMS_134_209/CLK        u_video_pixel_counter/de_d/opit_0_inv/CLK
 499.700     500.000         0.300           Low Pulse Width   CLMS_134_209/CLK        u_video_pixel_counter/de_d/opit_0_inv/CLK
 499.700     500.000         0.300           High Pulse Width  CLMA_130_213/CLK        u_video_pixel_counter/line_cnt_temp[1]/opit_0_inv_A2Q21/CLK
====================================================================================================

{top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 336.238     336.538         0.300           High Pulse Width  CLMA_146_248/CLK        rgb2dvi/encb/c0_q/opit_0_L5Q_perm/CLK
 336.238     336.538         0.300           Low Pulse Width   CLMA_146_248/CLK        rgb2dvi/encb/c0_q/opit_0_L5Q_perm/CLK
 336.238     336.538         0.300           High Pulse Width  CLMS_142_253/CLK        rgb2dvi/encb/c0_reg/opit_0/CLK
====================================================================================================

{top_video_zone_display|clk|u_video_clock_gen/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 65.790      67.307          1.517           High Pulse Width  IOL_151_298/CLK_SYS     rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 65.790      67.307          1.517           High Pulse Width  IOL_151_350/CLK_SYS     rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 65.790      67.307          1.517           High Pulse Width  IOL_151_338/CLK_SYS     rgb2dvi/serdes_4b_10to1_m0/gtp_outbuft2/opit_1_IOL/SYSCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                           
+-------------------------------------------------------------------------------------------------------------------+
| Input      | D:/Projects/FPGA_match/jichuang/pango_school_match/place_route/top_video_zone_display_pnr.adf       
| Output     | D:/Projects/FPGA_match/jichuang/pango_school_match/report_timing/top_video_zone_display_rtp.adf     
|            | D:/Projects/FPGA_match/jichuang/pango_school_match/report_timing/top_video_zone_display.rtr         
+-------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 381,210,624 bytes
Total CPU  time to report_timing completion : 4.172 sec
Total real time to report_timing completion : 6.000 sec
