

================================================================
== Vitis HLS Report for 'histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2'
================================================================
* Date:           Fri Sep  6 14:01:33 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.842 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1_VITIS_LOOP_28_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     226|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|     127|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     127|     307|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_131_p2                |         +|   0|  0|  71|          64|           1|
    |e_3_fu_176_p2                     |         +|   0|  0|  15|           8|           8|
    |j_3_fu_149_p2                     |         +|   0|  0|  38|          31|           1|
    |ap_block_state4_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_126_p2               |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln28_fu_121_p2               |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |e_2_fu_188_p3                     |    select|   0|  0|   8|           1|           8|
    |o_2_fu_181_p3                     |    select|   0|  0|   8|           1|           8|
    |select_ln23_fu_137_p3             |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 226|         205|         157|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |e_fu_54                  |   9|          2|    8|         16|
    |in_mat_data1_blk_n       |   9|          2|    1|          2|
    |indvar_flatten_fu_62     |   9|          2|   64|        128|
    |j_fu_58                  |   9|          2|   31|         62|
    |o_fu_50                  |   9|          2|    8|         16|
    |out_mat_data2_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|  116|        232|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |e_fu_54                           |   8|   0|    8|          0|
    |indvar_flatten_fu_62              |  64|   0|   64|          0|
    |j_fu_58                           |  31|   0|   31|          0|
    |o_fu_50                           |   8|   0|    8|          0|
    |t_reg_264                         |   8|   0|    8|          0|
    |trunc_ln28_reg_258                |   1|   0|    1|          0|
    |trunc_ln28_reg_258_pp0_iter2_reg  |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 127|   0|  127|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  histoframe_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2|  return value|
|in_mat_data1_dout             |   in|    8|     ap_fifo|                                         in_mat_data1|       pointer|
|in_mat_data1_num_data_valid   |   in|    2|     ap_fifo|                                         in_mat_data1|       pointer|
|in_mat_data1_fifo_cap         |   in|    2|     ap_fifo|                                         in_mat_data1|       pointer|
|in_mat_data1_empty_n          |   in|    1|     ap_fifo|                                         in_mat_data1|       pointer|
|in_mat_data1_read             |  out|    1|     ap_fifo|                                         in_mat_data1|       pointer|
|out_mat_data2_din             |  out|   24|     ap_fifo|                                        out_mat_data2|       pointer|
|out_mat_data2_num_data_valid  |   in|    2|     ap_fifo|                                        out_mat_data2|       pointer|
|out_mat_data2_fifo_cap        |   in|    2|     ap_fifo|                                        out_mat_data2|       pointer|
|out_mat_data2_full_n          |   in|    1|     ap_fifo|                                        out_mat_data2|       pointer|
|out_mat_data2_write           |  out|    1|     ap_fifo|                                        out_mat_data2|       pointer|
|cols                          |   in|   32|     ap_none|                                                 cols|        scalar|
|bound                         |   in|   64|     ap_none|                                                bound|        scalar|
+------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

