
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 766 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'bubble_sort' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/constrs_1/new/master_const.xdc]
Finished Parsing XDC File [/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.srcs/constrs_1/new/master_const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1528.035 ; gain = 0.000 ; free physical = 167 ; free virtual = 1047
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1532.035 ; gain = 180.332 ; free physical = 166 ; free virtual = 1045
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1568.051 ; gain = 36.016 ; free physical = 158 ; free virtual = 1041

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 108af361a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2040.551 ; gain = 472.500 ; free physical = 123 ; free virtual = 661

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 108af361a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2118.551 ; gain = 0.000 ; free physical = 139 ; free virtual = 596
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 108af361a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2118.551 ; gain = 0.000 ; free physical = 139 ; free virtual = 596
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14243ba39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.551 ; gain = 0.000 ; free physical = 134 ; free virtual = 594
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14243ba39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2118.551 ; gain = 0.000 ; free physical = 134 ; free virtual = 594
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 142c6b757

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2118.551 ; gain = 0.000 ; free physical = 129 ; free virtual = 594
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 142c6b757

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2118.551 ; gain = 0.000 ; free physical = 129 ; free virtual = 594
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2118.551 ; gain = 0.000 ; free physical = 129 ; free virtual = 594
Ending Logic Optimization Task | Checksum: 142c6b757

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2118.551 ; gain = 0.000 ; free physical = 129 ; free virtual = 594

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 142c6b757

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2118.551 ; gain = 0.000 ; free physical = 127 ; free virtual = 593

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 142c6b757

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2118.551 ; gain = 0.000 ; free physical = 127 ; free virtual = 593

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2118.551 ; gain = 0.000 ; free physical = 127 ; free virtual = 593
Ending Netlist Obfuscation Task | Checksum: 142c6b757

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2118.551 ; gain = 0.000 ; free physical = 127 ; free virtual = 593
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2118.551 ; gain = 586.516 ; free physical = 127 ; free virtual = 594
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2118.551 ; gain = 0.000 ; free physical = 127 ; free virtual = 595
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2150.566 ; gain = 0.000 ; free physical = 122 ; free virtual = 594
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.566 ; gain = 0.000 ; free physical = 117 ; free virtual = 591
INFO: [Common 17-1381] The checkpoint '/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2182.582 ; gain = 32.016 ; free physical = 127 ; free virtual = 564
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2182.582 ; gain = 0.000 ; free physical = 123 ; free virtual = 587
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f63c6dc1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2182.582 ; gain = 0.000 ; free physical = 123 ; free virtual = 587
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2182.582 ; gain = 0.000 ; free physical = 123 ; free virtual = 587

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1dc379f5f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2182.582 ; gain = 0.000 ; free physical = 122 ; free virtual = 559

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27c81311d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2182.582 ; gain = 0.000 ; free physical = 150 ; free virtual = 551

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27c81311d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2182.582 ; gain = 0.000 ; free physical = 150 ; free virtual = 551
Phase 1 Placer Initialization | Checksum: 27c81311d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2182.582 ; gain = 0.000 ; free physical = 150 ; free virtual = 552

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2b36db9cd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2182.773 ; gain = 0.191 ; free physical = 133 ; free virtual = 545

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2182.773 ; gain = 0.000 ; free physical = 122 ; free virtual = 536

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2314829eb

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2182.773 ; gain = 0.191 ; free physical = 116 ; free virtual = 538
Phase 2 Global Placement | Checksum: 1fec7c4b1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 2182.773 ; gain = 0.191 ; free physical = 128 ; free virtual = 537

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fec7c4b1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2182.773 ; gain = 0.191 ; free physical = 128 ; free virtual = 537

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e799f6ea

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 2182.773 ; gain = 0.191 ; free physical = 123 ; free virtual = 535

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2267e5a49

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2182.773 ; gain = 0.191 ; free physical = 118 ; free virtual = 536

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bbb7abce

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2182.773 ; gain = 0.191 ; free physical = 118 ; free virtual = 536

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 274bdb5ae

Time (s): cpu = 00:00:56 ; elapsed = 00:00:31 . Memory (MB): peak = 2182.773 ; gain = 0.191 ; free physical = 132 ; free virtual = 532

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2083eb324

Time (s): cpu = 00:01:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2182.773 ; gain = 0.191 ; free physical = 129 ; free virtual = 522

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 24c2649f0

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 2182.773 ; gain = 0.191 ; free physical = 129 ; free virtual = 522

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2a65fb973

Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 2182.773 ; gain = 0.191 ; free physical = 129 ; free virtual = 522
Phase 3 Detail Placement | Checksum: 2a65fb973

Time (s): cpu = 00:01:11 ; elapsed = 00:00:45 . Memory (MB): peak = 2182.773 ; gain = 0.191 ; free physical = 129 ; free virtual = 522

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d97f6162

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d97f6162

Time (s): cpu = 00:01:18 ; elapsed = 00:00:48 . Memory (MB): peak = 2207.777 ; gain = 25.195 ; free physical = 128 ; free virtual = 525
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.288. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2155b8dab

Time (s): cpu = 00:02:12 ; elapsed = 00:01:36 . Memory (MB): peak = 2207.777 ; gain = 25.195 ; free physical = 125 ; free virtual = 523
Phase 4.1 Post Commit Optimization | Checksum: 2155b8dab

Time (s): cpu = 00:02:12 ; elapsed = 00:01:36 . Memory (MB): peak = 2207.777 ; gain = 25.195 ; free physical = 125 ; free virtual = 523

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2155b8dab

Time (s): cpu = 00:02:13 ; elapsed = 00:01:36 . Memory (MB): peak = 2207.777 ; gain = 25.195 ; free physical = 125 ; free virtual = 523

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2155b8dab

Time (s): cpu = 00:02:13 ; elapsed = 00:01:36 . Memory (MB): peak = 2207.777 ; gain = 25.195 ; free physical = 126 ; free virtual = 523

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.777 ; gain = 0.000 ; free physical = 126 ; free virtual = 523
Phase 4.4 Final Placement Cleanup | Checksum: 19dbc4fb8

Time (s): cpu = 00:02:13 ; elapsed = 00:01:36 . Memory (MB): peak = 2207.777 ; gain = 25.195 ; free physical = 126 ; free virtual = 523
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19dbc4fb8

Time (s): cpu = 00:02:13 ; elapsed = 00:01:37 . Memory (MB): peak = 2207.777 ; gain = 25.195 ; free physical = 126 ; free virtual = 523
Ending Placer Task | Checksum: 117201e4b

Time (s): cpu = 00:02:13 ; elapsed = 00:01:37 . Memory (MB): peak = 2207.777 ; gain = 25.195 ; free physical = 138 ; free virtual = 537
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:17 ; elapsed = 00:01:41 . Memory (MB): peak = 2207.777 ; gain = 25.195 ; free physical = 135 ; free virtual = 537
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.777 ; gain = 0.000 ; free physical = 130 ; free virtual = 538
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2210.965 ; gain = 0.000 ; free physical = 117 ; free virtual = 535
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2210.965 ; gain = 3.188 ; free physical = 130 ; free virtual = 536
INFO: [Common 17-1381] The checkpoint '/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2210.965 ; gain = 0.000 ; free physical = 138 ; free virtual = 527
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2210.965 ; gain = 0.000 ; free physical = 139 ; free virtual = 533
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a5ff58ac ConstDB: 0 ShapeSum: 7120c59f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 168e772a0

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 2345.242 ; gain = 133.277 ; free physical = 120 ; free virtual = 397
Post Restoration Checksum: NetGraph: c36026fe NumContArr: a5874ba2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 168e772a0

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 2370.238 ; gain = 158.273 ; free physical = 121 ; free virtual = 364

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 168e772a0

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 2384.238 ; gain = 172.273 ; free physical = 122 ; free virtual = 350

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 168e772a0

Time (s): cpu = 00:01:07 ; elapsed = 00:00:56 . Memory (MB): peak = 2384.238 ; gain = 172.273 ; free physical = 122 ; free virtual = 351
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a52044b4

Time (s): cpu = 00:01:16 ; elapsed = 00:01:01 . Memory (MB): peak = 2414.504 ; gain = 202.539 ; free physical = 135 ; free virtual = 337
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.629  | TNS=0.000  | WHS=-0.161 | THS=-7.312 |

Phase 2 Router Initialization | Checksum: c8808a09

Time (s): cpu = 00:01:21 ; elapsed = 00:01:03 . Memory (MB): peak = 2414.504 ; gain = 202.539 ; free physical = 131 ; free virtual = 335

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1acd2fe0e

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 2417.504 ; gain = 205.539 ; free physical = 136 ; free virtual = 330

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7719
 Number of Nodes with overlaps = 4015
 Number of Nodes with overlaps = 2386
 Number of Nodes with overlaps = 1423
 Number of Nodes with overlaps = 852
 Number of Nodes with overlaps = 597
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.889 | TNS=-315.000| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 16f72b98a

Time (s): cpu = 00:13:34 ; elapsed = 00:07:37 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 127 ; free virtual = 445

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4879
 Number of Nodes with overlaps = 1661
 Number of Nodes with overlaps = 751
 Number of Nodes with overlaps = 416
 Number of Nodes with overlaps = 199
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.885 | TNS=-292.821| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2240b9ccf

Time (s): cpu = 00:19:59 ; elapsed = 00:10:30 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 118 ; free virtual = 428

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 715
 Number of Nodes with overlaps = 871
 Number of Nodes with overlaps = 541
 Number of Nodes with overlaps = 413
 Number of Nodes with overlaps = 336
 Number of Nodes with overlaps = 228
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.763 | TNS=-123.674| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 16a46353f

Time (s): cpu = 00:31:34 ; elapsed = 00:17:42 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 119 ; free virtual = 431

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1606
Phase 4.4 Global Iteration 3 | Checksum: 1dd3785a2

Time (s): cpu = 00:31:59 ; elapsed = 00:17:56 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 130 ; free virtual = 428
Phase 4 Rip-up And Reroute | Checksum: 1dd3785a2

Time (s): cpu = 00:31:59 ; elapsed = 00:17:56 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 130 ; free virtual = 428

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13a12e967

Time (s): cpu = 00:32:01 ; elapsed = 00:17:57 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 122 ; free virtual = 423
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.676 | TNS=-70.201| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 106e9cd4e

Time (s): cpu = 00:32:02 ; elapsed = 00:17:57 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 120 ; free virtual = 423

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 106e9cd4e

Time (s): cpu = 00:32:02 ; elapsed = 00:17:57 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 120 ; free virtual = 424
Phase 5 Delay and Skew Optimization | Checksum: 106e9cd4e

Time (s): cpu = 00:32:02 ; elapsed = 00:17:57 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 120 ; free virtual = 424

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e868bc66

Time (s): cpu = 00:32:04 ; elapsed = 00:17:58 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 116 ; free virtual = 421
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.676 | TNS=-70.020| WHS=0.138  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e868bc66

Time (s): cpu = 00:32:04 ; elapsed = 00:17:59 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 116 ; free virtual = 421
Phase 6 Post Hold Fix | Checksum: 1e868bc66

Time (s): cpu = 00:32:04 ; elapsed = 00:17:59 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 116 ; free virtual = 421

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.96549 %
  Global Horizontal Routing Utilization  = 5.42647 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 90.8221%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y32 -> INT_R_X15Y35
   INT_L_X12Y28 -> INT_R_X15Y31
South Dir 4x4 Area, Max Cong = 87.8378%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y8 -> INT_R_X11Y11
   INT_L_X12Y8 -> INT_R_X15Y11
East Dir 4x4 Area, Max Cong = 87.2243%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y20 -> INT_R_X11Y23
   INT_L_X12Y20 -> INT_R_X15Y23
   INT_L_X8Y12 -> INT_R_X11Y15
West Dir 8x8 Area, Max Cong = 86.6039%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y16 -> INT_R_X23Y23

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.875 Sparse Ratio: 1.625
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.555556 Sparse Ratio: 1.375
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.666667 Sparse Ratio: 1.5

Phase 7 Route finalize | Checksum: 1eaf5895a

Time (s): cpu = 00:32:04 ; elapsed = 00:17:59 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 115 ; free virtual = 421

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1eaf5895a

Time (s): cpu = 00:32:04 ; elapsed = 00:17:59 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 121 ; free virtual = 416

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 201a15cb7

Time (s): cpu = 00:32:06 ; elapsed = 00:18:01 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 137 ; free virtual = 424

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.676 | TNS=-70.020| WHS=0.138  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 201a15cb7

Time (s): cpu = 00:32:06 ; elapsed = 00:18:01 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 134 ; free virtual = 426
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:32:06 ; elapsed = 00:18:01 . Memory (MB): peak = 2452.504 ; gain = 240.539 ; free physical = 159 ; free virtual = 452

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:32:12 ; elapsed = 00:18:05 . Memory (MB): peak = 2452.504 ; gain = 241.539 ; free physical = 147 ; free virtual = 452
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2452.504 ; gain = 0.000 ; free physical = 139 ; free virtual = 452
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2452.504 ; gain = 0.000 ; free physical = 127 ; free virtual = 451
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2452.504 ; gain = 0.000 ; free physical = 144 ; free virtual = 448
INFO: [Common 17-1381] The checkpoint '/home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2508.531 ; gain = 56.027 ; free physical = 129 ; free virtual = 438
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/daniel/MAPD_BubbleSort_GroupProject/MAPD_BubbleSort_GroupProject.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2508.531 ; gain = 0.000 ; free physical = 130 ; free virtual = 415
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2508.531 ; gain = 0.000 ; free physical = 152 ; free virtual = 409
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:46 ; elapsed = 00:11:55 . Memory (MB): peak = 2815.352 ; gain = 306.820 ; free physical = 134 ; free virtual = 592
INFO: [Common 17-206] Exiting Vivado at Thu Feb 17 20:05:38 2022...
