<module name="NEON_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="RM_RSTST_NEON" acronym="RM_RSTST_NEON" offset="0x58" width="32" description="This register logs the different reset sources of the NEON domain. Each bit is set upon release of the domain reset signal. Must be cleared by software.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="COREDOMAINWKUP_RST" width="1" begin="3" end="3" resetval="0x0" description="CORE domain wake-up reset" range="" rwaccess="RW">
      <bitenum value="0" token="COREDOMAINWKUP_RST_0_r" description="No power domain wake-up reset."/>
      <bitenum value="0" token="COREDOMAINWKUP_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="COREDOMAINWKUP_RST_1_r" description="NEON domain has been reset following a CORE power domain wake-up from OFF to ON."/>
      <bitenum value="1" token="COREDOMAINWKUP_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="DOMAINWKUP_RST" width="1" begin="2" end="2" resetval="0x0" description="Power domain wake-up reset" range="" rwaccess="RW">
      <bitenum value="0" token="DOMAINWKUP_RST_0_r" description="No power domain wake-up reset."/>
      <bitenum value="0" token="DOMAINWKUP_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="DOMAINWKUP_RST_1_r" description="NEON domain has been reset following a NEON power domain wake-up."/>
      <bitenum value="1" token="DOMAINWKUP_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="GLOBALWARM_RST" width="1" begin="1" end="1" resetval="0x0" description="Global warm reset" range="" rwaccess="RW">
      <bitenum value="0" token="GLOBALWARM_RST_0_r" description="No global warm reset."/>
      <bitenum value="0" token="GLOBALWARM_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="GLOBALWARM_RST_1_r" description="NEON domain has been reset upon a global warm reset"/>
      <bitenum value="1" token="GLOBALWARM_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
    <bitfield id="GLOBALCOLD_RST" width="1" begin="0" end="0" resetval="0x1" description="Global cold reset" range="" rwaccess="RW">
      <bitenum value="0" token="GLOBALCOLD_RST_0_r" description="No global cold reset."/>
      <bitenum value="0" token="GLOBALCOLD_RST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" token="GLOBALCOLD_RST_1_r" description="NEON domain has been reset upon a global cold reset"/>
      <bitenum value="1" token="GLOBALCOLD_RST_1_w" description="Status bit is cleared to 0."/>
    </bitfield>
  </register>
  <register id="PM_WKDEP_NEON" acronym="PM_WKDEP_NEON" offset="0xC8" width="32" description="This register allows enabling or disabling the wake-up of the NEON domain upon another domain wakeup.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="EN_MPU" width="1" begin="1" end="1" resetval="0x1" description="MPU domain dependency" range="" rwaccess="RW">
      <bitenum value="0" token="EN_MPU_0" description="NEON domain is independent of MPU domain wake-up."/>
      <bitenum value="1" token="EN_MPU_1" description="NEON domain is woken-up upon MPU domain wake-up."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="PM_PWSTCTRL_NEON" acronym="PM_PWSTCTRL_NEON" offset="0xE0" width="32" description="This register controls the NEON domain power state transition.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LOGICRETSTATE" width="1" begin="2" end="2" resetval="0x1" description="Logic state when RETENTION" range="" rwaccess="R">
      <bitenum value="1" token="LOGICRETSTATE_1" description="Logic is always retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x3" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" token="POWERSTATE_0" description="OFF state"/>
      <bitenum value="1" token="POWERSTATE_1" description="RETENTION state"/>
      <bitenum value="2" token="POWERSTATE_2" description="Reserved"/>
      <bitenum value="3" token="POWERSTATE_3" description="ON state"/>
    </bitfield>
  </register>
  <register id="PM_PWSTST_NEON" acronym="PM_PWSTST_NEON" offset="0xE4" width="32" description="This register provides a status on the power state transition of the NEON domain.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0x0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" token="INTRANSITION_0" description="No transition"/>
      <bitenum value="1" token="INTRANSITION_1" description="NEON power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="18" begin="19" end="2" resetval="0x00000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" token="POWERSTATEST_0" description="Power domain is OFF"/>
      <bitenum value="1" token="POWERSTATEST_1" description="Power domain is in RETENTION"/>
      <bitenum value="2" token="POWERSTATEST_2" description="Power domain is INACTIVE"/>
      <bitenum value="3" token="POWERSTATEST_3" description="Power domain is ON"/>
    </bitfield>
  </register>
  <register id="PM_PREPWSTST_NEON" acronym="PM_PREPWSTST_NEON" offset="0xE8" width="32" description="This register provides a status on the NEON domain previous power state. It indicates the state entered during the last sleep transition.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="1" end="0" resetval="0x0" description="Last power state entered" range="" rwaccess="RW">
      <bitenum value="0" token="LASTPOWERSTATEENTERED_0" description="NEON domain was previously OFF"/>
      <bitenum value="1" token="LASTPOWERSTATEENTERED_1" description="NEON domain was previously in RETENTION"/>
      <bitenum value="2" token="LASTPOWERSTATEENTERED_2" description="NEON domain was previously INACTIVE"/>
      <bitenum value="3" token="LASTPOWERSTATEENTERED_3" description="NEON domain was previously ON"/>
    </bitfield>
  </register>
</module>
