Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\TP_VHDL\compasnios5\compas.qsys --block-symbol-file --output-directory=E:\TP_VHDL\compasnios5\compas --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading compasnios5/compas.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding input_angle [altera_avalon_pio 18.1]
Progress: Parameterizing module input_angle
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: compas.input_angle: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: compas.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: compas.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: compas.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\TP_VHDL\compasnios5\compas.qsys --synthesis=VHDL --output-directory=E:\TP_VHDL\compasnios5\compas\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading compasnios5/compas.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding input_angle [altera_avalon_pio 18.1]
Progress: Parameterizing module input_angle
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 18.1]
Progress: Parameterizing module leds
Progress: Adding memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module memory
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: compas.input_angle: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: compas.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: compas.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: compas.sysid: Time stamp will be automatically updated when this component is generated.
Info: compas: Generating compas "compas" for QUARTUS_SYNTH
Info: input_angle: Starting RTL generation for module 'compas_input_angle'
Info: input_angle:   Generation command is [exec D:/modelsim/quartus/bin64/perl/bin/perl.exe -I D:/modelsim/quartus/bin64/perl/lib -I D:/modelsim/quartus/sopc_builder/bin/europa -I D:/modelsim/quartus/sopc_builder/bin/perl_lib -I D:/modelsim/quartus/sopc_builder/bin -I D:/modelsim/quartus/../ip/altera/sopc_builder_ip/common -I D:/modelsim/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/modelsim/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=compas_input_angle --dir=C:/Users/moham/AppData/Local/Temp/alt9699_1576458626759511411.dir/0027_input_angle_gen/ --quartus_dir=D:/modelsim/quartus --verilog --config=C:/Users/moham/AppData/Local/Temp/alt9699_1576458626759511411.dir/0027_input_angle_gen//compas_input_angle_component_configuration.pl  --do_build_sim=0  ]
Info: input_angle: Done RTL generation for module 'compas_input_angle'
Info: input_angle: "compas" instantiated altera_avalon_pio "input_angle"
Info: jtag_uart_0: Starting RTL generation for module 'compas_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec D:/modelsim/quartus/bin64/perl/bin/perl.exe -I D:/modelsim/quartus/bin64/perl/lib -I D:/modelsim/quartus/sopc_builder/bin/europa -I D:/modelsim/quartus/sopc_builder/bin/perl_lib -I D:/modelsim/quartus/sopc_builder/bin -I D:/modelsim/quartus/../ip/altera/sopc_builder_ip/common -I D:/modelsim/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/modelsim/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=compas_jtag_uart_0 --dir=C:/Users/moham/AppData/Local/Temp/alt9699_1576458626759511411.dir/0028_jtag_uart_0_gen/ --quartus_dir=D:/modelsim/quartus --verilog --config=C:/Users/moham/AppData/Local/Temp/alt9699_1576458626759511411.dir/0028_jtag_uart_0_gen//compas_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'compas_jtag_uart_0'
Info: jtag_uart_0: "compas" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds: Starting RTL generation for module 'compas_leds'
Info: leds:   Generation command is [exec D:/modelsim/quartus/bin64/perl/bin/perl.exe -I D:/modelsim/quartus/bin64/perl/lib -I D:/modelsim/quartus/sopc_builder/bin/europa -I D:/modelsim/quartus/sopc_builder/bin/perl_lib -I D:/modelsim/quartus/sopc_builder/bin -I D:/modelsim/quartus/../ip/altera/sopc_builder_ip/common -I D:/modelsim/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/modelsim/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=compas_leds --dir=C:/Users/moham/AppData/Local/Temp/alt9699_1576458626759511411.dir/0029_leds_gen/ --quartus_dir=D:/modelsim/quartus --verilog --config=C:/Users/moham/AppData/Local/Temp/alt9699_1576458626759511411.dir/0029_leds_gen//compas_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'compas_leds'
Info: leds: "compas" instantiated altera_avalon_pio "leds"
Info: memory: Starting RTL generation for module 'compas_memory'
Info: memory:   Generation command is [exec D:/modelsim/quartus/bin64/perl/bin/perl.exe -I D:/modelsim/quartus/bin64/perl/lib -I D:/modelsim/quartus/sopc_builder/bin/europa -I D:/modelsim/quartus/sopc_builder/bin/perl_lib -I D:/modelsim/quartus/sopc_builder/bin -I D:/modelsim/quartus/../ip/altera/sopc_builder_ip/common -I D:/modelsim/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/modelsim/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=compas_memory --dir=C:/Users/moham/AppData/Local/Temp/alt9699_1576458626759511411.dir/0030_memory_gen/ --quartus_dir=D:/modelsim/quartus --verilog --config=C:/Users/moham/AppData/Local/Temp/alt9699_1576458626759511411.dir/0030_memory_gen//compas_memory_component_configuration.pl  --do_build_sim=0  ]
Info: memory: Done RTL generation for module 'compas_memory'
Info: memory: "compas" instantiated altera_avalon_onchip_memory2 "memory"
Info: nios2_gen2_0: "compas" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: sysid: "compas" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "compas" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "compas" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "compas" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'compas_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec D:/modelSim/quartus/bin64//eperlcmd.exe -I D:/modelSim/quartus/bin64//perl/lib -I D:/modelsim/quartus/sopc_builder/bin/europa -I D:/modelsim/quartus/sopc_builder/bin/perl_lib -I D:/modelsim/quartus/sopc_builder/bin -I D:/modelsim/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/modelsim/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/modelsim/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/modelsim/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/modelsim/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=compas_nios2_gen2_0_cpu --dir=C:/Users/moham/AppData/Local/Temp/alt9699_1576458626759511411.dir/0034_cpu_gen/ --quartus_bindir=D:/modelSim/quartus/bin64/ --verilog --config=C:/Users/moham/AppData/Local/Temp/alt9699_1576458626759511411.dir/0034_cpu_gen//compas_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.12.08 09:48:36 (*) Starting Nios II generation
Info: cpu: # 2023.12.08 09:48:36 (*)   Checking for plaintext license.
Info: cpu: # 2023.12.08 09:48:37 (*)   Couldn't query license setup in Quartus directory D:/modelSim/quartus/bin64/
Info: cpu: # 2023.12.08 09:48:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.12.08 09:48:37 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.12.08 09:48:37 (*)   Plaintext license not found.
Info: cpu: # 2023.12.08 09:48:37 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.12.08 09:48:37 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.12.08 09:48:37 (*)   Creating all objects for CPU
Info: cpu: # 2023.12.08 09:48:38 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.12.08 09:48:38 (*)   Creating plain-text RTL
Info: cpu: # 2023.12.08 09:48:38 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'compas_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: compas: Done "compas" with 29 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
