#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 24 16:30:43 2023
# Process ID: 18024
# Current directory: C:/Users/User/Desktop/corg_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10680 C:\Users\User\Desktop\corg_1\corg_1.xpr
# Log file: C:/Users/User/Desktop/corg_1/vivado.log
# Journal file: C:/Users/User/Desktop/corg_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/corg_1/corg_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 653.520 ; gain = 40.539
update_compile_order -fileset sources_1
set_property top Project2Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Project2Test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Project2Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
INFO: [VRFC 10-311] analyzing module part2_a
INFO: [VRFC 10-311] analyzing module part_2b
INFO: [VRFC 10-311] analyzing module part_2c
INFO: [VRFC 10-311] analyzing module adder1bit
INFO: [VRFC 10-311] analyzing module is_zero
INFO: [VRFC 10-311] analyzing module full_adder_8bit
INFO: [VRFC 10-311] analyzing module subtracter8bit
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module get_and
INFO: [VRFC 10-311] analyzing module get_or
INFO: [VRFC 10-311] analyzing module get_nand
INFO: [VRFC 10-311] analyzing module get_xor
INFO: [VRFC 10-311] analyzing module ASR
INFO: [VRFC 10-311] analyzing module ASL
INFO: [VRFC 10-311] analyzing module LSR
INFO: [VRFC 10-311] analyzing module LSL
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-311] analyzing module part_3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALU_System
INFO: [VRFC 10-311] analyzing module CPUSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sim_1/new/modules_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module Project2Test
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 696.188 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8b0f86b7c6f742abb3ff4d8f42d1e727 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project2Test_behav xil_defaultlib.Project2Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net T is not permitted [C:/Users/User/Desktop/corg_1/corg_1.srcs/sim_1/new/modules_test.v:466]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 696.188 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Project2Test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Project2Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
INFO: [VRFC 10-311] analyzing module part2_a
INFO: [VRFC 10-311] analyzing module part_2b
INFO: [VRFC 10-311] analyzing module part_2c
INFO: [VRFC 10-311] analyzing module adder1bit
INFO: [VRFC 10-311] analyzing module is_zero
INFO: [VRFC 10-311] analyzing module full_adder_8bit
INFO: [VRFC 10-311] analyzing module subtracter8bit
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module get_and
INFO: [VRFC 10-311] analyzing module get_or
INFO: [VRFC 10-311] analyzing module get_nand
INFO: [VRFC 10-311] analyzing module get_xor
INFO: [VRFC 10-311] analyzing module ASR
INFO: [VRFC 10-311] analyzing module ASL
INFO: [VRFC 10-311] analyzing module LSR
INFO: [VRFC 10-311] analyzing module LSL
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-311] analyzing module part_3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALU_System
INFO: [VRFC 10-311] analyzing module CPUSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sim_1/new/modules_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module Project2Test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8b0f86b7c6f742abb3ff4d8f42d1e727 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project2Test_behav xil_defaultlib.Project2Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.part2_a
Compiling module xil_defaultlib.part1
Compiling module xil_defaultlib.part_2b
Compiling module xil_defaultlib.part_2c
Compiling module xil_defaultlib.is_zero
Compiling module xil_defaultlib.adder1bit
Compiling module xil_defaultlib.full_adder_8bit
Compiling module xil_defaultlib.subtracter8bit
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.get_and
Compiling module xil_defaultlib.get_or
Compiling module xil_defaultlib.get_nand
Compiling module xil_defaultlib.get_xor
Compiling module xil_defaultlib.LSL
Compiling module xil_defaultlib.LSR
Compiling module xil_defaultlib.ASL
Compiling module xil_defaultlib.ASR
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.part_3
Compiling module xil_defaultlib.ALU_System
Compiling module xil_defaultlib.CPUSystem
Compiling module xil_defaultlib.Project2Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Project2Test_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/xsim.dir/Project2Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 24 17:00:04 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 725.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Project2Test_behav -key {Behavioral:sim_1:Functional:Project2Test} -tclbatch {Project2Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Project2Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Project2Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 725.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Project2Test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Project2Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
INFO: [VRFC 10-311] analyzing module part2_a
INFO: [VRFC 10-311] analyzing module part_2b
INFO: [VRFC 10-311] analyzing module part_2c
INFO: [VRFC 10-311] analyzing module adder1bit
INFO: [VRFC 10-311] analyzing module is_zero
INFO: [VRFC 10-311] analyzing module full_adder_8bit
INFO: [VRFC 10-311] analyzing module subtracter8bit
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module get_and
INFO: [VRFC 10-311] analyzing module get_or
INFO: [VRFC 10-311] analyzing module get_nand
INFO: [VRFC 10-311] analyzing module get_xor
INFO: [VRFC 10-311] analyzing module ASR
INFO: [VRFC 10-311] analyzing module ASL
INFO: [VRFC 10-311] analyzing module LSR
INFO: [VRFC 10-311] analyzing module LSL
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-311] analyzing module part_3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALU_System
INFO: [VRFC 10-311] analyzing module CPUSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sim_1/new/modules_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module Project2Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8b0f86b7c6f742abb3ff4d8f42d1e727 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project2Test_behav xil_defaultlib.Project2Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.part2_a
Compiling module xil_defaultlib.part1
Compiling module xil_defaultlib.part_2b
Compiling module xil_defaultlib.part_2c
Compiling module xil_defaultlib.is_zero
Compiling module xil_defaultlib.adder1bit
Compiling module xil_defaultlib.full_adder_8bit
Compiling module xil_defaultlib.subtracter8bit
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.get_and
Compiling module xil_defaultlib.get_or
Compiling module xil_defaultlib.get_nand
Compiling module xil_defaultlib.get_xor
Compiling module xil_defaultlib.LSL
Compiling module xil_defaultlib.LSR
Compiling module xil_defaultlib.ASL
Compiling module xil_defaultlib.ASR
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.part_3
Compiling module xil_defaultlib.ALU_System
Compiling module xil_defaultlib.CPUSystem
Compiling module xil_defaultlib.Project2Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Project2Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Project2Test_behav -key {Behavioral:sim_1:Functional:Project2Test} -tclbatch {Project2Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Project2Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Project2Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 737.734 ; gain = 5.598
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Project2Test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Project2Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
INFO: [VRFC 10-311] analyzing module part2_a
INFO: [VRFC 10-311] analyzing module part_2b
INFO: [VRFC 10-311] analyzing module part_2c
INFO: [VRFC 10-311] analyzing module adder1bit
INFO: [VRFC 10-311] analyzing module is_zero
INFO: [VRFC 10-311] analyzing module full_adder_8bit
INFO: [VRFC 10-311] analyzing module subtracter8bit
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module get_and
INFO: [VRFC 10-311] analyzing module get_or
INFO: [VRFC 10-311] analyzing module get_nand
INFO: [VRFC 10-311] analyzing module get_xor
INFO: [VRFC 10-311] analyzing module ASR
INFO: [VRFC 10-311] analyzing module ASL
INFO: [VRFC 10-311] analyzing module LSR
INFO: [VRFC 10-311] analyzing module LSL
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-311] analyzing module part_3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALU_System
INFO: [VRFC 10-311] analyzing module CPUSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sim_1/new/modules_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module Project2Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8b0f86b7c6f742abb3ff4d8f42d1e727 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project2Test_behav xil_defaultlib.Project2Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.part2_a
Compiling module xil_defaultlib.part1
Compiling module xil_defaultlib.part_2b
Compiling module xil_defaultlib.part_2c
Compiling module xil_defaultlib.is_zero
Compiling module xil_defaultlib.adder1bit
Compiling module xil_defaultlib.full_adder_8bit
Compiling module xil_defaultlib.subtracter8bit
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.get_and
Compiling module xil_defaultlib.get_or
Compiling module xil_defaultlib.get_nand
Compiling module xil_defaultlib.get_xor
Compiling module xil_defaultlib.LSL
Compiling module xil_defaultlib.LSR
Compiling module xil_defaultlib.ASL
Compiling module xil_defaultlib.ASR
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.part_3
Compiling module xil_defaultlib.ALU_System
Compiling module xil_defaultlib.CPUSystem
Compiling module xil_defaultlib.Project2Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Project2Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Project2Test_behav -key {Behavioral:sim_1:Functional:Project2Test} -tclbatch {Project2Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Project2Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Project2Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 737.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Project2Test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Project2Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
INFO: [VRFC 10-311] analyzing module part2_a
INFO: [VRFC 10-311] analyzing module part_2b
INFO: [VRFC 10-311] analyzing module part_2c
INFO: [VRFC 10-311] analyzing module adder1bit
INFO: [VRFC 10-311] analyzing module is_zero
INFO: [VRFC 10-311] analyzing module full_adder_8bit
INFO: [VRFC 10-311] analyzing module subtracter8bit
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module get_and
INFO: [VRFC 10-311] analyzing module get_or
INFO: [VRFC 10-311] analyzing module get_nand
INFO: [VRFC 10-311] analyzing module get_xor
INFO: [VRFC 10-311] analyzing module ASR
INFO: [VRFC 10-311] analyzing module ASL
INFO: [VRFC 10-311] analyzing module LSR
INFO: [VRFC 10-311] analyzing module LSL
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-311] analyzing module part_3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALU_System
INFO: [VRFC 10-311] analyzing module CPUSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sim_1/new/modules_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module Project2Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8b0f86b7c6f742abb3ff4d8f42d1e727 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project2Test_behav xil_defaultlib.Project2Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.part2_a
Compiling module xil_defaultlib.part1
Compiling module xil_defaultlib.part_2b
Compiling module xil_defaultlib.part_2c
Compiling module xil_defaultlib.is_zero
Compiling module xil_defaultlib.adder1bit
Compiling module xil_defaultlib.full_adder_8bit
Compiling module xil_defaultlib.subtracter8bit
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.get_and
Compiling module xil_defaultlib.get_or
Compiling module xil_defaultlib.get_nand
Compiling module xil_defaultlib.get_xor
Compiling module xil_defaultlib.LSL
Compiling module xil_defaultlib.LSR
Compiling module xil_defaultlib.ASL
Compiling module xil_defaultlib.ASR
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.part_3
Compiling module xil_defaultlib.ALU_System
Compiling module xil_defaultlib.CPUSystem
Compiling module xil_defaultlib.Project2Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Project2Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Project2Test_behav -key {Behavioral:sim_1:Functional:Project2Test} -tclbatch {Project2Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Project2Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Project2Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 739.895 ; gain = 0.000
set_property top Project1Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Project1Test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Project1Test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8b0f86b7c6f742abb3ff4d8f42d1e727 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project1Test_behav xil_defaultlib.Project1Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.part2_a
Compiling module xil_defaultlib.part1
Compiling module xil_defaultlib.part_2b
Compiling module xil_defaultlib.part_2c
Compiling module xil_defaultlib.is_zero
Compiling module xil_defaultlib.adder1bit
Compiling module xil_defaultlib.full_adder_8bit
Compiling module xil_defaultlib.subtracter8bit
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.get_and
Compiling module xil_defaultlib.get_or
Compiling module xil_defaultlib.get_nand
Compiling module xil_defaultlib.get_xor
Compiling module xil_defaultlib.LSL
Compiling module xil_defaultlib.LSR
Compiling module xil_defaultlib.ASL
Compiling module xil_defaultlib.ASR
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.part_3
Compiling module xil_defaultlib.ALU_System
Compiling module xil_defaultlib.Project1Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Project1Test_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/xsim.dir/Project1Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 24 17:10:01 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Project1Test_behav -key {Behavioral:sim_1:Functional:Project1Test} -tclbatch {Project1Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Project1Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Input Values:
Operation: 0
Register File: O1Sel: 0, O2Sel: 0, FunSel: 0, RSel: 15, TSel: 15
ALU FunSel:  0
Addres Register File: OutASel: 0, OutBSel: 0, FunSel: 0, Regsel: 15
Instruction Register: LH: 1, Enable: 1, FunSel: 0
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Output Values:
Register File: AOut:   0, BOut:   0
ALUOut:   0, ALUOutFlag:  8, ALUOutFlags: Z:1, C:0, N:0, O:0,
Address Register File: AOut:   0, BOut (Address):   0
Memory Out:   z
Instruction Register: IROut:     0
MuxAOut:   0, MuxBOut:   0, MuxCOut:   0
Input Values:
Operation: 1
Register File: O1Sel: 4, O2Sel: 5, FunSel: 1, RSel: 12, TSel:  0
ALU FunSel:  3
Addres Register File: OutASel: 3, OutBSel: 3, FunSel: 3, Regsel: 15
Instruction Register: LH: 0, Enable: 0, FunSel: 0
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 1, MuxCSel: 1

Output Values:
Register File: AOut:   0, BOut:   0
ALUOut: 255, ALUOutFlag: 10, ALUOutFlags: Z:1, C:0, N:1, O:0,
Address Register File: AOut:   0, BOut (Address):   0
Memory Out:   z
Instruction Register: IROut:     0
MuxAOut:   0, MuxBOut:   z, MuxCOut:   0
Input Values:
Operation: 1
Register File: O1Sel: 4, O2Sel: 6, FunSel: 1, RSel: 10, TSel:  0
ALU FunSel: 12
Addres Register File: OutASel: 3, OutBSel: 3, FunSel: 3, Regsel: 15
Instruction Register: LH: 0, Enable: 0, FunSel: 0
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Output Values:
Register File: AOut:   0, BOut:   0
ALUOut:   0, ALUOutFlag: 12, ALUOutFlags: Z:1, C:1, N:0, O:0,
Address Register File: AOut:   0, BOut (Address):   1
Memory Out:   z
Instruction Register: IROut:     0
MuxAOut:   1, MuxBOut:   1, MuxCOut:   1
Input Values:
Operation: 1
Register File: O1Sel: 4, O2Sel: 6, FunSel: 1, RSel: 10, TSel:  0
ALU FunSel: 12
Addres Register File: OutASel: 3, OutBSel: 3, FunSel: 3, Regsel: 15
Instruction Register: LH: 0, Enable: 0, FunSel: 0
Memory: WR: 0, CS: 1
MuxASel: 3, MuxBSel: 3, MuxCSel: 1

Output Values:
Register File: AOut:   1, BOut:   1
ALUOut:   1, ALUOutFlag:  0, ALUOutFlags: Z:0, C:0, N:0, O:0,
Address Register File: AOut:   1, BOut (Address):   2
Memory Out:   z
Instruction Register: IROut:     0
MuxAOut:   2, MuxBOut:   2, MuxCOut:   2
            4 tests completed.
$finish called at time : 35 ns : File "C:/Users/User/Desktop/corg_1/corg_1.srcs/sim_1/new/modules_test.v" Line 451
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Project1Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 742.789 ; gain = 0.000
set_property top Project2Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Project2Test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Project2Test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8b0f86b7c6f742abb3ff4d8f42d1e727 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project2Test_behav xil_defaultlib.Project2Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Project2Test_behav -key {Behavioral:sim_1:Functional:Project2Test} -tclbatch {Project2Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Project2Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Project2Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Project2Test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Project2Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
INFO: [VRFC 10-311] analyzing module part2_a
INFO: [VRFC 10-311] analyzing module part_2b
INFO: [VRFC 10-311] analyzing module part_2c
INFO: [VRFC 10-311] analyzing module adder1bit
INFO: [VRFC 10-311] analyzing module is_zero
INFO: [VRFC 10-311] analyzing module full_adder_8bit
INFO: [VRFC 10-311] analyzing module subtracter8bit
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module get_and
INFO: [VRFC 10-311] analyzing module get_or
INFO: [VRFC 10-311] analyzing module get_nand
INFO: [VRFC 10-311] analyzing module get_xor
INFO: [VRFC 10-311] analyzing module ASR
INFO: [VRFC 10-311] analyzing module ASL
INFO: [VRFC 10-311] analyzing module LSR
INFO: [VRFC 10-311] analyzing module LSL
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-311] analyzing module part_3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALU_System
INFO: [VRFC 10-311] analyzing module CPUSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sim_1/new/modules_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module Project2Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8b0f86b7c6f742abb3ff4d8f42d1e727 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project2Test_behav xil_defaultlib.Project2Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.part2_a
Compiling module xil_defaultlib.part1
Compiling module xil_defaultlib.part_2b
Compiling module xil_defaultlib.part_2c
Compiling module xil_defaultlib.is_zero
Compiling module xil_defaultlib.adder1bit
Compiling module xil_defaultlib.full_adder_8bit
Compiling module xil_defaultlib.subtracter8bit
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.get_and
Compiling module xil_defaultlib.get_or
Compiling module xil_defaultlib.get_nand
Compiling module xil_defaultlib.get_xor
Compiling module xil_defaultlib.LSL
Compiling module xil_defaultlib.LSR
Compiling module xil_defaultlib.ASL
Compiling module xil_defaultlib.ASR
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.part_3
Compiling module xil_defaultlib.ALU_System
Compiling module xil_defaultlib.CPUSystem
Compiling module xil_defaultlib.Project2Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Project2Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Project2Test_behav -key {Behavioral:sim_1:Functional:Project2Test} -tclbatch {Project2Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Project2Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
10 tests completed.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Project2Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 751.535 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Project2Test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Project2Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
INFO: [VRFC 10-311] analyzing module part2_a
INFO: [VRFC 10-311] analyzing module part_2b
INFO: [VRFC 10-311] analyzing module part_2c
INFO: [VRFC 10-311] analyzing module adder1bit
INFO: [VRFC 10-311] analyzing module is_zero
INFO: [VRFC 10-311] analyzing module full_adder_8bit
INFO: [VRFC 10-311] analyzing module subtracter8bit
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module get_and
INFO: [VRFC 10-311] analyzing module get_or
INFO: [VRFC 10-311] analyzing module get_nand
INFO: [VRFC 10-311] analyzing module get_xor
INFO: [VRFC 10-311] analyzing module ASR
INFO: [VRFC 10-311] analyzing module ASL
INFO: [VRFC 10-311] analyzing module LSR
INFO: [VRFC 10-311] analyzing module LSL
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-311] analyzing module part_3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALU_System
INFO: [VRFC 10-311] analyzing module CPUSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sim_1/new/modules_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module Project2Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8b0f86b7c6f742abb3ff4d8f42d1e727 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project2Test_behav xil_defaultlib.Project2Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.part2_a
Compiling module xil_defaultlib.part1
Compiling module xil_defaultlib.part_2b
Compiling module xil_defaultlib.part_2c
Compiling module xil_defaultlib.is_zero
Compiling module xil_defaultlib.adder1bit
Compiling module xil_defaultlib.full_adder_8bit
Compiling module xil_defaultlib.subtracter8bit
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.get_and
Compiling module xil_defaultlib.get_or
Compiling module xil_defaultlib.get_nand
Compiling module xil_defaultlib.get_xor
Compiling module xil_defaultlib.LSL
Compiling module xil_defaultlib.LSR
Compiling module xil_defaultlib.ASL
Compiling module xil_defaultlib.ASR
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.part_3
Compiling module xil_defaultlib.ALU_System
Compiling module xil_defaultlib.CPUSystem
Compiling module xil_defaultlib.Project2Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Project2Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Project2Test_behav -key {Behavioral:sim_1:Functional:Project2Test} -tclbatch {Project2Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Project2Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 x tests completed.
 9 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
12 tests completed.
 2 tests completed.
12 tests completed.
 5 tests completed.
10 tests completed.
 5 tests completed.
13 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Project2Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 791.977 ; gain = 0.398
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Project2Test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Project2Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
INFO: [VRFC 10-311] analyzing module part2_a
INFO: [VRFC 10-311] analyzing module part_2b
INFO: [VRFC 10-311] analyzing module part_2c
INFO: [VRFC 10-311] analyzing module adder1bit
INFO: [VRFC 10-311] analyzing module is_zero
INFO: [VRFC 10-311] analyzing module full_adder_8bit
INFO: [VRFC 10-311] analyzing module subtracter8bit
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module get_and
INFO: [VRFC 10-311] analyzing module get_or
INFO: [VRFC 10-311] analyzing module get_nand
INFO: [VRFC 10-311] analyzing module get_xor
INFO: [VRFC 10-311] analyzing module ASR
INFO: [VRFC 10-311] analyzing module ASL
INFO: [VRFC 10-311] analyzing module LSR
INFO: [VRFC 10-311] analyzing module LSL
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-311] analyzing module part_3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALU_System
INFO: [VRFC 10-311] analyzing module CPUSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sim_1/new/modules_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module Project2Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8b0f86b7c6f742abb3ff4d8f42d1e727 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project2Test_behav xil_defaultlib.Project2Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.part2_a
Compiling module xil_defaultlib.part1
Compiling module xil_defaultlib.part_2b
Compiling module xil_defaultlib.part_2c
Compiling module xil_defaultlib.is_zero
Compiling module xil_defaultlib.adder1bit
Compiling module xil_defaultlib.full_adder_8bit
Compiling module xil_defaultlib.subtracter8bit
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.get_and
Compiling module xil_defaultlib.get_or
Compiling module xil_defaultlib.get_nand
Compiling module xil_defaultlib.get_xor
Compiling module xil_defaultlib.LSL
Compiling module xil_defaultlib.LSR
Compiling module xil_defaultlib.ASL
Compiling module xil_defaultlib.ASR
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.part_3
Compiling module xil_defaultlib.ALU_System
Compiling module xil_defaultlib.CPUSystem
Compiling module xil_defaultlib.Project2Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Project2Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Project2Test_behav -key {Behavioral:sim_1:Functional:Project2Test} -tclbatch {Project2Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Project2Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
12 tests completed.
11 tests completed.
11 tests completed.
 1 tests completed.
 7 tests completed.
10 tests completed.
 7 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
 0 tests completed.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Project2Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 792.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Project2Test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/RAM.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim/TestBench.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Project2Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1
INFO: [VRFC 10-311] analyzing module part2_a
INFO: [VRFC 10-311] analyzing module part_2b
INFO: [VRFC 10-311] analyzing module part_2c
INFO: [VRFC 10-311] analyzing module adder1bit
INFO: [VRFC 10-311] analyzing module is_zero
INFO: [VRFC 10-311] analyzing module full_adder_8bit
INFO: [VRFC 10-311] analyzing module subtracter8bit
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-311] analyzing module get_and
INFO: [VRFC 10-311] analyzing module get_or
INFO: [VRFC 10-311] analyzing module get_nand
INFO: [VRFC 10-311] analyzing module get_xor
INFO: [VRFC 10-311] analyzing module ASR
INFO: [VRFC 10-311] analyzing module ASL
INFO: [VRFC 10-311] analyzing module LSR
INFO: [VRFC 10-311] analyzing module LSL
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-311] analyzing module part_3
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module ALU_System
INFO: [VRFC 10-311] analyzing module CPUSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/corg_1/corg_1.srcs/sim_1/new/modules_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project1Test
INFO: [VRFC 10-311] analyzing module Project2Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 8b0f86b7c6f742abb3ff4d8f42d1e727 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Project2Test_behav xil_defaultlib.Project2Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.part2_a
Compiling module xil_defaultlib.part1
Compiling module xil_defaultlib.part_2b
Compiling module xil_defaultlib.part_2c
Compiling module xil_defaultlib.is_zero
Compiling module xil_defaultlib.adder1bit
Compiling module xil_defaultlib.full_adder_8bit
Compiling module xil_defaultlib.subtracter8bit
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.get_and
Compiling module xil_defaultlib.get_or
Compiling module xil_defaultlib.get_nand
Compiling module xil_defaultlib.get_xor
Compiling module xil_defaultlib.LSL
Compiling module xil_defaultlib.LSR
Compiling module xil_defaultlib.ASL
Compiling module xil_defaultlib.ASR
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.part_3
Compiling module xil_defaultlib.ALU_System
Compiling module xil_defaultlib.CPUSystem
Compiling module xil_defaultlib.Project2Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Project2Test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/User/Desktop/corg_1/corg_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Project2Test_behav -key {Behavioral:sim_1:Functional:Project2Test} -tclbatch {Project2Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Project2Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Project2Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 792.754 ; gain = 0.660
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: ALU_System
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 909.500 ; gain = 115.062
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_System' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:606]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:580]
INFO: [Synth 8-3876] $readmem data file 'RAM.mem' is read successfully [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:591]
INFO: [Synth 8-256] done synthesizing module 'Memory' (1#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:580]
INFO: [Synth 8-638] synthesizing module 'part2_a' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:60]
INFO: [Synth 8-256] done synthesizing module 'part2_a' (2#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:60]
INFO: [Synth 8-638] synthesizing module 'part_2b' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:92]
INFO: [Synth 8-638] synthesizing module 'part1' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:23]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'part1' (3#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:23]
INFO: [Synth 8-256] done synthesizing module 'part_2b' (4#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:92]
INFO: [Synth 8-638] synthesizing module 'part_2c' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:143]
INFO: [Synth 8-256] done synthesizing module 'part_2c' (5#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:143]
INFO: [Synth 8-638] synthesizing module 'part_3' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:452]
INFO: [Synth 8-638] synthesizing module 'is_zero' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:195]
INFO: [Synth 8-256] done synthesizing module 'is_zero' (6#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:195]
INFO: [Synth 8-638] synthesizing module 'full_adder_8bit' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:203]
INFO: [Synth 8-638] synthesizing module 'adder1bit' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:181]
INFO: [Synth 8-256] done synthesizing module 'adder1bit' (7#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:181]
INFO: [Synth 8-256] done synthesizing module 'full_adder_8bit' (8#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:203]
INFO: [Synth 8-638] synthesizing module 'subtracter8bit' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:229]
WARNING: [Synth 8-350] instance 'FA0' of module 'full_adder_8bit' requires 7 connections, but only 5 given [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:238]
INFO: [Synth 8-256] done synthesizing module 'subtracter8bit' (9#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:229]
INFO: [Synth 8-638] synthesizing module 'compare' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:244]
WARNING: [Synth 8-350] instance 's0' of module 'subtracter8bit' requires 6 connections, but only 5 given [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:253]
INFO: [Synth 8-256] done synthesizing module 'compare' (10#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:244]
INFO: [Synth 8-638] synthesizing module 'get_and' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:273]
INFO: [Synth 8-256] done synthesizing module 'get_and' (11#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:273]
INFO: [Synth 8-638] synthesizing module 'get_or' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:284]
INFO: [Synth 8-256] done synthesizing module 'get_or' (12#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:284]
INFO: [Synth 8-638] synthesizing module 'get_nand' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:295]
INFO: [Synth 8-256] done synthesizing module 'get_nand' (13#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:295]
INFO: [Synth 8-638] synthesizing module 'get_xor' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:306]
INFO: [Synth 8-256] done synthesizing module 'get_xor' (14#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:306]
INFO: [Synth 8-638] synthesizing module 'LSL' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:397]
INFO: [Synth 8-256] done synthesizing module 'LSL' (15#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:397]
INFO: [Synth 8-638] synthesizing module 'LSR' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:371]
INFO: [Synth 8-256] done synthesizing module 'LSR' (16#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:371]
INFO: [Synth 8-638] synthesizing module 'ASL' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:344]
INFO: [Synth 8-256] done synthesizing module 'ASL' (17#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:344]
INFO: [Synth 8-638] synthesizing module 'ASR' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:319]
INFO: [Synth 8-256] done synthesizing module 'ASR' (18#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:319]
INFO: [Synth 8-638] synthesizing module 'CSR' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:425]
INFO: [Synth 8-256] done synthesizing module 'CSR' (19#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:425]
INFO: [Synth 8-256] done synthesizing module 'part_3' (20#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:452]
INFO: [Synth 8-256] done synthesizing module 'ALU_System' (21#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:606]
WARNING: [Synth 8-3331] design ASR has unconnected port inp_A[0]
WARNING: [Synth 8-3331] design part_3 has unconnected port clk[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 962.711 ; gain = 168.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 962.711 ; gain = 168.273
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1300.461 ; gain = 506.023
47 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1300.461 ; gain = 506.676
set_property top CPUSystem [current_fileset]
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CPUSystem
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1300.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPUSystem' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:670]
INFO: [Synth 8-638] synthesizing module 'ALU_System' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:606]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:580]
INFO: [Synth 8-3876] $readmem data file 'RAM.mem' is read successfully [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:591]
INFO: [Synth 8-256] done synthesizing module 'Memory' (1#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:580]
INFO: [Synth 8-638] synthesizing module 'part2_a' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:60]
INFO: [Synth 8-256] done synthesizing module 'part2_a' (2#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:60]
INFO: [Synth 8-638] synthesizing module 'part_2b' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:92]
INFO: [Synth 8-638] synthesizing module 'part1' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:23]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'part1' (3#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:23]
INFO: [Synth 8-256] done synthesizing module 'part_2b' (4#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:92]
INFO: [Synth 8-638] synthesizing module 'part_2c' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:143]
INFO: [Synth 8-256] done synthesizing module 'part_2c' (5#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:143]
INFO: [Synth 8-638] synthesizing module 'part_3' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:452]
INFO: [Synth 8-638] synthesizing module 'is_zero' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:195]
INFO: [Synth 8-256] done synthesizing module 'is_zero' (6#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:195]
INFO: [Synth 8-638] synthesizing module 'full_adder_8bit' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:203]
INFO: [Synth 8-638] synthesizing module 'adder1bit' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:181]
INFO: [Synth 8-256] done synthesizing module 'adder1bit' (7#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:181]
INFO: [Synth 8-256] done synthesizing module 'full_adder_8bit' (8#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:203]
INFO: [Synth 8-638] synthesizing module 'subtracter8bit' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:229]
WARNING: [Synth 8-350] instance 'FA0' of module 'full_adder_8bit' requires 7 connections, but only 5 given [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:238]
INFO: [Synth 8-256] done synthesizing module 'subtracter8bit' (9#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:229]
INFO: [Synth 8-638] synthesizing module 'compare' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:244]
WARNING: [Synth 8-350] instance 's0' of module 'subtracter8bit' requires 6 connections, but only 5 given [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:253]
INFO: [Synth 8-256] done synthesizing module 'compare' (10#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:244]
INFO: [Synth 8-638] synthesizing module 'get_and' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:273]
INFO: [Synth 8-256] done synthesizing module 'get_and' (11#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:273]
INFO: [Synth 8-638] synthesizing module 'get_or' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:284]
INFO: [Synth 8-256] done synthesizing module 'get_or' (12#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:284]
INFO: [Synth 8-638] synthesizing module 'get_nand' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:295]
INFO: [Synth 8-256] done synthesizing module 'get_nand' (13#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:295]
INFO: [Synth 8-638] synthesizing module 'get_xor' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:306]
INFO: [Synth 8-256] done synthesizing module 'get_xor' (14#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:306]
INFO: [Synth 8-638] synthesizing module 'LSL' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:397]
INFO: [Synth 8-256] done synthesizing module 'LSL' (15#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:397]
INFO: [Synth 8-638] synthesizing module 'LSR' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:371]
INFO: [Synth 8-256] done synthesizing module 'LSR' (16#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:371]
INFO: [Synth 8-638] synthesizing module 'ASL' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:344]
INFO: [Synth 8-256] done synthesizing module 'ASL' (17#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:344]
INFO: [Synth 8-638] synthesizing module 'ASR' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:319]
INFO: [Synth 8-256] done synthesizing module 'ASR' (18#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:319]
INFO: [Synth 8-638] synthesizing module 'CSR' [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:425]
INFO: [Synth 8-256] done synthesizing module 'CSR' (19#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:425]
INFO: [Synth 8-256] done synthesizing module 'part_3' (20#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:452]
INFO: [Synth 8-256] done synthesizing module 'ALU_System' (21#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:606]
INFO: [Synth 8-256] done synthesizing module 'CPUSystem' (22#1) [C:/Users/User/Desktop/corg_1/corg_1.srcs/sources_1/new/modules.v:670]
WARNING: [Synth 8-3331] design ASR has unconnected port inp_A[0]
WARNING: [Synth 8-3331] design part_3 has unconnected port clk[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.461 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1300.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1339.234 ; gain = 38.773
48 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1339.234 ; gain = 38.773
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 24 19:01:01 2023...
