

================================================================
== Vitis HLS Report for 'updateKey'
================================================================
* Date:           Sun Dec 11 15:16:30 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_recv_krnl
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.151 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       16|       16|  80.000 ns|  80.000 ns|   16|   16|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_583_1  |       14|       14|         3|          2|          1|     7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%write_flag44_0 = alloca i32 1"   --->   Operation 7 'alloca' 'write_flag44_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_2 = alloca i32 1"   --->   Operation 8 'alloca' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%write_flag8_0 = alloca i32 1"   --->   Operation 9 'alloca' 'write_flag8_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%write_flag38_0 = alloca i32 1"   --->   Operation 10 'alloca' 'write_flag38_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_3 = alloca i32 1"   --->   Operation 11 'alloca' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_4 = alloca i32 1"   --->   Operation 12 'alloca' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_flag32_0 = alloca i32 1"   --->   Operation 13 'alloca' 'write_flag32_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_5 = alloca i32 1"   --->   Operation 14 'alloca' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%write_flag14_0 = alloca i32 1"   --->   Operation 15 'alloca' 'write_flag14_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%write_flag26_0 = alloca i32 1"   --->   Operation 16 'alloca' 'write_flag26_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_6 = alloca i32 1"   --->   Operation 17 'alloca' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_7 = alloca i32 1"   --->   Operation 18 'alloca' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_flag20_0 = alloca i32 1"   --->   Operation 19 'alloca' 'write_flag20_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %decipher_0_2, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cipherkey_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %cipherkey" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 21 'read' 'cipherkey_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read15" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 22 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 23 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_2 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 24 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_3 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read12" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 25 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_4 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read11" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 26 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_5 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read10" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 27 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_6 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read9" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 28 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_7 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read8" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 29 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_8 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read7" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 30 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_9 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read6" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 31 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_10 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read5" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 32 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_11 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read4" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 33 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_12 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read3" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 34 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_13 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read2" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 35 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_14 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read1" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580]   --->   Operation 36 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i256 %cipherkey_read"   --->   Operation 37 'trunc' 'trunc_ln674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i128 @_ssdm_op_PartSelect.i128.i256.i32.i32, i256 %cipherkey_read, i32 128, i32 255"   --->   Operation 38 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln583 = store i1 0, i1 %write_flag20_0" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:583]   --->   Operation 39 'store' 'store_ln583' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln583 = store i1 0, i1 %write_flag26_0" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:583]   --->   Operation 40 'store' 'store_ln583' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln583 = store i1 0, i1 %write_flag14_0" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:583]   --->   Operation 41 'store' 'store_ln583' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln583 = store i1 0, i1 %write_flag32_0" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:583]   --->   Operation 42 'store' 'store_ln583' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln583 = store i1 0, i1 %write_flag38_0" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:583]   --->   Operation 43 'store' 'store_ln583' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln583 = store i1 0, i1 %write_flag8_0" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:583]   --->   Operation 44 'store' 'store_ln583' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln583 = store i1 0, i1 %write_flag44_0" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:583]   --->   Operation 45 'store' 'store_ln583' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln583 = br void" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:583]   --->   Operation 46 'br' 'br_ln583' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%this_15_029 = phi i128 0, void, i128 %this_15_1, void %.split65"   --->   Operation 47 'phi' 'this_15_029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%write_flag17_0 = phi i1 0, void, i1 %write_flag17_1, void %.split65"   --->   Operation 48 'phi' 'write_flag17_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%write_flag23_0 = phi i1 0, void, i1 %write_flag23_1, void %.split65"   --->   Operation 49 'phi' 'write_flag23_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%this_17_026 = phi i128 0, void, i128 %this_17_1, void %.split65"   --->   Operation 50 'phi' 'this_17_026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%write_flag29_0 = phi i1 0, void, i1 %write_flag29_1, void %.split65"   --->   Operation 51 'phi' 'write_flag29_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%this_13_024 = phi i128 0, void, i128 %this_13_1, void %.split65"   --->   Operation 52 'phi' 'this_13_024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%this_19_023 = phi i128 0, void, i128 %this_19_1, void %.split65"   --->   Operation 53 'phi' 'this_19_023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_flag11_0 = phi i1 0, void, i1 %write_flag11_1, void %.split65"   --->   Operation 54 'phi' 'write_flag11_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%write_flag35_0 = phi i1 0, void, i1 %write_flag35_1, void %.split65"   --->   Operation 55 'phi' 'write_flag35_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%this_111_020 = phi i128 0, void, i128 %this_111_1, void %.split65"   --->   Operation 56 'phi' 'this_111_020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_flag41_0 = phi i1 0, void, i1 %write_flag41_1, void %.split65"   --->   Operation 57 'phi' 'write_flag41_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%this_116_0 = phi i128 %p_Result_s, void, i128 %this_116_1, void %.split65"   --->   Operation 58 'phi' 'this_116_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%this_113_018 = phi i128 0, void, i128 %this_113_1, void %.split65"   --->   Operation 59 'phi' 'this_113_018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_flag4_0 = phi i1 1, void, i1 %write_flag4_1, void %.split65"   --->   Operation 60 'phi' 'write_flag4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%write_flag48_0 = phi i1 0, void, i1 %write_flag48_1, void %.split65"   --->   Operation 61 'phi' 'write_flag48_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%this_11550_016 = phi i128 0, void, i128 %this_11550_1, void %.split65"   --->   Operation 62 'phi' 'this_11550_016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%iter_V = phi i5 2, void, i5 %add_ln691, void %.split65"   --->   Operation 63 'phi' 'iter_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i256 %cipherkey_read, void, i256 %p_Result_20, void %.split65"   --->   Operation 64 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.63ns)   --->   "%icmp_ln878 = icmp_ult  i5 %iter_V, i5 15"   --->   Operation 65 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln583 = br i1 %icmp_ln878, void, void %.split" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:583]   --->   Operation 67 'br' 'br_ln583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln878 = trunc i5 %iter_V"   --->   Operation 68 'trunc' 'trunc_ln878' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 224, i32 231"   --->   Operation 69 'partselect' 'tmp' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_s_66 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 232, i32 239"   --->   Operation 70 'partselect' 'p_Result_s_66' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i8 %p_Result_s_66"   --->   Operation 71 'zext' 'zext_ln708' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%decipher_0_2_addr = getelementptr i8 %decipher_0_2, i64 0, i64 %zext_ln708" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:589]   --->   Operation 72 'getelementptr' 'decipher_0_2_addr' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %iter_V, i32 1, i32 3"   --->   Operation 73 'partselect' 'trunc_ln1' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.57ns)   --->   "%ret = add i3 %trunc_ln1, i3 7"   --->   Operation 74 'add' 'ret' <Predicate = (icmp_ln878)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i3 %ret"   --->   Operation 75 'zext' 'zext_ln534' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%Rcon_addr = getelementptr i8 %Rcon, i64 0, i64 %zext_ln534" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:589]   --->   Operation 76 'getelementptr' 'Rcon_addr' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (0.62ns)   --->   "%lhs_V = load i8 %decipher_0_2_addr"   --->   Operation 77 'load' 'lhs_V' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 78 [2/2] (0.66ns)   --->   "%rhs_V = load i4 %Rcon_addr"   --->   Operation 78 'load' 'rhs_V' <Predicate = (icmp_ln878)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 240, i32 247"   --->   Operation 79 'partselect' 'p_Result_2' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i8 %p_Result_2"   --->   Operation 80 'zext' 'zext_ln708_1' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%decipher_0_2_addr_1 = getelementptr i8 %decipher_0_2, i64 0, i64 %zext_ln708_1"   --->   Operation 81 'getelementptr' 'decipher_0_2_addr_1' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (0.62ns)   --->   "%decipher_0_2_load = load i8 %decipher_0_2_addr_1"   --->   Operation 82 'load' 'decipher_0_2_load' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %p_Val2_s, i32 248, i32 255"   --->   Operation 83 'partselect' 'p_Result_3' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln708_2 = zext i8 %p_Result_3"   --->   Operation 84 'zext' 'zext_ln708_2' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%decipher_0_2_addr_2 = getelementptr i8 %decipher_0_2, i64 0, i64 %zext_ln708_2"   --->   Operation 85 'getelementptr' 'decipher_0_2_addr_2' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (0.62ns)   --->   "%decipher_0_2_load_1 = load i8 %decipher_0_2_addr_2"   --->   Operation 86 'load' 'decipher_0_2_load_1' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln708_3 = zext i8 %tmp"   --->   Operation 87 'zext' 'zext_ln708_3' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%decipher_0_2_addr_3 = getelementptr i8 %decipher_0_2, i64 0, i64 %zext_ln708_3"   --->   Operation 88 'getelementptr' 'decipher_0_2_addr_3' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (0.62ns)   --->   "%decipher_0_2_load_2 = load i8 %decipher_0_2_addr_3"   --->   Operation 89 'load' 'decipher_0_2_load_2' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 90 [1/1] (0.65ns)   --->   "%switch_ln414 = switch i4 %trunc_ln878, void %branch46, i4 2, void %.split..split65_crit_edge, i4 4, void %branch36, i4 6, void %branch38, i4 8, void %branch40, i4 10, void %branch42, i4 12, void %branch44"   --->   Operation 90 'switch' 'switch_ln414' <Predicate = (icmp_ln878)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14"   --->   Operation 91 'specpipeline' 'specpipeline_ln674' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25"   --->   Operation 92 'specloopname' 'specloopname_ln674' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%round_tmp_V = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_s, i32 224, i32 255"   --->   Operation 93 'partselect' 'round_tmp_V' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 94 [1/2] (0.62ns)   --->   "%lhs_V = load i8 %decipher_0_2_addr"   --->   Operation 94 'load' 'lhs_V' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 95 [1/2] (0.66ns)   --->   "%rhs_V = load i4 %Rcon_addr"   --->   Operation 95 'load' 'rhs_V' <Predicate = (icmp_ln878)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln215)   --->   "%ret_1 = xor i8 %rhs_V, i8 %lhs_V"   --->   Operation 96 'xor' 'ret_1' <Predicate = (icmp_ln878)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/2] (0.62ns)   --->   "%decipher_0_2_load = load i8 %decipher_0_2_addr_1"   --->   Operation 97 'load' 'decipher_0_2_load' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 98 [1/2] (0.62ns)   --->   "%decipher_0_2_load_1 = load i8 %decipher_0_2_addr_2"   --->   Operation 98 'load' 'decipher_0_2_load_1' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 99 [1/2] (0.62ns)   --->   "%decipher_0_2_load_2 = load i8 %decipher_0_2_addr_3"   --->   Operation 99 'load' 'decipher_0_2_load_2' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node xor_ln215)   --->   "%p_Result_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %decipher_0_2_load_2, i8 %decipher_0_2_load_1, i8 %decipher_0_2_load, i8 %ret_1"   --->   Operation 100 'bitconcatenate' 'p_Result_17' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln215)   --->   "%trunc_ln674_1 = trunc i256 %p_Val2_s"   --->   Operation 101 'trunc' 'trunc_ln674_1' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.22ns) (out node of the LUT)   --->   "%xor_ln215 = xor i32 %trunc_ln674_1, i32 %p_Result_17"   --->   Operation 102 'xor' 'xor_ln215' <Predicate = (icmp_ln878)> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_s, i32 32, i32 63"   --->   Operation 103 'partselect' 'p_Result_7' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.21ns)   --->   "%xor_ln215_1 = xor i32 %p_Result_7, i32 %xor_ln215"   --->   Operation 104 'xor' 'xor_ln215_1' <Predicate = (icmp_ln878)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_s, i32 64, i32 95"   --->   Operation 105 'partselect' 'p_Result_8' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.21ns)   --->   "%xor_ln215_2 = xor i32 %p_Result_8, i32 %xor_ln215_1"   --->   Operation 106 'xor' 'xor_ln215_2' <Predicate = (icmp_ln878)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_s, i32 96, i32 127"   --->   Operation 107 'partselect' 'p_Result_9' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.21ns)   --->   "%round_tmp2_V_1 = xor i32 %p_Result_9, i32 %xor_ln215_2"   --->   Operation 108 'xor' 'round_tmp2_V_1' <Predicate = (icmp_ln878)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %round_tmp2_V_1, i32 %xor_ln215_2, i32 %xor_ln215_1, i32 %xor_ln215"   --->   Operation 109 'bitconcatenate' 'p_Result_18' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.38ns)   --->   "%store_ln414 = store i1 1, i1 %write_flag38_0"   --->   Operation 110 'store' 'store_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 12)> <Delay = 0.38>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln414 = store i128 %p_Result_18, i128 %p_Val2_2"   --->   Operation 111 'store' 'store_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 12)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln414 = br void %.split65"   --->   Operation 112 'br' 'br_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 12)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.38ns)   --->   "%store_ln414 = store i1 1, i1 %write_flag32_0"   --->   Operation 113 'store' 'store_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 10)> <Delay = 0.38>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln414 = store i128 %p_Result_18, i128 %p_Val2_4"   --->   Operation 114 'store' 'store_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 10)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln414 = br void %.split65"   --->   Operation 115 'br' 'br_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 10)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.38ns)   --->   "%store_ln414 = store i1 1, i1 %write_flag26_0"   --->   Operation 116 'store' 'store_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 8)> <Delay = 0.38>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln414 = store i128 %p_Result_18, i128 %p_Val2_5"   --->   Operation 117 'store' 'store_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 8)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln414 = br void %.split65"   --->   Operation 118 'br' 'br_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 8)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.38ns)   --->   "%store_ln414 = store i1 1, i1 %write_flag20_0"   --->   Operation 119 'store' 'store_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 6)> <Delay = 0.38>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln414 = store i128 %p_Result_18, i128 %p_Val2_7"   --->   Operation 120 'store' 'store_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 6)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln414 = br void %.split65"   --->   Operation 121 'br' 'br_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 6)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln414 = store i128 %p_Result_18, i128 %p_Val2_6"   --->   Operation 122 'store' 'store_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 4)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln414 = store i1 1, i1 %write_flag14_0"   --->   Operation 123 'store' 'store_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 4)> <Delay = 0.38>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln414 = br void %.split65"   --->   Operation 124 'br' 'br_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 4)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln414 = store i128 %p_Result_18, i128 %p_Val2_3"   --->   Operation 125 'store' 'store_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 2)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln414 = store i1 1, i1 %write_flag8_0"   --->   Operation 126 'store' 'store_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 2)> <Delay = 0.38>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln414 = br void %.split65"   --->   Operation 127 'br' 'br_ln414' <Predicate = (icmp_ln878 & trunc_ln878 == 2)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln414 = store i1 1, i1 %write_flag44_0"   --->   Operation 128 'store' 'store_ln414' <Predicate = (icmp_ln878 & trunc_ln878 != 2 & trunc_ln878 != 4 & trunc_ln878 != 6 & trunc_ln878 != 8 & trunc_ln878 != 10 & trunc_ln878 != 12)> <Delay = 0.38>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln414 = store i128 %p_Result_18, i128 %p_Val2_1"   --->   Operation 129 'store' 'store_ln414' <Predicate = (icmp_ln878 & trunc_ln878 != 2 & trunc_ln878 != 4 & trunc_ln878 != 6 & trunc_ln878 != 8 & trunc_ln878 != 10 & trunc_ln878 != 12)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln414 = br void %.split65"   --->   Operation 130 'br' 'br_ln414' <Predicate = (icmp_ln878 & trunc_ln878 != 2 & trunc_ln878 != 4 & trunc_ln878 != 6 & trunc_ln878 != 8 & trunc_ln878 != 10 & trunc_ln878 != 12)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.70ns)   --->   "%add_ln691 = add i5 %iter_V, i5 2"   --->   Operation 131 'add' 'add_ln691' <Predicate = (icmp_ln878)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i32 %round_tmp2_V_1"   --->   Operation 132 'trunc' 'trunc_ln708' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln708_4 = zext i8 %trunc_ln708"   --->   Operation 133 'zext' 'zext_ln708_4' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%decipher_0_2_addr_4 = getelementptr i8 %decipher_0_2, i64 0, i64 %zext_ln708_4"   --->   Operation 134 'getelementptr' 'decipher_0_2_addr_4' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 135 [2/2] (0.62ns)   --->   "%decipher_0_2_load_3 = load i8 %decipher_0_2_addr_4"   --->   Operation 135 'load' 'decipher_0_2_load_3' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %round_tmp2_V_1, i32 8, i32 15"   --->   Operation 136 'partselect' 'p_Result_5' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln708_5 = zext i8 %p_Result_5"   --->   Operation 137 'zext' 'zext_ln708_5' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%decipher_0_2_addr_5 = getelementptr i8 %decipher_0_2, i64 0, i64 %zext_ln708_5"   --->   Operation 138 'getelementptr' 'decipher_0_2_addr_5' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 139 [2/2] (0.62ns)   --->   "%decipher_0_2_load_4 = load i8 %decipher_0_2_addr_5"   --->   Operation 139 'load' 'decipher_0_2_load_4' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %round_tmp2_V_1, i32 16, i32 23"   --->   Operation 140 'partselect' 'p_Result_6' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln708_6 = zext i8 %p_Result_6"   --->   Operation 141 'zext' 'zext_ln708_6' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%decipher_0_2_addr_6 = getelementptr i8 %decipher_0_2, i64 0, i64 %zext_ln708_6"   --->   Operation 142 'getelementptr' 'decipher_0_2_addr_6' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 143 [2/2] (0.62ns)   --->   "%decipher_0_2_load_5 = load i8 %decipher_0_2_addr_6"   --->   Operation 143 'load' 'decipher_0_2_load_5' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %round_tmp2_V_1, i32 24, i32 31"   --->   Operation 144 'partselect' 'p_Result_10' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln708_7 = zext i8 %p_Result_10"   --->   Operation 145 'zext' 'zext_ln708_7' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%decipher_0_2_addr_7 = getelementptr i8 %decipher_0_2, i64 0, i64 %zext_ln708_7"   --->   Operation 146 'getelementptr' 'decipher_0_2_addr_7' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 147 [2/2] (0.62ns)   --->   "%decipher_0_2_load_6 = load i8 %decipher_0_2_addr_7"   --->   Operation 147 'load' 'decipher_0_2_load_6' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_12 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_s, i32 128, i32 159"   --->   Operation 148 'partselect' 'p_Result_12' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%or_ln414 = or i4 %trunc_ln878, i4 1"   --->   Operation 149 'or' 'or_ln414' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_13 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_s, i32 160, i32 191"   --->   Operation 150 'partselect' 'p_Result_13' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_14 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Val2_s, i32 192, i32 223"   --->   Operation 151 'partselect' 'p_Result_14' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.49ns)   --->   "%write_flag48_1 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 1, i1 %write_flag48_0, i1 1, i1 %write_flag48_0, i1 1, i1 %write_flag48_0, i1 1, i1 %write_flag48_0, i1 1, i1 %write_flag48_0, i1 1, i1 %write_flag48_0, i1 1, i1 %write_flag48_0, i1 1, i1 1, i4 %or_ln414"   --->   Operation 152 'mux' 'write_flag48_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.49ns)   --->   "%write_flag4_1 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag4_0, i1 1, i1 %write_flag4_0, i1 %write_flag4_0, i1 %write_flag4_0, i1 %write_flag4_0, i1 %write_flag4_0, i1 %write_flag4_0, i1 %write_flag4_0, i1 %write_flag4_0, i1 %write_flag4_0, i1 %write_flag4_0, i1 %write_flag4_0, i1 %write_flag4_0, i1 %write_flag4_0, i1 %write_flag4_0, i4 %or_ln414"   --->   Operation 153 'mux' 'write_flag4_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.49ns)   --->   "%write_flag41_1 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag41_0, i1 %write_flag41_0, i1 %write_flag41_0, i1 %write_flag41_0, i1 %write_flag41_0, i1 %write_flag41_0, i1 %write_flag41_0, i1 %write_flag41_0, i1 %write_flag41_0, i1 %write_flag41_0, i1 %write_flag41_0, i1 %write_flag41_0, i1 %write_flag41_0, i1 1, i1 %write_flag41_0, i1 %write_flag41_0, i4 %or_ln414"   --->   Operation 154 'mux' 'write_flag41_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.49ns)   --->   "%write_flag35_1 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag35_0, i1 %write_flag35_0, i1 %write_flag35_0, i1 %write_flag35_0, i1 %write_flag35_0, i1 %write_flag35_0, i1 %write_flag35_0, i1 %write_flag35_0, i1 %write_flag35_0, i1 %write_flag35_0, i1 %write_flag35_0, i1 1, i1 %write_flag35_0, i1 %write_flag35_0, i1 %write_flag35_0, i1 %write_flag35_0, i4 %or_ln414"   --->   Operation 155 'mux' 'write_flag35_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.49ns)   --->   "%write_flag11_1 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i1 1, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i4 %or_ln414"   --->   Operation 156 'mux' 'write_flag11_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.49ns)   --->   "%write_flag29_1 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag29_0, i1 %write_flag29_0, i1 %write_flag29_0, i1 %write_flag29_0, i1 %write_flag29_0, i1 %write_flag29_0, i1 %write_flag29_0, i1 %write_flag29_0, i1 %write_flag29_0, i1 1, i1 %write_flag29_0, i1 %write_flag29_0, i1 %write_flag29_0, i1 %write_flag29_0, i1 %write_flag29_0, i1 %write_flag29_0, i4 %or_ln414"   --->   Operation 157 'mux' 'write_flag29_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.49ns)   --->   "%write_flag23_1 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag23_0, i1 %write_flag23_0, i1 %write_flag23_0, i1 %write_flag23_0, i1 %write_flag23_0, i1 %write_flag23_0, i1 %write_flag23_0, i1 1, i1 %write_flag23_0, i1 %write_flag23_0, i1 %write_flag23_0, i1 %write_flag23_0, i1 %write_flag23_0, i1 %write_flag23_0, i1 %write_flag23_0, i1 %write_flag23_0, i4 %or_ln414"   --->   Operation 158 'mux' 'write_flag23_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.49ns)   --->   "%write_flag17_1 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 %write_flag17_0, i1 %write_flag17_0, i1 %write_flag17_0, i1 %write_flag17_0, i1 %write_flag17_0, i1 1, i1 %write_flag17_0, i1 %write_flag17_0, i1 %write_flag17_0, i1 %write_flag17_0, i1 %write_flag17_0, i1 %write_flag17_0, i1 %write_flag17_0, i1 %write_flag17_0, i1 %write_flag17_0, i1 %write_flag17_0, i4 %or_ln414"   --->   Operation 159 'mux' 'write_flag17_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.09>
ST_4 : Operation 160 [1/2] (0.62ns)   --->   "%decipher_0_2_load_3 = load i8 %decipher_0_2_addr_4"   --->   Operation 160 'load' 'decipher_0_2_load_3' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 161 [1/2] (0.62ns)   --->   "%decipher_0_2_load_4 = load i8 %decipher_0_2_addr_5"   --->   Operation 161 'load' 'decipher_0_2_load_4' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 162 [1/2] (0.62ns)   --->   "%decipher_0_2_load_5 = load i8 %decipher_0_2_addr_6"   --->   Operation 162 'load' 'decipher_0_2_load_5' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 163 [1/2] (0.62ns)   --->   "%decipher_0_2_load_6 = load i8 %decipher_0_2_addr_7"   --->   Operation 163 'load' 'decipher_0_2_load_6' <Predicate = (icmp_ln878)> <Delay = 0.62> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %decipher_0_2_load_6, i8 %decipher_0_2_load_5, i8 %decipher_0_2_load_4, i8 %decipher_0_2_load_3"   --->   Operation 164 'bitconcatenate' 'p_Result_19' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.21ns)   --->   "%xor_ln215_4 = xor i32 %p_Result_12, i32 %p_Result_19"   --->   Operation 165 'xor' 'xor_ln215_4' <Predicate = (icmp_ln878)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.21ns)   --->   "%xor_ln215_5 = xor i32 %p_Result_13, i32 %xor_ln215_4"   --->   Operation 166 'xor' 'xor_ln215_5' <Predicate = (icmp_ln878)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.21ns)   --->   "%xor_ln215_6 = xor i32 %p_Result_14, i32 %xor_ln215_5"   --->   Operation 167 'xor' 'xor_ln215_6' <Predicate = (icmp_ln878)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.21ns)   --->   "%xor_ln215_7 = xor i32 %xor_ln215_6, i32 %round_tmp_V"   --->   Operation 168 'xor' 'xor_ln215_7' <Predicate = (icmp_ln878)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %xor_ln215_7, i32 %xor_ln215_6, i32 %xor_ln215_5, i32 %xor_ln215_4"   --->   Operation 169 'bitconcatenate' 'p_Result_15' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.49ns)   --->   "%this_11550_1 = mux i128 @_ssdm_op_Mux.ap_auto.16i128.i4, i128 %p_Result_15, i128 %this_11550_016, i128 %p_Result_15, i128 %this_11550_016, i128 %p_Result_15, i128 %this_11550_016, i128 %p_Result_15, i128 %this_11550_016, i128 %p_Result_15, i128 %this_11550_016, i128 %p_Result_15, i128 %this_11550_016, i128 %p_Result_15, i128 %this_11550_016, i128 %p_Result_15, i128 %p_Result_15, i4 %or_ln414"   --->   Operation 170 'mux' 'this_11550_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (0.49ns)   --->   "%this_113_1 = mux i128 @_ssdm_op_Mux.ap_auto.16i128.i4, i128 %this_113_018, i128 %this_113_018, i128 %this_113_018, i128 %this_113_018, i128 %this_113_018, i128 %this_113_018, i128 %this_113_018, i128 %this_113_018, i128 %this_113_018, i128 %this_113_018, i128 %this_113_018, i128 %this_113_018, i128 %this_113_018, i128 %p_Result_15, i128 %this_113_018, i128 %this_113_018, i4 %or_ln414"   --->   Operation 171 'mux' 'this_113_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.49ns)   --->   "%this_116_1 = mux i128 @_ssdm_op_Mux.ap_auto.16i128.i4, i128 %this_116_0, i128 %p_Result_15, i128 %this_116_0, i128 %this_116_0, i128 %this_116_0, i128 %this_116_0, i128 %this_116_0, i128 %this_116_0, i128 %this_116_0, i128 %this_116_0, i128 %this_116_0, i128 %this_116_0, i128 %this_116_0, i128 %this_116_0, i128 %this_116_0, i128 %this_116_0, i4 %or_ln414"   --->   Operation 172 'mux' 'this_116_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.49ns)   --->   "%this_111_1 = mux i128 @_ssdm_op_Mux.ap_auto.16i128.i4, i128 %this_111_020, i128 %this_111_020, i128 %this_111_020, i128 %this_111_020, i128 %this_111_020, i128 %this_111_020, i128 %this_111_020, i128 %this_111_020, i128 %this_111_020, i128 %this_111_020, i128 %this_111_020, i128 %p_Result_15, i128 %this_111_020, i128 %this_111_020, i128 %this_111_020, i128 %this_111_020, i4 %or_ln414"   --->   Operation 173 'mux' 'this_111_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.49ns)   --->   "%this_19_1 = mux i128 @_ssdm_op_Mux.ap_auto.16i128.i4, i128 %this_19_023, i128 %this_19_023, i128 %this_19_023, i128 %this_19_023, i128 %this_19_023, i128 %this_19_023, i128 %this_19_023, i128 %this_19_023, i128 %this_19_023, i128 %p_Result_15, i128 %this_19_023, i128 %this_19_023, i128 %this_19_023, i128 %this_19_023, i128 %this_19_023, i128 %this_19_023, i4 %or_ln414"   --->   Operation 174 'mux' 'this_19_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.49ns)   --->   "%this_13_1 = mux i128 @_ssdm_op_Mux.ap_auto.16i128.i4, i128 %this_13_024, i128 %this_13_024, i128 %this_13_024, i128 %p_Result_15, i128 %this_13_024, i128 %this_13_024, i128 %this_13_024, i128 %this_13_024, i128 %this_13_024, i128 %this_13_024, i128 %this_13_024, i128 %this_13_024, i128 %this_13_024, i128 %this_13_024, i128 %this_13_024, i128 %this_13_024, i4 %or_ln414"   --->   Operation 175 'mux' 'this_13_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.49ns)   --->   "%this_17_1 = mux i128 @_ssdm_op_Mux.ap_auto.16i128.i4, i128 %this_17_026, i128 %this_17_026, i128 %this_17_026, i128 %this_17_026, i128 %this_17_026, i128 %this_17_026, i128 %this_17_026, i128 %p_Result_15, i128 %this_17_026, i128 %this_17_026, i128 %this_17_026, i128 %this_17_026, i128 %this_17_026, i128 %this_17_026, i128 %this_17_026, i128 %this_17_026, i4 %or_ln414"   --->   Operation 176 'mux' 'this_17_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.49ns)   --->   "%this_15_1 = mux i128 @_ssdm_op_Mux.ap_auto.16i128.i4, i128 %this_15_029, i128 %this_15_029, i128 %this_15_029, i128 %this_15_029, i128 %this_15_029, i128 %p_Result_15, i128 %this_15_029, i128 %this_15_029, i128 %this_15_029, i128 %this_15_029, i128 %this_15_029, i128 %this_15_029, i128 %this_15_029, i128 %this_15_029, i128 %this_15_029, i128 %this_15_029, i4 %or_ln414"   --->   Operation 177 'mux' 'this_15_1' <Predicate = (icmp_ln878)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_20 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %xor_ln215_7, i32 %xor_ln215_6, i32 %xor_ln215_5, i32 %xor_ln215_4, i32 %round_tmp2_V_1, i32 %xor_ln215_2, i32 %xor_ln215_1, i32 %xor_ln215"   --->   Operation 178 'bitconcatenate' 'p_Result_20' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 179 'br' 'br_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.34>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i128 %p_Val2_1" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 180 'load' 'p_Val2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%write_flag44_0_load = load i1 %write_flag44_0" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 181 'load' 'write_flag44_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%p_Val2_2_load = load i128 %p_Val2_2" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 182 'load' 'p_Val2_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%write_flag8_0_load = load i1 %write_flag8_0" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 183 'load' 'write_flag8_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%write_flag38_0_load = load i1 %write_flag38_0" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 184 'load' 'write_flag38_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%p_Val2_3_load = load i128 %p_Val2_3" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 185 'load' 'p_Val2_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%p_Val2_4_load = load i128 %p_Val2_4" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 186 'load' 'p_Val2_4_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%write_flag32_0_load = load i1 %write_flag32_0" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 187 'load' 'write_flag32_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%p_Val2_5_load = load i128 %p_Val2_5" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 188 'load' 'p_Val2_5_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%write_flag14_0_load = load i1 %write_flag14_0" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 189 'load' 'write_flag14_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%write_flag26_0_load = load i1 %write_flag26_0" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 190 'load' 'write_flag26_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%p_Val2_6_load = load i128 %p_Val2_6" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 191 'load' 'p_Val2_6_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%p_Val2_7_load = load i128 %p_Val2_7" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 192 'load' 'p_Val2_7_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%write_flag20_0_load = load i1 %write_flag20_0" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 193 'load' 'write_flag20_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.34ns)   --->   "%select_ln613 = select i1 %write_flag4_0, i128 %this_116_0, i128 %p_read_14" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 194 'select' 'select_ln613' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.34ns)   --->   "%select_ln613_1 = select i1 %write_flag8_0_load, i128 %p_Val2_3_load, i128 %p_read_13" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 195 'select' 'select_ln613_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.34ns)   --->   "%select_ln613_2 = select i1 %write_flag11_0, i128 %this_13_024, i128 %p_read_12" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 196 'select' 'select_ln613_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.34ns)   --->   "%select_ln613_3 = select i1 %write_flag14_0_load, i128 %p_Val2_6_load, i128 %p_read_11" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 197 'select' 'select_ln613_3' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.34ns)   --->   "%select_ln613_4 = select i1 %write_flag17_0, i128 %this_15_029, i128 %p_read_10" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 198 'select' 'select_ln613_4' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.34ns)   --->   "%select_ln613_5 = select i1 %write_flag20_0_load, i128 %p_Val2_7_load, i128 %p_read_9" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 199 'select' 'select_ln613_5' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.34ns)   --->   "%select_ln613_6 = select i1 %write_flag23_0, i128 %this_17_026, i128 %p_read_8" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 200 'select' 'select_ln613_6' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.34ns)   --->   "%select_ln613_7 = select i1 %write_flag26_0_load, i128 %p_Val2_5_load, i128 %p_read_7" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 201 'select' 'select_ln613_7' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.34ns)   --->   "%select_ln613_8 = select i1 %write_flag29_0, i128 %this_19_023, i128 %p_read_6" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 202 'select' 'select_ln613_8' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.34ns)   --->   "%select_ln613_9 = select i1 %write_flag32_0_load, i128 %p_Val2_4_load, i128 %p_read_5" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 203 'select' 'select_ln613_9' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.34ns)   --->   "%select_ln613_10 = select i1 %write_flag35_0, i128 %this_111_020, i128 %p_read_4" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 204 'select' 'select_ln613_10' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.34ns)   --->   "%select_ln613_11 = select i1 %write_flag38_0_load, i128 %p_Val2_2_load, i128 %p_read_3" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 205 'select' 'select_ln613_11' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.34ns)   --->   "%select_ln613_12 = select i1 %write_flag41_0, i128 %this_113_018, i128 %p_read_2" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 206 'select' 'select_ln613_12' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.34ns)   --->   "%select_ln613_13 = select i1 %write_flag44_0_load, i128 %p_Val2_1_load, i128 %p_read_1" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 207 'select' 'select_ln613_13' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.34ns)   --->   "%select_ln613_14 = select i1 %write_flag48_0, i128 %this_11550_016, i128 %p_read" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 208 'select' 'select_ln613_14' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%mrv = insertvalue i2048 <undef>, i128 %trunc_ln674" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 209 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i2048 %mrv, i128 %select_ln613" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 210 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i2048 %mrv_1, i128 %select_ln613_1" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 211 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i2048 %mrv_2, i128 %select_ln613_2" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 212 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i2048 %mrv_3, i128 %select_ln613_3" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 213 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i2048 %mrv_4, i128 %select_ln613_4" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 214 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i2048 %mrv_5, i128 %select_ln613_5" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 215 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i2048 %mrv_6, i128 %select_ln613_6" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 216 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i2048 %mrv_7, i128 %select_ln613_7" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 217 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i2048 %mrv_8, i128 %select_ln613_8" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 218 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i2048 %mrv_9, i128 %select_ln613_9" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 219 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i2048 %mrv_s, i128 %select_ln613_10" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 220 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i2048 %mrv_10, i128 %select_ln613_11" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 221 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i2048 %mrv_11, i128 %select_ln613_12" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 222 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i2048 %mrv_12, i128 %select_ln613_13" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 223 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i2048 %mrv_13, i128 %select_ln613_14" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 224 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%ret_ln613 = ret i2048 %mrv_14" [/space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613]   --->   Operation 225 'ret' 'ret_ln613' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('write_flag20_0') [34]  (0 ns)
	'store' operation ('store_ln583', /space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:583) of constant 0 on local variable 'write_flag20_0' [54]  (0.387 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'phi' operation ('iter.V') with incoming values : ('add_ln691') [79]  (0 ns)
	'add' operation ('ret') [94]  (0.572 ns)
	'getelementptr' operation ('Rcon_addr', /space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:589) [96]  (0 ns)
	'load' operation ('rhs.V') on array 'Rcon' [98]  (0.667 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'load' operation ('rhs.V') on array 'Rcon' [98]  (0.667 ns)
	'xor' operation ('ret') [99]  (0 ns)
	'xor' operation ('xor_ln215') [113]  (0.228 ns)
	'xor' operation ('xor_ln215_1') [115]  (0.21 ns)
	'xor' operation ('xor_ln215_2') [117]  (0.21 ns)
	'xor' operation ('round_tmp2.V') [119]  (0.21 ns)
	'getelementptr' operation ('decipher_0_2_addr_4') [154]  (0 ns)
	'load' operation ('decipher_0_2_load_3') on array 'decipher_0_2' [155]  (0.626 ns)

 <State 4>: 2.09ns
The critical path consists of the following:
	'load' operation ('decipher_0_2_load_3') on array 'decipher_0_2' [155]  (0.626 ns)
	'xor' operation ('xor_ln215_4') [171]  (0.21 ns)
	'xor' operation ('xor_ln215_5') [173]  (0.21 ns)
	'xor' operation ('xor_ln215_6') [175]  (0.21 ns)
	'xor' operation ('xor_ln215_7') [176]  (0.21 ns)
	'phi' operation ('__Result__') with incoming values : ('cipherkey_read', /space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:580) ('__Result__') [80]  (0 ns)
	'getelementptr' operation ('decipher_0_2_addr', /space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:589) [92]  (0 ns)
	'load' operation ('lhs.V') on array 'decipher_0_2' [97]  (0.626 ns)

 <State 5>: 0.346ns
The critical path consists of the following:
	'select' operation ('select_ln613', /space1/hxh/APB/sha_aes_tcpip/Vitis_with_100Gbps_TCP-IP/kernel/common/include/xf_security/aes.hpp:613) [211]  (0.346 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
