#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar 17 10:19:59 2021
# Process ID: 17076
# Current directory: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18244 D:\Documents\workspace\CPP_Schoolworks\ECE4304L\ECE4304L_Lab5\ECE4304L_Lab5_VHDL\ECE4304L_Lab5_VHDL.xpr
# Log file: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/vivado.log
# Journal file: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.xpr
add_files {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/ctrl7seg.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/hex7seg.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/bcd_counter.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/upcounter.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/muxNbits8x1.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/ctrl7seg_general.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/top.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/decoder8bit.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/ctrl7seg_general.vhd] -no_script -reset -force -quiet
remove_files  D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/ctrl7seg_general.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top upcounter [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch Behavioral [current_fileset]
set_property top_file D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/upcounter.vhd [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top muxNbits8x1 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
synth_design -rtl -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top hex7seg [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
current_design synth_1
close_design
open_run synth_1 -name synth_1
add_files -norecurse D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/DFlipflop.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ctrl7seg [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
add_files -fileset constrs_1 -norecurse D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property target_constrs_file D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/constrs_1/imports/ECE4304L/Nexys-A7-100T.xdc [current_fileset -constrset]
reset_run impl_1
close_design
close_design
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close [ open D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/bcdAU.vhd w ]
add_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/bcdAU.vhd
update_compile_order -fileset sources_1
set_property target_language VHDL [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top bcdAU [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
open_project D:/Documents/workspace/Vivado_Playground/BCD_AU/BCD_AU.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top AU [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
current_project ECE4304L_Lab5_VHDL
close [ open D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/NbitReg.vhd w ]
add_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/NbitReg.vhd
update_compile_order -fileset sources_1
add_files -norecurse D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/BCDconv.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/bcd_counter.vhd] -no_script -reset -force -quiet
remove_files  D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sources_1/new/bcd_counter.vhd
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sim_1/new/top_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sim_1/imports/new/top_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sim_1/imports/new/top_tb.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sim_1/new/top_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
update_files -from_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sim_1/new/top_tb.vhd -to_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.srcs/sim_1/imports/new/top_tb.vhd -filesets [get_filesets *]
launch_simulation
source top_tb_TEXTIO.tcl
close_sim
launch_simulation
source top_tb_TEXTIO.tcl
close_sim
launch_simulation
source top_tb_TEXTIO.tcl
close_sim
launch_simulation
source top_tb_TEXTIO.tcl
close_sim
launch_simulation
source top_tb_TEXTIO.tcl
run 10 s
run 10 s
close_sim
launch_simulation
source top_tb_TEXTIO.tcl
run 10 s
close_sim
launch_simulation
source top_tb_TEXTIO.tcl
run 10 s
close_sim
launch_simulation
source top_tb_TEXTIO.tcl
close_sim
launch_simulation
source top_tb_TEXTIO.tcl
run all
run all
relaunch_sim
close_sim
launch_simulation
source top_tb_TEXTIO.tcl
run all
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab5/ECE4304L_Lab5_VHDL/ECE4304L_Lab5_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project BCD_AU
close_project
close_sim
