[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ForElab/slpp_all/surelog.log.

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/ForElab/top.v".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/ForElab/top.v".

[WRN:PA0205] ${SURELOG_DIR}/tests/ForElab/top.v:1:1: No timescale set for "tlul_pkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/ForElab/top.v:16:1: No timescale set for "prim_arbiter_tree".

[WRN:PA0205] ${SURELOG_DIR}/tests/ForElab/top.v:49:1: No timescale set for "tlul_socket_m1".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/ForElab/top.v:1:1: Compile package "tlul_pkg".

[INF:CP0303] ${SURELOG_DIR}/tests/ForElab/top.v:16:1: Compile module "work@prim_arbiter_tree".

[INF:CP0303] ${SURELOG_DIR}/tests/ForElab/top.v:49:1: Compile module "work@tlul_socket_m1".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/ForElab/top.v:55:5: Compile generate block "work@tlul_socket_m1.gen_tree_arb".

[INF:CP0335] ${SURELOG_DIR}/tests/ForElab/top.v:32:12: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case".

[INF:CP0335] ${SURELOG_DIR}/tests/ForElab/top.v:37:5: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/ForElab/top.v:37:5: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/ForElab/top.v:37:5: Compile generate block "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]".

Instance tree:
[TOP] work@tlul_socket_m1 work@tlul_socket_m1
[SCO] work@tlul_socket_m1.gen_tree_arb work@tlul_socket_m1.gen_tree_arb
[MOD] work@prim_arbiter_tree work@tlul_socket_m1.gen_tree_arb.u_reqarb
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
[SCO] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2] work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
[GAT] work@or work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
[GAT] work@or work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
[GAT] work@or work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate

[NTE:EL0503] ${SURELOG_DIR}/tests/ForElab/top.v:49:1: Top level module "work@tlul_socket_m1".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 6.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 3.

[NTE:EL0523] ${SURELOG_DIR}/tests/ForElab/top.v:49:1: Instance "work@tlul_socket_m1".

[NTE:EL0522] ${SURELOG_DIR}/tests/ForElab/top.v:55:5: Scope "work@tlul_socket_m1.gen_tree_arb".

[NTE:EL0523] ${SURELOG_DIR}/tests/ForElab/top.v:55:5: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb".

[NTE:EL0522] ${SURELOG_DIR}/tests/ForElab/top.v:32:12: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case".

[NTE:EL0522] ${SURELOG_DIR}/tests/ForElab/top.v:37:57: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]".

[NTE:EL0522] ${SURELOG_DIR}/tests/ForElab/top.v:37:57: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]".

[NTE:EL0522] ${SURELOG_DIR}/tests/ForElab/top.v:37:57: Scope "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]".

[NTE:EL0523] ${SURELOG_DIR}/tests/ForElab/top.v:41:10: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate".

[NTE:EL0523] ${SURELOG_DIR}/tests/ForElab/top.v:41:10: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate".

[NTE:EL0523] ${SURELOG_DIR}/tests/ForElab/top.v:41:10: Instance "work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate".

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  2
bit_select                                             1
bit_typespec                                           2
constant                                             140
cont_assign                                            1
design                                                 1
gate                                                   6
gen_if                                                 2
gen_scope                                             10
gen_scope_array                                       10
int_typespec                                          21
logic_net                                             16
logic_typespec                                         7
logic_var                                              1
module_inst                                           17
operation                                             45
package                                                3
param_assign                                          24
parameter                                             27
port                                                  15
prim_term                                             18
range                                                  2
ref_module                                             1
ref_obj                                               29
string_typespec                                        5
sys_func_call                                          1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ForElab/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ForElab/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ForElab/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@tlul_socket_m1)
|vpiName:work@tlul_socket_m1
|uhdmallPackages:
\_package: tlul_pkg (tlul_pkg::), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
  |vpiParent:
  \_design: (work@tlul_socket_m1)
  |vpiName:tlul_pkg
  |vpiFullName:tlul_pkg::
  |vpiParameter:
  \_parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:24
    |vpiParent:
    \_package: tlul_pkg (tlul_pkg::), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |STRING:BINTREE
    |vpiTypespec:
    \_string_typespec: 
    |vpiName:ArbiterImpl
    |vpiFullName:tlul_pkg::ArbiterImpl
  |vpiParamAssign:
  \_param_assign: , line:9:13, endln:9:36
    |vpiParent:
    \_package: tlul_pkg (tlul_pkg::), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |vpiRhs:
    \_constant: , line:9:27, endln:9:36
      |vpiDecompile:"BINTREE"
      |vpiSize:56
      |STRING:BINTREE
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:24
  |vpiDefName:tlul_pkg
|uhdmtopPackages:
\_package: tlul_pkg (tlul_pkg::), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
  |vpiParent:
  \_design: (work@tlul_socket_m1)
  |vpiName:tlul_pkg
  |vpiFullName:tlul_pkg::
  |vpiParameter:
  \_parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:24
    |vpiParent:
    \_package: tlul_pkg (tlul_pkg::), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |STRING:BINTREE
    |vpiTypespec:
    \_string_typespec: 
    |vpiName:ArbiterImpl
    |vpiFullName:tlul_pkg::ArbiterImpl
  |vpiParamAssign:
  \_param_assign: , line:9:13, endln:9:36
    |vpiParent:
    \_package: tlul_pkg (tlul_pkg::), file:${SURELOG_DIR}/tests/ForElab/top.v, line:1:1, endln:13:11
    |vpiRhs:
    \_constant: , line:9:27, endln:9:36
      |vpiDecompile:"BINTREE"
      |vpiSize:56
      |STRING:BINTREE
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (tlul_pkg::ArbiterImpl), line:9:13, endln:9:24
  |vpiDefName:tlul_pkg
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
  |vpiParent:
  \_design: (work@tlul_socket_m1)
  |vpiFullName:work@prim_arbiter_tree
  |vpiParameter:
  \_parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:27
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |UINT:4
    |vpiTypespec:
    \_int_typespec: , line:17:13, endln:17:25
      |vpiParent:
      \_parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:27
    |vpiName:N
    |vpiFullName:work@prim_arbiter_tree.N
  |vpiParameter:
  \_parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:28
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |UINT:32
    |vpiTypespec:
    \_int_typespec: , line:18:13, endln:18:25
      |vpiParent:
      \_parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:28
    |vpiName:DW
    |vpiFullName:work@prim_arbiter_tree.DW
  |vpiParameter:
  \_parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:21
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |BIN:1
    |vpiTypespec:
    \_bit_typespec: , line:19:13, endln:19:16
      |vpiParent:
      \_parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:21
    |vpiName:Lock
    |vpiFullName:work@prim_arbiter_tree.Lock
  |vpiParamAssign:
  \_param_assign: , line:17:26, endln:17:32
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiRhs:
    \_constant: , line:17:31, endln:17:32
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: , line:17:13, endln:17:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_arbiter_tree.N), line:17:26, endln:17:27
  |vpiParamAssign:
  \_param_assign: , line:18:26, endln:18:33
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiRhs:
    \_constant: , line:18:31, endln:18:33
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_int_typespec: , line:18:13, endln:18:25
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_arbiter_tree.DW), line:18:26, endln:18:28
  |vpiParamAssign:
  \_param_assign: , line:19:17, endln:19:33
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiRhs:
    \_constant: , line:19:29, endln:19:33
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_bit_typespec: , line:19:13, endln:19:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@prim_arbiter_tree.Lock), line:19:17, endln:19:21
  |vpiDefName:work@prim_arbiter_tree
  |vpiNet:
  \_logic_net: (work@prim_arbiter_tree.clk_i), line:21:9, endln:21:14
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:clk_i
    |vpiFullName:work@prim_arbiter_tree.clk_i
  |vpiNet:
  \_logic_net: (work@prim_arbiter_tree.rst_ni), line:22:9, endln:22:15
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:rst_ni
    |vpiFullName:work@prim_arbiter_tree.rst_ni
  |vpiPort:
  \_port: (clk_i), line:21:9, endln:21:14
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@prim_arbiter_tree.clk_i), line:21:9, endln:21:14
    |vpiTypedef:
    \_logic_typespec: , line:21:9, endln:21:9
  |vpiPort:
  \_port: (rst_ni), line:22:9, endln:22:15
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiName:rst_ni
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@prim_arbiter_tree.rst_ni), line:22:9, endln:22:15
    |vpiTypedef:
    \_logic_typespec: , line:22:9, endln:22:9
  |vpiGenStmt:
  \_gen_if: , line:28:3, endln:28:5
    |vpiParent:
    \_module_inst: work@prim_arbiter_tree (work@prim_arbiter_tree), file:${SURELOG_DIR}/tests/ForElab/top.v, line:16:1, endln:47:10
    |vpiCondition:
    \_operation: , line:28:7, endln:28:13
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (N), line:28:7, endln:28:8
        |vpiParent:
        \_operation: , line:28:7, endln:28:13
        |vpiName:N
      |vpiOperand:
      \_constant: , line:28:12, endln:28:13
        |vpiParent:
        \_operation: , line:28:7, endln:28:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_cont_assign: , line:30:12, endln:30:31
        |vpiRhs:
        \_bit_select: (req_i), line:30:23, endln:30:31
          |vpiParent:
          \_cont_assign: , line:30:12, endln:30:31
          |vpiName:req_i
          |vpiIndex:
          \_constant: , line:30:29, endln:30:30
            |vpiParent:
            \_bit_select: (req_i), line:30:23, endln:30:31
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (valid_o), line:30:12, endln:30:19
          |vpiParent:
          \_cont_assign: , line:30:12, endln:30:31
          |vpiName:valid_o
          |vpiActual:
          \_logic_net: (valid_o)
|uhdmallModules:
\_module_inst: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
  |vpiParent:
  \_design: (work@tlul_socket_m1)
  |vpiFullName:work@tlul_socket_m1
  |vpiDefName:work@tlul_socket_m1
  |vpiGenStmt:
  \_gen_if: , line:52:3, endln:52:5
    |vpiParent:
    \_module_inst: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
    |vpiCondition:
    \_operation: , line:52:7, endln:52:37
      |vpiOpType:14
      |vpiOperand:
      \_constant: , line:52:7, endln:52:17
        |vpiParent:
        \_operation: , line:52:7, endln:52:37
        |vpiDecompile:"BINTREE"
        |vpiSize:56
        |STRING:BINTREE
        |vpiTypespec:
        \_string_typespec: 
          |vpiParent:
          \_constant: , line:52:7, endln:52:17
        |vpiConstType:6
      |vpiOperand:
      \_constant: , line:52:32, endln:52:37
        |vpiParent:
        \_operation: , line:52:7, endln:52:37
        |vpiDecompile:"PPC"
        |vpiSize:24
        |STRING:PPC
        |vpiConstType:6
    |vpiStmt:
    \_begin: 
|uhdmtopModules:
\_module_inst: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
  |vpiName:work@tlul_socket_m1
  |vpiDefName:work@tlul_socket_m1
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb), line:55:5, endln:61:7
    |vpiParent:
    \_module_inst: work@tlul_socket_m1 (work@tlul_socket_m1), file:${SURELOG_DIR}/tests/ForElab/top.v, line:49:1, endln:68:10
    |vpiName:gen_tree_arb
    |vpiFullName:work@tlul_socket_m1.gen_tree_arb
    |vpiGenScope:
    \_gen_scope: (work@tlul_socket_m1.gen_tree_arb)
      |vpiParent:
      \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb), line:55:5, endln:61:7
      |vpiFullName:work@tlul_socket_m1.gen_tree_arb
      |vpiNet:
      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.clk_i), line:59:8, endln:59:13
        |vpiParent:
        \_gen_scope: (work@tlul_socket_m1.gen_tree_arb)
        |vpiName:clk_i
        |vpiFullName:work@tlul_socket_m1.gen_tree_arb.clk_i
        |vpiNetType:1
      |vpiNet:
      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.rst_ni), line:60:8, endln:60:14
        |vpiParent:
        \_gen_scope: (work@tlul_socket_m1.gen_tree_arb)
        |vpiName:rst_ni
        |vpiFullName:work@tlul_socket_m1.gen_tree_arb.rst_ni
        |vpiNetType:1
      |vpiModule:
      \_module_inst: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
        |vpiParent:
        \_gen_scope: (work@tlul_socket_m1.gen_tree_arb)
        |vpiName:u_reqarb
        |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb
        |vpiParameter:
        \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.N), line:17:26, endln:17:27
          |vpiParent:
          \_module_inst: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |UINT:4
          |vpiTypespec:
          \_int_typespec: , line:17:13, endln:17:25
            |vpiParent:
            \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.N), line:17:26, endln:17:27
          |vpiName:N
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.N
        |vpiParameter:
        \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.DW), line:18:26, endln:18:28
          |vpiParent:
          \_module_inst: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |UINT:32
          |vpiTypespec:
          \_int_typespec: , line:18:13, endln:18:25
            |vpiParent:
            \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.DW), line:18:26, endln:18:28
          |vpiName:DW
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.DW
        |vpiParameter:
        \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.Lock), line:19:17, endln:19:21
          |vpiParent:
          \_module_inst: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |BIN:1
          |vpiTypespec:
          \_bit_typespec: , line:19:13, endln:19:16
            |vpiParent:
            \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.Lock), line:19:17, endln:19:21
          |vpiName:Lock
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.Lock
        |vpiParamAssign:
        \_param_assign: , line:17:26, endln:17:32
          |vpiParent:
          \_module_inst: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiOverriden:1
          |vpiRhs:
          \_constant: , line:17:31, endln:17:32
            |vpiDecompile:4
            |vpiSize:32
            |UINT:4
            |vpiTypespec:
            \_int_typespec: , line:17:13, endln:17:25
            |vpiConstType:9
          |vpiLhs:
          \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.N), line:17:26, endln:17:27
        |vpiParamAssign:
        \_param_assign: , line:18:26, endln:18:33
          |vpiParent:
          \_module_inst: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiOverriden:1
          |vpiRhs:
          \_constant: , line:18:31, endln:18:33
            |vpiDecompile:0
            |vpiSize:32
            |UINT:0
            |vpiTypespec:
            \_int_typespec: , line:18:13, endln:18:25
            |vpiConstType:9
          |vpiLhs:
          \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.DW), line:18:26, endln:18:28
        |vpiParamAssign:
        \_param_assign: , line:19:17, endln:19:33
          |vpiParent:
          \_module_inst: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiRhs:
          \_constant: , line:19:29, endln:19:33
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiTypespec:
            \_bit_typespec: , line:19:13, endln:19:16
            |vpiConstType:3
          |vpiLhs:
          \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.Lock), line:19:17, endln:19:21
        |vpiDefName:work@prim_arbiter_tree
        |vpiDefFile:${SURELOG_DIR}/tests/ForElab/top.v
        |vpiDefLineNo:16
        |vpiNet:
        \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i), line:21:9, endln:21:14
          |vpiParent:
          \_module_inst: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiTypespec:
          \_logic_typespec: , line:21:9, endln:21:9
          |vpiName:clk_i
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i
        |vpiNet:
        \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni), line:22:9, endln:22:15
          |vpiParent:
          \_module_inst: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiTypespec:
          \_logic_typespec: , line:22:9, endln:22:9
          |vpiName:rst_ni
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni
        |vpiNet:
        \_logic_net: (valid_o)
          |vpiName:valid_o
          |vpiNetType:1
        |vpiPort:
        \_port: (clk_i), line:21:9, endln:21:14
          |vpiParent:
          \_module_inst: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiName:clk_i
          |vpiDirection:1
          |vpiHighConn:
          \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.clk_i), line:59:8, endln:59:13
            |vpiName:clk_i
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.clk_i
            |vpiActual:
            \_logic_net: (work@tlul_socket_m1.gen_tree_arb.clk_i), line:59:8, endln:59:13
          |vpiLowConn:
          \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i), line:59:8, endln:59:13
            |vpiName:clk_i
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i
            |vpiActual:
            \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.clk_i), line:21:9, endln:21:14
          |vpiTypedef:
          \_logic_typespec: , line:21:9, endln:21:9
        |vpiPort:
        \_port: (rst_ni), line:22:9, endln:22:15
          |vpiParent:
          \_module_inst: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiName:rst_ni
          |vpiDirection:1
          |vpiHighConn:
          \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.rst_ni), line:60:8, endln:60:14
            |vpiName:rst_ni
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.rst_ni
            |vpiActual:
            \_logic_net: (work@tlul_socket_m1.gen_tree_arb.rst_ni), line:60:8, endln:60:14
          |vpiLowConn:
          \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni), line:60:8, endln:60:14
            |vpiName:rst_ni
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni
            |vpiActual:
            \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.rst_ni), line:22:9, endln:22:15
          |vpiTypedef:
          \_logic_typespec: , line:22:9, endln:22:9
        |vpiGenScopeArray:
        \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case), line:32:12, endln:45:6
          |vpiParent:
          \_module_inst: work@prim_arbiter_tree (work@tlul_socket_m1.gen_tree_arb.u_reqarb), file:${SURELOG_DIR}/tests/ForElab/top.v, line:55:5, endln:61:7
          |vpiName:gen_normal_case
          |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
          |vpiGenScope:
          \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case)
            |vpiParent:
            \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case), line:32:12, endln:45:6
            |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case
            |vpiVariables:
            \_logic_var: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.req), line:35:47, endln:35:50
              |vpiParent:
              \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case)
              |vpiTypespec:
              \_logic_typespec: , line:35:5, endln:35:18
                |vpiRange:
                \_range: , line:35:11, endln:35:18
                  |vpiLeftRange:
                  \_constant: , line:35:12, endln:35:13
                    |vpiParent:
                    \_range: , line:35:11, endln:35:18
                    |vpiDecompile:3
                    |vpiSize:64
                    |INT:3
                    |vpiConstType:7
                  |vpiRightRange:
                  \_constant: , line:35:16, endln:35:17
                    |vpiParent:
                    \_range: , line:35:11, endln:35:18
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
              |vpiName:req
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.req
              |vpiVisibility:1
              |vpiRange:
              \_range: , line:35:11, endln:35:18
                |vpiLeftRange:
                \_constant: , line:35:12, endln:35:13
                  |vpiParent:
                  \_range: , line:35:11, endln:35:18
                  |vpiDecompile:3
                  |vpiSize:64
                  |INT:3
                  |vpiConstType:7
                |vpiRightRange:
                \_constant: , line:35:16, endln:35:17
                  |vpiParent:
                  \_range: , line:35:11, endln:35:18
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiParameter:
            \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.N_LEVELS), line:34:29, endln:34:37
              |vpiParent:
              \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case)
              |UINT:2
              |vpiTypespec:
              \_int_typespec: , line:34:16, endln:34:28
                |vpiParent:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.N_LEVELS), line:34:29, endln:34:37
              |vpiLocalParam:1
              |vpiName:N_LEVELS
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.N_LEVELS
            |vpiParamAssign:
            \_param_assign: , line:34:29, endln:34:49
              |vpiParent:
              \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case)
              |vpiRhs:
              \_constant: , line:34:40, endln:34:49
                |vpiDecompile:2
                |vpiSize:32
                |UINT:2
                |vpiTypespec:
                \_int_typespec: , line:34:16, endln:34:28
                  |vpiParent:
                  \_parameter: (N_LEVELS), line:34:29, endln:34:37
                |vpiConstType:9
              |vpiLhs:
              \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.N_LEVELS), line:34:29, endln:34:37
            |vpiGenScopeArray:
            \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37:57, endln:43:19
              |vpiParent:
              \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case)
              |vpiName:gen_tree[0]
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
              |vpiGenScope:
              \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0])
                |vpiParent:
                \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]), line:37:57, endln:43:19
                |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0]
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base0), line:39:31, endln:39:36
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0])
                  |INT:0
                  |vpiTypespec:
                  \_int_typespec: , line:39:18, endln:39:30
                    |vpiParent:
                    \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base0), line:39:31, endln:39:36
                  |vpiLocalParam:1
                  |vpiName:base0
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base0
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base1), line:40:31, endln:40:36
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0])
                  |INT:1
                  |vpiTypespec:
                  \_int_typespec: , line:40:18, endln:40:30
                    |vpiParent:
                    \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base1), line:40:31, endln:40:36
                  |vpiLocalParam:1
                  |vpiName:base1
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base1
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].level), line:37:0
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0])
                  |UINT:0
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:level
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].level
                |vpiParamAssign:
                \_param_assign: , line:39:31, endln:39:51
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0])
                  |vpiRhs:
                  \_constant: , line:39:39, endln:39:51
                    |vpiDecompile:0
                    |vpiSize:32
                    |INT:0
                    |vpiTypespec:
                    \_int_typespec: , line:39:18, endln:39:30
                      |vpiParent:
                      \_parameter: (base0), line:39:31, endln:39:36
                    |vpiConstType:7
                  |vpiLhs:
                  \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base0), line:39:31, endln:39:36
                |vpiParamAssign:
                \_param_assign: , line:40:31, endln:40:55
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0])
                  |vpiRhs:
                  \_constant: , line:40:39, endln:40:55
                    |vpiDecompile:1
                    |vpiSize:32
                    |INT:1
                    |vpiTypespec:
                    \_int_typespec: , line:40:18, endln:40:30
                      |vpiParent:
                      \_parameter: (base1), line:40:31, endln:40:36
                    |vpiConstType:7
                  |vpiLhs:
                  \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].base1), line:40:31, endln:40:36
                |vpiNet:
                \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].a), line:41:16, endln:41:17
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0])
                  |vpiName:a
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].a
                  |vpiNetType:1
                |vpiNet:
                \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].b), line:41:18, endln:41:19
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0])
                  |vpiName:b
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].b
                  |vpiNetType:1
                |vpiNet:
                \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].o), line:41:20, endln:41:21
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0])
                  |vpiName:o
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].o
                  |vpiNetType:1
                |vpiPrimitive:
                \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41:10, endln:41:22
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0])
                  |vpiDefName:work@or
                  |vpiName:gate
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate
                  |vpiPrimType:4
                  |vpiPrimTerm:
                  \_prim_term: , line:41:16, endln:41:17
                    |vpiParent:
                    \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41:10, endln:41:22
                    |vpiDirection:2
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].a), line:41:16, endln:41:17
                      |vpiParent:
                      \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41:10, endln:41:22
                      |vpiName:a
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].a
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].a), line:41:16, endln:41:17
                  |vpiPrimTerm:
                  \_prim_term: , line:41:18, endln:41:19
                    |vpiParent:
                    \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41:10, endln:41:22
                    |vpiDirection:1
                    |vpiTermIndex:1
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].b), line:41:18, endln:41:19
                      |vpiParent:
                      \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41:10, endln:41:22
                      |vpiName:b
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].b
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].b), line:41:18, endln:41:19
                  |vpiPrimTerm:
                  \_prim_term: , line:41:20, endln:41:21
                    |vpiParent:
                    \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41:10, endln:41:22
                    |vpiDirection:1
                    |vpiTermIndex:2
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].o), line:41:20, endln:41:21
                      |vpiParent:
                      \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].gate), line:41:10, endln:41:22
                      |vpiName:o
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].o
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[0].o), line:41:20, endln:41:21
            |vpiGenScopeArray:
            \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37:57, endln:43:19
              |vpiParent:
              \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case)
              |vpiName:gen_tree[1]
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
              |vpiGenScope:
              \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1])
                |vpiParent:
                \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]), line:37:57, endln:43:19
                |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1]
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base0), line:39:31, endln:39:36
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1])
                  |INT:1
                  |vpiTypespec:
                  \_int_typespec: , line:39:18, endln:39:30
                    |vpiParent:
                    \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base0), line:39:31, endln:39:36
                  |vpiLocalParam:1
                  |vpiName:base0
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base0
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base1), line:40:31, endln:40:36
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1])
                  |INT:3
                  |vpiTypespec:
                  \_int_typespec: , line:40:18, endln:40:30
                    |vpiParent:
                    \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base1), line:40:31, endln:40:36
                  |vpiLocalParam:1
                  |vpiName:base1
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base1
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].level), line:37:0
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1])
                  |UINT:1
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:level
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].level
                |vpiParamAssign:
                \_param_assign: , line:39:31, endln:39:51
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1])
                  |vpiRhs:
                  \_constant: , line:39:39, endln:39:51
                    |vpiDecompile:1
                    |vpiSize:32
                    |INT:1
                    |vpiTypespec:
                    \_int_typespec: , line:39:18, endln:39:30
                      |vpiParent:
                      \_parameter: (base0), line:39:31, endln:39:36
                    |vpiConstType:7
                  |vpiLhs:
                  \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base0), line:39:31, endln:39:36
                |vpiParamAssign:
                \_param_assign: , line:40:31, endln:40:55
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1])
                  |vpiRhs:
                  \_constant: , line:40:39, endln:40:55
                    |vpiDecompile:3
                    |vpiSize:32
                    |INT:3
                    |vpiTypespec:
                    \_int_typespec: , line:40:18, endln:40:30
                      |vpiParent:
                      \_parameter: (base1), line:40:31, endln:40:36
                    |vpiConstType:7
                  |vpiLhs:
                  \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].base1), line:40:31, endln:40:36
                |vpiNet:
                \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].a), line:41:16, endln:41:17
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1])
                  |vpiName:a
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].a
                  |vpiNetType:1
                |vpiNet:
                \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].b), line:41:18, endln:41:19
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1])
                  |vpiName:b
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].b
                  |vpiNetType:1
                |vpiNet:
                \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].o), line:41:20, endln:41:21
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1])
                  |vpiName:o
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].o
                  |vpiNetType:1
                |vpiPrimitive:
                \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41:10, endln:41:22
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1])
                  |vpiDefName:work@or
                  |vpiName:gate
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate
                  |vpiPrimType:4
                  |vpiPrimTerm:
                  \_prim_term: , line:41:16, endln:41:17
                    |vpiParent:
                    \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41:10, endln:41:22
                    |vpiDirection:2
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].a), line:41:16, endln:41:17
                      |vpiParent:
                      \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41:10, endln:41:22
                      |vpiName:a
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].a
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].a), line:41:16, endln:41:17
                  |vpiPrimTerm:
                  \_prim_term: , line:41:18, endln:41:19
                    |vpiParent:
                    \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41:10, endln:41:22
                    |vpiDirection:1
                    |vpiTermIndex:1
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].b), line:41:18, endln:41:19
                      |vpiParent:
                      \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41:10, endln:41:22
                      |vpiName:b
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].b
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].b), line:41:18, endln:41:19
                  |vpiPrimTerm:
                  \_prim_term: , line:41:20, endln:41:21
                    |vpiParent:
                    \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41:10, endln:41:22
                    |vpiDirection:1
                    |vpiTermIndex:2
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].o), line:41:20, endln:41:21
                      |vpiParent:
                      \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].gate), line:41:10, endln:41:22
                      |vpiName:o
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].o
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[1].o), line:41:20, endln:41:21
            |vpiGenScopeArray:
            \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37:57, endln:43:19
              |vpiParent:
              \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case)
              |vpiName:gen_tree[2]
              |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
              |vpiGenScope:
              \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2])
                |vpiParent:
                \_gen_scope_array: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]), line:37:57, endln:43:19
                |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2]
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base0), line:39:31, endln:39:36
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2])
                  |INT:3
                  |vpiTypespec:
                  \_int_typespec: , line:39:18, endln:39:30
                    |vpiParent:
                    \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base0), line:39:31, endln:39:36
                  |vpiLocalParam:1
                  |vpiName:base0
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base0
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base1), line:40:31, endln:40:36
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2])
                  |INT:7
                  |vpiTypespec:
                  \_int_typespec: , line:40:18, endln:40:30
                    |vpiParent:
                    \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base1), line:40:31, endln:40:36
                  |vpiLocalParam:1
                  |vpiName:base1
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base1
                |vpiParameter:
                \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].level), line:37:0
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2])
                  |UINT:2
                  |vpiTypespec:
                  \_int_typespec: 
                  |vpiLocalParam:1
                  |vpiName:level
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].level
                |vpiParamAssign:
                \_param_assign: , line:39:31, endln:39:51
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2])
                  |vpiRhs:
                  \_constant: , line:39:39, endln:39:51
                    |vpiDecompile:3
                    |vpiSize:32
                    |INT:3
                    |vpiTypespec:
                    \_int_typespec: , line:39:18, endln:39:30
                      |vpiParent:
                      \_parameter: (base0), line:39:31, endln:39:36
                    |vpiConstType:7
                  |vpiLhs:
                  \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base0), line:39:31, endln:39:36
                |vpiParamAssign:
                \_param_assign: , line:40:31, endln:40:55
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2])
                  |vpiRhs:
                  \_constant: , line:40:39, endln:40:55
                    |vpiDecompile:7
                    |vpiSize:32
                    |INT:7
                    |vpiTypespec:
                    \_int_typespec: , line:40:18, endln:40:30
                      |vpiParent:
                      \_parameter: (base1), line:40:31, endln:40:36
                    |vpiConstType:7
                  |vpiLhs:
                  \_parameter: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].base1), line:40:31, endln:40:36
                |vpiNet:
                \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].a), line:41:16, endln:41:17
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2])
                  |vpiName:a
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].a
                  |vpiNetType:1
                |vpiNet:
                \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].b), line:41:18, endln:41:19
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2])
                  |vpiName:b
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].b
                  |vpiNetType:1
                |vpiNet:
                \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].o), line:41:20, endln:41:21
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2])
                  |vpiName:o
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].o
                  |vpiNetType:1
                |vpiPrimitive:
                \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41:10, endln:41:22
                  |vpiParent:
                  \_gen_scope: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2])
                  |vpiDefName:work@or
                  |vpiName:gate
                  |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate
                  |vpiPrimType:4
                  |vpiPrimTerm:
                  \_prim_term: , line:41:16, endln:41:17
                    |vpiParent:
                    \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41:10, endln:41:22
                    |vpiDirection:2
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].a), line:41:16, endln:41:17
                      |vpiParent:
                      \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41:10, endln:41:22
                      |vpiName:a
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].a
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].a), line:41:16, endln:41:17
                  |vpiPrimTerm:
                  \_prim_term: , line:41:18, endln:41:19
                    |vpiParent:
                    \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41:10, endln:41:22
                    |vpiDirection:1
                    |vpiTermIndex:1
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].b), line:41:18, endln:41:19
                      |vpiParent:
                      \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41:10, endln:41:22
                      |vpiName:b
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].b
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].b), line:41:18, endln:41:19
                  |vpiPrimTerm:
                  \_prim_term: , line:41:20, endln:41:21
                    |vpiParent:
                    \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41:10, endln:41:22
                    |vpiDirection:1
                    |vpiTermIndex:2
                    |vpiExpr:
                    \_ref_obj: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].o), line:41:20, endln:41:21
                      |vpiParent:
                      \_gate: work@or (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].gate), line:41:10, endln:41:22
                      |vpiName:o
                      |vpiFullName:work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].o
                      |vpiActual:
                      \_logic_net: (work@tlul_socket_m1.gen_tree_arb.u_reqarb.gen_normal_case.gen_tree[2].o), line:41:20, endln:41:21
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 15


[roundtrip]: ${SURELOG_DIR}/tests/ForElab/top.v | ${SURELOG_DIR}/build/regression/ForElab/roundtrip/top_000.v | 29 | 68 |