Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Mon Aug 26 20:47:11 2024
| Host             : DESKTOP-H9C91L2 running 64-bit major release  (build 9200)
| Command          : report_power -file display_demo_dvi_power_routed.rpt -pb display_demo_dvi_power_summary_routed.pb -rpx display_demo_dvi_power_routed.rpx
| Design           : display_demo_dvi
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.620        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.441        |
| Device Static (W)        | 0.179        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 69.7         |
| Junction Temperature (C) | 40.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.554 |        6 |       --- |             --- |
| Slice Logic             |     1.438 |   256848 |       --- |             --- |
|   LUT as Logic          |     1.054 |    89241 |    133800 |           66.70 |
|   CARRY4                |     0.176 |    22794 |     33450 |           68.14 |
|   Register              |     0.108 |   110916 |    269200 |           41.20 |
|   LUT as Shift Register |     0.101 |    25311 |     46200 |           54.79 |
|   F7/F8 Muxes           |    <0.001 |        5 |    133800 |           <0.01 |
|   Others                |     0.000 |      733 |       --- |             --- |
| Signals                 |     1.924 |   160908 |       --- |             --- |
| Block RAM               |     0.020 |      155 |       365 |           42.47 |
| MMCM                    |     0.105 |        1 |        10 |           10.00 |
| DSPs                    |     0.264 |      367 |       740 |           49.59 |
| I/O                     |     0.136 |       17 |       285 |            5.96 |
| Static Power            |     0.179 |          |           |                 |
| Total                   |     4.620 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     4.261 |       4.201 |      0.060 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.091 |       0.058 |      0.033 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.045 |       0.040 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.008 |       0.002 |      0.007 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------------------------------+-----------------+
| Clock       | Domain                         | Constraint (ns) |
+-------------+--------------------------------+-----------------+
| clk_1x_pre  | display_clocks_inst/clk_1x_pre |            13.5 |
| clk_5x_pre  | display_clocks_inst/clk_5x_pre |             2.7 |
| clk_fb      | display_clocks_inst/clk_fb     |            50.0 |
| sys_clk_pin | CLK                            |            10.0 |
+-------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| display_demo_dvi       |     4.441 |
|   bth                  |     0.032 |
|     framebuffer        |     0.025 |
|       U0               |     0.025 |
|   display_clocks_inst  |     0.106 |
|   display_timings_inst |     0.002 |
|   dvi_out              |     0.004 |
|   raymarcher           |     4.160 |
|     fm1                |     0.036 |
|     fm2                |     0.028 |
|     fm3                |     0.021 |
|     ss                 |     4.015 |
|       ld               |     0.234 |
|       msdi_1           |     0.905 |
|       msdi_2           |     0.967 |
|       msdi_3           |     0.964 |
|       msdi_4           |     0.906 |
+------------------------+-----------+


