// Seed: 1710972415
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri id_2,
    output wor id_3
    , id_6,
    input tri1 id_4
);
  parameter id_7 = -1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
endmodule
module module_2 #(
    parameter id_10 = 32'd36,
    parameter id_5  = 32'd32,
    parameter id_7  = 32'd51
) (
    input wand id_0,
    output uwire id_1,
    output wand id_2,
    inout uwire id_3,
    output tri1 id_4,
    input tri0 _id_5,
    input supply1 id_6
    , _id_10,
    input tri _id_7,
    output uwire id_8
);
  always @(-1 or 1) $unsigned(86);
  ;
  wire [id_5 : id_5  .  id_7  &  -1] id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  wire [id_10 : -1] id_12;
  generate
    assign id_1 = -1;
  endgenerate
  parameter id_13 = 1;
endmodule
