Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\petry\OneDrive\projects_quartus\FSK_mod\FPGA\Sin_mark.qsys --synthesis=VERILOG --output-directory=C:\Users\petry\OneDrive\projects_quartus\FSK_mod\FPGA\Sin_mark\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading FPGA/Sin_mark.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 16.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Sin_mark: Generating Sin_mark "Sin_mark" for QUARTUS_SYNTH
Info: nco_ii_0: "Sin_mark" instantiated altera_nco_ii "nco_ii_0"
Info: Sin_mark: Done "Sin_mark" with 2 modules, 14 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
