Model {
  Name			  "test_newfft"
  Version		  6.2
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.21"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  Created		  "Thu Aug 24 19:29:31 2006"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mdexter"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Sep 18 17:57:59 2006"
  ModelVersionFormat	  "1.%<AutoIncrement:21>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  StrictBusMsg		  "None"
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.1.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.1.0"
	  StartTime		  "0.0"
	  StopTime		  "100"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.1.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  ParameterPooling	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.1.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterPrecisionLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.1.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.1.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.1.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      CustomSymbolStr	      "$R$N$M"
	      MangleLength	      1
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.1.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      SimulationMode	      "normal"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Clock
      DisplayTime	      off
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Fcn
      Expr		      "sin(u[1])"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SignalConversion
      OverrideOpt	      off
    }
    Block {
      BlockType		      Inport
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Lookup
      InputValues	      "[-4:5]"
      OutputValues	      " rand(1,10)-0.5"
      LookUpMeth	      "Interpolation-Extrapolation"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
      LUTDesignTableMode      "Redesign Table"
      LUTDesignDataSource     "Block Dialog"
      LUTDesignFunctionName   "sqrt(x)"
      LUTDesignUseExistingBP  on
      LUTDesignRelError	      "0.01"
      LUTDesignAbsError	      "1e-6"
    }
    Block {
      BlockType		      SignalViewerScope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
      Disabled		      off
      ScrollMode	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      Floating		      off
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      InputSameDT	      on
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "test_newfft"
    Location		    [118, 115, 1490, 458]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [47, 228, 98, 278]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/ System Generator"
      SourceType	      "Xilinx System Generator"
      ShowPortLabels	      on
      xilinxfamily	      "Virtex2"
      part		      "xc2v1000"
      speed		      "-4"
      package		      "bg575"
      synthesis_tool	      "XST"
      directory		      "./netlist"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      Position		      [335, 153, 350, 167]
      ShowName		      off
      Value		      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant4"
      Ports		      [0, 1]
      Position		      [345, 233, 360, 247]
      ShowName		      off
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "0"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Delay"
      Ports		      [1, 1]
      Position		      [340, 115, 390, 135]
      SourceBlock	      "xbsIndex_r3/Delay"
      SourceType	      "Xilinx Delay Block"
      latency		      "2"
      reg_retiming	      off
      explicit_period	      off
      period		      "1"
      en		      off
      accept_only_valid	      off
      init_zero		      on
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In"
      Ports		      [1, 1]
      Position		      [170, 114, 225, 136]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In1"
      Ports		      [1, 1]
      Position		      [365, 149, 420, 171]
      SourceBlock	      "xbsIndex_r3/Gateway In"
      SourceType	      "Xilinx Gateway In"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out"
      Ports		      [1, 1]
      Position		      [785, 79, 840, 101]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out1"
      Ports		      [1, 1]
      Position		      [785, 109, 840, 131]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out2"
      Ports		      [1, 1]
      Position		      [785, 139, 840, 161]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out3"
      Ports		      [1, 1]
      Position		      [785, 169, 840, 191]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out4"
      Ports		      [1, 1]
      Position		      [785, 199, 840, 221]
      SourceBlock	      "xbsIndex_r3/Gateway Out"
      SourceType	      "Xilinx Gateway Out"
      output_type	      "Double"
      nbits		      "8"
      bin_pt		      "6"
      arith_type	      "Boolean"
      quantization	      "Truncate"
      overflow		      "Wrap"
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      needs_fixed_name	      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Relational"
      Ports		      [2, 1]
      Position		      [375, 208, 420, 252]
      SourceBlock	      "xbsIndex_r3/Relational"
      SourceType	      "Xilinx Relational Block"
      mode		      "a!=b"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Repeating\nSequence"
      Ports		      [0, 1]
      Position		      [70, 110, 100, 140]
      SourceBlock	      "simulink/Sources/Repeating\nSequence"
      SourceType	      "Repeating table"
      ShowPortLabels	      on
      rep_seq_t		      "[0:16]"
      rep_seq_y		      "[1 zeros(1,15) 1]*hex2dec('7f00')"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      Ports		      [5]
      Position		      [925, 68, 1000, 232]
      Location		      [207, 509, 1452, 1064]
      Open		      off
      NumInputPorts	      "5"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
	axes5			"%<SignalLabel>"
      }
      YMin		      "-5~-5~-5~-5~-5"
      YMax		      "5~5~5~5~5"
      DataFormat	      "StructureWithTime"
    }
    Block {
      BlockType		      SubSystem
      Name		      "c_to_ri"
      Ports		      [1, 2]
      Position		      [700, 69, 740, 111]
      AttributesFormatString  "12_7 r/i"
      UserDataPersistent      on
      UserData		      "DataTag1"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "Complex to Real-Imag"
      MaskDescription	      "Outputs real and imaginary components of a comp"
"lex input."
      MaskHelp		      "<pre>\nDescription::\n\nOutputs real and imagin"
"ary components of a complex input.\nUseful for simplifying interconnects.\nSe"
"e also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Width (n_b"
"its): Specifies the width of the real/imaginary components.\nAssumed equal fo"
"r both components.\n\nBinary Point (bin_pt): Specifies the binary point locat"
"ion in the real/imaginary components.\nAssumed equal for both components.\n</"
"pre>"
      MaskPromptString	      "Bit Width|Binary Point"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "n_bits=@1;bin_pt=@2;"
      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "12|7"
      MaskTabNameString	      ","
      System {
	Name			"c_to_ri"
	Location		[567, 176, 837, 310]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "c"
	  Position		  [20, 63, 50, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_im"
	  Ports			  [1, 1]
	  Position		  [150, 79, 190, 111]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_re"
	  Ports			  [1, 1]
	  Position		  [150, 29, 190, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_im"
	  Ports			  [1, 1]
	  Position		  [80, 81, 125, 109]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "12"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_re"
	  Ports			  [1, 1]
	  Position		  [80, 31, 125, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "12"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "re"
	  Position		  [215, 38, 245, 52]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "im"
	  Position		  [215, 88, 245, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "slice_re"
	  SrcPort		  1
	  DstBlock		  "force_re"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_im"
	  SrcPort		  1
	  DstBlock		  "force_im"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_re"
	  SrcPort		  1
	  DstBlock		  "re"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_im"
	  SrcPort		  1
	  DstBlock		  "im"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "slice_re"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "slice_im"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "c_to_ri1"
      Ports		      [1, 2]
      Position		      [700, 139, 740, 181]
      AttributesFormatString  "12_7 r/i"
      UserDataPersistent      on
      UserData		      "DataTag2"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "Complex to Real-Imag"
      MaskDescription	      "Outputs real and imaginary components of a comp"
"lex input."
      MaskHelp		      "<pre>\nDescription::\n\nOutputs real and imagin"
"ary components of a complex input.\nUseful for simplifying interconnects.\nSe"
"e also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Width (n_b"
"its): Specifies the width of the real/imaginary components.\nAssumed equal fo"
"r both components.\n\nBinary Point (bin_pt): Specifies the binary point locat"
"ion in the real/imaginary components.\nAssumed equal for both components.\n</"
"pre>"
      MaskPromptString	      "Bit Width|Binary Point"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "n_bits=@1;bin_pt=@2;"
      MaskInitialization      "c_to_ri_init(gcb,n_bits,bin_pt);"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "12|7"
      MaskTabNameString	      ","
      System {
	Name			"c_to_ri1"
	Location		[567, 176, 837, 310]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "c"
	  Position		  [20, 63, 50, 77]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_im"
	  Ports			  [1, 1]
	  Position		  [150, 79, 190, 111]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "force_re"
	  Ports			  [1, 1]
	  Position		  [150, 29, 190, 61]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  on
	  arith_type		  "Signed  (2's comp)"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_im"
	  Ports			  [1, 1]
	  Position		  [80, 81, 125, 109]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Lower Bit Location + Width"
	  nbits			  "12"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "slice_re"
	  Ports			  [1, 1]
	  Position		  [80, 31, 125, 59]
	  SourceBlock		  "xbsIndex_r3/Slice"
	  SourceType		  "Xilinx Slice Block"
	  mode			  "Upper Bit Location + Width"
	  nbits			  "12"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  boolean_output	  off
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "re"
	  Position		  [215, 38, 245, 52]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "im"
	  Position		  [215, 88, 245, 102]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "slice_re"
	  SrcPort		  1
	  DstBlock		  "force_re"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "slice_im"
	  SrcPort		  1
	  DstBlock		  "force_im"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_re"
	  SrcPort		  1
	  DstBlock		  "re"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "force_im"
	  SrcPort		  1
	  DstBlock		  "im"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "c"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "slice_re"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "slice_im"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "r2_dit_fft"
      Ports		      [3, 3]
      Position		      [505, 104, 595, 216]
      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
      AttributesFormatString  "16 points\n8_7 r/i in\n9_7 twiddles"
      AncestorBlock	      "newfft_library/FFT/r2_dit_fft"
      UserDataPersistent      on
      UserData		      "DataTag3"
      FontSize		      10
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      MaskType		      "Biplex Radix-2 DIT FFT"
      MaskDescription	      "A biplex radix-2 decimation-in-time Fast Fourie"
"r Transform."
      MaskHelp		      "<pre>\nDescription::\n\nA biplex radix-2 decima"
"tion-in-time Fast Fourier Transform.\n\nThe two inputs to the biplex FFT are "
"independent complex signals (e.g. A and B).\n\nWithout an output commutator, "
"the two outputs of the FFT are commuted such that the a_out\nsignal is really"
" the \"lower\" half of A's transform followed by the \"lower\" half of B's\nt"
"ransform and b_out is really the \"upper\" half of A's transform followed by "
"the \"upper\"\nhalf of B's transform.\n\nIf it is desired to have the two hal"
"ves of A's transform follow each other on the same path\nand the two halves o"
"f B's transform follow each other on the same path, then be sure to\ncheck th"
"e \"Output Commutator\" checkbox.  This will result in the \"lower\" half of "
"A (or B)\nfollowed by the \"upper\" half of A (or B).  Including the output c"
"ommutator uses additional\nresources.\n\nIf the \"Normal\" Ouput Order option"
" is chosen, the output will be in normal order (though still in\ncommuted hal"
"ves if no output commutator is used).  If the \"Bit Reversed\" Output Order\""
" option is\nselected, the output halves (either commuted or not) will each be"
" in bit reversed order\n(i.e. each half of each transform will be in bit reve"
"rsed output order).   Normal output is easier\nfor humans to work with (espec"
"ially for testing), but it uses additional resources.  Bit reversed\noutput i"
"s the implementation's inhernet output order so that option uses no additiona"
"l resources.\n\nThe number of bits for each real and imaginary component grow"
"s by two through each stage.\nIf a stage's input bit width is 17 or less, thr"
"ee embedded multipliers will be used per complex multiply.\nIf a stage's inpu"
"t bit width is 18, four embedded multipliers will be used per complex multipl"
"y.\nIf a stage's input bit width exceeds 18, then substantially more embedded"
" multipliers will be used\nper complex multiply.  Enabling \"shifting\" in so"
"me (or all) stages can limit the bit growth\nto prevent this.  See the Shifti"
"ng Schedule parameter for more info.\n\nMask Parameters::\n\nTotal Stages (n_"
"stages):  The number of total stages in the FFT.\nThe FFT will have 2^n_stage"
"s points.\n\nNumber of Bits In (n_bits): Specifies the width of the real/imag"
"inary components of ports\na_in and b_in.  Assumed equal for both components."
"  The output bit width will be\nn_bits+n_stages (assuming sum(shifts)==0).\n"
"\nBinary Point In (bin_pt): Specifies the binary point position of the real/i"
"maginary\ncomponents of ports a_in and b_in.  Assumed equal for both componen"
"ts.\n\nShifting Schedule (shifts): A vector specifying how many bits to shift"
" by at each stage.\nMissing values are assumed to be zero; extra values are i"
"gnored.\n\nNumber of Stages Using BRAM for Biplex Commutators (commutator_bra"
"m): Number of stages\nthat will use BRAM for commutator memory.  Remaining st"
"ages will use SLR16 elements (slices).\n\nNumber of Stages Using BRAM for Twi"
"ddle Coefficients (twiddle_bram): Number of stages that\nwill use BRAM for tw"
"iddle coeeficient storage.  Remaining stages will use distributed memory\n(sl"
"ices).\n\nTwiddle Coefficient Bitwidth (n_bits_w): Specifies the width of the"
" real/imaginary\ncomponents of the twiddle coefficients.  Assumed equal for b"
"oth components.\n\nMultiplier Latency (mult_latency): Latency to use for the "
"underlying real multipliers.\n\nAdder Latency (add_latency): Latency to use f"
"or the underlying real adders.\n\nCommute Output (commute_output): Popup opti"
"ons for an output commutator.  See decription\nabove for details on the outpu"
"t commutator.  Choices are:\n    \"No\" - No output commutator\n    \"Yes (SL"
"R16)\" - Include output commutator using SLR16 elements\n    \"Yes (BRAM)\" -"
" Include output commutator using BRAM\n\nOutput Order (output_order): Popup o"
"ptions for selecting the output order.  See description\nabove for details on"
" the output order.  Choices are:\n    \"Bit Reversed\" - Output each half of "
"each transform in bit reversed order.\n    \"Normal\" - Output each half of e"
"ach transform in normal order.\n</pre>"
      MaskPromptString	      "Total Stages|Number of Bits In|Binary Point In|"
"Shifting Schedule|Number of Stages Using BRAM for Biplex Commutators (i.e. de"
"lays)|Number of Stages Using BRAM for Twiddle Coefficients|Twiddle Coefficien"
"t Bitwidth|Multiplier Latency|Adder Latency|Commute Output|Output Order|Show "
"Sub-Block Options|Sub-Block Masks"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit,edit,po"
"pup(No|Yes (SLR16)|Yes (BRAM)),popup(Bit Reversed|Normal),checkbox,popup(Keep"
"|DumbDown|Unmask)"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "|||||||||||mvs=get_param(gcb,'MaskVisibilityStr"
"ing');\nif strcmp(get_param(gcb,'show_sbo'),'on')\n  onoff='on';\nelse\n  ono"
"ff='off';\nend\nmvs=regexprep(mvs,'o[nf]*$',onoff);\nset_param(gcb,'MaskVisib"
"ilityString',mvs);\n|mvs=get_param(gcb,'MaskVisibilityString');\nif strcmp(ge"
"t_param(gcb,'show_sbo'),'on')\n  onoff='on';\nelse\n  onoff='off';\nend\nmvs="
"regexprep(mvs,'o[nf]*$',onoff);\nset_param(gcb,'MaskVisibilityString',mvs);\n"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,,"
      MaskVariables	      "n_stages=@1;n_bits=@2;bin_pt=@3;shifts=@4;commu"
"tator_bram=@5;twiddle_bram=@6;n_bits_w=@7;mult_latency=@8;add_latency=@9;comm"
"ute_output=@10;output_order=@11;show_sbo=@12;munge_submasks=@13;"
      MaskInitialization      "tic\nr2_dit_fft_init(gcb, ...\n  n_stages, ..."
"\n  n_bits, ...\n  bin_pt, ...\n  shifts, ...\n  commutator_bram, ...\n  twid"
"dle_bram, ...\n  n_bits_w, ...\n  mult_latency, ...\n  add_latency, ...\n  co"
"mmute_output, ...\n  output_order, ...\n  lower(get_param(gcb,'munge_submasks"
"')) );\ndisp('r2_dit_fft initialization complete.');\ntoc"
      MaskSelfModifiable      on
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "4|8|7|[0]|0|0|9|3|1|Yes (SLR16)|Normal|on|DumbD"
"own"
      MaskTabNameString	      ",,,,,,,,,,,,"
      System {
	Name			"r2_dit_fft"
	Location		[433, 403, 931, 719]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "a_in"
	  Position		  [25, 13, 55, 27]
	  Port			  "1"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "b_in"
	  Position		  [25, 48, 55, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [25, 83, 55, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  LatchInput		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "biplex_bitrev"
	  Ports			  [3, 3]
	  Position		  [850, 30, 950, 80]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "size = 8"
	  UserDataPersistent	  on
	  UserData		  "DataTag4"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Biplex Bit Reverse Reorder"
	  MaskDescription	  "Reorders the input sequence from normal ord"
"er to bit reverse order (or vise versa)."
	  MaskHelp		  "<pre>\nDescription::\n\nReorders the input "
"sequence from normal order to bit reverse order (or vise versa).\n\nMask Para"
"meters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm of the length "
"of one complete input block.\nThis MUST be an integer because the current imp"
"lementation requires that\nthe input block size MUST be a power of 2.  (aka "
"\"N\")\n\nNumber of Bits (n_bits): Specifies the width of the real/imaginary "
"components.\nWidth of each component is assumed equal.\n</pre>"
	  MaskPromptString	  "Log2 Block Size|Number of Bits"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "off,off"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "off,off"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "log2_size=&1;n_bits=&2;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|12"
	  MaskTabNameString	  ","
	  System {
	    Name		    "biplex_bitrev"
	    Location		    [316, 387, 1535, 1013]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [40, 78, 70, 92]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [40, 248, 70, 262]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [45, 398, 75, 412]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [285, 128, 300, 142]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [255, 388, 270, 402]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "-1"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [285, 58, 300, 72]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [285, 298, 300, 312]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant6"
	      Ports		      [0, 1]
	      Position		      [285, 228, 300, 242]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      on
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [125, 441, 175, 469]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "3"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter1"
	      Ports		      [1, 1]
	      Position		      [360, 391, 410, 419]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      on
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [315, 557, 360, 603]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "10"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [115, 241, 140, 269]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [115, 71, 140, 99]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [440, 422, 465, 488]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [220, 407, 250, 423]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      off
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [290, 383, 335, 427]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bit_reverse"
	      Ports		      [1, 1]
	      Position		      [295, 485, 365, 525]
	      AttributesFormatString  "3 bits"
	      UserDataPersistent      on
	      UserData		      "DataTag5"
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Bit Reversal"
	      MaskDescription	      "Reverses the bit order of the input.  I"
"nput must be unsigned with binary point at position 0.  Costs nothing in hard"
"ware."
	      MaskHelp		      "<pre>\nDescription::\n\nReverses the bi"
"t order of the input.\n\nInput must be unsigned with binary point at position"
" 0.\n\nCosts nothing in hardware.\n\nMask Parameters::\n\nNumber of Bits (n_b"
"its): Specifies the width of the input.\n</pre>"
	      MaskPromptString	      "Number of Bits"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "off"
	      MaskEnableString	      "off"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "n_bits=&1;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3"
	      System {
		Name			"bit_reverse"
		Location		[225, 486, 880, 877]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [20, 53, 50, 67]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bit0"
		  Ports			  [1, 1]
		  Position		  [100, 100, 140, 120]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bit1"
		  Ports			  [1, 1]
		  Position		  [100, 140, 140, 160]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "1"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bit2"
		  Ports			  [1, 1]
		  Position		  [100, 180, 140, 200]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "2"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [3, 1]
		  Position		  [450, 100, 500, 160]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "3"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [565, 53, 595, 67]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [15, 0; 0, 130]
		    DstBlock		    "bit2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [15, 0; 0, 90]
		    DstBlock		    "bit1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [15, 0; 0, 50]
		    DstBlock		    "bit0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "bit2"
		  SrcPort		  1
		  Points		  [145, 0; 0, -40]
		  DstBlock		  "concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "bit1"
		  SrcPort		  1
		  Points		  [135, 0; 0, -20]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "bit0"
		  SrcPort		  1
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  Points		  [20, 0; 0, -70]
		  DstBlock		  "out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [160, 15, 200, 155]
	      AttributesFormatString  "12_0 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag6"
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "off,off"
	      MaskCallbackString      "|"
	      MaskEnableString	      "off,off"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=&1;bin_pt=&2;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "12|0"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "12"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "12"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [160, 185, 200, 325]
	      AttributesFormatString  "12_0 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag7"
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Complex to Real-Imag"
	      MaskDescription	      "Outputs real and imaginary components o"
"f a complex input."
	      MaskHelp		      "<pre>\nDescription::\n\nOutputs real an"
"d imaginary components of a complex input.\nUseful for simplifying interconne"
"cts.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBit Wi"
"dth (n_bits): Specifies the width of the real/imaginary components.\nAssumed "
"equal for both components.\n\nBinary Point (bin_pt): Specifies the binary poi"
"nt location in the real/imaginary components.\nAssumed equal for both compone"
"nts.\n</pre>"
	      MaskPromptString	      "Bit Width|Binary Point"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "off,off"
	      MaskCallbackString      "|"
	      MaskEnableString	      "off,off"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_bits=&1;bin_pt=&2;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "12|0"
	      MaskTabNameString	      ","
	      System {
		Name			"c_to_ri1"
		Location		[567, 176, 837, 310]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [20, 63, 50, 77]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [150, 79, 190, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [150, 29, 190, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_im"
		  Ports			  [1, 1]
		  Position		  [80, 81, 125, 109]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "12"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_re"
		  Ports			  [1, 1]
		  Position		  [80, 31, 125, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "12"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "re"
		  Position		  [215, 38, 245, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "im"
		  Position		  [215, 88, 245, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slice_re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice_im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  DstBlock		  "re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  DstBlock		  "im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram_a_im"
	      Ports		      [3, 1]
	      Position		      [315, 94, 380, 146]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "8"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "1"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram_a_re"
	      Ports		      [3, 1]
	      Position		      [315, 24, 380, 76]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "8"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "1"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram_b_im"
	      Ports		      [3, 1]
	      Position		      [315, 264, 380, 316]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "8"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "1"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ram_b_re"
	      Ports		      [3, 1]
	      Position		      [315, 194, 380, 246]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "8"
	      initVector	      "0"
	      write_mode	      "Read Before Write"
	      latency		      "1"
	      init_zero		      on
	      explicit_period	      off
	      period		      "1"
	      rst		      off
	      init_reg		      "0"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      distributed_mem	      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [450, 15, 500, 155]
	      UserDataPersistent      on
	      UserData		      "DataTag8"
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [450, 185, 500, 325]
	      UserDataPersistent      on
	      UserData		      "DataTag9"
	      FontSize		      10
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Real-Imag to Complex"
	      MaskDescription	      "Concatenates real and imaginary inputs "
"into a complex output."
	      MaskHelp		      "<pre>\nDescription::\n\nConcatenates a "
"real and imaginary input into a complex output.\nUseful for simplifying inter"
"connects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::\n\n("
"N/A)\n</pre>"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"ri_to_c1"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_im"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_re"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "force_re"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "force_im"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "force_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "force_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [555, 78, 585, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [555, 248, 585, 262]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [555, 573, 585, 587]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "Counter1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter1"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[0, -40]
		DstBlock		"Reinterpret"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"bit_reverse"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      DstBlock		      "ram_b_re"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "ram_b_im"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "ram_a_re"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "ram_a_im"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [30, 0; 0, -95; -245, 0; 0, -85]
	      Branch {
		DstBlock		"ram_b_im"
		DstPort			1
	      }
	      Branch {
		Points			[0, -70]
		Branch {
		  DstBlock		  "ram_b_re"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -100]
		  Branch {
		    DstBlock		    "ram_a_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -70]
		    DstBlock		    "ram_a_re"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "bit_reverse"
	      SrcPort		      1
	      Points		      [55, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      DstBlock		      "Delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      DstBlock		      "ram_b_im"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      DstBlock		      "ram_b_re"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      DstBlock		      "ram_a_im"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "ram_a_re"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ram_b_im"
	      SrcPort		      1
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ram_b_re"
	      SrcPort		      1
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ram_a_im"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ram_a_re"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [10, 0; 0, 50]
	      Branch {
		Points			[0, 125]
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "biplex_commutator"
	  Ports			  [3, 3]
	  Position		  [700, 30, 800, 80]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "size = 16\ndelay slr"
	  UserDataPersistent	  on
	  UserData		  "DataTag10"
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Biplex Commutator"
	  MaskDescription	  "The biplex commutator commutes the first ha"
"lf of the BloBhi input \"block\"  with the last half of the AloAhi input \"bl"
"ock\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a power o"
"f 2).  sync_in precedes the first data input sample by one clock cycle.  Over"
"all latency from sync_in to sync_out is 2^(log2_size-1)+1."
	  MaskHelp		  "<pre>\nDescription::\n\nThe biplex commutat"
"or commutes the first half of the BloBhi input \"block\"  with the last half"
"\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecutive samp"
"les (i.e. always a\npower of 2).\n\nsync_in precedes the first data input sam"
"ple by one clock cycle.\nsync_out precedes the corresponding output sample by"
" one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)+1.\n\n"
"Mask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm of th"
"e length of one complete input block.\nThis MUST be an integer because the cu"
"rrent implementation requires that\nthe input block size MUST be a power of 2"
".  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/imagina"
"ry components.\nWidth of each component is assumed equal.\n\nUse BRAM (use_br"
"am): Check this checkbox to implement the internal delays using BRAM.\nIf unc"
"hecked, the internal delays will be implemented using SLR16 elements.\n</pre>"
	  MaskPromptString	  "Log2 Block Size|Bit Width|Use BRAM"
	  MaskStyleString	  "edit,edit,checkbox"
	  MaskTunableValueString  "off,off,off"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "off,off,off"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "log2_size=&1;n_bits=&2;use_bram=&3;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|12|off"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "biplex_commutator"
	    Location		    [272, 537, 1491, 1090]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "AloAhi"
	      Position		      [40, 48, 70, 62]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "BloBhi"
	      Position		      [40, 153, 70, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [40, 273, 70, 287]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [110, 241, 160, 259]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "4"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [280, 270, 325, 290]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "9"
	      reg_retiming	      off
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      accept_only_valid	      off
	      init_zero		      on
	      dbl_ovrd		      off
	      show_param	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [285, 22, 310, 88]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [285, 127, 310, 193]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mux_type		      off
	      use_rpm		      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_b"
	      Ports		      [1, 1]
	      Position		      [115, 144, 175, 176]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "slr depth = 8"
	      UserDataPersistent      on
	      UserData		      "DataTag11"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "SLR16 Delay"
	      MaskDescription	      "A delay block that uses SLR16 elements "
"for its storage."
	      MaskHelp		      "<pre>\nDescription::\n\nA delay block t"
"hat uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay Depth "
"(delay_depth): The length of the delay.\n</pre>"
	      MaskPromptString	      "Delay Depth"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "off"
	      MaskEnableString	      "off"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "delay_depth=&1;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8"
	      System {
		Name			"delay_b"
		Location		[433, 403, 932, 623]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [70, 103, 100, 117]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slr"
		  Ports			  [1, 1]
		  Position		  [220, 87, 265, 133]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "8"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [390, 103, 420, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slr"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "slr"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_lo"
	      Ports		      [1, 1]
	      Position		      [350, 39, 410, 71]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "slr depth = 8"
	      UserDataPersistent      on
	      UserData		      "DataTag12"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "SLR16 Delay"
	      MaskDescription	      "A delay block that uses SLR16 elements "
"for its storage."
	      MaskHelp		      "<pre>\nDescription::\n\nA delay block t"
"hat uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay Depth "
"(delay_depth): The length of the delay.\n</pre>"
	      MaskPromptString	      "Delay Depth"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "off"
	      MaskEnableString	      "off"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "delay_depth=&1;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8"
	      System {
		Name			"delay_lo"
		Location		[433, 403, 932, 623]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [70, 103, 100, 117]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "slr"
		  Ports			  [1, 1]
		  Position		  [220, 87, 265, 133]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "8"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [390, 103, 420, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "slr"
		  SrcPort		  1
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  DstBlock		  "slr"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "top_bit"
	      Ports		      [1, 1]
	      Position		      [195, 242, 230, 258]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AloBlo"
	      Position		      [605, 48, 635, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AhiBhi"
	      Position		      [605, 153, 635, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [605, 273, 635, 287]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_lo"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "AloBlo"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "delay_lo"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_b"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[0, -85]
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "BloBhi"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "delay_b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "AhiBhi"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AloAhi"
	      SrcPort		      1
	      Points		      [0, 0; 160, 0]
	      Branch {
		Points			[0, 125]
		DstBlock		"Mux1"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "top_bit"
	      SrcPort		      1
	      Points		      [15, 0; 0, -110]
	      Branch {
		Points			[0, -105]
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "top_bit"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, -30]
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_dit_stage_1"
	  Ports			  [3, 3]
	  Position		  [100, 30, 200, 80]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "stage 1 of 4\ndelay slr\ntwiddle dist\nshif"
"t 0"
	  UserDataPersistent	  on
	  UserData		  "DataTag13"
	  FontSize		  10
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 DIT FFT Stage"
	  MaskDescription	  "A radix-2 decimation-in-time Fast Fourier T"
"ransform stage."
	  MaskHelp		  "<pre>\nDescription::\n\nA radix-2 decimatio"
"n-in-time Fast Fourier Transform stage.\n\nThis radix-2 decimation-in-time FF"
"T stage is designed to be daisy chained together\nto form a multi-stage FFT. "
" The resulting FFT will have (2^n_stages) points.\n\nThe two inputs to the ch"
"ain are independent complex signals (e.g. A and B).\n\nThe two outputs of the"
" last stage of the chain are commuted such that the a_out signal is really\nt"
"he \"lower\" half of A's transform followed by the \"lower\" half of B's tran"
"sform and b_out is really\nthe \"upper\" half of A's transform followed by th"
"e \"upper\" half of B's transform.  Each half is in bit-reversed order.\n\nIf"
" it is desired to have the two halves of A's transform follow each other on t"
"he same path and\nthe two halves of B's transform follow each other on the sa"
"me path, then a_out and b_out can\nbe fed through a biplex_commutator with bl"
"ock size 2^n_stages.  This will result in the \"lower\"\nhalf of A (or B) fol"
"lowed by the \"upper\" half of A (or B), but note that each half of A (or B)"
"\nwill still remain in bit-reversed order (i.e. each output is bit-reversed i"
"n halves; it is not bit reversed\nin its entirety).\n\nThe number of bits for"
" each real and imaginary component grows by one through this stage.\nIf the i"
"nput bit width is 17 or less, three embedded multipliers will be used per com"
"plex multiply.\nIf the input bit width is 18, four embedded multipliers will "
"be used per complex multiply.\nIf the input bit width exceeds 18, then substa"
"ntially more embedded multipliers will be used\nper complex multiply.  Enabli"
"ng \"shifting\" in some (or all) stages can limit the bit growth\nto prevent "
"this.\n\nMask Parameters::\n\nTotal Stages (n_stages):  The number of total s"
"tages in the FFT.\nThe FFT will have 2^n_stages points.\n\nCurrent Stage (cur"
"_stage):  The number of the current stage.  Note that stages are counted\nfro"
"m 1 to n_stages for DIT (i.e. cur_stage==1 for the first stage).\n\nNumber of"
" Bits In (n_bits): Specifies the width of the real/imaginary components of po"
"rts\na_in and b_in.  Assumed equal for both components.  The real/imaginary c"
"omponents of\noorts a_out and b_out will be one bit wider.\n\nBinary Point In"
" (bin_pt): Specifies the binary point position of the real/imaginary\ncompone"
"nts of ports a_in and b_in.  Assumed equal for both components.\n\nShift Bits"
" (shift): Specifies how many bits to shift (down) by.  A positive value cause"
"s\nthe specified number of least significant bits to be dropped.  Usually zer"
"o or positive values\nare used to permit or limit bit growth, but negative va"
"lues can be used to induce bit growth.\n\nUse BRAM for Biplex Commutator (com"
"mutator_bram): Check this checkbox to implement\nthe biplex commutator using "
"BRAM.  If unchecked, the biplex commutator will be implemented\nusing SLR16 e"
"lements (i.e. slices).\n\nUse BRAM for Twiddle Coefficients (twiddle_bram): C"
"heck this checkbox to store twiddle\ncoefficients in BRAM.  If unchecked, the"
" twiddle coefficients will be sored in distributed\nmemory (i.e. slices).\n\n"
"Twiddle Coefficient Bitwidth (n_bits_w): Specifies the width of the real/imag"
"inary\ncomponents of the twiddle coefficients.  Assumed equal for both compon"
"ents.\n\nMultiplier Latency (mult_latency): Latency to use for the underlying"
" real multipliers.\n\nAdder Latency (add_latency): Latency to use for the und"
"erlying real adders.\n</pre>"
	  MaskPromptString	  "Total Stages (2^N points)|Current Stage|Num"
"ber of Bits In|Binary Point In|Shift Bits|Use BRAM for Biplex Commutator|Use "
"BRAM For Twiddle Coefficients|Twiddle Coefficient Bitwidth|Multiplier Latency"
"|Adder Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,checkbox,checkbox,"
"edit,edit,edit"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off"
	  MaskCallbackString	  "|||||||||"
	  MaskEnableString	  "off,off,off,off,off,off,off,off,off,off"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,"
	  MaskVariables		  "n_stages=&1;cur_stage=&2;n_bits=&3;bin_pt=&"
"4;shift=&5;commutator_bram=&6;twiddle_bram=&7;n_bits_w=&8;mult_latency=&9;add"
"_latency=&10;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|1|8|7|0|off|off|9|3|1"
	  MaskTabNameString	  ",,,,,,,,,"
	  System {
	    Name		    "r2_dit_stage_1"
	    Location		    [234, 125, 874, 554]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [30, 23, 60, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [30, 63, 60, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 103, 60, 117]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "biplex_commutator"
	      Ports		      [3, 3]
	      Position		      [115, 44, 205, 96]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "size = 16\ndelay slr"
	      UserDataPersistent      on
	      UserData		      "DataTag14"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Biplex Commutator"
	      MaskDescription	      "The biplex commutator commutes the firs"
"t half of the BloBhi input \"block\"  with the last half of the AloAhi input "
"\"block\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a pow"
"er of 2).  sync_in precedes the first data input sample by one clock cycle.  "
"Overall latency from sync_in to sync_out is 2^(log2_size-1)+1."
	      MaskHelp		      "<pre>\nDescription::\n\nThe biplex comm"
"utator commutes the first half of the BloBhi input \"block\"  with the last h"
"alf\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecutive s"
"amples (i.e. always a\npower of 2).\n\nsync_in precedes the first data input "
"sample by one clock cycle.\nsync_out precedes the corresponding output sample"
" by one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)+1."
"\n\nMask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm o"
"f the length of one complete input block.\nThis MUST be an integer because th"
"e current implementation requires that\nthe input block size MUST be a power "
"of 2.  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/ima"
"ginary components.\nWidth of each component is assumed equal.\n\nUse BRAM (us"
"e_bram): Check this checkbox to implement the internal delays using BRAM.\nIf"
" unchecked, the internal delays will be implemented using SLR16 elements.\n</"
"pre>"
	      MaskPromptString	      "Log2 Block Size|Bit Width|Use BRAM"
	      MaskStyleString	      "edit,edit,checkbox"
	      MaskTunableValueString  "off,off,off"
	      MaskCallbackString      "||"
	      MaskEnableString	      "off,off,off"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "log2_size=&1;n_bits=&2;use_bram=&3;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|off"
	      MaskTabNameString	      ",,"
	      System {
		Name			"biplex_commutator"
		Location		[272, 537, 1491, 1090]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "AloAhi"
		  Position		  [40, 48, 70, 62]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "BloBhi"
		  Position		  [40, 153, 70, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [40, 273, 70, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [110, 241, 160, 259]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "4"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [280, 270, 325, 290]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "9"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [285, 22, 310, 88]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [285, 127, 310, 193]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_b"
		  Ports			  [1, 1]
		  Position		  [115, 144, 175, 176]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "slr depth = 8"
		  UserDataPersistent	  on
		  UserData		  "DataTag15"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "SLR16 Delay"
		  MaskDescription	  "A delay block that uses SLR16 eleme"
"nts for its storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay De"
"pth (delay_depth): The length of the delay.\n</pre>"
		  MaskPromptString	  "Delay Depth"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "off"
		  MaskEnableString	  "off"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "delay_depth=&1;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8"
		  System {
		    Name		    "delay_b"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slr"
		    Ports		    [1, 1]
		    Position		    [220, 87, 265, 133]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "8"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slr"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "slr"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_lo"
		  Ports			  [1, 1]
		  Position		  [350, 39, 410, 71]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "slr depth = 8"
		  UserDataPersistent	  on
		  UserData		  "DataTag16"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "SLR16 Delay"
		  MaskDescription	  "A delay block that uses SLR16 eleme"
"nts for its storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay De"
"pth (delay_depth): The length of the delay.\n</pre>"
		  MaskPromptString	  "Delay Depth"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "off"
		  MaskEnableString	  "off"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "delay_depth=&1;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8"
		  System {
		    Name		    "delay_lo"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slr"
		    Ports		    [1, 1]
		    Position		    [220, 87, 265, 133]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "8"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slr"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "slr"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "top_bit"
		  Ports			  [1, 1]
		  Position		  [195, 242, 230, 258]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "AloBlo"
		  Position		  [605, 48, 635, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "AhiBhi"
		  Position		  [605, 153, 635, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [605, 273, 635, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_lo"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AloBlo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_lo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_b"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, -85]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "BloBhi"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AhiBhi"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AloAhi"
		  SrcPort		  1
		  Points		  [0, 0; 160, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "top_bit"
		  SrcPort		  1
		  Points		  [15, 0; 0, -110]
		  Branch {
		    Points		    [0, -105]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "top_bit"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "r2_butterfly"
	      Ports		      [3, 3]
	      Position		      [400, 46, 490, 94]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "shift 0"
	      UserDataPersistent      on
	      UserData		      "DataTag17"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-2 Butterfly"
	      MaskDescription	      "The radix-2 butterfly produces a+b and "
"a-b outputs for a and b inputs."
	      MaskHelp		      "<pre>\nDescription::\n\nThe radix-2 but"
"terfly produces a+b and a-b outputs for a and b inputs.\nThe outputs are one "
"bit wider than the inputs.\nThe output precision (i.e. the number of fraction"
"al bits) stays the same.\n\nMask Parameters::\n\nBit Width In (n_bits): Speci"
"fies the width of the real/imaginary components.\nWidth of each component is "
"assumed equal.\n\nShift Bits (shift): Specifies how many bits to shift (down)"
" by.  A positive value causes\nthe specified number of least significant bits"
" to be dropped.  Usually zero or positive values\nare used to permit or limit"
" bit growth, but negative values can be used to induce bit growth.\n\nQuantiz"
"ation (quantization): Specifies quantization handling (when shift bits > 0)."
"\n\nAdder Latency (add_latency): Latency to use for the underlying real adder"
"s.\n</pre>"
	      MaskPromptString	      "Bit Width In|Shift Bits|Quantization|Ad"
"der Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),edit"
	      MaskTunableValueString  "off,off,off,off"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "off,off,off,off"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "n_bits=&1;shift=&2;quantization=&3;add_"
"latency=&4;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "8|0|Truncate|1"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"r2_butterfly"
		Location		[48, 133, 782, 642]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [35, 88, 65, 102]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [35, 288, 65, 302]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 413, 60, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [340, 397, 385, 443]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_im"
		  Ports			  [2, 1]
		  Position		  [235, 117, 285, 168]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_re"
		  Ports			  [2, 1]
		  Position		  [235, 42, 285, 93]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [110, 19, 155, 166]
		  AttributesFormatString  "8_0 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag18"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [110, 224, 155, 366]
		  AttributesFormatString  "8_0 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag19"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "8|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "8"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant0"
		  Ports			  [1, 1]
		  Position		  [440, 55, 485, 85]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant1"
		  Ports			  [1, 1]
		  Position		  [440, 130, 485, 160]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant2"
		  Ports			  [1, 1]
		  Position		  [445, 235, 490, 265]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant3"
		  Ports			  [1, 1]
		  Position		  [445, 305, 490, 335]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "9"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [525, 33, 575, 182]
		  UserDataPersistent	  on
		  UserData		  "DataTag20"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [525, 216, 575, 354]
		  UserDataPersistent	  on
		  UserData		  "DataTag21"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift0"
		  Ports			  [1, 1]
		  Position		  [335, 49, 390, 91]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift1"
		  Ports			  [1, 1]
		  Position		  [335, 124, 390, 166]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift2"
		  Ports			  [1, 1]
		  Position		  [335, 229, 390, 271]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift3"
		  Ports			  [1, 1]
		  Position		  [335, 299, 390, 341]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_im"
		  Ports			  [2, 1]
		  Position		  [235, 292, 285, 343]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_re"
		  Ports			  [2, 1]
		  Position		  [235, 222, 285, 273]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+b"
		  Position		  [630, 103, 660, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-b"
		  Position		  [635, 278, 665, 292]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [630, 413, 660, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "shift3"
		  SrcPort		  1
		  DstBlock		  "requant3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_im"
		  SrcPort		  1
		  DstBlock		  "shift3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift2"
		  SrcPort		  1
		  DstBlock		  "requant2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_re"
		  SrcPort		  1
		  DstBlock		  "shift2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift1"
		  SrcPort		  1
		  DstBlock		  "requant1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift0"
		  SrcPort		  1
		  DstBlock		  "requant0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant0"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a-b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a+b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_im"
		  SrcPort		  1
		  DstBlock		  "shift1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_re"
		  SrcPort		  1
		  DstBlock		  "shift0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, 175]
		    DstBlock		    "sub_im"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_im"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [0, 0; 55, 0]
		  Branch {
		    Points		    [0, 180]
		    DstBlock		    "sub_re"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -175]
		    DstBlock		    "add_im"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_im"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    Points		    [0, -180]
		    DstBlock		    "add_re"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_re"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "r2_twiddle"
	      Ports		      [3, 3]
	      Position		      [255, 45, 345, 95]
	      BackgroundColor	      "gray"
	      UserDataPersistent      on
	      UserData		      "DataTag22"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-2 Stage-1 Twiddle Stage"
	      MaskDescription	      "A stage-1 twiddle stage for radix-2 Fas"
"t Fourier Transforms. Since there are no twiddles in stage 1 of an FFT, this "
"is just a dummy placeholder block that passes its inputs through to its outpu"
"ts.    Since it is a no-op, its use is completely optional."
	      MaskHelp		      "<pre>\nDescription::\n\nA stage-1 twidd"
"le stage for radix-2 Fast Fourier Transforms.\n\nSince there are no twiddles "
"in stage 1 of an FFT, this is just a dummy placeholder\nblock that passes its"
" inputs through to its outputs.\n\nSince it is a no-op, its use is completely"
" optional.\n\nNote that stages are counted from 1 to n_stages for DIT (i.e. c"
"ur_stage==1 for the first stage)\nand n_stages to 1for DIF (i.e. cur_stage==1"
" for the last stage).  Therefore, this block, if used,\nshould be the first t"
"widdle stage of a DIT FFT or the last twiddle stage of a DIF FFT.\n\nMask Par"
"ameters::\n\n(N/A)"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"r2_twiddle"
		Location		[600, 635, 1145, 1064]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_in"
		  Position		  [25, 58, 55, 72]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b_in"
		  Position		  [25, 133, 55, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 208, 55, 222]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [385, 58, 415, 72]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  Position		  [385, 133, 415, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [385, 208, 415, 222]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b_in"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_in"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [550, 23, 580, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [550, 63, 580, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [550, 103, 580, 117]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "r2_butterfly"
	      SrcPort		      3
	      Points		      [20, 0; 0, 25]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_butterfly"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_butterfly"
	      SrcPort		      1
	      Points		      [20, 0; 0, -25]
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -25]
	      DstBlock		      "biplex_commutator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "biplex_commutator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, 25]
	      DstBlock		      "biplex_commutator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_commutator"
	      SrcPort		      3
	      Points		      [0, 0]
	      DstBlock		      "r2_twiddle"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "biplex_commutator"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "r2_twiddle"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_commutator"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "r2_twiddle"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      1
	      DstBlock		      "r2_butterfly"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      2
	      DstBlock		      "r2_butterfly"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      3
	      DstBlock		      "r2_butterfly"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_dit_stage_2"
	  Ports			  [3, 3]
	  Position		  [250, 30, 350, 80]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "stage 2 of 4\ndelay slr\ntwiddle dist\nshif"
"t 0"
	  UserDataPersistent	  on
	  UserData		  "DataTag23"
	  FontSize		  10
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 DIT FFT Stage"
	  MaskDescription	  "A radix-2 decimation-in-time Fast Fourier T"
"ransform stage."
	  MaskHelp		  "<pre>\nDescription::\n\nA radix-2 decimatio"
"n-in-time Fast Fourier Transform stage.\n\nThis radix-2 decimation-in-time FF"
"T stage is designed to be daisy chained together\nto form a multi-stage FFT. "
" The resulting FFT will have (2^n_stages) points.\n\nThe two inputs to the ch"
"ain are independent complex signals (e.g. A and B).\n\nThe two outputs of the"
" last stage of the chain are commuted such that the a_out signal is really\nt"
"he \"lower\" half of A's transform followed by the \"lower\" half of B's tran"
"sform and b_out is really\nthe \"upper\" half of A's transform followed by th"
"e \"upper\" half of B's transform.  Each half is in bit-reversed order.\n\nIf"
" it is desired to have the two halves of A's transform follow each other on t"
"he same path and\nthe two halves of B's transform follow each other on the sa"
"me path, then a_out and b_out can\nbe fed through a biplex_commutator with bl"
"ock size 2^n_stages.  This will result in the \"lower\"\nhalf of A (or B) fol"
"lowed by the \"upper\" half of A (or B), but note that each half of A (or B)"
"\nwill still remain in bit-reversed order (i.e. each output is bit-reversed i"
"n halves; it is not bit reversed\nin its entirety).\n\nThe number of bits for"
" each real and imaginary component grows by one through this stage.\nIf the i"
"nput bit width is 17 or less, three embedded multipliers will be used per com"
"plex multiply.\nIf the input bit width is 18, four embedded multipliers will "
"be used per complex multiply.\nIf the input bit width exceeds 18, then substa"
"ntially more embedded multipliers will be used\nper complex multiply.  Enabli"
"ng \"shifting\" in some (or all) stages can limit the bit growth\nto prevent "
"this.\n\nMask Parameters::\n\nTotal Stages (n_stages):  The number of total s"
"tages in the FFT.\nThe FFT will have 2^n_stages points.\n\nCurrent Stage (cur"
"_stage):  The number of the current stage.  Note that stages are counted\nfro"
"m 1 to n_stages for DIT (i.e. cur_stage==1 for the first stage).\n\nNumber of"
" Bits In (n_bits): Specifies the width of the real/imaginary components of po"
"rts\na_in and b_in.  Assumed equal for both components.  The real/imaginary c"
"omponents of\noorts a_out and b_out will be one bit wider.\n\nBinary Point In"
" (bin_pt): Specifies the binary point position of the real/imaginary\ncompone"
"nts of ports a_in and b_in.  Assumed equal for both components.\n\nShift Bits"
" (shift): Specifies how many bits to shift (down) by.  A positive value cause"
"s\nthe specified number of least significant bits to be dropped.  Usually zer"
"o or positive values\nare used to permit or limit bit growth, but negative va"
"lues can be used to induce bit growth.\n\nUse BRAM for Biplex Commutator (com"
"mutator_bram): Check this checkbox to implement\nthe biplex commutator using "
"BRAM.  If unchecked, the biplex commutator will be implemented\nusing SLR16 e"
"lements (i.e. slices).\n\nUse BRAM for Twiddle Coefficients (twiddle_bram): C"
"heck this checkbox to store twiddle\ncoefficients in BRAM.  If unchecked, the"
" twiddle coefficients will be sored in distributed\nmemory (i.e. slices).\n\n"
"Twiddle Coefficient Bitwidth (n_bits_w): Specifies the width of the real/imag"
"inary\ncomponents of the twiddle coefficients.  Assumed equal for both compon"
"ents.\n\nMultiplier Latency (mult_latency): Latency to use for the underlying"
" real multipliers.\n\nAdder Latency (add_latency): Latency to use for the und"
"erlying real adders.\n</pre>"
	  MaskPromptString	  "Total Stages (2^N points)|Current Stage|Num"
"ber of Bits In|Binary Point In|Shift Bits|Use BRAM for Biplex Commutator|Use "
"BRAM For Twiddle Coefficients|Twiddle Coefficient Bitwidth|Multiplier Latency"
"|Adder Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,checkbox,checkbox,"
"edit,edit,edit"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off"
	  MaskCallbackString	  "|||||||||"
	  MaskEnableString	  "off,off,off,off,off,off,off,off,off,off"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,"
	  MaskVariables		  "n_stages=&1;cur_stage=&2;n_bits=&3;bin_pt=&"
"4;shift=&5;commutator_bram=&6;twiddle_bram=&7;n_bits_w=&8;mult_latency=&9;add"
"_latency=&10;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|2|9|7|0|off|off|9|3|1"
	  MaskTabNameString	  ",,,,,,,,,"
	  System {
	    Name		    "r2_dit_stage_2"
	    Location		    [234, 125, 874, 554]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [30, 23, 60, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [30, 63, 60, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 103, 60, 117]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "biplex_commutator"
	      Ports		      [3, 3]
	      Position		      [115, 44, 205, 96]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "size = 8\ndelay slr"
	      UserDataPersistent      on
	      UserData		      "DataTag24"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Biplex Commutator"
	      MaskDescription	      "The biplex commutator commutes the firs"
"t half of the BloBhi input \"block\"  with the last half of the AloAhi input "
"\"block\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a pow"
"er of 2).  sync_in precedes the first data input sample by one clock cycle.  "
"Overall latency from sync_in to sync_out is 2^(log2_size-1)+1."
	      MaskHelp		      "<pre>\nDescription::\n\nThe biplex comm"
"utator commutes the first half of the BloBhi input \"block\"  with the last h"
"alf\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecutive s"
"amples (i.e. always a\npower of 2).\n\nsync_in precedes the first data input "
"sample by one clock cycle.\nsync_out precedes the corresponding output sample"
" by one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)+1."
"\n\nMask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm o"
"f the length of one complete input block.\nThis MUST be an integer because th"
"e current implementation requires that\nthe input block size MUST be a power "
"of 2.  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/ima"
"ginary components.\nWidth of each component is assumed equal.\n\nUse BRAM (us"
"e_bram): Check this checkbox to implement the internal delays using BRAM.\nIf"
" unchecked, the internal delays will be implemented using SLR16 elements.\n</"
"pre>"
	      MaskPromptString	      "Log2 Block Size|Bit Width|Use BRAM"
	      MaskStyleString	      "edit,edit,checkbox"
	      MaskTunableValueString  "off,off,off"
	      MaskCallbackString      "||"
	      MaskEnableString	      "off,off,off"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "log2_size=&1;n_bits=&2;use_bram=&3;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|9|off"
	      MaskTabNameString	      ",,"
	      System {
		Name			"biplex_commutator"
		Location		[272, 537, 1491, 1090]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "AloAhi"
		  Position		  [40, 48, 70, 62]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "BloBhi"
		  Position		  [40, 153, 70, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [40, 273, 70, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [110, 241, 160, 259]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "3"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [280, 270, 325, 290]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "5"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [285, 22, 310, 88]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [285, 127, 310, 193]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_b"
		  Ports			  [1, 1]
		  Position		  [115, 144, 175, 176]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "slr depth = 4"
		  UserDataPersistent	  on
		  UserData		  "DataTag25"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "SLR16 Delay"
		  MaskDescription	  "A delay block that uses SLR16 eleme"
"nts for its storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay De"
"pth (delay_depth): The length of the delay.\n</pre>"
		  MaskPromptString	  "Delay Depth"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "off"
		  MaskEnableString	  "off"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "delay_depth=&1;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4"
		  System {
		    Name		    "delay_b"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slr"
		    Ports		    [1, 1]
		    Position		    [220, 87, 265, 133]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slr"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "slr"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_lo"
		  Ports			  [1, 1]
		  Position		  [350, 39, 410, 71]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "slr depth = 4"
		  UserDataPersistent	  on
		  UserData		  "DataTag26"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "SLR16 Delay"
		  MaskDescription	  "A delay block that uses SLR16 eleme"
"nts for its storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay De"
"pth (delay_depth): The length of the delay.\n</pre>"
		  MaskPromptString	  "Delay Depth"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "off"
		  MaskEnableString	  "off"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "delay_depth=&1;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4"
		  System {
		    Name		    "delay_lo"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slr"
		    Ports		    [1, 1]
		    Position		    [220, 87, 265, 133]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slr"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "slr"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "top_bit"
		  Ports			  [1, 1]
		  Position		  [195, 242, 230, 258]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "AloBlo"
		  Position		  [605, 48, 635, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "AhiBhi"
		  Position		  [605, 153, 635, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [605, 273, 635, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_lo"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AloBlo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_lo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_b"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, -85]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "BloBhi"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AhiBhi"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AloAhi"
		  SrcPort		  1
		  Points		  [0, 0; 160, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "top_bit"
		  SrcPort		  1
		  Points		  [15, 0; 0, -110]
		  Branch {
		    Points		    [0, -105]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "top_bit"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "r2_butterfly"
	      Ports		      [4, 3]
	      Position		      [400, 46, 490, 94]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "shift 0"
	      UserDataPersistent      on
	      UserData		      "DataTag27"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-2 Butterfly with optional -j twid"
"dle (DIT, twiddle before butterfly)"
	      MaskDescription	      "The radix-2 butterfly produces a+b and "
"a-b outputs for a and b inputs.  This variation efficiently includes an optio"
"nal -j twiddle factor that can be applied before the butterfly (suitable for "
"use in stage two of a DIT FFT)."
	      MaskHelp		      "<pre>\nDescription::\n\nThe radix-2 but"
"terfly produces a+b and a-b outputs for a and b inputs.\nThis variation effic"
"iently includes an optional -j twiddle factor that can be\napplied before the"
" butterfly (suitable for use in stage two of a DIT FFT).\n\nThe -j twiddle fa"
"ctor is applied to tbe b input when tw_en is high,\nthus producing a-jb on th"
"e a+b output and a+jb on the a-b output.\n\nThe outputs are one bit wider tha"
"n the inputs.\nThe output precision (i.e. the number of fractional bits) stay"
"s the same.\n\nMask Parameters::\n\nBit Width In (n_bits): Specifies the widt"
"h of the real/imaginary components.\nWidth of each component is assumed equal"
".\n\nShift Bits (shift): Specifies how many bits to shift (down) by.  A posit"
"ive value causes\nthe specified number of least significant bits to be droppe"
"d.  Usually zero or positive values\nare used to permit or limit bit growth, "
"but negative values can be used to induce bit growth.\n\nQuantization (quanti"
"zation): Specifies quantization handling (when shift bits > 0).\n\nAdder Late"
"ncy (add_latency): Latency to use for the underlying real adders.\n</pre>"
	      MaskPromptString	      "Bit Width In|Shift Bits|Quantization|Ad"
"der Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),edit"
	      MaskTunableValueString  "off,off,off,off"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "off,off,off,off"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "n_bits=&1;shift=&2;quantization=&3;add_"
"latency=&4;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "9|0|Truncate|1"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"r2_butterfly"
		Location		[371, 321, 1223, 888]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [35, 88, 65, 102]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [35, 293, 65, 307]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 463, 60, 477]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "tw_en"
		  Position		  [30, 413, 60, 427]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [470, 447, 515, 493]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [200, 455, 245, 485]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [200, 115, 245, 145]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [200, 40, 245, 70]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [250, 175, 280, 200]
		  Orientation		  "up"
		  NamePlacement		  "alternate"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [215, 412, 240, 428]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [215, 227, 240, 293]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [215, 307, 240, 373]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_im"
		  Ports			  [3, 1]
		  Position		  [370, 119, 420, 171]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_re"
		  Ports			  [2, 1]
		  Position		  [370, 42, 420, 93]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "bool"
		  Ports			  [1, 1]
		  Position		  [255, 370, 275, 405]
		  Orientation		  "up"
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  off
		  inserted_by_tool	  off
		  pipeline		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [110, 19, 155, 166]
		  AttributesFormatString  "9_0 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag28"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "9|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [110, 221, 155, 379]
		  AttributesFormatString  "9_0 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag29"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "9|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant0"
		  Ports			  [1, 1]
		  Position		  [575, 55, 620, 85]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant1"
		  Ports			  [1, 1]
		  Position		  [575, 130, 620, 160]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant2"
		  Ports			  [1, 1]
		  Position		  [580, 235, 625, 265]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant3"
		  Ports			  [1, 1]
		  Position		  [580, 325, 625, 355]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [675, 33, 725, 182]
		  UserDataPersistent	  on
		  UserData		  "DataTag30"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [675, 204, 725, 386]
		  UserDataPersistent	  on
		  UserData		  "DataTag31"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift0"
		  Ports			  [1, 1]
		  Position		  [470, 49, 525, 91]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift1"
		  Ports			  [1, 1]
		  Position		  [470, 124, 525, 166]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift2"
		  Ports			  [1, 1]
		  Position		  [470, 229, 525, 271]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift3"
		  Ports			  [1, 1]
		  Position		  [470, 319, 525, 361]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_im"
		  Ports			  [3, 1]
		  Position		  [370, 314, 420, 366]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition or Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_re"
		  Ports			  [2, 1]
		  Position		  [370, 222, 420, 273]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+b"
		  Position		  [780, 103, 810, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-b"
		  Position		  [785, 288, 815, 302]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [780, 463, 810, 477]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "add_im"
		  SrcPort		  1
		  DstBlock		  "shift1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_im"
		  SrcPort		  1
		  DstBlock		  "shift3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_re"
		  SrcPort		  1
		  DstBlock		  "shift2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant3"
		  SrcPort		  1
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant2"
		  SrcPort		  1
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant1"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant0"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_re"
		  SrcPort		  1
		  DstBlock		  "shift0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift3"
		  SrcPort		  1
		  DstBlock		  "requant3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift2"
		  SrcPort		  1
		  DstBlock		  "requant2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift1"
		  SrcPort		  1
		  DstBlock		  "requant1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift0"
		  SrcPort		  1
		  DstBlock		  "requant0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bool"
		  SrcPort		  1
		  Points		  [0, -10]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "sub_im"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "add_im"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  DstBlock		  "bool"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [55, 0]
		  Branch {
		    DstBlock		    "sub_re"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -180]
		    DstBlock		    "add_re"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [95, 0]
		  Branch {
		    DstBlock		    "add_re"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 180]
		    DstBlock		    "sub_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    DstBlock		    "add_im"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 195]
		    DstBlock		    "sub_im"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [70, 0]
		  Branch {
		    Points		    [0, -195]
		    DstBlock		    "add_im"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_im"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "tw_en"
		  SrcPort		  1
		  Points		  [125, 0]
		  Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -100]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 100]
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a+b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a-b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "r2_twiddle"
	      Ports		      [3, 4]
	      Position		      [255, 45, 345, 95]
	      BackgroundColor	      "gray"
	      UserDataPersistent      on
	      UserData		      "DataTag32"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-2 DIT Stage-2 Twiddle Stage"
	      MaskDescription	      "A stage-2 twiddle stage for radix-2 Dec"
"imation in Time Fast Fourier Transforms.  The FFT is assumed to have inputs i"
"n normal order and outputs in bit-reversed order.  This block must be used in"
" conjuction with an r2_butterfly_dit_j_opt block (or equivalent) which has an"
" optional -j twiddle factor built in."
	      MaskHelp		      "<pre>\nDescription::\n\nA stage-2 twidd"
"le stage for radix-2 Decimation in Time Fast Fourier Transforms.\n\nThe FFT i"
"s assumed to have inputs in normal order and outputs in bit-reversed order.\n"
"\nThis block must be used in conjuction with an r2_butterfly_dit_j_opt block "
"(or equivalent)\nwhich has an optional -j twiddle factor built in.  This bloc"
"k does no twidlling at all; it just provides\na tw_en output for use with an "
"r2_butterfly_dit_j_opt block (or equivalent).\n\nMask Parameters::\n\nTotal S"
"tages (n_stages):  The number of total stages in the FFT.\nThe FFT will have "
"2^n_stages points.\n"
	      MaskPromptString	      "Total Stages"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "off"
	      MaskEnableString	      "off"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "n_stages=&1;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4"
	      System {
		Name			"r2_twiddle"
		Location		[854, 132, 1514, 603]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_in"
		  Position		  [25, 58, 55, 72]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b_in"
		  Position		  [25, 103, 55, 117]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 153, 55, 167]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [135, 199, 185, 221]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "3"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "top_bit"
		  Ports			  [1, 1]
		  Position		  [220, 200, 265, 220]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [350, 58, 380, 72]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  Position		  [350, 103, 380, 117]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [350, 153, 380, 167]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "tw_en"
		  Position		  [350, 203, 380, 217]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "b_in"
		  SrcPort		  1
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_in"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "top_bit"
		  SrcPort		  1
		  DstBlock		  "tw_en"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "top_bit"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "sync_out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [550, 23, 580, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [550, 63, 580, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [550, 103, 580, 117]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "r2_butterfly"
	      SrcPort		      3
	      Points		      [20, 0; 0, 25]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_butterfly"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_butterfly"
	      SrcPort		      1
	      Points		      [20, 0; 0, -25]
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -25]
	      DstBlock		      "biplex_commutator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "biplex_commutator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, 25]
	      DstBlock		      "biplex_commutator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_commutator"
	      SrcPort		      3
	      Points		      [0, 0]
	      DstBlock		      "r2_twiddle"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "biplex_commutator"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "r2_twiddle"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_commutator"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "r2_twiddle"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      1
	      DstBlock		      "r2_butterfly"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      2
	      DstBlock		      "r2_butterfly"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      3
	      DstBlock		      "r2_butterfly"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      4
	      DstBlock		      "r2_butterfly"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_dit_stage_3"
	  Ports			  [3, 3]
	  Position		  [400, 30, 500, 80]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "stage 3 of 4\ndelay slr\ntwiddle dist\nshif"
"t 0"
	  UserDataPersistent	  on
	  UserData		  "DataTag33"
	  FontSize		  10
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 DIT FFT Stage"
	  MaskDescription	  "A radix-2 decimation-in-time Fast Fourier T"
"ransform stage."
	  MaskHelp		  "<pre>\nDescription::\n\nA radix-2 decimatio"
"n-in-time Fast Fourier Transform stage.\n\nThis radix-2 decimation-in-time FF"
"T stage is designed to be daisy chained together\nto form a multi-stage FFT. "
" The resulting FFT will have (2^n_stages) points.\n\nThe two inputs to the ch"
"ain are independent complex signals (e.g. A and B).\n\nThe two outputs of the"
" last stage of the chain are commuted such that the a_out signal is really\nt"
"he \"lower\" half of A's transform followed by the \"lower\" half of B's tran"
"sform and b_out is really\nthe \"upper\" half of A's transform followed by th"
"e \"upper\" half of B's transform.  Each half is in bit-reversed order.\n\nIf"
" it is desired to have the two halves of A's transform follow each other on t"
"he same path and\nthe two halves of B's transform follow each other on the sa"
"me path, then a_out and b_out can\nbe fed through a biplex_commutator with bl"
"ock size 2^n_stages.  This will result in the \"lower\"\nhalf of A (or B) fol"
"lowed by the \"upper\" half of A (or B), but note that each half of A (or B)"
"\nwill still remain in bit-reversed order (i.e. each output is bit-reversed i"
"n halves; it is not bit reversed\nin its entirety).\n\nThe number of bits for"
" each real and imaginary component grows by one through this stage.\nIf the i"
"nput bit width is 17 or less, three embedded multipliers will be used per com"
"plex multiply.\nIf the input bit width is 18, four embedded multipliers will "
"be used per complex multiply.\nIf the input bit width exceeds 18, then substa"
"ntially more embedded multipliers will be used\nper complex multiply.  Enabli"
"ng \"shifting\" in some (or all) stages can limit the bit growth\nto prevent "
"this.\n\nMask Parameters::\n\nTotal Stages (n_stages):  The number of total s"
"tages in the FFT.\nThe FFT will have 2^n_stages points.\n\nCurrent Stage (cur"
"_stage):  The number of the current stage.  Note that stages are counted\nfro"
"m 1 to n_stages for DIT (i.e. cur_stage==1 for the first stage).\n\nNumber of"
" Bits In (n_bits): Specifies the width of the real/imaginary components of po"
"rts\na_in and b_in.  Assumed equal for both components.  The real/imaginary c"
"omponents of\noorts a_out and b_out will be one bit wider.\n\nBinary Point In"
" (bin_pt): Specifies the binary point position of the real/imaginary\ncompone"
"nts of ports a_in and b_in.  Assumed equal for both components.\n\nShift Bits"
" (shift): Specifies how many bits to shift (down) by.  A positive value cause"
"s\nthe specified number of least significant bits to be dropped.  Usually zer"
"o or positive values\nare used to permit or limit bit growth, but negative va"
"lues can be used to induce bit growth.\n\nUse BRAM for Biplex Commutator (com"
"mutator_bram): Check this checkbox to implement\nthe biplex commutator using "
"BRAM.  If unchecked, the biplex commutator will be implemented\nusing SLR16 e"
"lements (i.e. slices).\n\nUse BRAM for Twiddle Coefficients (twiddle_bram): C"
"heck this checkbox to store twiddle\ncoefficients in BRAM.  If unchecked, the"
" twiddle coefficients will be sored in distributed\nmemory (i.e. slices).\n\n"
"Twiddle Coefficient Bitwidth (n_bits_w): Specifies the width of the real/imag"
"inary\ncomponents of the twiddle coefficients.  Assumed equal for both compon"
"ents.\n\nMultiplier Latency (mult_latency): Latency to use for the underlying"
" real multipliers.\n\nAdder Latency (add_latency): Latency to use for the und"
"erlying real adders.\n</pre>"
	  MaskPromptString	  "Total Stages (2^N points)|Current Stage|Num"
"ber of Bits In|Binary Point In|Shift Bits|Use BRAM for Biplex Commutator|Use "
"BRAM For Twiddle Coefficients|Twiddle Coefficient Bitwidth|Multiplier Latency"
"|Adder Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,checkbox,checkbox,"
"edit,edit,edit"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off"
	  MaskCallbackString	  "|||||||||"
	  MaskEnableString	  "off,off,off,off,off,off,off,off,off,off"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,"
	  MaskVariables		  "n_stages=&1;cur_stage=&2;n_bits=&3;bin_pt=&"
"4;shift=&5;commutator_bram=&6;twiddle_bram=&7;n_bits_w=&8;mult_latency=&9;add"
"_latency=&10;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|3|10|7|0|off|off|9|3|1"
	  MaskTabNameString	  ",,,,,,,,,"
	  System {
	    Name		    "r2_dit_stage_3"
	    Location		    [234, 125, 874, 554]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [30, 23, 60, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [30, 63, 60, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 103, 60, 117]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "biplex_commutator"
	      Ports		      [3, 3]
	      Position		      [115, 44, 205, 96]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "size = 4\ndelay slr"
	      UserDataPersistent      on
	      UserData		      "DataTag34"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Biplex Commutator"
	      MaskDescription	      "The biplex commutator commutes the firs"
"t half of the BloBhi input \"block\"  with the last half of the AloAhi input "
"\"block\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a pow"
"er of 2).  sync_in precedes the first data input sample by one clock cycle.  "
"Overall latency from sync_in to sync_out is 2^(log2_size-1)+1."
	      MaskHelp		      "<pre>\nDescription::\n\nThe biplex comm"
"utator commutes the first half of the BloBhi input \"block\"  with the last h"
"alf\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecutive s"
"amples (i.e. always a\npower of 2).\n\nsync_in precedes the first data input "
"sample by one clock cycle.\nsync_out precedes the corresponding output sample"
" by one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)+1."
"\n\nMask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm o"
"f the length of one complete input block.\nThis MUST be an integer because th"
"e current implementation requires that\nthe input block size MUST be a power "
"of 2.  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/ima"
"ginary components.\nWidth of each component is assumed equal.\n\nUse BRAM (us"
"e_bram): Check this checkbox to implement the internal delays using BRAM.\nIf"
" unchecked, the internal delays will be implemented using SLR16 elements.\n</"
"pre>"
	      MaskPromptString	      "Log2 Block Size|Bit Width|Use BRAM"
	      MaskStyleString	      "edit,edit,checkbox"
	      MaskTunableValueString  "off,off,off"
	      MaskCallbackString      "||"
	      MaskEnableString	      "off,off,off"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "log2_size=&1;n_bits=&2;use_bram=&3;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|10|off"
	      MaskTabNameString	      ",,"
	      System {
		Name			"biplex_commutator"
		Location		[272, 537, 1491, 1090]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "AloAhi"
		  Position		  [40, 48, 70, 62]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "BloBhi"
		  Position		  [40, 153, 70, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [40, 273, 70, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [110, 241, 160, 259]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "2"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [280, 270, 325, 290]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [285, 22, 310, 88]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [285, 127, 310, 193]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_b"
		  Ports			  [1, 1]
		  Position		  [115, 144, 175, 176]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "slr depth = 2"
		  UserDataPersistent	  on
		  UserData		  "DataTag35"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "SLR16 Delay"
		  MaskDescription	  "A delay block that uses SLR16 eleme"
"nts for its storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay De"
"pth (delay_depth): The length of the delay.\n</pre>"
		  MaskPromptString	  "Delay Depth"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "off"
		  MaskEnableString	  "off"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "delay_depth=&1;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "delay_b"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slr"
		    Ports		    [1, 1]
		    Position		    [220, 87, 265, 133]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slr"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "slr"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_lo"
		  Ports			  [1, 1]
		  Position		  [350, 39, 410, 71]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "slr depth = 2"
		  UserDataPersistent	  on
		  UserData		  "DataTag36"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "SLR16 Delay"
		  MaskDescription	  "A delay block that uses SLR16 eleme"
"nts for its storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay De"
"pth (delay_depth): The length of the delay.\n</pre>"
		  MaskPromptString	  "Delay Depth"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "off"
		  MaskEnableString	  "off"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "delay_depth=&1;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "delay_lo"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slr"
		    Ports		    [1, 1]
		    Position		    [220, 87, 265, 133]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slr"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "slr"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "top_bit"
		  Ports			  [1, 1]
		  Position		  [195, 242, 230, 258]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "AloBlo"
		  Position		  [605, 48, 635, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "AhiBhi"
		  Position		  [605, 153, 635, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [605, 273, 635, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_lo"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AloBlo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_lo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_b"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, -85]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "BloBhi"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AhiBhi"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AloAhi"
		  SrcPort		  1
		  Points		  [0, 0; 160, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "top_bit"
		  SrcPort		  1
		  Points		  [15, 0; 0, -110]
		  Branch {
		    Points		    [0, -105]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "top_bit"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "r2_butterfly"
	      Ports		      [3, 3]
	      Position		      [400, 46, 490, 94]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "shift 0"
	      UserDataPersistent      on
	      UserData		      "DataTag37"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-2 Butterfly"
	      MaskDescription	      "The radix-2 butterfly produces a+b and "
"a-b outputs for a and b inputs."
	      MaskHelp		      "<pre>\nDescription::\n\nThe radix-2 but"
"terfly produces a+b and a-b outputs for a and b inputs.\nThe outputs are one "
"bit wider than the inputs.\nThe output precision (i.e. the number of fraction"
"al bits) stays the same.\n\nMask Parameters::\n\nBit Width In (n_bits): Speci"
"fies the width of the real/imaginary components.\nWidth of each component is "
"assumed equal.\n\nShift Bits (shift): Specifies how many bits to shift (down)"
" by.  A positive value causes\nthe specified number of least significant bits"
" to be dropped.  Usually zero or positive values\nare used to permit or limit"
" bit growth, but negative values can be used to induce bit growth.\n\nQuantiz"
"ation (quantization): Specifies quantization handling (when shift bits > 0)."
"\n\nAdder Latency (add_latency): Latency to use for the underlying real adder"
"s.\n</pre>"
	      MaskPromptString	      "Bit Width In|Shift Bits|Quantization|Ad"
"der Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),edit"
	      MaskTunableValueString  "off,off,off,off"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "off,off,off,off"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "n_bits=&1;shift=&2;quantization=&3;add_"
"latency=&4;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "10|0|Truncate|1"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"r2_butterfly"
		Location		[48, 133, 782, 642]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [35, 88, 65, 102]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [35, 288, 65, 302]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 413, 60, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [340, 397, 385, 443]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_im"
		  Ports			  [2, 1]
		  Position		  [235, 117, 285, 168]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_re"
		  Ports			  [2, 1]
		  Position		  [235, 42, 285, 93]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [110, 19, 155, 166]
		  AttributesFormatString  "10_0 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag38"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "10|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "10"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "10"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [110, 224, 155, 366]
		  AttributesFormatString  "10_0 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag39"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "10|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "10"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "10"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant0"
		  Ports			  [1, 1]
		  Position		  [440, 55, 485, 85]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "11"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant1"
		  Ports			  [1, 1]
		  Position		  [440, 130, 485, 160]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "11"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant2"
		  Ports			  [1, 1]
		  Position		  [445, 235, 490, 265]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "11"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant3"
		  Ports			  [1, 1]
		  Position		  [445, 305, 490, 335]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "11"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [525, 33, 575, 182]
		  UserDataPersistent	  on
		  UserData		  "DataTag40"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [525, 216, 575, 354]
		  UserDataPersistent	  on
		  UserData		  "DataTag41"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift0"
		  Ports			  [1, 1]
		  Position		  [335, 49, 390, 91]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift1"
		  Ports			  [1, 1]
		  Position		  [335, 124, 390, 166]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift2"
		  Ports			  [1, 1]
		  Position		  [335, 229, 390, 271]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift3"
		  Ports			  [1, 1]
		  Position		  [335, 299, 390, 341]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_im"
		  Ports			  [2, 1]
		  Position		  [235, 292, 285, 343]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_re"
		  Ports			  [2, 1]
		  Position		  [235, 222, 285, 273]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+b"
		  Position		  [630, 103, 660, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-b"
		  Position		  [635, 278, 665, 292]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [630, 413, 660, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "shift3"
		  SrcPort		  1
		  DstBlock		  "requant3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_im"
		  SrcPort		  1
		  DstBlock		  "shift3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift2"
		  SrcPort		  1
		  DstBlock		  "requant2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_re"
		  SrcPort		  1
		  DstBlock		  "shift2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift1"
		  SrcPort		  1
		  DstBlock		  "requant1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift0"
		  SrcPort		  1
		  DstBlock		  "requant0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant0"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a-b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a+b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_im"
		  SrcPort		  1
		  DstBlock		  "shift1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_re"
		  SrcPort		  1
		  DstBlock		  "shift0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, 175]
		    DstBlock		    "sub_im"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_im"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [0, 0; 55, 0]
		  Branch {
		    Points		    [0, 180]
		    DstBlock		    "sub_re"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -175]
		    DstBlock		    "add_im"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_im"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    Points		    [0, -180]
		    DstBlock		    "add_re"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_re"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "r2_twiddle"
	      Ports		      [3, 3]
	      Position		      [255, 45, 345, 95]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "4 twiddles in dist"
	      UserDataPersistent      on
	      UserData		      "DataTag42"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-2 General Twiddle Stage"
	      MaskDescription	      "A general twiddle stage for radix-2 Fas"
"t Fourier Transforms. Can be used in  Decimation in Time (i.e. twiddles befor"
"e butterflies) or Decimation in Frequency (i.e. twiddles after butterflies) F"
"FTs.  Regardless of the decimation mode, the FFT is assumed to have inputs in"
" normal order and outputs in bit-reversed order."
	      MaskHelp		      "<pre>\nDescription::\n\nA general twidd"
"le stage for radix-2 Fast Fourier Transforms.\n\nCan be used in  Decimation i"
"n Time (i.e. twiddles before butterflies) or Decimation in Frequency\n(i.e. t"
"widdles after butterflies) FFTs.  Regardless of the decimation mode, the FFT "
"is assumed\nto have inputs in normal order and outputs in bit-reversed order."
"\n\nInput a_in is passed through unchanged to a_out, while input b is passed "
"through to bw after\nbeing \"twiddled\".  Since twiddling is effectively mult"
"iplication by a complex number with unity\nmagnitude, the bit respresentation"
" of bw is the same as b (i.e. twiddling does not cause bit\ngrowth).  Input a"
"_in is assumed to have the same bit width as b.  Thus, a_in, a_out, b, and\nb"
"w all have the same bit representation.\n\nMask Parameters::\n\nTotal Stages "
"(n_stages):  The number of total stages in the FFT.\nThe FFT will have 2^n_st"
"ages points.\n\nCurrent Stage (cur_stage):  The number of the current stage f"
"or which this block should\ngenerate twiddle coefficients.  Valid values are "
"3 through n_stages, inclusive.  Note that\nstages are counted from 1 to n_sta"
"ges for DIT (i.e. cur_stage==1 for the first stage) and\nn_stages to 1 for DI"
"F (i.e. cur_stage==1 for the last stage).\n\nDecimation Mode (decimation): Th"
"e decimation mode of the FFT.\n\nNumber of Bits In/Out (n_bits): Specifies th"
"e width of the real/imaginary\ncomponents of ports a_in, b, a_out, bw.  Assum"
"ed equal for both components.\n\nBinary Point In/Out (bin_pt): Specifies the "
"binary point position of the real/imaginary\ncomponents of ports a_in, b, a_o"
"ut, bw.  Assumed equal for both components.\n\nTwiddle Coefficient Bitwidth ("
"n_bits_w): Specifies the width of the real/imaginary\ncomponents of the twidd"
"le coefficients.  Assumed equal for both components.\n\nUse BRAM for Twiddle "
"Coefficients (use_bram): Check this checkbox to store twiddle\ncoefficients i"
"n BRAM.  If unchecked, the twiddle coefficients will be sored in distributed"
"\nmemory (i.e. slices).\n\nMultiplier Latency (mult_latency): Latency to use "
"for the underlying real multipliers.\n\nAdder Latency (add_latency): Latency "
"to use for the underlying real adders.\n"
	      MaskPromptString	      "Total Stages|Current Stage|Decimation M"
"ode|Number of Bits In/Out|Binary Point In/Out|Twiddle Coefficient Bitwidth|Us"
"e BRAM For Twiddle Coefficients|Multiplier Latency|Adder Latency"
	      MaskStyleString	      "edit,edit,popup(Time|Frequency),edit,ed"
"it,edit,checkbox,edit,edit"
	      MaskTunableValueString  "off,off,off,off,off,off,off,off,off"
	      MaskCallbackString      "||||||||"
	      MaskEnableString	      "off,off,off,off,off,off,off,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "n_stages=&1;cur_stage=&2;decimation=&3;"
"n_bits=&4;bin_pt=&5;n_bits_w=&6;use_bram=&7;mult_latency=&8;add_latency=&9;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|3|Time|10|7|9|off|3|1"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"r2_twiddle"
		Location		[248, 609, 888, 1038]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_in"
		  Position		  [25, 83, 55, 97]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [25, 143, 55, 157]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 263, 55, 277]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [180, 139, 215, 161]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [180, 79, 215, 101]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [180, 260, 215, 280]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmpy1"
		  Ports			  [4, 3]
		  Position		  [240, 61, 345, 299]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "10_9 * 9_7 ==> 10_9\nround even, wr"
"ap\n3 mults"
		  UserDataPersistent	  on
		  UserData		  "DataTag43"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex Multiplier (4 real multipli"
"ers)"
		  MaskDescription	  "This block multiplies two complex n"
"umbers using 4 real multipliers and 2 real adders.  Pass-through paths are pr"
"ovided for another complex number and a sync signal.  These pass through path"
"s provide delay that matches the latency of the complex multiply operation."
		  MaskHelp		  "<pre>\nDescription::\n\nThis block "
"multiplies two complex numbers using 4 real multipliers and 2 real adders.\nP"
"ass-through paths are provided for another complex number and a sync signal."
"\nThese paths provide delay that matches the latency of the complex multiply "
"operation.\n\na_in is passed through to a_out.\nb and w complex inputs are mu"
"ltiplied and their product appears on the bw output.\nsync_in is passed throu"
"gh to sync_out.\n\nMask Parameters::\n\nNumber of Bits B (n_bits_b): Specifie"
"s the width of the real/imaginary\ncomponents of input b.  Assumed equal for "
"both components.\n\nBinary Point B (bin_pt_b): Specifies the binary point poi"
"nt position of the\nreal/imaginary components of input b.  Assumed equal for "
"both components.\n\nNumber of Bits W (n_bits_w): Specifies the width of the r"
"eal/imaginary\ncomponents of input w.  Assumed equal for both components.\n\n"
"Binary Point W (bin_pt_w): Specifies the binary point point position of the\n"
"real/imaginary components of input w.  Assumed equal for both components.\n\n"
"Number of Bits BW (n_bits_bw): Specifies the width of the real/imaginary\ncom"
"ponents of output bw.  Assumed equal for both components.\n\nBinary Point BW "
"(bin_pt_bw): Specifies the binary point point position of the\nreal/imaginary"
" components of output bw.  Assumed equal for both components.\n\nQuantization"
" (quantization): Specifies quantization handling.\n\nOverflow (overflow): Spe"
"cifies overflow handling.\n\nMultiplier Latency (mult_latency): Latency to us"
"e for the underlying real multipliers.\n\nAdder Latency (add_latency): Latenc"
"y to use for the underlying real adders.\n</pre>"
		  MaskPromptString	  "Number of Bits B|Binary Point B|Num"
"ber of Bits W|Binary Point W|Number of Bits BW|Binary Point BW|Quantization|O"
"verflow|Multiplier Latency|Adder Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit"
		  MaskTunableValueString  "off,off,off,off,off,off,off,off,off"
",off"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "off,off,off,off,off,off,off,off,off"
",off"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "n_bits_b=&1;bin_pt_b=&2;n_bits_w=&3"
";bin_pt_w=&4;n_bits_bw=&5;bin_pt_bw=&6;quantization=&7;overflow=&8;mult_laten"
"cy=&9;add_latency=&10;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "10|9|9|7|10|9|Round  (unbiased: Eve"
"n Values)|Wrap|3|1"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "cmpy1"
		    Location		    [429, 472, 1436, 1025]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a_in"
		    Position		    [65, 38, 95, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [65, 133, 95, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "w"
		    Position		    [70, 358, 100, 372]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [65, 458, 95, 472]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [405, 442, 450, 488]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "8"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[1 1 0 1 0 0 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [400, 22, 445, 68]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "8"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[17 34 0 34 0 0 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "br_add_bi"
		    Ports		    [2, 1]
		    Position		    [290, 267, 340, 318]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[9 18 0 18 0 0 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [140, 69, 180, 211]
		    AttributesFormatString  "10_9 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag44"
		    FontSize		    10
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "off,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "off,off"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=&1;bin_pt=&2;"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "10|9"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "9"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "9"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "10"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "10"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [145, 337, 185, 388]
		    AttributesFormatString  "9_7 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag45"
		    FontSize		    10
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "off,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "off,off"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=&1;bin_pt=&2;"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "9|7"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "7"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "7"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_im"
		    Ports		    [1, 1]
		    Position		    [595, 180, 640, 210]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "10"
		    bin_pt		    "9"
		    quantization	    "Round  (unbiased: Even Values)"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    on
		    inserted_by_tool	    off
		    pipeline		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_re"
		    Ports		    [1, 1]
		    Position		    [595, 120, 640, 150]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "10"
		    bin_pt		    "9"
		    quantization	    "Round  (unbiased: Even Values)"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    on
		    inserted_by_tool	    off
		    pipeline		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imim"
		    Ports		    [2, 1]
		    Position		    [290, 162, 340, 213]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "17"
		    bin_pt		    "16"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    on
		    pipeline		    on
		    use_rpm		    on
		    placement_style	    "Rectangular Shape"
		    gen_core		    off
		    xl_area		    "[26 52 0 26 0 1 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rere"
		    Ports		    [2, 1]
		    Position		    [290, 92, 340, 143]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "17"
		    bin_pt		    "16"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    on
		    pipeline		    on
		    use_rpm		    on
		    placement_style	    "Rectangular Shape"
		    gen_core		    off
		    xl_area		    "[26 52 0 26 0 1 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [680, 107, 720, 223]
		    UserDataPersistent	    on
		    UserData		    "DataTag46"
		    FontSize		    10
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Real-Imag to Complex"
		    MaskDescription	    "Concatenates real and imaginary i"
"nputs into a complex output."
		    MaskHelp		    "<pre>\nDescription::\n\nConcatena"
"tes a real and imaginary input into a complex output.\nUseful for simplifying"
" interconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters:"
":\n\n(N/A)\n</pre>"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rr_add_ii"
		    Ports		    [2, 1]
		    Position		    [400, 177, 450, 228]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "17"
		    bin_pt		    "16"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[14 27 0 27 0 0 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rr_sub_ii"
		    Ports		    [2, 1]
		    Position		    [400, 107, 450, 158]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "17"
		    bin_pt		    "16"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[44 44 0 69 0 0 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ss_sub_rrii"
		    Ports		    [2, 1]
		    Position		    [510, 167, 560, 218]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "17"
		    bin_pt		    "16"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[46 29 0 90 0 0 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sumsum"
		    Ports		    [2, 1]
		    Position		    [400, 261, 450, 399]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "17"
		    bin_pt		    "16"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    on
		    pipeline		    on
		    use_rpm		    on
		    placement_style	    "Rectangular Shape"
		    gen_core		    off
		    xl_area		    "[28 56 0 28 0 1 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "wr_add_wi"
		    Ports		    [2, 1]
		    Position		    [290, 337, 340, 388]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[5 10 0 10 0 0 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_out"
		    Position		    [765, 38, 795, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw"
		    Position		    [765, 158, 795, 172]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [765, 458, 795, 472]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "convert_im"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "convert_re"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "a_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_in"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "imim"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 130]
		    DstBlock		    "br_add_bi"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [0, 0; 50, 0]
		    Branch {
		    DstBlock		    "wr_add_wi"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -220]
		    DstBlock		    "rere"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [0, 0; 70, 0]
		    Branch {
		    DstBlock		    "wr_add_wi"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -175]
		    DstBlock		    "imim"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "rere"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 175]
		    DstBlock		    "br_add_bi"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sumsum"
		    SrcPort		    1
		    Points		    [25, 0; 0, -150]
		    DstBlock		    "ss_sub_rrii"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_add_wi"
		    SrcPort		    1
		    DstBlock		    "sumsum"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "br_add_bi"
		    SrcPort		    1
		    DstBlock		    "sumsum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imim"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "rr_add_ii"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "rr_sub_ii"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "rere"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "rr_sub_ii"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "rr_add_ii"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "w"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rr_add_ii"
		    SrcPort		    1
		    DstBlock		    "ss_sub_rrii"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rr_sub_ii"
		    SrcPort		    1
		    DstBlock		    "convert_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ss_sub_rrii"
		    SrcPort		    1
		    DstBlock		    "convert_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "twiddle_gen1"
		  Ports			  [1, 1]
		  Position		  [95, 190, 165, 230]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "depth 4\ntwiddle dist"
		  UserDataPersistent	  on
		  UserData		  "DataTag47"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Radix-R Twiddle Coefficient Generat"
"or (complex storage)"
		  MaskDescription	  "A radix-R twiddle coefficient gener"
"ator using complex storage.  Generates twiddle factors for Decimation in Time"
" (i.e. twiddles before butterflies) or Decimation in Frequency (i.e. twiddles"
" after butterflies) Fast Fourier Transforms of arbitrary-but-fixed radix.  Ra"
"dix must be a power of 2.  Regardless of the decimation mode, the FFT is assu"
"med to have inputs in normal order and outputs in bit-reversed order."
		  MaskHelp		  "<pre>\nDescription::\n\nA radix-R t"
"widdle coefficient generator using complex storage.\n\nGenerates twiddle fact"
"ors for Decimation in Time (i.e. twiddles before butterflies)\nor Decimation "
"in Frequency (i.e. twiddles after butterflies) Fast Fourier Transforms\nof ar"
"bitrary-but-fixed radix.  Radix must be a power of 2.\n\nRegardless of the de"
"cimation mode, the FFT is assumed to have inputs normally\nordered and output"
"s in bit-reversed order.\n\nComplex storage means that the real and imaginary"
" components are stored in\nthe same memory element.  This is generally fine, "
"but if the combined width of\nthe real and imaginary components is greater th"
"an 18 and BRAM is being used\nfor the underlying storage, then the multiplier"
"(s) adjacent to the BRAM(s) will\nnot be usable.  If that is a problem for yo"
"ur design, consider using the\n\"Radix-R Twiddle Coefficient Generator (real/"
"imag storage)\" block.\n\nMask Parameters::\n\nTotal Stages (n_stages):  The "
"number of total stages in the FFT.\n\nRadix (radix): The radix of the FFT.  T"
"he FFT will have radix^n_stages points.\n\nCurrent Stage (cur_stage):  The nu"
"mber of the current stage for which this block should\ngenerate twiddle coeff"
"icients.  Valid values are 3 through n_stages, inclusive.  Note that\nstages "
"are counted from 1 to n_stages for DIT (i.e. cur_stage==1 for the first stage"
") and\nn_stages to 1 for DIF (i.e. cur_stage==1 for the last stage).\n\nBranc"
"h (branch): The butterfly branch associated with this twiddle generator.\nVal"
"id values are 1 through radix-1, inclusive.\n\nDecimation Mode (decimation): "
"The decimation mode of the FFT.\n\nNumber of Bits (n_bits_w): Specifies the w"
"idth of the real/imaginary components.\nAssumed equal for both components.  T"
"his block outputs UFix_(2*n_bits_w)_0.\n\nUse BRAM (use_bram): Check this che"
"ckbox to store twiddle coefficients in BRAM.\nIf unchecked, the coefficients "
"will be sored in distributed memory (i.e. slices).\n</pre>"
		  MaskPromptString	  "Total Stages|Radix|Current Stage|Br"
"anch|Decimation Mode|Number of Bits|Binary Point|Use BRAM"
		  MaskStyleString	  "edit,edit,edit,edit,popup(Time|Freq"
"uency),edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off,off,off,off,off,off"
		  MaskCallbackString	  "|||||||"
		  MaskEnableString	  "off,off,off,off,off,off,off,off"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,"
		  MaskVariables		  "n_stages=&1;radix=&2;cur_stage=&3;b"
"ranch=&4;decimation=&5;n_bits_w=&6;bin_pt_w=&7;use_bram=&8;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|2|3|1|Time|9|7|off"
		  MaskTabNameString	  ",,,,,,,"
		  System {
		    Name		    "twiddle_gen1"
		    Location		    [525, 268, 1023, 568]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [45, 108, 75, 122]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [125, 90, 175, 140]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr_sel"
		    Ports		    [1, 1]
		    Position		    [220, 101, 265, 129]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "-1"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mem_c"
		    Ports		    [1, 1]
		    Position		    [310, 88, 360, 142]
		    AttributesFormatString  "depth = %<depth>\\ndist_mem = %<d"
"istributed_mem>"
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "4"
		    initVector		    "[65536;384;47013;215973]"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "0"
		    latency		    "1"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "w"
		    Position		    [415, 108, 445, 122]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "mem_c"
		    SrcPort		    1
		    DstBlock		    "w"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr_sel"
		    SrcPort		    1
		    DstBlock		    "mem_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "addr_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [385, 93, 415, 107]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw"
		  Position		  [385, 173, 415, 187]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [385, 253, 415, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  DstBlock		  "cmpy1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "cmpy1"
		  SrcPort		  3
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_gen1"
		  SrcPort		  1
		  DstBlock		  "cmpy1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "cmpy1"
		  SrcPort		  2
		  DstBlock		  "bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "cmpy1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "cmpy1"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "cmpy1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_in"
		  SrcPort		  1
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Delay3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "twiddle_gen1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [550, 23, 580, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [550, 63, 580, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [550, 103, 580, 117]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "r2_butterfly"
	      SrcPort		      3
	      Points		      [20, 0; 0, 25]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_butterfly"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_butterfly"
	      SrcPort		      1
	      Points		      [20, 0; 0, -25]
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -25]
	      DstBlock		      "biplex_commutator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "biplex_commutator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, 25]
	      DstBlock		      "biplex_commutator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_commutator"
	      SrcPort		      3
	      Points		      [0, 0]
	      DstBlock		      "r2_twiddle"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "biplex_commutator"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "r2_twiddle"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_commutator"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "r2_twiddle"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      1
	      DstBlock		      "r2_butterfly"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      2
	      DstBlock		      "r2_butterfly"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      3
	      DstBlock		      "r2_butterfly"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "r2_dit_stage_4"
	  Ports			  [3, 3]
	  Position		  [550, 30, 650, 80]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "stage 4 of 4\ndelay slr\ntwiddle dist\nshif"
"t 0"
	  UserDataPersistent	  on
	  UserData		  "DataTag48"
	  FontSize		  10
	  TreatAsAtomicUnit	  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  MaskType		  "Radix-2 DIT FFT Stage"
	  MaskDescription	  "A radix-2 decimation-in-time Fast Fourier T"
"ransform stage."
	  MaskHelp		  "<pre>\nDescription::\n\nA radix-2 decimatio"
"n-in-time Fast Fourier Transform stage.\n\nThis radix-2 decimation-in-time FF"
"T stage is designed to be daisy chained together\nto form a multi-stage FFT. "
" The resulting FFT will have (2^n_stages) points.\n\nThe two inputs to the ch"
"ain are independent complex signals (e.g. A and B).\n\nThe two outputs of the"
" last stage of the chain are commuted such that the a_out signal is really\nt"
"he \"lower\" half of A's transform followed by the \"lower\" half of B's tran"
"sform and b_out is really\nthe \"upper\" half of A's transform followed by th"
"e \"upper\" half of B's transform.  Each half is in bit-reversed order.\n\nIf"
" it is desired to have the two halves of A's transform follow each other on t"
"he same path and\nthe two halves of B's transform follow each other on the sa"
"me path, then a_out and b_out can\nbe fed through a biplex_commutator with bl"
"ock size 2^n_stages.  This will result in the \"lower\"\nhalf of A (or B) fol"
"lowed by the \"upper\" half of A (or B), but note that each half of A (or B)"
"\nwill still remain in bit-reversed order (i.e. each output is bit-reversed i"
"n halves; it is not bit reversed\nin its entirety).\n\nThe number of bits for"
" each real and imaginary component grows by one through this stage.\nIf the i"
"nput bit width is 17 or less, three embedded multipliers will be used per com"
"plex multiply.\nIf the input bit width is 18, four embedded multipliers will "
"be used per complex multiply.\nIf the input bit width exceeds 18, then substa"
"ntially more embedded multipliers will be used\nper complex multiply.  Enabli"
"ng \"shifting\" in some (or all) stages can limit the bit growth\nto prevent "
"this.\n\nMask Parameters::\n\nTotal Stages (n_stages):  The number of total s"
"tages in the FFT.\nThe FFT will have 2^n_stages points.\n\nCurrent Stage (cur"
"_stage):  The number of the current stage.  Note that stages are counted\nfro"
"m 1 to n_stages for DIT (i.e. cur_stage==1 for the first stage).\n\nNumber of"
" Bits In (n_bits): Specifies the width of the real/imaginary components of po"
"rts\na_in and b_in.  Assumed equal for both components.  The real/imaginary c"
"omponents of\noorts a_out and b_out will be one bit wider.\n\nBinary Point In"
" (bin_pt): Specifies the binary point position of the real/imaginary\ncompone"
"nts of ports a_in and b_in.  Assumed equal for both components.\n\nShift Bits"
" (shift): Specifies how many bits to shift (down) by.  A positive value cause"
"s\nthe specified number of least significant bits to be dropped.  Usually zer"
"o or positive values\nare used to permit or limit bit growth, but negative va"
"lues can be used to induce bit growth.\n\nUse BRAM for Biplex Commutator (com"
"mutator_bram): Check this checkbox to implement\nthe biplex commutator using "
"BRAM.  If unchecked, the biplex commutator will be implemented\nusing SLR16 e"
"lements (i.e. slices).\n\nUse BRAM for Twiddle Coefficients (twiddle_bram): C"
"heck this checkbox to store twiddle\ncoefficients in BRAM.  If unchecked, the"
" twiddle coefficients will be sored in distributed\nmemory (i.e. slices).\n\n"
"Twiddle Coefficient Bitwidth (n_bits_w): Specifies the width of the real/imag"
"inary\ncomponents of the twiddle coefficients.  Assumed equal for both compon"
"ents.\n\nMultiplier Latency (mult_latency): Latency to use for the underlying"
" real multipliers.\n\nAdder Latency (add_latency): Latency to use for the und"
"erlying real adders.\n</pre>"
	  MaskPromptString	  "Total Stages (2^N points)|Current Stage|Num"
"ber of Bits In|Binary Point In|Shift Bits|Use BRAM for Biplex Commutator|Use "
"BRAM For Twiddle Coefficients|Twiddle Coefficient Bitwidth|Multiplier Latency"
"|Adder Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,checkbox,checkbox,"
"edit,edit,edit"
	  MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off"
	  MaskCallbackString	  "|||||||||"
	  MaskEnableString	  "off,off,off,off,off,off,off,off,off,off"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,"
	  MaskVariables		  "n_stages=&1;cur_stage=&2;n_bits=&3;bin_pt=&"
"4;shift=&5;commutator_bram=&6;twiddle_bram=&7;n_bits_w=&8;mult_latency=&9;add"
"_latency=&10;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|4|11|7|0|off|off|9|3|1"
	  MaskTabNameString	  ",,,,,,,,,"
	  System {
	    Name		    "r2_dit_stage_4"
	    Location		    [234, 125, 874, 554]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_in"
	      Position		      [30, 23, 60, 37]
	      Port		      "1"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b_in"
	      Position		      [30, 63, 60, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [30, 103, 60, 117]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      LatchInput	      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "biplex_commutator"
	      Ports		      [3, 3]
	      Position		      [115, 44, 205, 96]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "size = 2\ndelay slr"
	      UserDataPersistent      on
	      UserData		      "DataTag49"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Biplex Commutator"
	      MaskDescription	      "The biplex commutator commutes the firs"
"t half of the BloBhi input \"block\"  with the last half of the AloAhi input "
"\"block\".  A \"block\" is 2^log2_size consecutive samples (i.e. always a pow"
"er of 2).  sync_in precedes the first data input sample by one clock cycle.  "
"Overall latency from sync_in to sync_out is 2^(log2_size-1)+1."
	      MaskHelp		      "<pre>\nDescription::\n\nThe biplex comm"
"utator commutes the first half of the BloBhi input \"block\"  with the last h"
"alf\nof the AloAhi input \"block\".  A \"block\" is 2^log2_size consecutive s"
"amples (i.e. always a\npower of 2).\n\nsync_in precedes the first data input "
"sample by one clock cycle.\nsync_out precedes the corresponding output sample"
" by one clock cycle.\nOverall latency from sync_in to sync_out is 2^(N-1)+1."
"\n\nMask Parameters::\n\nLog 2 Block Size (log2_size): The base-2 logarithm o"
"f the length of one complete input block.\nThis MUST be an integer because th"
"e current implementation requires that\nthe input block size MUST be a power "
"of 2.  (aka \"N\")\n\nBit Width (n_bits): Specifies the width of the real/ima"
"ginary components.\nWidth of each component is assumed equal.\n\nUse BRAM (us"
"e_bram): Check this checkbox to implement the internal delays using BRAM.\nIf"
" unchecked, the internal delays will be implemented using SLR16 elements.\n</"
"pre>"
	      MaskPromptString	      "Log2 Block Size|Bit Width|Use BRAM"
	      MaskStyleString	      "edit,edit,checkbox"
	      MaskTunableValueString  "off,off,off"
	      MaskCallbackString      "||"
	      MaskEnableString	      "off,off,off"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "log2_size=&1;n_bits=&2;use_bram=&3;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|11|off"
	      MaskTabNameString	      ",,"
	      System {
		Name			"biplex_commutator"
		Location		[272, 537, 1491, 1090]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "AloAhi"
		  Position		  [40, 48, 70, 62]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "BloBhi"
		  Position		  [40, 153, 70, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [40, 273, 70, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [110, 241, 160, 259]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  off
		  period		  "1"
		  load_pin		  off
		  rst			  on
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [280, 270, 325, 290]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [285, 22, 310, 88]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  off
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [285, 127, 310, 193]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  mux_type		  off
		  use_rpm		  off
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_b"
		  Ports			  [1, 1]
		  Position		  [115, 144, 175, 176]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "slr depth = 1"
		  UserDataPersistent	  on
		  UserData		  "DataTag50"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "SLR16 Delay"
		  MaskDescription	  "A delay block that uses SLR16 eleme"
"nts for its storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay De"
"pth (delay_depth): The length of the delay.\n</pre>"
		  MaskPromptString	  "Delay Depth"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "off"
		  MaskEnableString	  "off"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "delay_depth=&1;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "1"
		  System {
		    Name		    "delay_b"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slr"
		    Ports		    [1, 1]
		    Position		    [220, 87, 265, 133]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slr"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "slr"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_lo"
		  Ports			  [1, 1]
		  Position		  [350, 39, 410, 71]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "slr depth = 1"
		  UserDataPersistent	  on
		  UserData		  "DataTag51"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "SLR16 Delay"
		  MaskDescription	  "A delay block that uses SLR16 eleme"
"nts for its storage."
		  MaskHelp		  "<pre>\nDescription::\n\nA delay blo"
"ck that uses SLR16 elements for its storage.\n\nMask Parameters::\n\nDelay De"
"pth (delay_depth): The length of the delay.\n</pre>"
		  MaskPromptString	  "Delay Depth"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "off"
		  MaskEnableString	  "off"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "delay_depth=&1;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "1"
		  System {
		    Name		    "delay_lo"
		    Location		    [433, 403, 932, 623]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [70, 103, 100, 117]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slr"
		    Ports		    [1, 1]
		    Position		    [220, 87, 265, 133]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [390, 103, 420, 117]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slr"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    DstBlock		    "slr"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "top_bit"
		  Ports			  [1, 1]
		  Position		  [195, 242, 230, 258]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  off
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "AloBlo"
		  Position		  [605, 48, 635, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "AhiBhi"
		  Position		  [605, 153, 635, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [605, 273, 635, 287]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_lo"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AloBlo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_lo"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_b"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, -85]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "BloBhi"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "delay_b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "AhiBhi"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AloAhi"
		  SrcPort		  1
		  Points		  [0, 0; 160, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "top_bit"
		  SrcPort		  1
		  Points		  [15, 0; 0, -110]
		  Branch {
		    Points		    [0, -105]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "top_bit"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "r2_butterfly"
	      Ports		      [3, 3]
	      Position		      [400, 46, 490, 94]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "shift 0"
	      UserDataPersistent      on
	      UserData		      "DataTag52"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-2 Butterfly"
	      MaskDescription	      "The radix-2 butterfly produces a+b and "
"a-b outputs for a and b inputs."
	      MaskHelp		      "<pre>\nDescription::\n\nThe radix-2 but"
"terfly produces a+b and a-b outputs for a and b inputs.\nThe outputs are one "
"bit wider than the inputs.\nThe output precision (i.e. the number of fraction"
"al bits) stays the same.\n\nMask Parameters::\n\nBit Width In (n_bits): Speci"
"fies the width of the real/imaginary components.\nWidth of each component is "
"assumed equal.\n\nShift Bits (shift): Specifies how many bits to shift (down)"
" by.  A positive value causes\nthe specified number of least significant bits"
" to be dropped.  Usually zero or positive values\nare used to permit or limit"
" bit growth, but negative values can be used to induce bit growth.\n\nQuantiz"
"ation (quantization): Specifies quantization handling (when shift bits > 0)."
"\n\nAdder Latency (add_latency): Latency to use for the underlying real adder"
"s.\n</pre>"
	      MaskPromptString	      "Bit Width In|Shift Bits|Quantization|Ad"
"der Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),edit"
	      MaskTunableValueString  "off,off,off,off"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "off,off,off,off"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "n_bits=&1;shift=&2;quantization=&3;add_"
"latency=&4;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "11|0|Truncate|1"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"r2_butterfly"
		Location		[48, 133, 782, 642]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [35, 88, 65, 102]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [35, 288, 65, 302]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [30, 413, 60, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [340, 397, 385, 443]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_im"
		  Ports			  [2, 1]
		  Position		  [235, 117, 285, 168]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "add_re"
		  Ports			  [2, 1]
		  Position		  [235, 42, 285, 93]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [110, 19, 155, 166]
		  AttributesFormatString  "11_0 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag53"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "11|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "11"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "11"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [110, 224, 155, 366]
		  AttributesFormatString  "11_0 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag54"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex to Real-Imag"
		  MaskDescription	  "Outputs real and imaginary componen"
"ts of a complex input."
		  MaskHelp		  "<pre>\nDescription::\n\nOutputs rea"
"l and imaginary components of a complex input.\nUseful for simplifying interc"
"onnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\nBi"
"t Width (n_bits): Specifies the width of the real/imaginary components.\nAssu"
"med equal for both components.\n\nBinary Point (bin_pt): Specifies the binary"
" point location in the real/imaginary components.\nAssumed equal for both com"
"ponents.\n</pre>"
		  MaskPromptString	  "Bit Width|Binary Point"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "off,off"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "off,off"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_bits=&1;bin_pt=&2;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "11|0"
		  MaskTabNameString	  ","
		  System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "11"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "11"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant0"
		  Ports			  [1, 1]
		  Position		  [440, 55, 485, 85]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "12"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant1"
		  Ports			  [1, 1]
		  Position		  [440, 130, 485, 160]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "12"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant2"
		  Ports			  [1, 1]
		  Position		  [445, 235, 490, 265]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "12"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "requant3"
		  Ports			  [1, 1]
		  Position		  [445, 305, 490, 335]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "12"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		  show_param		  on
		  inserted_by_tool	  off
		  pipeline		  on
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [525, 33, 575, 182]
		  UserDataPersistent	  on
		  UserData		  "DataTag55"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [525, 216, 575, 354]
		  UserDataPersistent	  on
		  UserData		  "DataTag56"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Real-Imag to Complex"
		  MaskDescription	  "Concatenates real and imaginary inp"
"uts into a complex output."
		  MaskHelp		  "<pre>\nDescription::\n\nConcatenate"
"s a real and imaginary input into a complex output.\nUseful for simplifying i"
"nterconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters::"
"\n\n(N/A)\n</pre>"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift0"
		  Ports			  [1, 1]
		  Position		  [335, 49, 390, 91]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift1"
		  Ports			  [1, 1]
		  Position		  [335, 124, 390, 166]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift2"
		  Ports			  [1, 1]
		  Position		  [335, 229, 390, 271]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "shift3"
		  Ports			  [1, 1]
		  Position		  [335, 299, 390, 341]
		  SourceBlock		  "xbsIndex_r3/Scale"
		  SourceType		  "Xilinx Scaling Block"
		  scale_factor		  "0"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_im"
		  Ports			  [2, 1]
		  Position		  [235, 292, 285, 343]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "sub_re"
		  Ports			  [2, 1]
		  Position		  [235, 222, 285, 273]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  off
		  period		  "1"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  dbl_ovrd		  off
		  show_param		  on
		  use_core		  on
		  pipeline		  on
		  use_rpm		  on
		  gen_core		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a+b"
		  Position		  [630, 103, 660, 117]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a-b"
		  Position		  [635, 278, 665, 292]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [630, 413, 660, 427]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "shift3"
		  SrcPort		  1
		  DstBlock		  "requant3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_im"
		  SrcPort		  1
		  DstBlock		  "shift3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift2"
		  SrcPort		  1
		  DstBlock		  "requant2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sub_re"
		  SrcPort		  1
		  DstBlock		  "shift2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift1"
		  SrcPort		  1
		  DstBlock		  "requant1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift0"
		  SrcPort		  1
		  DstBlock		  "requant0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "requant1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "requant0"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a-b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a+b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_im"
		  SrcPort		  1
		  DstBlock		  "shift1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "add_re"
		  SrcPort		  1
		  DstBlock		  "shift0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [0, 0; 40, 0]
		  Branch {
		    Points		    [0, 175]
		    DstBlock		    "sub_im"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_im"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [0, 0; 55, 0]
		  Branch {
		    Points		    [0, 180]
		    DstBlock		    "sub_re"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "add_re"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -175]
		    DstBlock		    "add_im"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_im"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    Points		    [0, -180]
		    DstBlock		    "add_re"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "sub_re"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "r2_twiddle"
	      Ports		      [3, 3]
	      Position		      [255, 45, 345, 95]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "8 twiddles in dist"
	      UserDataPersistent      on
	      UserData		      "DataTag57"
	      TreatAsAtomicUnit	      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      MaskType		      "Radix-2 General Twiddle Stage"
	      MaskDescription	      "A general twiddle stage for radix-2 Fas"
"t Fourier Transforms. Can be used in  Decimation in Time (i.e. twiddles befor"
"e butterflies) or Decimation in Frequency (i.e. twiddles after butterflies) F"
"FTs.  Regardless of the decimation mode, the FFT is assumed to have inputs in"
" normal order and outputs in bit-reversed order."
	      MaskHelp		      "<pre>\nDescription::\n\nA general twidd"
"le stage for radix-2 Fast Fourier Transforms.\n\nCan be used in  Decimation i"
"n Time (i.e. twiddles before butterflies) or Decimation in Frequency\n(i.e. t"
"widdles after butterflies) FFTs.  Regardless of the decimation mode, the FFT "
"is assumed\nto have inputs in normal order and outputs in bit-reversed order."
"\n\nInput a_in is passed through unchanged to a_out, while input b is passed "
"through to bw after\nbeing \"twiddled\".  Since twiddling is effectively mult"
"iplication by a complex number with unity\nmagnitude, the bit respresentation"
" of bw is the same as b (i.e. twiddling does not cause bit\ngrowth).  Input a"
"_in is assumed to have the same bit width as b.  Thus, a_in, a_out, b, and\nb"
"w all have the same bit representation.\n\nMask Parameters::\n\nTotal Stages "
"(n_stages):  The number of total stages in the FFT.\nThe FFT will have 2^n_st"
"ages points.\n\nCurrent Stage (cur_stage):  The number of the current stage f"
"or which this block should\ngenerate twiddle coefficients.  Valid values are "
"3 through n_stages, inclusive.  Note that\nstages are counted from 1 to n_sta"
"ges for DIT (i.e. cur_stage==1 for the first stage) and\nn_stages to 1 for DI"
"F (i.e. cur_stage==1 for the last stage).\n\nDecimation Mode (decimation): Th"
"e decimation mode of the FFT.\n\nNumber of Bits In/Out (n_bits): Specifies th"
"e width of the real/imaginary\ncomponents of ports a_in, b, a_out, bw.  Assum"
"ed equal for both components.\n\nBinary Point In/Out (bin_pt): Specifies the "
"binary point position of the real/imaginary\ncomponents of ports a_in, b, a_o"
"ut, bw.  Assumed equal for both components.\n\nTwiddle Coefficient Bitwidth ("
"n_bits_w): Specifies the width of the real/imaginary\ncomponents of the twidd"
"le coefficients.  Assumed equal for both components.\n\nUse BRAM for Twiddle "
"Coefficients (use_bram): Check this checkbox to store twiddle\ncoefficients i"
"n BRAM.  If unchecked, the twiddle coefficients will be sored in distributed"
"\nmemory (i.e. slices).\n\nMultiplier Latency (mult_latency): Latency to use "
"for the underlying real multipliers.\n\nAdder Latency (add_latency): Latency "
"to use for the underlying real adders.\n"
	      MaskPromptString	      "Total Stages|Current Stage|Decimation M"
"ode|Number of Bits In/Out|Binary Point In/Out|Twiddle Coefficient Bitwidth|Us"
"e BRAM For Twiddle Coefficients|Multiplier Latency|Adder Latency"
	      MaskStyleString	      "edit,edit,popup(Time|Frequency),edit,ed"
"it,edit,checkbox,edit,edit"
	      MaskTunableValueString  "off,off,off,off,off,off,off,off,off"
	      MaskCallbackString      "||||||||"
	      MaskEnableString	      "off,off,off,off,off,off,off,off,off"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "n_stages=&1;cur_stage=&2;decimation=&3;"
"n_bits=&4;bin_pt=&5;n_bits_w=&6;use_bram=&7;mult_latency=&8;add_latency=&9;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|4|Time|11|7|9|off|3|1"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"r2_twiddle"
		Location		[248, 609, 888, 1038]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_in"
		  Position		  [25, 83, 55, 97]
		  Port			  "1"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [25, 143, 55, 157]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [25, 263, 55, 277]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  LatchInput		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [180, 139, 215, 161]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [180, 79, 215, 101]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [180, 260, 215, 280]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  off
		  explicit_period	  off
		  period		  "1"
		  en			  off
		  accept_only_valid	  off
		  init_zero		  on
		  dbl_ovrd		  off
		  show_param		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  off
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmpy1"
		  Ports			  [4, 3]
		  Position		  [240, 61, 345, 299]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "11_10 * 9_7 ==> 11_10\nround even, "
"wrap\n3 mults"
		  UserDataPersistent	  on
		  UserData		  "DataTag58"
		  FontSize		  10
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Complex Multiplier (4 real multipli"
"ers)"
		  MaskDescription	  "This block multiplies two complex n"
"umbers using 4 real multipliers and 2 real adders.  Pass-through paths are pr"
"ovided for another complex number and a sync signal.  These pass through path"
"s provide delay that matches the latency of the complex multiply operation."
		  MaskHelp		  "<pre>\nDescription::\n\nThis block "
"multiplies two complex numbers using 4 real multipliers and 2 real adders.\nP"
"ass-through paths are provided for another complex number and a sync signal."
"\nThese paths provide delay that matches the latency of the complex multiply "
"operation.\n\na_in is passed through to a_out.\nb and w complex inputs are mu"
"ltiplied and their product appears on the bw output.\nsync_in is passed throu"
"gh to sync_out.\n\nMask Parameters::\n\nNumber of Bits B (n_bits_b): Specifie"
"s the width of the real/imaginary\ncomponents of input b.  Assumed equal for "
"both components.\n\nBinary Point B (bin_pt_b): Specifies the binary point poi"
"nt position of the\nreal/imaginary components of input b.  Assumed equal for "
"both components.\n\nNumber of Bits W (n_bits_w): Specifies the width of the r"
"eal/imaginary\ncomponents of input w.  Assumed equal for both components.\n\n"
"Binary Point W (bin_pt_w): Specifies the binary point point position of the\n"
"real/imaginary components of input w.  Assumed equal for both components.\n\n"
"Number of Bits BW (n_bits_bw): Specifies the width of the real/imaginary\ncom"
"ponents of output bw.  Assumed equal for both components.\n\nBinary Point BW "
"(bin_pt_bw): Specifies the binary point point position of the\nreal/imaginary"
" components of output bw.  Assumed equal for both components.\n\nQuantization"
" (quantization): Specifies quantization handling.\n\nOverflow (overflow): Spe"
"cifies overflow handling.\n\nMultiplier Latency (mult_latency): Latency to us"
"e for the underlying real multipliers.\n\nAdder Latency (add_latency): Latenc"
"y to use for the underlying real adders.\n</pre>"
		  MaskPromptString	  "Number of Bits B|Binary Point B|Num"
"ber of Bits W|Binary Point W|Number of Bits BW|Binary Point BW|Quantization|O"
"verflow|Multiplier Latency|Adder Latency"
		  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup"
"(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wr"
"ap|Saturate|Error),edit,edit"
		  MaskTunableValueString  "off,off,off,off,off,off,off,off,off"
",off"
		  MaskCallbackString	  "|||||||||"
		  MaskEnableString	  "off,off,off,off,off,off,off,off,off"
",off"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,,,"
		  MaskVariables		  "n_bits_b=&1;bin_pt_b=&2;n_bits_w=&3"
";bin_pt_w=&4;n_bits_bw=&5;bin_pt_bw=&6;quantization=&7;overflow=&8;mult_laten"
"cy=&9;add_latency=&10;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "11|10|9|7|11|10|Round  (unbiased: E"
"ven Values)|Wrap|3|1"
		  MaskTabNameString	  ",,,,,,,,,"
		  System {
		    Name		    "cmpy1"
		    Location		    [429, 472, 1436, 1025]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a_in"
		    Position		    [65, 38, 95, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [65, 133, 95, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "w"
		    Position		    [70, 358, 100, 372]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [65, 458, 95, 472]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [405, 442, 450, 488]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "8"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[1 1 0 1 0 0 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [400, 22, 445, 68]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "8"
		    reg_retiming	    off
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    accept_only_valid	    off
		    init_zero		    on
		    dbl_ovrd		    off
		    show_param		    off
		    xl_area		    "[17 34 0 34 0 0 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "br_add_bi"
		    Ports		    [2, 1]
		    Position		    [290, 267, 340, 318]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[9 18 0 18 0 0 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [140, 69, 180, 211]
		    AttributesFormatString  "11_10 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag59"
		    FontSize		    10
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "off,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "off,off"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=&1;bin_pt=&2;"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "11|10"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "10"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "10"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "11"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "11"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [145, 337, 185, 388]
		    AttributesFormatString  "9_7 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag60"
		    FontSize		    10
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Complex to Real-Imag"
		    MaskDescription	    "Outputs real and imaginary compon"
"ents of a complex input."
		    MaskHelp		    "<pre>\nDescription::\n\nOutputs r"
"eal and imaginary components of a complex input.\nUseful for simplifying inte"
"rconnects.\nSee also: Real-Imag to Complex (ri_to_c)\n\nMask Parameters::\n\n"
"Bit Width (n_bits): Specifies the width of the real/imaginary components.\nAs"
"sumed equal for both components.\n\nBinary Point (bin_pt): Specifies the bina"
"ry point location in the real/imaginary components.\nAssumed equal for both c"
"omponents.\n</pre>"
		    MaskPromptString	    "Bit Width|Binary Point"
		    MaskStyleString	    "edit,edit"
		    MaskTunableValueString  "off,off"
		    MaskCallbackString	    "|"
		    MaskEnableString	    "off,off"
		    MaskVisibilityString    "on,on"
		    MaskToolTipString	    "on,on"
		    MaskVarAliasString	    ","
		    MaskVariables	    "n_bits=&1;bin_pt=&2;"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "9|7"
		    MaskTabNameString	    ","
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "7"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    on
		    bin_pt		    "7"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_im"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice_re"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "9"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice_re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice_im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "slice_re"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "slice_im"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_im"
		    Ports		    [1, 1]
		    Position		    [595, 180, 640, 210]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "11"
		    bin_pt		    "10"
		    quantization	    "Round  (unbiased: Even Values)"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    on
		    inserted_by_tool	    off
		    pipeline		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "convert_re"
		    Ports		    [1, 1]
		    Position		    [595, 120, 640, 150]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "11"
		    bin_pt		    "10"
		    quantization	    "Round  (unbiased: Even Values)"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    show_param		    on
		    inserted_by_tool	    off
		    pipeline		    on
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "imim"
		    Ports		    [2, 1]
		    Position		    [290, 162, 340, 213]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    on
		    pipeline		    on
		    use_rpm		    on
		    placement_style	    "Rectangular Shape"
		    gen_core		    off
		    xl_area		    "[26 52 0 26 0 1 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rere"
		    Ports		    [2, 1]
		    Position		    [290, 92, 340, 143]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    on
		    pipeline		    on
		    use_rpm		    on
		    placement_style	    "Rectangular Shape"
		    gen_core		    off
		    xl_area		    "[26 52 0 26 0 1 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [680, 107, 720, 223]
		    UserDataPersistent	    on
		    UserData		    "DataTag61"
		    FontSize		    10
		    TreatAsAtomicUnit	    off
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    MaskType		    "Real-Imag to Complex"
		    MaskDescription	    "Concatenates real and imaginary i"
"nputs into a complex output."
		    MaskHelp		    "<pre>\nDescription::\n\nConcatena"
"tes a real and imaginary input into a complex output.\nUseful for simplifying"
" interconnects.\nSee also: Complex to Real-Imag (c_to_ri)\n\nMask Parameters:"
":\n\n(N/A)\n</pre>"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_im"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "force_re"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    on
		    arith_type		    "Unsigned"
		    force_bin_pt	    on
		    bin_pt		    "0"
		    force_valid		    on
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "force_re"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "force_im"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "force_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "force_im"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rr_add_ii"
		    Ports		    [2, 1]
		    Position		    [400, 177, 450, 228]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[14 27 0 27 0 0 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "rr_sub_ii"
		    Ports		    [2, 1]
		    Position		    [400, 107, 450, 158]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[44 44 0 69 0 0 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ss_sub_rrii"
		    Ports		    [2, 1]
		    Position		    [510, 167, 560, 218]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[46 29 0 90 0 0 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sumsum"
		    Ports		    [2, 1]
		    Position		    [400, 261, 450, 399]
		    SourceBlock		    "xbsIndex_r3/Mult"
		    SourceType		    "Xilinx Multiplier"
		    precision		    "User Defined"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "18"
		    bin_pt		    "17"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "3"
		    explicit_period	    off
		    period		    "1"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    mult_type		    "Parallel"
		    oversample		    "2"
		    use_embedded	    on
		    pipeline		    on
		    use_rpm		    on
		    placement_style	    "Rectangular Shape"
		    gen_core		    off
		    xl_area		    "[28 56 0 28 0 1 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "wr_add_wi"
		    Ports		    [2, 1]
		    Position		    [290, 337, 340, 388]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    off
		    period		    "1"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    use_core		    on
		    pipeline		    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[5 10 0 10 0 0 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a_out"
		    Position		    [765, 38, 795, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "bw"
		    Position		    [765, 158, 795, 172]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [765, 458, 795, 472]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "convert_im"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "convert_re"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "a_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a_in"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "imim"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 130]
		    DstBlock		    "br_add_bi"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [0, 0; 50, 0]
		    Branch {
		    DstBlock		    "wr_add_wi"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -220]
		    DstBlock		    "rere"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [0, 0; 70, 0]
		    Branch {
		    DstBlock		    "wr_add_wi"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -175]
		    DstBlock		    "imim"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "rere"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 175]
		    DstBlock		    "br_add_bi"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sumsum"
		    SrcPort		    1
		    Points		    [25, 0; 0, -150]
		    DstBlock		    "ss_sub_rrii"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "wr_add_wi"
		    SrcPort		    1
		    DstBlock		    "sumsum"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "br_add_bi"
		    SrcPort		    1
		    DstBlock		    "sumsum"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "imim"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    DstBlock		    "rr_add_ii"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "rr_sub_ii"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "rere"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "rr_sub_ii"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 95]
		    DstBlock		    "rr_add_ii"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "w"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rr_add_ii"
		    SrcPort		    1
		    DstBlock		    "ss_sub_rrii"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "rr_sub_ii"
		    SrcPort		    1
		    DstBlock		    "convert_re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ss_sub_rrii"
		    SrcPort		    1
		    DstBlock		    "convert_im"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "twiddle_gen1"
		  Ports			  [1, 1]
		  Position		  [95, 190, 165, 230]
		  BackgroundColor	  "gray"
		  AttributesFormatString  "depth 8\ntwiddle dist"
		  UserDataPersistent	  on
		  UserData		  "DataTag62"
		  TreatAsAtomicUnit	  off
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  MaskType		  "Radix-R Twiddle Coefficient Generat"
"or (complex storage)"
		  MaskDescription	  "A radix-R twiddle coefficient gener"
"ator using complex storage.  Generates twiddle factors for Decimation in Time"
" (i.e. twiddles before butterflies) or Decimation in Frequency (i.e. twiddles"
" after butterflies) Fast Fourier Transforms of arbitrary-but-fixed radix.  Ra"
"dix must be a power of 2.  Regardless of the decimation mode, the FFT is assu"
"med to have inputs in normal order and outputs in bit-reversed order."
		  MaskHelp		  "<pre>\nDescription::\n\nA radix-R t"
"widdle coefficient generator using complex storage.\n\nGenerates twiddle fact"
"ors for Decimation in Time (i.e. twiddles before butterflies)\nor Decimation "
"in Frequency (i.e. twiddles after butterflies) Fast Fourier Transforms\nof ar"
"bitrary-but-fixed radix.  Radix must be a power of 2.\n\nRegardless of the de"
"cimation mode, the FFT is assumed to have inputs normally\nordered and output"
"s in bit-reversed order.\n\nComplex storage means that the real and imaginary"
" components are stored in\nthe same memory element.  This is generally fine, "
"but if the combined width of\nthe real and imaginary components is greater th"
"an 18 and BRAM is being used\nfor the underlying storage, then the multiplier"
"(s) adjacent to the BRAM(s) will\nnot be usable.  If that is a problem for yo"
"ur design, consider using the\n\"Radix-R Twiddle Coefficient Generator (real/"
"imag storage)\" block.\n\nMask Parameters::\n\nTotal Stages (n_stages):  The "
"number of total stages in the FFT.\n\nRadix (radix): The radix of the FFT.  T"
"he FFT will have radix^n_stages points.\n\nCurrent Stage (cur_stage):  The nu"
"mber of the current stage for which this block should\ngenerate twiddle coeff"
"icients.  Valid values are 3 through n_stages, inclusive.  Note that\nstages "
"are counted from 1 to n_stages for DIT (i.e. cur_stage==1 for the first stage"
") and\nn_stages to 1 for DIF (i.e. cur_stage==1 for the last stage).\n\nBranc"
"h (branch): The butterfly branch associated with this twiddle generator.\nVal"
"id values are 1 through radix-1, inclusive.\n\nDecimation Mode (decimation): "
"The decimation mode of the FFT.\n\nNumber of Bits (n_bits_w): Specifies the w"
"idth of the real/imaginary components.\nAssumed equal for both components.  T"
"his block outputs UFix_(2*n_bits_w)_0.\n\nUse BRAM (use_bram): Check this che"
"ckbox to store twiddle coefficients in BRAM.\nIf unchecked, the coefficients "
"will be sored in distributed memory (i.e. slices).\n</pre>"
		  MaskPromptString	  "Total Stages|Radix|Current Stage|Br"
"anch|Decimation Mode|Number of Bits|Binary Point|Use BRAM"
		  MaskStyleString	  "edit,edit,edit,edit,popup(Time|Freq"
"uency),edit,edit,checkbox"
		  MaskTunableValueString  "off,off,off,off,off,off,off,off"
		  MaskCallbackString	  "|||||||"
		  MaskEnableString	  "off,off,off,off,off,off,off,off"
		  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on,on,on,on"
		  MaskVarAliasString	  ",,,,,,,"
		  MaskVariables		  "n_stages=&1;radix=&2;cur_stage=&3;b"
"ranch=&4;decimation=&5;n_bits_w=&6;bin_pt_w=&7;use_bram=&8;"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|2|4|1|Time|9|7|off"
		  MaskTabNameString	  ",,,,,,,"
		  System {
		    Name		    "twiddle_gen1"
		    Location		    [525, 268, 1023, 568]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [45, 108, 75, 122]
		    Port		    "1"
		    IconDisplay		    "Port number"
		    LatchInput		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [125, 90, 175, 140]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    off
		    period		    "1"
		    load_pin		    off
		    rst			    on
		    en			    off
		    dbl_ovrd		    off
		    show_param		    off
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr_sel"
		    Ports		    [1, 1]
		    Position		    [220, 101, 265, 129]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "-1"
		    base0		    "MSB of Input"
		    boolean_output	    off
		    explicit_period	    off
		    period		    "1"
		    dbl_ovrd		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "mem_c"
		    Ports		    [1, 1]
		    Position		    [310, 88, 360, 142]
		    AttributesFormatString  "depth = %<depth>\\ndist_mem = %<d"
"istributed_mem>"
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[65536;384;47013;215973;60879;237"
"450;25482;202191]"
		    arith_type		    "Unsigned"
		    n_bits		    "18"
		    bin_pt		    "0"
		    latency		    "1"
		    init_zero		    on
		    explicit_period	    off
		    period		    "1"
		    rst			    off
		    init_reg		    "0"
		    en			    off
		    dbl_ovrd		    off
		    show_param		    on
		    distributed_mem	    on
		    use_rpm		    on
		    gen_core		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "w"
		    Position		    [415, 108, 445, 122]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "mem_c"
		    SrcPort		    1
		    DstBlock		    "w"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr_sel"
		    SrcPort		    1
		    DstBlock		    "mem_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "addr_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [385, 93, 415, 107]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw"
		  Position		  [385, 173, 415, 187]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [385, 253, 415, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  DstBlock		  "cmpy1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "cmpy1"
		  SrcPort		  3
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_gen1"
		  SrcPort		  1
		  DstBlock		  "cmpy1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "cmpy1"
		  SrcPort		  2
		  DstBlock		  "bw"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "cmpy1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "cmpy1"
		  SrcPort		  1
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "cmpy1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_in"
		  SrcPort		  1
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Delay3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "twiddle_gen1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [550, 23, 580, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [550, 63, 580, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [550, 103, 580, 117]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "r2_butterfly"
	      SrcPort		      3
	      Points		      [20, 0; 0, 25]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_butterfly"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_butterfly"
	      SrcPort		      1
	      Points		      [20, 0; 0, -25]
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -25]
	      DstBlock		      "biplex_commutator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "b_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "biplex_commutator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, 25]
	      DstBlock		      "biplex_commutator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_commutator"
	      SrcPort		      3
	      Points		      [0, 0]
	      DstBlock		      "r2_twiddle"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "biplex_commutator"
	      SrcPort		      2
	      Points		      [0, 0]
	      DstBlock		      "r2_twiddle"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_commutator"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "r2_twiddle"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      1
	      DstBlock		      "r2_butterfly"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      2
	      DstBlock		      "r2_butterfly"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "r2_twiddle"
	      SrcPort		      3
	      DstBlock		      "r2_butterfly"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "a_out"
	  Position		  [1000, 13, 1030, 27]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "b_out"
	  Position		  [1000, 48, 1030, 62]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [1000, 83, 1030, 97]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "a_in"
	  SrcPort		  1
	  DstBlock		  "r2_dit_stage_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "b_in"
	  SrcPort		  1
	  DstBlock		  "r2_dit_stage_1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  DstBlock		  "r2_dit_stage_1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "r2_dit_stage_1"
	  SrcPort		  1
	  DstBlock		  "r2_dit_stage_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r2_dit_stage_1"
	  SrcPort		  2
	  DstBlock		  "r2_dit_stage_2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "r2_dit_stage_1"
	  SrcPort		  3
	  DstBlock		  "r2_dit_stage_2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "r2_dit_stage_2"
	  SrcPort		  1
	  DstBlock		  "r2_dit_stage_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r2_dit_stage_2"
	  SrcPort		  2
	  DstBlock		  "r2_dit_stage_3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "r2_dit_stage_2"
	  SrcPort		  3
	  DstBlock		  "r2_dit_stage_3"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "r2_dit_stage_3"
	  SrcPort		  1
	  DstBlock		  "r2_dit_stage_4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r2_dit_stage_3"
	  SrcPort		  2
	  DstBlock		  "r2_dit_stage_4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "r2_dit_stage_3"
	  SrcPort		  3
	  DstBlock		  "r2_dit_stage_4"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "r2_dit_stage_4"
	  SrcPort		  1
	  DstBlock		  "biplex_commutator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "r2_dit_stage_4"
	  SrcPort		  2
	  DstBlock		  "biplex_commutator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "r2_dit_stage_4"
	  SrcPort		  3
	  DstBlock		  "biplex_commutator"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "biplex_commutator"
	  SrcPort		  1
	  DstBlock		  "biplex_bitrev"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "biplex_commutator"
	  SrcPort		  2
	  DstBlock		  "biplex_bitrev"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "biplex_commutator"
	  SrcPort		  3
	  DstBlock		  "biplex_bitrev"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "biplex_bitrev"
	  SrcPort		  1
	  DstBlock		  "a_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "biplex_bitrev"
	  SrcPort		  2
	  DstBlock		  "b_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "biplex_bitrev"
	  SrcPort		  3
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SignalViewerScope
      Name		      "Scope1"
      Ports		      []
      Position		      [20, 15, 60, 55]
      IOType		      "viewer"
      Location		      [188, 365, 512, 604]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      ShowDataMarkers	      off
      ShowLegends	      off
      DataFormat	      "Array"
      MaxDataPoints	      "7500"
      RefreshTime	      0.035000
      Disabled		      off
    }
    Line {
      SrcBlock		      "Gateway In"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	Points			[0, 95]
	DstBlock		"Relational"
	DstPort			1
      }
      Branch {
	DstBlock		"Delay"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway In1"
      SrcPort		      1
      DstBlock		      "r2_dit_fft"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Relational"
      SrcPort		      1
      Points		      [30, 0; 0, -35]
      DstBlock		      "r2_dit_fft"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Gateway In1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out1"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out2"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      DstBlock		      "Relational"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Repeating\nSequence"
      SrcPort		      1
      DstBlock		      "Gateway In"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Delay"
      SrcPort		      1
      DstBlock		      "r2_dit_fft"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out3"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out4"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      5
    }
    Line {
      SrcBlock		      "c_to_ri"
      SrcPort		      1
      Points		      [10, 0; 0, 10]
      DstBlock		      "Gateway Out"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c_to_ri"
      SrcPort		      2
      Points		      [10, 0; 0, 20]
      DstBlock		      "Gateway Out1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c_to_ri1"
      SrcPort		      1
      DstBlock		      "Gateway Out2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "c_to_ri1"
      SrcPort		      2
      Points		      [10, 0; 0, 10]
      DstBlock		      "Gateway Out3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "r2_dit_fft"
      SrcPort		      1
      Points		      [40, 0; 0, -35]
      DstBlock		      "c_to_ri"
      DstPort		      1
    }
    Line {
      SrcBlock		      "r2_dit_fft"
      SrcPort		      2
      DstBlock		      "c_to_ri1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "r2_dit_fft"
      SrcPort		      3
      Points		      [85, 0; 0, 15]
      DstBlock		      "Gateway Out4"
      DstPort		      1
    }
  }
}
MatData {
  NumRecords		  63
  DataRecord {
    Tag			    DataTag62
    Data		    "  %)30     .    J (   8    (     0         %    "
"\"     $    *     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    '1W:61D;&5?9V5N7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @             0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            $$ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"       / _#@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @           #P/PX    X    !@    @    &          4    (     0    $    !  "
"        D    (            (D .    .     8    (    !@         %    \"     $   "
" !     0         )    \"            !Q #@   #     &    \"     D\"        !0  "
"  @    !     0    $          @ !       .    .     8    (    !          %    "
"\"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag61
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" ,     0         0    #    ')I7W1O7V-?:6YI=      .    .     8    (    !      "
"    %    \"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag60
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag59
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"9 #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            D0 X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag58
    Data		    "  %)30     .    , ,   8    (     0         %    "
"\"     $    ,     0         .    0     8    (    !          %    \"     $    "
"*     0         0    \"@   &-M<'DS7VEN:70        .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            \"9 #@   #@    &    "
"\"     8         !0    @    !     0    $         \"0    @            D0 X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
"(D .    .     8    (    !@         %    \"     $    !     0         )    \"  "
"          !Q #@   #@    &    \"     8         !0    @    !     0    $        "
" \"0    @            F0 X    X    !@    @    &          4    (     0    $    "
"!          D    (            )$ .    .     8    (    !@         %    \"     $"
"    !     0         )    \"             A #@   #@    &    \"     8         !0"
"    @    !     0    $         \"0    @           #P/PX    X    !@    @    &  "
"        4    (     0    $    !          D    (            \"$ .    .     8   "
" (    !@         %    \"     $    !     0         )    \"            / _#@   "
"#@    &    \"     0         !0    @    !    \"     $         $     @   !D=6UB"
"9&]W;@"
  }
  DataRecord {
    Tag			    DataTag57
    Data		    "  %)30     .    * ,   8    (     0         %    "
"\"     $    ,     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   '1W:61D;&5?;E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @             0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            $$ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"       / _#@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @            F0 X    X    !@    @    &          4    (     0    $    !  "
"        D    (            '$ .    .     8    (    !@         %    \"     $   "
" !     0         )    \"            \") #@   #     &    \"     D\"        !0 "
"   @    !     0    $          @ !       .    .     8    (    !@         %    "
"\"     $    !     0         )    \"             A #@   #@    &    \"     8   "
"      !0    @    !     0    $         \"0    @           #P/PX    X    !@    "
"@    $          4    (     0    @    !         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag56
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" ,     0         0    #    ')I7W1O7V-?:6YI=      .    .     8    (    !      "
"    %    \"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag55
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" ,     0         0    #    ')I7W1O7V-?:6YI=      .    .     8    (    !      "
"    %    \"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag54
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"9 #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag53
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"9 #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag52
    Data		    "  %)30     .    N $   8    (     0         %    "
"\"     $    &     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            )D .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        (0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\.    .     8    (    !          %    \"     $    (     0"
"         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag51
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag50
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            / _#@   #@    &    \" "
"    0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag49
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (            \\#\\.    .  "
"   8    (    !@         %    \"     $    !     0         )    \"            "
"\"9 #@   #@    &    \"     8         !0    @    !     0    $         \"0    @"
"               X    X    !@    @    $          4    (     0    @    !        "
" !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag48
    Data		    "  %)30     .    * ,   8    (     0         %    "
"\"     $    ,     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V1I=%]S=&%G95]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            $$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            !! "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        F0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            '$ .    .     8    (    !@         %    \"     $    !     0  "
"       )    \"               #@   #     &    \"     D\"        !0    @    !  "
"   0    $          @ !       .    ,     8    (    \"0(        %    \"     $  "
"  !     0         \"  $       X    X    !@    @    &          4    (     0   "
" $    !          D    (            (D .    .     8    (    !@         %    \""
"     $    !     0         )    \"             A #@   #@    &    \"     8     "
"    !0    @    !     0    $         \"0    @           #P/PX    X    !@    @ "
"   $          4    (     0    @    !         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag47
    Data		    "  %)30     .    J (   8    (     0         %    "
"\"     $    *     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    '1W:61D;&5?9V5N7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @             0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            \"$"
" .    .     8    (    !@         %    \"     $    !     0         )    \"    "
"        / _#@   #@    &    \"     8         !0    @    !     0    $         "
"\"0    @           #P/PX    X    !@    @    &          4    (     0    $    !"
"          D    (            (D .    .     8    (    !@         %    \"     $ "
"   !     0         )    \"            !Q #@   #     &    \"     D\"        !0"
"    @    !     0    $          @ !       .    .     8    (    !          %   "
" \"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag46
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" ,     0         0    #    ')I7W1O7V-?:6YI=      .    .     8    (    !      "
"    %    \"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag45
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag44
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"1 #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            B0 X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag43
    Data		    "  %)30     .    , ,   8    (     0         %    "
"\"     $    ,     0         .    0     8    (    !          %    \"     $    "
"*     0         0    \"@   &-M<'DS7VEN:70        .    .     8    (    !@     "
"    %    \"     $    !     0         )    \"            \"1 #@   #@    &    "
"\"     8         !0    @    !     0    $         \"0    @            B0 X    "
"X    !@    @    &          4    (     0    $    !          D    (            "
"(D .    .     8    (    !@         %    \"     $    !     0         )    \"  "
"          !Q #@   #@    &    \"     8         !0    @    !     0    $        "
" \"0    @            D0 X    X    !@    @    &          4    (     0    $    "
"!          D    (            (D .    .     8    (    !@         %    \"     $"
"    !     0         )    \"             A #@   #@    &    \"     8         !0"
"    @    !     0    $         \"0    @           #P/PX    X    !@    @    &  "
"        4    (     0    $    !          D    (            \"$ .    .     8   "
" (    !@         %    \"     $    !     0         )    \"            / _#@   "
"#@    &    \"     0         !0    @    !    \"     $         $     @   !D=6UB"
"9&]W;@"
  }
  DataRecord {
    Tag			    DataTag42
    Data		    "  %)30     .    * ,   8    (     0         %    "
"\"     $    ,     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   '1W:61D;&5?;E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @             0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            \"$"
" .    .     8    (    !@         %    \"     $    !     0         )    \"    "
"        / _#@   #@    &    \"     8         !0    @    !     0    $         "
"\"0    @            D0 X    X    !@    @    &          4    (     0    $    !"
"          D    (            '$ .    .     8    (    !@         %    \"     $ "
"   !     0         )    \"            \") #@   #     &    \"     D\"        !"
"0    @    !     0    $          @ !       .    .     8    (    !@         %  "
"  \"     $    !     0         )    \"             A #@   #@    &    \"     8 "
"        !0    @    !     0    $         \"0    @           #P/PX    X    !@  "
"  @    $          4    (     0    @    !         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag41
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" ,     0         0    #    ')I7W1O7V-?:6YI=      .    .     8    (    !      "
"    %    \"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" ,     0         0    #    ')I7W1O7V-?:6YI=      .    .     8    (    !      "
"    %    \"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"1 #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"1 #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    N $   8    (     0         %    "
"\"     $    &     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            )$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        (0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\.    .     8    (    !          %    \"     $    (     0"
"         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             ! #@   #@    &    \" "
"    0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             ! #@   #@    &    \" "
"    0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (             $ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"1"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"            X    X    !@    @    $          4    (     0    @    !         ! "
"    (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    * ,   8    (     0         %    "
"\"     $    ,     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V1I=%]S=&%G95]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            $$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"             A "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        D0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            '$ .    .     8    (    !@         %    \"     $    !     0  "
"       )    \"               #@   #     &    \"     D\"        !0    @    !  "
"   0    $          @ !       .    ,     8    (    \"0(        %    \"     $  "
"  !     0         \"  $       X    X    !@    @    &          4    (     0   "
" $    !          D    (            (D .    .     8    (    !@         %    \""
"     $    !     0         )    \"             A #@   #@    &    \"     8     "
"    !0    @    !     0    $         \"0    @           #P/PX    X    !@    @ "
"   $          4    (     0    @    !         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    ^     8    (     0         %    "
"\"     $    #     0         .    2     8    (    !          %    \"     $    "
"5     0         0    %0   '(R7W1W:61D;&5?,E]D:71?:6YI=     X    X    !@    @ "
"   &          4    (     0    $    !          D    (            $$ .    .    "
" 8    (    !          %    \"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" ,     0         0    #    ')I7W1O7V-?:6YI=      .    .     8    (    !      "
"    %    \"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" ,     0         0    #    ')I7W1O7V-?:6YI=      .    .     8    (    !      "
"    %    \"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \") #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    N $   8    (     0         %    "
"\"     $    &     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            (D .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        (0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\.    .     8    (    !          %    \"     $    (     0"
"         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !! #@   #@    &    \" "
"    0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !! #@   #@    &    \" "
"    0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (            \"$ .    .   "
"  8    (    !@         %    \"     $    !     0         )    \"            \""
") #@   #@    &    \"     8         !0    @    !     0    $         \"0    @  "
"             X    X    !@    @    $          4    (     0    @    !         !"
"     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    * ,   8    (     0         %    "
"\"     $    ,     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V1I=%]S=&%G95]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            $$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"             ! "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        B0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            '$ .    .     8    (    !@         %    \"     $    !     0  "
"       )    \"               #@   #     &    \"     D\"        !0    @    !  "
"   0    $          @ !       .    ,     8    (    \"0(        %    \"     $  "
"  !     0         \"  $       X    X    !@    @    &          4    (     0   "
" $    !          D    (            (D .    .     8    (    !@         %    \""
"     $    !     0         )    \"             A #@   #@    &    \"     8     "
"    !0    @    !     0    $         \"0    @           #P/PX    X    !@    @ "
"   $          4    (     0    @    !         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" .     0         0    #@   '1W:61D;&5?,5]I;FET   .    .     8    (    !      "
"    %    \"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" ,     0         0    #    ')I7W1O7V-?:6YI=      .    .     8    (    !      "
"    %    \"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" ,     0         0    #    ')I7W1O7V-?:6YI=      .    .     8    (    !      "
"    %    \"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    N $   8    (     0         %    "
"\"     $    &     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V)U='1E<F9L>5]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            ($ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"               "
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        (0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            \\#\\.    .     8    (    !          %    \"     $    (     0"
"         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (            $$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"!"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"            X    X    !@    @    $          4    (     0    @    !         ! "
"    (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    * ,   8    (     0         %    "
"\"     $    ,     0         .    2     8    (    !          %    \"     $    "
"1     0         0    $0   '(R7V1I=%]S=&%G95]I;FET          X    X    !@    @ "
"   &          4    (     0    $    !          D    (            $$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            / _"
"#@   #@    &    \"     8         !0    @    !     0    $         \"0    @    "
"        @0 X    X    !@    @    &          4    (     0    $    !          D "
"   (            '$ .    .     8    (    !@         %    \"     $    !     0  "
"       )    \"               #@   #     &    \"     D\"        !0    @    !  "
"   0    $          @ !       .    ,     8    (    \"0(        %    \"     $  "
"  !     0         \"  $       X    X    !@    @    &          4    (     0   "
" $    !          D    (            (D .    .     8    (    !@         %    \""
"     $    !     0         )    \"             A #@   #@    &    \"     8     "
"    !0    @    !     0    $         \"0    @           #P/PX    X    !@    @ "
"   $          4    (     0    @    !         !     (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
".     0         0    #@   &1E;&%Y7W-L<E]I;FET   .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    > $   8    (     0         %    "
"\"     $    %     0         .    2     8    (    !          %    \"     $    "
"6     0         0    %@   &)I<&QE>%]C;VUM=71A=&]R7VEN:70   X    X    !@    @ "
"   &          4    (     0    $    !          D    (            $$ .    .    "
" 8    (    !@         %    \"     $    !     0         )    \"            \"A"
" #@   #@    &    \"     8         !0    @    !     0    $         \"0    @   "
"            X    X    !@    @    $          4    (     0    @    !         ! "
"    (    9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" ,     0         0    #    ')I7W1O7V-?:6YI=      .    .     8    (    !      "
"    %    \"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    L     8    (     0         %    "
"\"     $    \"     0         .    0     8    (    !          %    \"     $   "
" ,     0         0    #    ')I7W1O7V-?:6YI=      .    .     8    (    !      "
"    %    \"     $    (     0         0    \"    &1U;6)D;W=N"
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"A #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    , $   8    (     0         %    "
"\"     $    $     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"A #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @               X    X "
"   !@    @    $          4    (     0    @    !         !     (    9'5M8F1O=V"
"X"
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
"0     0         0    $    &)I=%]R979E<G-E7VEN:70.    .     8    (    !@      "
"   %    \"     $    !     0         )    \"             A #@   #@    &    \" "
"    0         !0    @    !    \"     $         $     @   !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    . $   8    (     0         %    "
"\"     $    $     0         .    2     8    (    !          %    \"     $    "
"2     0         0    $@   &)I<&QE>%]B:71R979?:6YI=         X    X    !@    @ "
"   &          4    (     0    $    !          D    (            \"$ .    .   "
"  8    (    !@         %    \"     $    !     0         )    \"            \""
"A #@   #@    &    \"     0         !0    @    !    \"     $         $     @  "
" !D=6UB9&]W;@"
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    < ,   8    (     0         %    "
"\"     $    -     0         .    0     8    (    !          %    \"     $    "
"/     0         0    #P   '(R7V1I=%]F9G1?:6YI=  .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            !! #@   #@    &    \" "
"    8         !0    @    !     0    $         \"0    @            @0 X    X  "
"  !@    @    &          4    (     0    $    !          D    (            '$ "
".    .     8    (    !@         %    \"     $    !     0         )    \"     "
"          #@   #@    &    \"     8         !0    @    !     0    $         \""
"0    @               X    X    !@    @    &          4    (     0    $    !  "
"        D    (               .    .     8    (    !@         %    \"     $   "
" !     0         )    \"            \") #@   #@    &    \"     8         !0  "
"  @    !     0    $         \"0    @            (0 X    X    !@    @    &    "
"      4    (     0    $    !          D    (            \\#\\.    .     8    "
"(    !@         %    \"     $    !     0         )    \"             ! #@   #"
"@    &    \"     8         !0    @    !     0    $         \"0    @          "
"   0 X    X    !@    @    $          4    (     0    @    !         !     (  "
"  9'5M8F1O=VX"
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"A #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"A #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    2 @   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    &    <V%V960    .      @   8    ("
"     @         %    \"     $    !     0         %  0 #     $    8    <VAA<F5D"
"        8V]M<&EL871I;VX #@   ( #   &    \"     (         !0    @    !     0  "
"  $         !0 $ !,    !    A0   &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L="
"70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S      "
"      9&)L7V]V<F0              &1E<')E8V%T961?8V]N=')O;      .    .     8    "
"(    !          %    \"     $    '     0         0    !P   '1A<F=E=#$ #@   # "
"!   &    \"     (         !0    @    !     0    $         !0 $  <    !    #@ "
"  &ME>7,   !V86QU97,    .    <     8    (     0         %    \"     $    !   "
"  0         .    0     8    (    !          %    \"     $    +     0         "
"0    \"P   $A$3\"!.971L:7-T       .    :     8    (     0         %    \"    "
" $    !     0         .    .     8    (    !          %    \"     $    '     "
"0         0    !P   '1A<F=E=#$ #@   #     &    \"     0         !0    @    ! "
"    0    $         $  ! #$    .    ,     8    (    !          %    \"     $  "
"  #     0         0  , ;V9F  X   !(    !@    @    $          4    (     0   !"
"<    !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &    \" "
"    0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0F"
"QO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0        "
" 0  , ;V9F  X    @!   !@    @    \"          4    (     0    $    !          "
"4 !  (     0    @   !T87)G970Q  X   #8 P  !@    @    \"          4    (     0"
"    $    !          4 !  0     0   ,    !X:6QI;GAF86UI;'D     <&%R=          "
"      '-P965D              !P86-K86=E            <WEN=&AE<VES7W1O;VP  &1I<F5C"
"=&]R>0        !T97-T8F5N8V@         <WES8VQK7W!E<FEO9    &-O<F5?9V5N97)A=&EO;"
"@!R=6Y?8V]R96=E;@      979A;%]F:65L9        &-L;V-K7VQO8P         .    .     "
"8    (    !          %    \"     $    '     0         0    !P   %9I<G1E>#( #@"
"   #@    &    \"     0         !0    @    !    \"     $         $     @   !X8"
"S)V,3 P, X    P    !@    @    $          4    (     0    (    !         !   @"
" M-   #@   #@    &    \"     0         !0    @    !    !0    $         $     "
"4   !B9S4W-0    X    P    !@    @    $          4    (     0    ,    !       "
"  !   P!84U0 #@   $     &    \"     0         !0    @    !    \"0    $       "
"  $     D    N+VYE=&QI<W0         #@   #     &    \"     0         !0    @   "
" !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     "
"$    #     0         0  , ,3 P  X   !(    !@    @    $          4    (     0 "
"  !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    "
"\"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    ("
"    !          %    \"     $    !     0         0  $ ,     X    P    !@    @ "
"   $          4    (               !         !          "
  }
}
