Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: ModuloInterface.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ModuloInterface.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ModuloInterface"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : ModuloInterface
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sd/Documents/Trabalho1/SOMADOR_1BIT.vhd" in Library work.
Architecture behavioral of Entity my_somador_1bit is up to date.
Compiling vhdl file "/home/sd/Documents/Trabalho1/MY_SOMADOR.vhd" in Library work.
Architecture behavioral of Entity my_somador_4bit is up to date.
Compiling vhdl file "/home/sd/Documents/Trabalho1/ModuleAND.vhd" in Library work.
Architecture behavioral of Entity moduleand is up to date.
Compiling vhdl file "/home/sd/Documents/Trabalho1/ModuleOR.vhd" in Library work.
Architecture behavioral of Entity moduleor is up to date.
Compiling vhdl file "/home/sd/Documents/Trabalho1/ModuleNOT.vhd" in Library work.
Architecture behavioral of Entity modulenot is up to date.
Compiling vhdl file "/home/sd/Documents/Trabalho1/ModuleXOR.vhd" in Library work.
Architecture behavioral of Entity modulexor is up to date.
Compiling vhdl file "/home/sd/Documents/Trabalho1/MY_SUBTRATOR.vhd" in Library work.
Architecture behavioral of Entity my_subtrator_4bit is up to date.
Compiling vhdl file "/home/sd/Documents/Trabalho1/MY_MULTIPLICADOR.vhd" in Library work.
Architecture behavioral of Entity my_multiplicador is up to date.
Compiling vhdl file "/home/sd/Documents/Trabalho1/MY_C2.vhd" in Library work.
Architecture behavioral of Entity my_c2 is up to date.
Compiling vhdl file "/home/sd/Documents/Trabalho1/redutorClock.vhd" in Library work.
Architecture arcredutorclock of Entity redutorclock is up to date.
Compiling vhdl file "/home/sd/Documents/Trabalho1/ModuleALU.vhd" in Library work.
WARNING:HDLParsers:1406 - "/home/sd/Documents/Trabalho1/ModuleALU.vhd" Line 103. No sensitivity list and no wait in the process
Architecture behavioral of Entity modulealu is up to date.
Compiling vhdl file "/home/sd/Documents/Trabalho1/ModuleInterface.vhd" in Library work.
Entity <modulointerface> compiled.
Entity <modulointerface> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ModuloInterface> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <redutorClock> in library <work> (architecture <arcredutorclock>).

Analyzing hierarchy for entity <ModuleALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ModuleAND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ModuleOR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ModuleNOT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ModuleXOR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MY_SOMADOR_4BIT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MY_SUBTRATOR_4BIT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MY_MULTIPLICADOR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MY_C2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MY_SOMADOR_1BIT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MY_SOMADOR_4BIT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MY_SOMADOR_1BIT> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ModuloInterface> in library <work> (Architecture <behavioral>).
INFO:Xst:1749 - "/home/sd/Documents/Trabalho1/ModuleInterface.vhd" line 92: report: Iniciou
INFO:Xst:1749 - "/home/sd/Documents/Trabalho1/ModuleInterface.vhd" line 96: report: Resetou
WARNING:Xst:819 - "/home/sd/Documents/Trabalho1/ModuleInterface.vhd" line 90: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <A>, <B>, <Z0>, <Z1>, <Z2>, <Z3>, <Z4>, <Z5>, <Z6>, <Z7>
Entity <ModuloInterface> analyzed. Unit <ModuloInterface> generated.

Analyzing Entity <redutorClock> in library <work> (Architecture <arcredutorclock>).
Entity <redutorClock> analyzed. Unit <redutorClock> generated.

Analyzing Entity <ModuleALU> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/sd/Documents/Trabalho1/ModuleALU.vhd" line 103: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <S>, <Z0>, <Z1>, <Z2>, <Z3>, <Z4>, <Z5>, <Z6>, <Z7>
Entity <ModuleALU> analyzed. Unit <ModuleALU> generated.

Analyzing Entity <ModuleAND> in library <work> (Architecture <behavioral>).
Entity <ModuleAND> analyzed. Unit <ModuleAND> generated.

Analyzing Entity <ModuleOR> in library <work> (Architecture <behavioral>).
Entity <ModuleOR> analyzed. Unit <ModuleOR> generated.

Analyzing Entity <ModuleNOT> in library <work> (Architecture <behavioral>).
Entity <ModuleNOT> analyzed. Unit <ModuleNOT> generated.

Analyzing Entity <ModuleXOR> in library <work> (Architecture <behavioral>).
Entity <ModuleXOR> analyzed. Unit <ModuleXOR> generated.

Analyzing Entity <MY_SOMADOR_4BIT> in library <work> (Architecture <behavioral>).
Entity <MY_SOMADOR_4BIT> analyzed. Unit <MY_SOMADOR_4BIT> generated.

Analyzing Entity <MY_SOMADOR_1BIT> in library <work> (Architecture <behavioral>).
Entity <MY_SOMADOR_1BIT> analyzed. Unit <MY_SOMADOR_1BIT> generated.

Analyzing Entity <MY_SUBTRATOR_4BIT> in library <work> (Architecture <behavioral>).
Entity <MY_SUBTRATOR_4BIT> analyzed. Unit <MY_SUBTRATOR_4BIT> generated.

Analyzing Entity <MY_MULTIPLICADOR> in library <work> (Architecture <behavioral>).
Entity <MY_MULTIPLICADOR> analyzed. Unit <MY_MULTIPLICADOR> generated.

Analyzing Entity <MY_C2> in library <work> (Architecture <behavioral>).
Entity <MY_C2> analyzed. Unit <MY_C2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <redutorClock>.
    Related source file is "/home/sd/Documents/Trabalho1/redutorClock.vhd".
    Found 1-bit register for signal <clk_out>.
    Found 32-bit up counter for signal <aux>.
    Found 32-bit comparator greatequal for signal <clk_out$cmp_ge0000> created at line 54.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <redutorClock> synthesized.


Synthesizing Unit <ModuleAND>.
    Related source file is "/home/sd/Documents/Trabalho1/ModuleAND.vhd".
Unit <ModuleAND> synthesized.


Synthesizing Unit <ModuleOR>.
    Related source file is "/home/sd/Documents/Trabalho1/ModuleOR.vhd".
Unit <ModuleOR> synthesized.


Synthesizing Unit <ModuleNOT>.
    Related source file is "/home/sd/Documents/Trabalho1/ModuleNOT.vhd".
Unit <ModuleNOT> synthesized.


Synthesizing Unit <ModuleXOR>.
    Related source file is "/home/sd/Documents/Trabalho1/ModuleXOR.vhd".
    Found 4-bit xor2 for signal <Z>.
Unit <ModuleXOR> synthesized.


Synthesizing Unit <MY_SOMADOR_1BIT>.
    Related source file is "/home/sd/Documents/Trabalho1/SOMADOR_1BIT.vhd".
    Found 1-bit xor3 for signal <Z>.
    Summary:
	inferred   1 Xor(s).
Unit <MY_SOMADOR_1BIT> synthesized.


Synthesizing Unit <MY_SOMADOR_4BIT>.
    Related source file is "/home/sd/Documents/Trabalho1/MY_SOMADOR.vhd".
Unit <MY_SOMADOR_4BIT> synthesized.


Synthesizing Unit <MY_MULTIPLICADOR>.
    Related source file is "/home/sd/Documents/Trabalho1/MY_MULTIPLICADOR.vhd".
WARNING:Xst:646 - Signal <C5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <C4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <C3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <C12>.
Unit <MY_MULTIPLICADOR> synthesized.


Synthesizing Unit <MY_SUBTRATOR_4BIT>.
    Related source file is "/home/sd/Documents/Trabalho1/MY_SUBTRATOR.vhd".
Unit <MY_SUBTRATOR_4BIT> synthesized.


Synthesizing Unit <MY_C2>.
    Related source file is "/home/sd/Documents/Trabalho1/MY_C2.vhd".
WARNING:Xst:646 - Signal <Cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <MY_C2> synthesized.


Synthesizing Unit <ModuleALU>.
    Related source file is "/home/sd/Documents/Trabalho1/ModuleALU.vhd".
WARNING:Xst:646 - Signal <Cout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit 8-to-1 multiplexer for signal <Z>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <ModuleALU> synthesized.


Synthesizing Unit <ModuloInterface>.
    Related source file is "/home/sd/Documents/Trabalho1/ModuleInterface.vhd".
WARNING:Xst:1780 - Signal <S_int> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 4-bit latch for signal <A>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <B>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_A>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_B>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <LED_S>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <S_inicial>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <estadoAtual> of Case statement line 98 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <estadoAtual> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <estadoAtual>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <estadoAtual> of Case statement line 98 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <estadoAtual> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <estadoAtual> of Case statement line 98 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <estadoAtual> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <estadoAtual> of Case statement line 98 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <estadoAtual> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
WARNING:Xst:737 - Found 27-bit latch for signal <estadoAux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <LEDS>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 27-bit register for signal <estadoAtual>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <ModuloInterface> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 2
 1-bit register                                        : 1
 27-bit register                                       : 1
# Latches                                              : 8
 1-bit latch                                           : 3
 27-bit latch                                          : 1
 4-bit latch                                           : 4
# Comparators                                          : 1
 32-bit comparator greatequal                          : 1
# Multiplexers                                         : 8
 4-bit 8-to-1 multiplexer                              : 8
# Xors                                                 : 160
 1-bit xor2                                            : 8
 1-bit xor3                                            : 144
 4-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 28
 Flip-Flops                                            : 28
# Latches                                              : 8
 1-bit latch                                           : 3
 27-bit latch                                          : 1
 4-bit latch                                           : 4
# Comparators                                          : 1
 32-bit comparator greatequal                          : 1
# Multiplexers                                         : 8
 4-bit 8-to-1 multiplexer                              : 8
# Xors                                                 : 160
 1-bit xor2                                            : 8
 1-bit xor3                                            : 144
 4-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ModuloInterface> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ModuloInterface, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 60
 Flip-Flops                                            : 60

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ModuloInterface.ngr
Top Level Output File Name         : ModuloInterface
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 276
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 35
#      LUT2                        : 23
#      LUT3                        : 28
#      LUT4                        : 84
#      MUXCY                       : 52
#      MUXF5                       : 11
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 106
#      FD                          : 27
#      FDR                         : 33
#      LD                          : 31
#      LD_1                        : 3
#      LDE_1                       : 12
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 8
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                       99  out of   5888     1%  
 Number of Slice Flip Flops:             99  out of  11776     0%  
 Number of 4 input LUTs:                179  out of  11776     1%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    372     4%  
    IOB Flip Flops:                       7
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------+------------------------+-------+
Clock Signal                            | Clock buffer(FF name)  | Load  |
----------------------------------------+------------------------+-------+
BLOCO_CLK/clk_out1                      | BUFG                   | 27    |
BOTAO_RST                               | IBUF+BUFG              | 15    |
LEDS_not0001(LEDS_not000116:O)          | NONE(*)(LEDS_0)        | 4     |
clk                                     | BUFGP                  | 33    |
estadoAux_not00011(estadoAux_not00011:O)| BUFG(*)(estadoAux_0)   | 27    |
----------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.886ns (Maximum Frequency: 169.895MHz)
   Minimum input arrival time before clock: 5.593ns
   Maximum output required time after clock: 5.668ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'BOTAO_RST'
  Clock period: 2.955ns (frequency: 338.409MHz)
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               2.955ns (Levels of Logic = 1)
  Source:            A_0 (LATCH)
  Destination:       A_0 (LATCH)
  Source Clock:      BOTAO_RST rising
  Destination Clock: BOTAO_RST rising

  Data Path: A_0 to A_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q           24   0.728   1.332  A_0 (A_0)
     LUT3:I1->O            1   0.643   0.000  A_mux0002<0>1 (A_mux0002<0>)
     LDE_1:D                   0.252          A_0
    ----------------------------------------
    Total                      2.955ns (1.623ns logic, 1.332ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.886ns (frequency: 169.895MHz)
  Total number of paths / destination ports: 1577 / 65
-------------------------------------------------------------------------
Delay:               5.886ns (Levels of Logic = 15)
  Source:            BLOCO_CLK/aux_7 (FF)
  Destination:       BLOCO_CLK/clk_out (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: BLOCO_CLK/aux_7 to BLOCO_CLK/clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.674  BLOCO_CLK/aux_7 (BLOCO_CLK/aux_7)
     LUT1:I0->O            1   0.648   0.000  BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<0>_rt (BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<0> (BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<1> (BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<2> (BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<3> (BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<4> (BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<5> (BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<6> (BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<7> (BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<8> (BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<9> (BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<10> (BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<11> (BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.269   0.420  BLOCO_CLK/Mcompar_clk_out_cmp_ge0000_cy<12> (BLOCO_CLK/clk_out_cmp_ge0000)
     INV:I->O              1   0.648   0.420  BLOCO_CLK/clk_out_not00011_INV_0 (BLOCO_CLK/clk_out_not0001)
     FDR:R                     0.869          BLOCO_CLK/clk_out
    ----------------------------------------
    Total                      5.886ns (4.372ns logic, 1.514ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BOTAO_RST'
  Total number of paths / destination ports: 27 / 15
-------------------------------------------------------------------------
Offset:              2.649ns (Levels of Logic = 2)
  Source:            BOTAO_S (PAD)
  Destination:       S_inicial_0 (LATCH)
  Destination Clock: BOTAO_RST rising

  Data Path: BOTAO_S to S_inicial_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.849   0.900  BOTAO_S_IBUF (BOTAO_S_IBUF)
     LUT3:I0->O            1   0.648   0.000  S_inicial_mux0001<3>1 (S_inicial_mux0001<3>)
     LDE_1:D                   0.252          S_inicial_3
    ----------------------------------------
    Total                      2.649ns (1.749ns logic, 0.900ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LEDS_not0001'
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Offset:              3.432ns (Levels of Logic = 3)
  Source:            BOTAO_RST (PAD)
  Destination:       LEDS_1 (LATCH)
  Destination Clock: LEDS_not0001 falling

  Data Path: BOTAO_RST to LEDS_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   0.849   1.407  BOTAO_RST_IBUF (BOTAO_RST_IBUF1)
     LUT4:I0->O            1   0.648   0.000  LEDS_mux0001<1>1772 (LEDS_mux0001<1>1771)
     MUXF5:I0->O           1   0.276   0.000  LEDS_mux0001<1>177_f5 (LEDS_mux0001<1>)
     LD:D                      0.252          LEDS_1
    ----------------------------------------
    Total                      3.432ns (2.025ns logic, 1.407ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'estadoAux_not00011'
  Total number of paths / destination ports: 52 / 27
-------------------------------------------------------------------------
Offset:              5.593ns (Levels of Logic = 4)
  Source:            BOTAO_RST (PAD)
  Destination:       estadoAux_6 (LATCH)
  Destination Clock: estadoAux_not00011 falling

  Data Path: BOTAO_RST to estadoAux_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   0.849   1.296  BOTAO_RST_IBUF (BOTAO_RST_IBUF1)
     LUT4:I2->O            4   0.648   0.730  estadoAux_mux0010<12>11 (N25)
     LUT3:I0->O            2   0.648   0.527  estadoAux_mux0010<3>11 (N55)
     LUT4:I1->O            1   0.643   0.000  estadoAux_mux0010<6>1 (estadoAux_mux0010<6>)
     LD:D                      0.252          estadoAux_6
    ----------------------------------------
    Total                      5.593ns (3.040ns logic, 2.553ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BOTAO_RST'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            LED_A (LATCH)
  Destination:       LED_A (PAD)
  Source Clock:      BOTAO_RST rising

  Data Path: LED_A to LED_A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.728   0.420  LED_A (LED_A_OBUF)
     OBUF:I->O                 4.520          LED_A_OBUF (LED_A)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LEDS_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            LEDS_3 (LATCH)
  Destination:       LEDS<3> (PAD)
  Source Clock:      LEDS_not0001 falling

  Data Path: LEDS_3 to LEDS<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.420  LEDS_3 (LEDS_3)
     OBUF:I->O                 4.520          LEDS_3_OBUF (LEDS<3>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.98 secs
 
--> 


Total memory usage is 622288 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    9 (   0 filtered)

