// Seed: 861165911
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output tri id_6,
    output tri0 id_7,
    input wand id_8,
    input uwire id_9
);
  wire id_11;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wire id_8,
    input supply0 id_9,
    output wire id_10,
    output wor id_11,
    input tri0 id_12,
    input wand id_13,
    input supply0 id_14
);
  wire id_16;
  module_0(
      id_6, id_10, id_14, id_10, id_1, id_3, id_11, id_0, id_14, id_14
  );
endmodule : id_17
