# FPGA-Optimized Hardware Accelerator for Fast Fourier Transform and Singular Value Decomposition in AI

**URL**: http://arxiv.org/abs/2504.10411v1

## 原始摘要

This research introduces an FPGA-based hardware accelerator to optimize the
Singular Value Decomposition (SVD) and Fast Fourier transform (FFT) operations
in AI models. The proposed design aims to improve processing speed and reduce
computational latency. Through experiments, we validate the performance
benefits of the hardware accelerator and show how well it handles FFT and SVD
operations. With its strong security and durability, the accelerator design
achieves significant speedups over software implementations, thanks to its
modules for data flow control, watermark embedding, FFT, and SVD.


## AI 摘要

该研究提出了一种基于FPGA的硬件加速器，用于优化AI模型中的奇异值分解(SVD)和快速傅里叶变换(FFT)运算。该设计通过数据流控制、水印嵌入、FFT和SVD模块，显著提升了处理速度并降低了计算延迟。实验验证表明，该硬件加速器在安全性和耐用性方面表现优异，相比软件实现获得了显著的加速效果。该方案能高效处理FFT和SVD运算，为AI模型的计算性能优化提供了硬件解决方案。

## 元数据

- **来源**: ArXiv
- **类型**: 论文
- **保存时间**: 2025-04-16T01:30:27Z
- **目录日期**: 2025-04-16
