// Seed: 2580627861
module module_0 (
    input tri0 id_0
    , id_2
);
  bit id_3;
  assign id_2 = id_3;
  wire  id_4;
  logic id_5;
  assign module_1.id_12 = 0;
  always @(negedge id_0) begin : LABEL_0
    if ("") id_3 <= id_3;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd37
) (
    input tri id_0,
    input tri0 _id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output uwire id_6,
    input uwire id_7,
    output wire id_8,
    output supply1 id_9,
    input supply1 id_10,
    output supply0 id_11
    , id_14,
    output supply0 id_12
);
  assign id_9 = id_14;
  reg id_15 = 1;
  wire id_16;
  wire [(  id_1  ) : -1] id_17;
  module_0 modCall_1 (id_5);
  initial id_15 = #1 id_4 != -1;
endmodule
