--- a/drivers/net/ixgbe/ixgbe_ethdev.c	2020-09-03 06:50:58.729245276 +0000
+++ b/drivers/net/ixgbe/ixgbe_ethdev.c	2020-09-04 10:40:24.641846482 +0000
@@ -4365,11 +4364,20 @@
 {
 	struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
 	uint32_t fctrl;
+	uint32_t rxctrl;
+
+	/* Before modifying FCTRL, RXCTRL.RXEN must be 0 */
+	rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
+	rxctrl &= ~IXGBE_RXCTRL_RXEN;
+	IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl);
 
 	fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
 	fctrl |= (IXGBE_FCTRL_UPE | IXGBE_FCTRL_MPE);
 	IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
 
+	/* Re-enable RXEN now */
+	rxctrl |= IXGBE_RXCTRL_RXEN;
+	IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl);
 	return 0;
 }
 
@@ -4378,6 +4386,12 @@
 {
 	struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
 	uint32_t fctrl;
+	uint32_t rxctrl;
+
+	/* Before modifying FCTRL, RXCTRL.RXEN must be 0 */
+	rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
+	rxctrl &= ~IXGBE_RXCTRL_RXEN;
+	IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl);
 
 	fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
 	fctrl &= (~IXGBE_FCTRL_UPE);
@@ -4387,6 +4401,9 @@
 		fctrl &= (~IXGBE_FCTRL_MPE);
 	IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
 
+	/* Re-enable RXEN now */
+	rxctrl |= IXGBE_RXCTRL_RXEN;
+	IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl);
 	return 0;
 }
 
@@ -4395,11 +4412,22 @@
 {
 	struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
 	uint32_t fctrl;
+	uint32_t rxctrl;
+
+	/* Before modifying FCTRL, RXCTRL.RXEN must be 0 */
+	rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
+	rxctrl &= ~IXGBE_RXCTRL_RXEN;
+	IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl);
 
 	fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
 	fctrl |= IXGBE_FCTRL_MPE;
 	IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
 
+	/* Re-enable RXEN now */
+	rxctrl |= IXGBE_RXCTRL_RXEN;
+	IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl);
+ 	IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
+
 	return 0;
 }
 
@@ -4408,14 +4436,24 @@
 {
 	struct ixgbe_hw *hw = IXGBE_DEV_PRIVATE_TO_HW(dev->data->dev_private);
 	uint32_t fctrl;
+	uint32_t rxctrl;
 
 	if (dev->data->promiscuous == 1)
 		return 0; /* must remain in all_multicast mode */
 
+	/* Before modifying FCTRL, RXCTRL.RXEN must be 0 */
+	rxctrl = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
+	rxctrl &= ~IXGBE_RXCTRL_RXEN;
+	IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl);
+
 	fctrl = IXGBE_READ_REG(hw, IXGBE_FCTRL);
 	fctrl &= (~IXGBE_FCTRL_MPE);
 	IXGBE_WRITE_REG(hw, IXGBE_FCTRL, fctrl);
 
+	/* Re-enable RXEN now */
+	rxctrl |= IXGBE_RXCTRL_RXEN;
+	IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, rxctrl);
+
 	return 0;
 }
 
