Info: Start Nativelink Simulation process
executing command line: ip-make-simscript --nativelink-mode --output-directory=costas_iputf_input --spd=D:/FPGAFiRe/FPGAprojects/costas/quartus_prj/ip_core/NCO/NCO/NCO.spd --spd=D:/FPGAFiRe/FPGAprojects/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf.spd 

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  cyclonev
Quartus root          :  d:/altera/16.0/quartus/bin64/
Quartus sim root      :  d:/altera/16.0/quartus/eda/sim_lib
Simulation Tool       :  modelsim
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim software
Sourced NativeLink script d:/altera/16.0/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File costas_run_msim_rtl_verilog.do already exists - backing up current file as costas_run_msim_rtl_verilog.do.bak10
Info: Spawning ModelSim Simulation software 
