<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: projects/ad738x_fmcz/src/platform/stm32/parameters.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a9ec1ef424966475f993eb98877e3088.html">projects</a></li><li class="navelem"><a class="el" href="dir_85a73f16dbd610096c4d808d99769a12.html">ad738x_fmcz</a></li><li class="navelem"><a class="el" href="dir_28a1faf045eaf00fc98435341abfb6df.html">src</a></li><li class="navelem"><a class="el" href="dir_bc7e1cd1ac56024e13139ae8a83fa8e8.html">platform</a></li><li class="navelem"><a class="el" href="dir_43ca7ad77cbda84a28e13e7422d639e0.html">stm32</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">parameters.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Definition of STM32 platform data used by eval-ad738x project.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="ad738x__fmcz_2src_2platform_2stm32_2parameters_8h_source.html">parameters.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32__dma_8h_source.html">stm32_dma.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="no__os__pwm_8h_source.html">no_os_pwm.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for parameters.c:</div>
<div class="dyncontent">
<div class="center"><img src="ad738x__fmcz_2src_2platform_2stm32_2parameters_8c__incl.png" border="0" usemap="#projects_2ad738x__fmcz_2src_2platform_2stm32_2parameters_8c" alt=""/></div>
<map name="projects_2ad738x__fmcz_2src_2platform_2stm32_2parameters_8c" id="projects_2ad738x__fmcz_2src_2platform_2stm32_2parameters_8c">
<area shape="rect" title="Definition of STM32 platform data used by eval&#45;ad738x project." alt="" coords="1049,5,1289,47"/>
<area shape="rect" href="ad738x__fmcz_2src_2platform_2stm32_2parameters_8h.html" title="Definitions specific to STM32 platform used by eval&#45;ad738x project." alt="" coords="635,95,745,121"/>
<area shape="rect" href="stm32__dma_8h.html" title="Platform independent function definitions and data types for the DMA API." alt="" coords="1113,244,1224,271"/>
<area shape="rect" href="no__os__pwm_8h.html" title="Header file of PWM Interface." alt="" coords="1403,393,1513,420"/>
<area shape="rect" href="stm32__hal_8h.html" title=" " alt="" coords="204,393,307,420"/>
<area shape="rect" href="stm32__irq_8h.html" title="Header file for stm32 irq specifics." alt="" coords="293,319,391,345"/>
<area shape="rect" href="stm32__gpio__irq_8h.html" title="Header file for stm32 gpio irq specifics." alt="" coords="720,319,855,345"/>
<area shape="rect" href="stm32__spi_8h.html" title="Header file for the stm32 spi driver." alt="" coords="541,244,642,271"/>
<area shape="rect" href="stm32__gpio_8h.html" title="Header file for stm32 gpio specifics." alt="" coords="5,319,116,345"/>
<area shape="rect" href="stm32__uart_8h.html" title="Header file of UART driver for STM32." alt="" coords="871,244,979,271"/>
<area shape="rect" href="stm32__uart__stdio_8h.html" title="Header file of stm32 UART driver stdout/stdin redirection." alt="" coords="967,169,1114,196"/>
<area shape="rect" href="no__os__units_8h.html" title="Header file of Units." alt="" coords="728,169,839,196"/>
<area shape="rect" title=" " alt="" coords="222,468,289,495"/>
<area shape="rect" href="no__os__irq_8h.html" title="Header file of IRQ interface." alt="" coords="719,393,815,420"/>
<area shape="rect" title=" " alt="" coords="817,468,888,495"/>
<area shape="rect" href="no__os__spi_8h.html" title="Header file of SPI Interface." alt="" coords="415,319,514,345"/>
<area shape="rect" href="no__os__dma_8h.html" title="Platform independent function definitions and data types for the DMA API." alt="" coords="1052,319,1160,345"/>
<area shape="rect" href="no__os__gpio_8h.html" title="Header file of GPIO Interface." alt="" coords="538,319,645,345"/>
<area shape="rect" title=" " alt="" coords="1210,393,1277,420"/>
<area shape="rect" title=" " alt="" coords="1621,468,1692,495"/>
<area shape="rect" href="no__os__list_8h.html" title="List library header." alt="" coords="941,393,1039,420"/>
<area shape="rect" href="no__os__mutex_8h.html" title=" " alt="" coords="1064,393,1185,420"/>
<area shape="rect" title=" " alt="" coords="1370,468,1453,495"/>
<area shape="rect" href="no__os__uart_8h.html" title="Header file of UART interface." alt="" coords="1359,319,1464,345"/>
<area shape="rect" href="no__os__lf256fifo_8h.html" title="SPSC lock&#45;free fifo of fixed size (256), specialized for UART." alt="" coords="1538,393,1671,420"/>
<area shape="rect" title=" " alt="" coords="1003,244,1089,271"/>
</map>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a345601683fc1603ff534ff52f0f69308"><td class="memItemLeft" align="right" valign="top">DMA_HandleTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad738x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a345601683fc1603ff534ff52f0f69308">hdma_tim8_ch1</a></td></tr>
<tr class="separator:a345601683fc1603ff534ff52f0f69308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad70fe79aa3139fc9184d8ffb5dfba323"><td class="memItemLeft" align="right" valign="top">DMA_HandleTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad738x__fmcz_2src_2platform_2stm32_2parameters_8c.html#ad70fe79aa3139fc9184d8ffb5dfba323">hdma_spi1_rx</a></td></tr>
<tr class="separator:ad70fe79aa3139fc9184d8ffb5dfba323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018e8809a38fdd5ad067f4f59629a237"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structstm32__uart__init__param.html">stm32_uart_init_param</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad738x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a018e8809a38fdd5ad067f4f59629a237">uart_extra_ip</a></td></tr>
<tr class="separator:a018e8809a38fdd5ad067f4f59629a237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e46f5cf0db2824b4768eec80a76a9cf"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structno__os__dma__init__param.html">no_os_dma_init_param</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad738x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a5e46f5cf0db2824b4768eec80a76a9cf">dma_init</a></td></tr>
<tr class="separator:a5e46f5cf0db2824b4768eec80a76a9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117d16f5e47ab1da2ae9982aeffd5832"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structstm32__dma__channel.html">stm32_dma_channel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad738x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a117d16f5e47ab1da2ae9982aeffd5832">txdma_channel</a></td></tr>
<tr class="separator:a117d16f5e47ab1da2ae9982aeffd5832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a561a42d82d21f905611582e83de10c1c"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structstm32__dma__channel.html">stm32_dma_channel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad738x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a561a42d82d21f905611582e83de10c1c">rxdma_channel</a></td></tr>
<tr class="separator:a561a42d82d21f905611582e83de10c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba25436c046a6988e36b2e6689b29034"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structstm32__pwm__init__param.html">stm32_pwm_init_param</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad738x__fmcz_2src_2platform_2stm32_2parameters_8c.html#aba25436c046a6988e36b2e6689b29034">trigger_pwm_extra_init_params</a></td></tr>
<tr class="separator:aba25436c046a6988e36b2e6689b29034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf9e02b402405efe0a2632ec65df705"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structstm32__pwm__init__param.html">stm32_pwm_init_param</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad738x__fmcz_2src_2platform_2stm32_2parameters_8c.html#adcf9e02b402405efe0a2632ec65df705">cs_pwm_extra_init_params</a></td></tr>
<tr class="separator:adcf9e02b402405efe0a2632ec65df705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504ad845e1e649db2b3abef465031c9c"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structno__os__pwm__init__param.html">no_os_pwm_init_param</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad738x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a504ad845e1e649db2b3abef465031c9c">cs_pwm_init</a></td></tr>
<tr class="separator:a504ad845e1e649db2b3abef465031c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9831206e1284490f396cdefe4e885734"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structstm32__pwm__init__param.html">stm32_pwm_init_param</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad738x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a9831206e1284490f396cdefe4e885734">tx_pwm_extra_init_params</a></td></tr>
<tr class="separator:a9831206e1284490f396cdefe4e885734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac961ceb16c45f39ce0f6f1156a24dafc"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structno__os__pwm__init__param.html">no_os_pwm_init_param</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad738x__fmcz_2src_2platform_2stm32_2parameters_8c.html#ac961ceb16c45f39ce0f6f1156a24dafc">tx_pwm_init</a></td></tr>
<tr class="separator:ac961ceb16c45f39ce0f6f1156a24dafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd601e3fba008d212596b2045ac451c2"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structstm32__spi__init__param.html">stm32_spi_init_param</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ad738x__fmcz_2src_2platform_2stm32_2parameters_8c.html#acd601e3fba008d212596b2045ac451c2">spi_extra_ip</a></td></tr>
<tr class="separator:acd601e3fba008d212596b2045ac451c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Definition of STM32 platform data used by eval-ad738x project. </p>
<dl class="section author"><dt>Author</dt><dd>Axel Haslam (<a href="#" onclick="location.href='mai'+'lto:'+'aha'+'sl'+'am@'+'ba'+'yli'+'br'+'e.c'+'om'; return false;">ahasl<span style="display: none;">.nosp@m.</span>am@b<span style="display: none;">.nosp@m.</span>aylib<span style="display: none;">.nosp@m.</span>re.c<span style="display: none;">.nosp@m.</span>om</a>)</dd></dl>
<p>Copyright 2024(c) Analog Devices, Inc. Copyright 2024(c) BayLibre, SAS.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES, INC. “AS IS” AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES, INC. BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div><h2 class="groupheader">Variable Documentation</h2>
<a id="adcf9e02b402405efe0a2632ec65df705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf9e02b402405efe0a2632ec65df705">&#9670;&nbsp;</a></span>cs_pwm_extra_init_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structstm32__pwm__init__param.html">stm32_pwm_init_param</a> cs_pwm_extra_init_params</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .prescaler = 1,</div>
<div class="line">    .timer_autoreload = <span class="keyword">true</span>,</div>
<div class="line">    .mode = <a class="code" href="stm32__pwm_8h.html#ad5d964b4b357099e7ead7e7f2a58002ba451cf782a17fe7a82b02f4c292faa25c">TIM_OC_PWM1</a>,</div>
<div class="line">    .timer_chn = 1,</div>
<div class="line">    .complementary_channel = <span class="keyword">false</span>,</div>
<div class="line">    .get_timer_clock = HAL_RCC_GetPCLK1Freq,</div>
<div class="line">    .clock_divider = 2,</div>
<div class="line">    .onepulse_enable = <span class="keyword">true</span>,</div>
<div class="line">    .trigger_enable = <span class="keyword">true</span>,</div>
<div class="line">    .trigger_source = <a class="code" href="stm32__pwm_8h.html#aca0e0cd82d98e8821f7919268da3f071a2c65466fb4a3c4eb897023a87485ee4f">PWM_TS_ITR0</a>,</div>
<div class="line">    .trigger_output = <a class="code" href="stm32__pwm_8h.html#a6ff66dcb86f51ea77d6137a079e50146ab994f22452ff83f19f8705ba06de40eb">PWM_TRGO_ENABLE</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a504ad845e1e649db2b3abef465031c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a504ad845e1e649db2b3abef465031c9c">&#9670;&nbsp;</a></span>cs_pwm_init</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structno__os__pwm__init__param.html">no_os_pwm_init_param</a> cs_pwm_init</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = 2,</div>
<div class="line">    </div>
<div class="line">    .period_ns = <a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#a03ee5bd33d1db6b4df111c2f87434cf5">CS_PWM_PERIOD_NS</a>,</div>
<div class="line">    .duty_cycle_ns = <a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#a0a2ff8172832e95d8ac60c0caf713ffb">CS_PWM_DUTY_NS</a>,</div>
<div class="line">    .polarity = <a class="code" href="no__os__pwm_8h.html#ac0c146571abbbf93a02ac8ab37607e9eab56ee21a3222bf855c9d4ecf1d0bbb01">NO_OS_PWM_POLARITY_HIGH</a>,</div>
<div class="line">    .platform_ops = &amp;<a class="code" href="stm32__pwm_8c.html#a5f8f01659c17d075f513fe0639be977a">stm32_pwm_ops</a>,</div>
<div class="line">    .extra = &amp;<a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#adcf9e02b402405efe0a2632ec65df705">cs_pwm_extra_init_params</a></div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a5e46f5cf0db2824b4768eec80a76a9cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e46f5cf0db2824b4768eec80a76a9cf">&#9670;&nbsp;</a></span>dma_init</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structno__os__dma__init__param.html">no_os_dma_init_param</a> dma_init</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = 0,</div>
<div class="line">    .num_ch = 2,</div>
<div class="line">    .platform_ops = &amp;<a class="code" href="stm32__dma_8c.html#a157c771aea6858c6e40eabbe1e036b5a">stm32_dma_ops</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad70fe79aa3139fc9184d8ffb5dfba323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad70fe79aa3139fc9184d8ffb5dfba323">&#9670;&nbsp;</a></span>hdma_spi1_rx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_HandleTypeDef hdma_spi1_rx</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a345601683fc1603ff534ff52f0f69308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a345601683fc1603ff534ff52f0f69308">&#9670;&nbsp;</a></span>hdma_tim8_ch1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DMA_HandleTypeDef hdma_tim8_ch1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a561a42d82d21f905611582e83de10c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a561a42d82d21f905611582e83de10c1c">&#9670;&nbsp;</a></span>rxdma_channel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structstm32__dma__channel.html">stm32_dma_channel</a> rxdma_channel</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .hdma = &amp;<a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#ad70fe79aa3139fc9184d8ffb5dfba323">hdma_spi1_rx</a>,</div>
<div class="line">    .ch_num = DMA_CHANNEL_3,</div>
<div class="line">    .mem_increment = <span class="keyword">true</span>,</div>
<div class="line">    .mem_data_alignment = <a class="code" href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28ca64b7527af77b134294bf11ccbaec40c1">DATA_ALIGN_BYTE</a>,</div>
<div class="line">    .per_data_alignment = <a class="code" href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28ca64b7527af77b134294bf11ccbaec40c1">DATA_ALIGN_BYTE</a>,</div>
<div class="line">    .dma_mode = <a class="code" href="stm32__dma_8h.html#a341cee2f9219113860c1f0b451efbf0bafed6418d0dcbf2d2409d5f6a66777804">DMA_NORMAL_MODE</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="acd601e3fba008d212596b2045ac451c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd601e3fba008d212596b2045ac451c2">&#9670;&nbsp;</a></span>spi_extra_ip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structstm32__spi__init__param.html">stm32_spi_init_param</a> spi_extra_ip</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .chip_select_port = <a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#a9912b2a4108ecd9f98ad04eceef5f836">SPI_CS_PORT</a>,</div>
<div class="line">    .get_input_clock = HAL_RCC_GetPCLK2Freq,</div>
<div class="line">    .dma_init = &amp;<a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a5e46f5cf0db2824b4768eec80a76a9cf">dma_init</a>,</div>
<div class="line">    .txdma_ch = &amp;<a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a117d16f5e47ab1da2ae9982aeffd5832">txdma_channel</a>,</div>
<div class="line">    .rxdma_ch = &amp;<a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a561a42d82d21f905611582e83de10c1c">rxdma_channel</a>,</div>
<div class="line">    .irq_num = DMA2_Stream0_IRQn,</div>
<div class="line">    .pwm_init = &amp;<a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a504ad845e1e649db2b3abef465031c9c">cs_pwm_init</a>,</div>
<div class="line">    .tx_pwm_init = &amp;<a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#ac961ceb16c45f39ce0f6f1156a24dafc">tx_pwm_init</a>,</div>
<div class="line">    .alternate = GPIO_AF1_TIM1,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aba25436c046a6988e36b2e6689b29034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba25436c046a6988e36b2e6689b29034">&#9670;&nbsp;</a></span>trigger_pwm_extra_init_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structstm32__pwm__init__param.html">stm32_pwm_init_param</a> trigger_pwm_extra_init_params</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .prescaler = 1,</div>
<div class="line">    .timer_autoreload = <span class="keyword">true</span>,</div>
<div class="line">    .mode = <a class="code" href="stm32__pwm_8h.html#ad5d964b4b357099e7ead7e7f2a58002ba451cf782a17fe7a82b02f4c292faa25c">TIM_OC_PWM1</a>,</div>
<div class="line">    .timer_chn = 3,</div>
<div class="line">    .complementary_channel = <span class="keyword">false</span>,</div>
<div class="line">    .get_timer_clock = HAL_RCC_GetPCLK2Freq,</div>
<div class="line">    .clock_divider = 2,</div>
<div class="line">    .trigger_output = <a class="code" href="stm32__pwm_8h.html#a6ff66dcb86f51ea77d6137a079e50146a72c04c968f7871f08f9b68d442b8dd85">PWM_TRGO_UPDATE</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a9831206e1284490f396cdefe4e885734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9831206e1284490f396cdefe4e885734">&#9670;&nbsp;</a></span>tx_pwm_extra_init_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structstm32__pwm__init__param.html">stm32_pwm_init_param</a> tx_pwm_extra_init_params</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .prescaler = 1,</div>
<div class="line">    .timer_autoreload = <span class="keyword">true</span>,</div>
<div class="line">    .mode = <a class="code" href="stm32__pwm_8h.html#ad5d964b4b357099e7ead7e7f2a58002ba451cf782a17fe7a82b02f4c292faa25c">TIM_OC_PWM1</a>,</div>
<div class="line">    .timer_chn = 1,</div>
<div class="line">    .complementary_channel = <span class="keyword">false</span>,</div>
<div class="line">    .get_timer_clock = HAL_RCC_GetPCLK2Freq,</div>
<div class="line">    .clock_divider = 2,</div>
<div class="line">    .onepulse_enable = <span class="keyword">true</span>,</div>
<div class="line">    .trigger_enable = <span class="keyword">true</span>,</div>
<div class="line">    .trigger_source = <a class="code" href="stm32__pwm_8h.html#aca0e0cd82d98e8821f7919268da3f071a2c65466fb4a3c4eb897023a87485ee4f">PWM_TS_ITR0</a>,</div>
<div class="line">    .dma_enable = <span class="keyword">true</span>,</div>
<div class="line">    .repetitions = <a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#a6c7f102d5679d6b70f0ca0c1c755b2db">TX_PWM_REPS</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac961ceb16c45f39ce0f6f1156a24dafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac961ceb16c45f39ce0f6f1156a24dafc">&#9670;&nbsp;</a></span>tx_pwm_init</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structno__os__pwm__init__param.html">no_os_pwm_init_param</a> tx_pwm_init</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = 8,</div>
<div class="line">    </div>
<div class="line">    .period_ns = <a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#aec218c8633533bf844b327943b8e12f0">TX_PWM_PERIOD_NS</a>,</div>
<div class="line">    .duty_cycle_ns = <a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#a69746cd75ad3be5f7f8079637319c3c0">TX_PWM_DUTY_NS</a>,</div>
<div class="line">    .polarity = <a class="code" href="no__os__pwm_8h.html#ac0c146571abbbf93a02ac8ab37607e9eab56ee21a3222bf855c9d4ecf1d0bbb01">NO_OS_PWM_POLARITY_HIGH</a>,</div>
<div class="line">    .platform_ops = <a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#a467342f2d4186221c4014793344e7a59">PWM_OPS</a>,</div>
<div class="line">    .extra = &amp;<a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a9831206e1284490f396cdefe4e885734">tx_pwm_extra_init_params</a></div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a117d16f5e47ab1da2ae9982aeffd5832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a117d16f5e47ab1da2ae9982aeffd5832">&#9670;&nbsp;</a></span>txdma_channel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structstm32__dma__channel.html">stm32_dma_channel</a> txdma_channel</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .hdma = &amp;<a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a345601683fc1603ff534ff52f0f69308">hdma_tim8_ch1</a>,</div>
<div class="line">    .ch_num = DMA_CHANNEL_7,</div>
<div class="line">    .mem_increment = <span class="keyword">false</span>,</div>
<div class="line">    .mem_data_alignment = <a class="code" href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28ca64b7527af77b134294bf11ccbaec40c1">DATA_ALIGN_BYTE</a>,</div>
<div class="line">    .per_data_alignment = <a class="code" href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28ca64b7527af77b134294bf11ccbaec40c1">DATA_ALIGN_BYTE</a>,</div>
<div class="line">    .dma_mode = <a class="code" href="stm32__dma_8h.html#a341cee2f9219113860c1f0b451efbf0ba8dcb07e48ef2e92b2427b1877f076d1e">DMA_CIRCULAR_MODE</a></div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a018e8809a38fdd5ad067f4f59629a237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018e8809a38fdd5ad067f4f59629a237">&#9670;&nbsp;</a></span>uart_extra_ip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structstm32__uart__init__param.html">stm32_uart_init_param</a> uart_extra_ip</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .huart = &amp;<a class="code" href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#a25a82fcf0cd24eb6d39977cb5864cec8">huart5</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<div class="ttc" id="astm32__pwm_8h_html_a6ff66dcb86f51ea77d6137a079e50146ab994f22452ff83f19f8705ba06de40eb"><div class="ttname"><a href="stm32__pwm_8h.html#a6ff66dcb86f51ea77d6137a079e50146ab994f22452ff83f19f8705ba06de40eb">PWM_TRGO_ENABLE</a></div><div class="ttdeci">@ PWM_TRGO_ENABLE</div><div class="ttdef"><b>Definition:</b> stm32_pwm.h:70</div></div>
<div class="ttc" id="astm32__pwm_8h_html_a6ff66dcb86f51ea77d6137a079e50146a72c04c968f7871f08f9b68d442b8dd85"><div class="ttname"><a href="stm32__pwm_8h.html#a6ff66dcb86f51ea77d6137a079e50146a72c04c968f7871f08f9b68d442b8dd85">PWM_TRGO_UPDATE</a></div><div class="ttdeci">@ PWM_TRGO_UPDATE</div><div class="ttdef"><b>Definition:</b> stm32_pwm.h:71</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8h_html_a467342f2d4186221c4014793344e7a59"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#a467342f2d4186221c4014793344e7a59">PWM_OPS</a></div><div class="ttdeci">#define PWM_OPS</div><div class="ttdef"><b>Definition:</b> parameters.h:112</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8h_html_aec218c8633533bf844b327943b8e12f0"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#aec218c8633533bf844b327943b8e12f0">TX_PWM_PERIOD_NS</a></div><div class="ttdeci">#define TX_PWM_PERIOD_NS</div><div class="ttdef"><b>Definition:</b> parameters.h:97</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8c_html_ac961ceb16c45f39ce0f6f1156a24dafc"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#ac961ceb16c45f39ce0f6f1156a24dafc">tx_pwm_init</a></div><div class="ttdeci">struct no_os_pwm_init_param tx_pwm_init</div><div class="ttdef"><b>Definition:</b> parameters.c:134</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8c_html_adcf9e02b402405efe0a2632ec65df705"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#adcf9e02b402405efe0a2632ec65df705">cs_pwm_extra_init_params</a></div><div class="ttdeci">struct stm32_pwm_init_param cs_pwm_extra_init_params</div><div class="ttdef"><b>Definition:</b> parameters.c:94</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8h_html_a9912b2a4108ecd9f98ad04eceef5f836"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#a9912b2a4108ecd9f98ad04eceef5f836">SPI_CS_PORT</a></div><div class="ttdeci">#define SPI_CS_PORT</div><div class="ttdef"><b>Definition:</b> parameters.h:70</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8c_html_a504ad845e1e649db2b3abef465031c9c"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a504ad845e1e649db2b3abef465031c9c">cs_pwm_init</a></div><div class="ttdeci">struct no_os_pwm_init_param cs_pwm_init</div><div class="ttdef"><b>Definition:</b> parameters.c:108</div></div>
<div class="ttc" id="astm32__dma_8c_html_a157c771aea6858c6e40eabbe1e036b5a"><div class="ttname"><a href="stm32__dma_8c.html#a157c771aea6858c6e40eabbe1e036b5a">stm32_dma_ops</a></div><div class="ttdeci">const struct no_os_dma_platform_ops stm32_dma_ops</div><div class="ttdoc">stm32 platform specific DMA platform ops structure</div><div class="ttdef"><b>Definition:</b> stm32_dma.c:330</div></div>
<div class="ttc" id="astm32__pwm_8h_html_ad5d964b4b357099e7ead7e7f2a58002ba451cf782a17fe7a82b02f4c292faa25c"><div class="ttname"><a href="stm32__pwm_8h.html#ad5d964b4b357099e7ead7e7f2a58002ba451cf782a17fe7a82b02f4c292faa25c">TIM_OC_PWM1</a></div><div class="ttdeci">@ TIM_OC_PWM1</div><div class="ttdef"><b>Definition:</b> stm32_pwm.h:57</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8c_html_a345601683fc1603ff534ff52f0f69308"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a345601683fc1603ff534ff52f0f69308">hdma_tim8_ch1</a></div><div class="ttdeci">DMA_HandleTypeDef hdma_tim8_ch1</div></div>
<div class="ttc" id="astm32__pwm_8c_html_a5f8f01659c17d075f513fe0639be977a"><div class="ttname"><a href="stm32__pwm_8c.html#a5f8f01659c17d075f513fe0639be977a">stm32_pwm_ops</a></div><div class="ttdeci">const struct no_os_pwm_platform_ops stm32_pwm_ops</div><div class="ttdoc">STM32 platform specific PWM platform ops structure.</div><div class="ttdef"><b>Definition:</b> stm32_pwm.c:709</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8c_html_a561a42d82d21f905611582e83de10c1c"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a561a42d82d21f905611582e83de10c1c">rxdma_channel</a></div><div class="ttdeci">struct stm32_dma_channel rxdma_channel</div><div class="ttdef"><b>Definition:</b> parameters.c:66</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8c_html_a117d16f5e47ab1da2ae9982aeffd5832"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a117d16f5e47ab1da2ae9982aeffd5832">txdma_channel</a></div><div class="ttdeci">struct stm32_dma_channel txdma_channel</div><div class="ttdef"><b>Definition:</b> parameters.c:57</div></div>
<div class="ttc" id="astm32__dma_8h_html_a341cee2f9219113860c1f0b451efbf0ba8dcb07e48ef2e92b2427b1877f076d1e"><div class="ttname"><a href="stm32__dma_8h.html#a341cee2f9219113860c1f0b451efbf0ba8dcb07e48ef2e92b2427b1877f076d1e">DMA_CIRCULAR_MODE</a></div><div class="ttdeci">@ DMA_CIRCULAR_MODE</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:57</div></div>
<div class="ttc" id="ano__os__pwm_8h_html_ac0c146571abbbf93a02ac8ab37607e9eab56ee21a3222bf855c9d4ecf1d0bbb01"><div class="ttname"><a href="no__os__pwm_8h.html#ac0c146571abbbf93a02ac8ab37607e9eab56ee21a3222bf855c9d4ecf1d0bbb01">NO_OS_PWM_POLARITY_HIGH</a></div><div class="ttdeci">@ NO_OS_PWM_POLARITY_HIGH</div><div class="ttdef"><b>Definition:</b> no_os_pwm.h:57</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8c_html_a9831206e1284490f396cdefe4e885734"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a9831206e1284490f396cdefe4e885734">tx_pwm_extra_init_params</a></div><div class="ttdeci">struct stm32_pwm_init_param tx_pwm_extra_init_params</div><div class="ttdef"><b>Definition:</b> parameters.c:119</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8c_html_ad70fe79aa3139fc9184d8ffb5dfba323"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#ad70fe79aa3139fc9184d8ffb5dfba323">hdma_spi1_rx</a></div><div class="ttdeci">DMA_HandleTypeDef hdma_spi1_rx</div></div>
<div class="ttc" id="astm32__dma_8h_html_ace849b4ee8a96c9ecae74e1cfe83b28ca64b7527af77b134294bf11ccbaec40c1"><div class="ttname"><a href="stm32__dma_8h.html#ace849b4ee8a96c9ecae74e1cfe83b28ca64b7527af77b134294bf11ccbaec40c1">DATA_ALIGN_BYTE</a></div><div class="ttdeci">@ DATA_ALIGN_BYTE</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:46</div></div>
<div class="ttc" id="astm32__pwm_8h_html_aca0e0cd82d98e8821f7919268da3f071a2c65466fb4a3c4eb897023a87485ee4f"><div class="ttname"><a href="stm32__pwm_8h.html#aca0e0cd82d98e8821f7919268da3f071a2c65466fb4a3c4eb897023a87485ee4f">PWM_TS_ITR0</a></div><div class="ttdeci">@ PWM_TS_ITR0</div><div class="ttdef"><b>Definition:</b> stm32_pwm.h:62</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8h_html_a0a2ff8172832e95d8ac60c0caf713ffb"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#a0a2ff8172832e95d8ac60c0caf713ffb">CS_PWM_DUTY_NS</a></div><div class="ttdeci">#define CS_PWM_DUTY_NS</div><div class="ttdef"><b>Definition:</b> parameters.h:103</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8h_html_a6c7f102d5679d6b70f0ca0c1c755b2db"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#a6c7f102d5679d6b70f0ca0c1c755b2db">TX_PWM_REPS</a></div><div class="ttdeci">#define TX_PWM_REPS</div><div class="ttdef"><b>Definition:</b> parameters.h:99</div></div>
<div class="ttc" id="astm32__dma_8h_html_a341cee2f9219113860c1f0b451efbf0bafed6418d0dcbf2d2409d5f6a66777804"><div class="ttname"><a href="stm32__dma_8h.html#a341cee2f9219113860c1f0b451efbf0bafed6418d0dcbf2d2409d5f6a66777804">DMA_NORMAL_MODE</a></div><div class="ttdeci">@ DMA_NORMAL_MODE</div><div class="ttdef"><b>Definition:</b> stm32_dma.h:56</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8h_html_a03ee5bd33d1db6b4df111c2f87434cf5"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#a03ee5bd33d1db6b4df111c2f87434cf5">CS_PWM_PERIOD_NS</a></div><div class="ttdeci">#define CS_PWM_PERIOD_NS</div><div class="ttdef"><b>Definition:</b> parameters.h:102</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8c_html_a5e46f5cf0db2824b4768eec80a76a9cf"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8c.html#a5e46f5cf0db2824b4768eec80a76a9cf">dma_init</a></div><div class="ttdeci">struct no_os_dma_init_param dma_init</div><div class="ttdef"><b>Definition:</b> parameters.c:51</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8h_html_a25a82fcf0cd24eb6d39977cb5864cec8"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#a25a82fcf0cd24eb6d39977cb5864cec8">huart5</a></div><div class="ttdeci">UART_HandleTypeDef huart5</div></div>
<div class="ttc" id="aad463x__fmcz_2src_2platform_2stm32_2parameters_8h_html_a69746cd75ad3be5f7f8079637319c3c0"><div class="ttname"><a href="ad463x__fmcz_2src_2platform_2stm32_2parameters_8h.html#a69746cd75ad3be5f7f8079637319c3c0">TX_PWM_DUTY_NS</a></div><div class="ttdeci">#define TX_PWM_DUTY_NS</div><div class="ttdef"><b>Definition:</b> parameters.h:98</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
