###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-07.ucsd.edu)
#  Generated on:      Thu Mar 23 01:02:14 2023
#  Design:            dualcore
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[5]                       (^) checked with  leading edge 
of 'clk2'
Beginpoint: normalizer_inst/psum_norm_2_reg_5_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.473
= Slack Time                   -1.673
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.143
     = Beginpoint Arrival Time       2.143
     +---------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                    |                  |        |       |  Time   |   Time   | 
     |------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/psum_norm_2_reg_5_ | CP ^             |        |       |   2.143 |    0.470 | 
     | normalizer_inst/psum_norm_2_reg_5_ | CP ^ -> Q ^      | DFXQD1 | 0.160 |   2.303 |    0.630 | 
     | FE_PSBC4394_psum_norm_2_5          | I ^ -> ZN v      | INVD3  | 0.032 |   2.334 |    0.661 | 
     | FE_PSBC4393_psum_norm_2_5          | I v -> ZN ^      | CKND3  | 0.118 |   2.452 |    0.779 | 
     |                                    | psum_norm_2[5] ^ |        | 0.021 |   2.473 |    0.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[0]                       (^) checked with  leading edge 
of 'clk2'
Beginpoint: normalizer_inst/psum_norm_2_reg_0_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.455
= Slack Time                   -1.655
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.142
     = Beginpoint Arrival Time       2.142
     +---------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                    |                  |        |       |  Time   |   Time   | 
     |------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/psum_norm_2_reg_0_ | CP ^             |        |       |   2.142 |    0.488 | 
     | normalizer_inst/psum_norm_2_reg_0_ | CP ^ -> Q ^      | DFXQD1 | 0.180 |   2.323 |    0.668 | 
     | FE_PSC5468_FE_OFN29_psum_norm_2_0  | I ^ -> Z ^       | CKBD4  | 0.115 |   2.438 |    0.783 | 
     |                                    | psum_norm_2[0] ^ |        | 0.017 |   2.455 |    0.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[1]                       (^) checked with  leading edge 
of 'clk2'
Beginpoint: normalizer_inst/psum_norm_2_reg_1_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.439
= Slack Time                   -1.639
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.143
     = Beginpoint Arrival Time       2.143
     +---------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                    |                  |        |       |  Time   |   Time   | 
     |------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/psum_norm_2_reg_1_ | CP ^             |        |       |   2.143 |    0.504 | 
     | normalizer_inst/psum_norm_2_reg_1_ | CP ^ -> Q ^      | DFXQD1 | 0.134 |   2.277 |    0.638 | 
     | FE_PSBC4392_psum_norm_2_1          | I ^ -> ZN v      | INVD1  | 0.026 |   2.303 |    0.664 | 
     | FE_PSBC4391_psum_norm_2_1          | I v -> ZN ^      | INVD2  | 0.050 |   2.353 |    0.715 | 
     | FE_PSC5470_psum_norm_2_1           | I ^ -> Z ^       | BUFFD8 | 0.072 |   2.425 |    0.786 | 
     |                                    | psum_norm_2[1] ^ |        | 0.013 |   2.439 |    0.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[2]                       (^) checked with  leading edge 
of 'clk2'
Beginpoint: normalizer_inst/psum_norm_2_reg_2_/Q (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.434
= Slack Time                   -1.634
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.142
     = Beginpoint Arrival Time       2.142
     +---------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                    |                  |        |       |  Time   |   Time   | 
     |------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/psum_norm_2_reg_2_ | CP ^             |        |       |   2.142 |    0.508 | 
     | normalizer_inst/psum_norm_2_reg_2_ | CP ^ -> Q ^      | DFXQD1 | 0.138 |   2.280 |    0.646 | 
     | FE_PSC5461_FE_OFN27_psum_norm_2_2  | I ^ -> Z ^       | BUFFD3 | 0.131 |   2.411 |    0.777 | 
     |                                    | psum_norm_2[2] ^ |        | 0.023 |   2.434 |    0.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   psum_norm_2[3]                       (v) checked with  leading edge 
of 'clk2'
Beginpoint: normalizer_inst/psum_norm_2_reg_3_/Q (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  2.429
= Slack Time                   -1.629
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  2.142
     = Beginpoint Arrival Time       2.142
     +---------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell  | Delay | Arrival | Required | 
     |                                    |                  |        |       |  Time   |   Time   | 
     |------------------------------------+------------------+--------+-------+---------+----------| 
     | normalizer_inst/psum_norm_2_reg_3_ | CP ^             |        |       |   2.142 |    0.513 | 
     | normalizer_inst/psum_norm_2_reg_3_ | CP ^ -> Q v      | DFXQD1 | 0.157 |   2.300 |    0.671 | 
     | FE_PSBC4396_psum_norm_2_3          | I v -> ZN ^      | CKND2  | 0.055 |   2.355 |    0.726 | 
     | FE_PSBC4395_psum_norm_2_3          | I ^ -> ZN v      | CKND6  | 0.058 |   2.413 |    0.784 | 
     |                                    | psum_norm_2[3] v |        | 0.016 |   2.429 |    0.800 | 
     +---------------------------------------------------------------------------------------------+ 

