digraph "CFG for '_Z14pw_gather_cu_zPdPKddiPKi' function" {
	label="CFG for '_Z14pw_gather_cu_zPdPKddiPKi' function";

	Node0x470c7f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %8 = bitcast i8 addrspace(4)* %7 to i32 addrspace(4)*\l  %9 = load i32, i32 addrspace(4)* %8, align 4, !tbaa !4\l  %10 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !13, !invariant.load\l... !14\l  %13 = zext i16 %12 to i32\l  %14 = udiv i32 %9, %13\l  %15 = mul i32 %14, %13\l  %16 = icmp ugt i32 %9, %15\l  %17 = zext i1 %16 to i32\l  %18 = add i32 %14, %17\l  %19 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %20 = mul i32 %18, %19\l  %21 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %22 = add i32 %20, %21\l  %23 = mul i32 %22, %13\l  %24 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %25 = add i32 %23, %24\l  %26 = icmp slt i32 %25, %3\l  br i1 %26, label %27, label %47\l|{<s0>T|<s1>F}}"];
	Node0x470c7f0:s0 -> Node0x470f040;
	Node0x470c7f0:s1 -> Node0x470f0d0;
	Node0x470f040 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%27:\l27:                                               \l  %28 = sext i32 %25 to i64\l  %29 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %28\l  %30 = load i32, i32 addrspace(1)* %29, align 4, !tbaa !16, !amdgpu.noclobber\l... !14\l  %31 = shl nsw i32 %30, 1\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds double, double addrspace(1)* %1, i64 %32\l  %34 = load double, double addrspace(1)* %33, align 8, !tbaa !20,\l... !amdgpu.noclobber !14\l  %35 = fmul contract double %34, %2\l  %36 = shl nsw i32 %25, 1\l  %37 = sext i32 %36 to i64\l  %38 = getelementptr inbounds double, double addrspace(1)* %0, i64 %37\l  store double %35, double addrspace(1)* %38, align 8, !tbaa !20\l  %39 = add nuw nsw i32 %31, 1\l  %40 = sext i32 %39 to i64\l  %41 = getelementptr inbounds double, double addrspace(1)* %1, i64 %40\l  %42 = load double, double addrspace(1)* %41, align 8, !tbaa !20\l  %43 = fmul contract double %42, %2\l  %44 = add nuw nsw i32 %36, 1\l  %45 = sext i32 %44 to i64\l  %46 = getelementptr inbounds double, double addrspace(1)* %0, i64 %45\l  store double %43, double addrspace(1)* %46, align 8, !tbaa !20\l  br label %47\l}"];
	Node0x470f040 -> Node0x470f0d0;
	Node0x470f0d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%47:\l47:                                               \l  ret void\l}"];
}
