// Seed: 3243018653
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    output id_3
);
  always @(+id_0 or posedge id_0) begin
    id_2 = (id_0 && (1) != id_0);
  end
  type_0 id_4 (.id_0(id_2));
endmodule
