5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (always3.1.11A.vcd) 2 -o (always3.1.11A.cdd) 2 -v (always3.1.11A.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 always3.1.11A.v 23 56 1
2 1 3d 27 7000b 3 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 value1 1 25 7000a 1 0 3 0 4 17 0 f 0 1 0 0
1 value2 2 25 70011 1 0 3 0 4 17 0 f 0 0 0 0
1 value3 3 25 70018 1 0 3 0 4 17 0 f 0 0 0 0
4 1 27 7 7 1 0 1
3 1 main.$u0 "main.$u0" 0 always3.1.11A.v 0 30 1
2 2 0 28 b000b 1 1008 0 0 32 48 5 0
2 3 2c 28 a000b 5 900a 2 0 32 18 0 ffffffff 0 0 0 0
2 4 0 29 130013 1 1008 0 0 32 48 1 0
2 5 1 29 a000f 0 1410 0 0 4 1 value1
2 6 37 29 a0013 2 a 4 5
4 3 28 10 11 6 0 3
4 6 29 10 0 0 0 3
3 1 main.$u1 "main.$u1" 0 always3.1.11A.v 0 54 1
