// Seed: 1976885332
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    input  uwire id_2
);
  tri1 id_4;
  assign id_1 = -1;
  assign id_1 = id_0;
  assign module_1.id_1 = 0;
  assign id_1 = id_4;
  assign id_1 = id_0;
  always @(posedge -1) @(posedge -1'b0 or posedge -1 or id_0) #(id_2 == -1 - -1 !== -1) id_1 = id_0;
  wire id_5;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output wand id_2,
    output wand id_3,
    input  tri0 id_4
);
  wire id_6 = -1, id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4
  );
  wire id_8;
  wire id_9, id_10;
  wire id_11, id_12;
endmodule
