--- verilog_synth
+++ uhdm_synth
@@ -1,7 +1,7 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* dynports =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:2.1-32.10" *)
+(* top =  1  *)
 module function_nested(x, y, z, out);
 (* src = "dut.sv:5.30-5.31" *)
 input [7:0] x;
@@ -146,13 +146,13 @@
 wire _128_;
 wire _129_;
 (* nosync = 32'd1 *)
-(* src = "dut.sv:13.27-13.28" *)
+(* src = "dut.sv:30.18-30.38" *)
 wire [7:0] \func_nested$func$dut.sv:30$2.x ;
 (* nosync = 32'd1 *)
-(* src = "dut.sv:13.30-13.31" *)
+(* src = "dut.sv:30.18-30.38" *)
 wire [7:0] \func_nested$func$dut.sv:30$2.y ;
 (* nosync = 32'd1 *)
-(* src = "dut.sv:13.33-13.34" *)
+(* src = "dut.sv:30.18-30.38" *)
 wire [7:0] \func_nested$func$dut.sv:30$2.z ;
 \$_ORNOT_  _130_ (
 .A(z[7]),
