// Seed: 1406887403
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    input  tri   id_5
    , id_8,
    output wire  id_6
);
  assign id_8 = id_3;
  assign id_8 = 1 > 1;
  tri0 id_9, id_10, id_11;
  wire id_12;
  assign id_9 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output wire id_2,
    input wire id_3,
    output tri id_4,
    input tri id_5,
    input uwire id_6
);
  wire id_8, id_9;
  module_0(
      id_3, id_1, id_1, id_0, id_5, id_3, id_2
  );
endmodule
