Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/SAIKAT/Desktop/Class_asgn/f_adder_struct/F_ADDER_TB_isim_beh.exe -prj C:/Users/SAIKAT/Desktop/Class_asgn/f_adder_struct/F_ADDER_TB_beh.prj work.F_ADDER_TB 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/SAIKAT/Desktop/Class_asgn/f_adder_struct/H_ADDER.vhd" into library work
Parsing VHDL file "C:/Users/SAIKAT/Desktop/Class_asgn/f_adder_struct/F_ADDER.vhd" into library work
Parsing VHDL file "C:/Users/SAIKAT/Desktop/Class_asgn/f_adder_struct/F_ADDER_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity H_ADDER [h_adder_default]
Compiling architecture f_adder_arch of entity F_ADDER [f_adder_default]
Compiling architecture behavior of entity f_adder_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/SAIKAT/Desktop/Class_asgn/f_adder_struct/F_ADDER_TB_isim_beh.exe
Fuse Memory Usage: 28964 KB
Fuse CPU Usage: 748 ms
