vendor_name = ModelSim
source_file = 1, /home/marcelo-note/projetos/vhdl/component/reg.vhd
source_file = 1, /home/marcelo-note/projetos/vhdl/component/half_adder.vhd
source_file = 1, /home/marcelo-note/projetos/vhdl/component/full_adder.vhd
source_file = 1, /home/marcelo-note/projetos/vhdl/component/counter.vhd
source_file = 1, /home/marcelo-note/projetos/vhdl/component/carry_ripple_4bit_adder.vhd
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/marcelo-note/projetos/vhdl/component/db/counter.cbx.xml
design_name = counter
instance = comp, \q[0]~output\, q[0]~output, counter, 1
instance = comp, \q[1]~output\, q[1]~output, counter, 1
instance = comp, \q[2]~output\, q[2]~output, counter, 1
instance = comp, \q[3]~output\, q[3]~output, counter, 1
instance = comp, \clk~input\, clk~input, counter, 1
instance = comp, \U2|q[0]~3\, U2|q[0]~3, counter, 1
instance = comp, \rst~input\, rst~input, counter, 1
instance = comp, \U2|q[0]\, U2|q[0], counter, 1
instance = comp, \U2|q[1]~0\, U2|q[1]~0, counter, 1
instance = comp, \U2|q[1]\, U2|q[1], counter, 1
instance = comp, \U2|q[2]~1\, U2|q[2]~1, counter, 1
instance = comp, \U2|q[2]\, U2|q[2], counter, 1
instance = comp, \U2|q[3]~2\, U2|q[3]~2, counter, 1
instance = comp, \U2|q[3]\, U2|q[3], counter, 1
