               if ts_max > self.pile_size - 1 or n == -1:
                    bitMux = 4
                elif ts_max_aux == 0:
                    value_pile = registers.R[reg_max].value
                    if n == 0: bitMux = 0
                    else: bitMux = 1
                else:
                    if n == 0: bitMux = 2
                    else: bitMux = 3
