<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nv04_graph.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nv04_graph.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2007 Stephane Marchesin</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span>
<span class="cm"> * DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;nouveau_drm.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_hw.h&quot;</span>
<span class="cp">#include &quot;nouveau_util.h&quot;</span>
<span class="cp">#include &quot;nouveau_ramht.h&quot;</span>

<span class="k">struct</span> <span class="n">nv04_graph_engine</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_exec_engine</span> <span class="n">base</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">uint32_t</span> <span class="n">nv04_graph_ctx_regs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x0040053c</span><span class="p">,</span>
	<span class="mh">0x00400544</span><span class="p">,</span>
	<span class="mh">0x00400540</span><span class="p">,</span>
	<span class="mh">0x00400548</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_CTX_SWITCH1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_CTX_SWITCH2</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_CTX_SWITCH3</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_CTX_SWITCH4</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_CTX_CACHE1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_CTX_CACHE2</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_CTX_CACHE3</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_CTX_CACHE4</span><span class="p">,</span>
	<span class="mh">0x00400184</span><span class="p">,</span>
	<span class="mh">0x004001a4</span><span class="p">,</span>
	<span class="mh">0x004001c4</span><span class="p">,</span>
	<span class="mh">0x004001e4</span><span class="p">,</span>
	<span class="mh">0x00400188</span><span class="p">,</span>
	<span class="mh">0x004001a8</span><span class="p">,</span>
	<span class="mh">0x004001c8</span><span class="p">,</span>
	<span class="mh">0x004001e8</span><span class="p">,</span>
	<span class="mh">0x0040018c</span><span class="p">,</span>
	<span class="mh">0x004001ac</span><span class="p">,</span>
	<span class="mh">0x004001cc</span><span class="p">,</span>
	<span class="mh">0x004001ec</span><span class="p">,</span>
	<span class="mh">0x00400190</span><span class="p">,</span>
	<span class="mh">0x004001b0</span><span class="p">,</span>
	<span class="mh">0x004001d0</span><span class="p">,</span>
	<span class="mh">0x004001f0</span><span class="p">,</span>
	<span class="mh">0x00400194</span><span class="p">,</span>
	<span class="mh">0x004001b4</span><span class="p">,</span>
	<span class="mh">0x004001d4</span><span class="p">,</span>
	<span class="mh">0x004001f4</span><span class="p">,</span>
	<span class="mh">0x00400198</span><span class="p">,</span>
	<span class="mh">0x004001b8</span><span class="p">,</span>
	<span class="mh">0x004001d8</span><span class="p">,</span>
	<span class="mh">0x004001f8</span><span class="p">,</span>
	<span class="mh">0x0040019c</span><span class="p">,</span>
	<span class="mh">0x004001bc</span><span class="p">,</span>
	<span class="mh">0x004001dc</span><span class="p">,</span>
	<span class="mh">0x004001fc</span><span class="p">,</span>
	<span class="mh">0x00400174</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_DMA_START_0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_DMA_START_1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_DMA_LENGTH</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_DMA_MISC</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_DMA_PITCH</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BOFFSET0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BBASE0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BLIMIT0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BOFFSET1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BBASE1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BLIMIT1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BOFFSET2</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BBASE2</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BLIMIT2</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BOFFSET3</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BBASE3</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BLIMIT3</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BOFFSET4</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BBASE4</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BLIMIT4</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BOFFSET5</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BBASE5</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BLIMIT5</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BPITCH0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BPITCH1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BPITCH2</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BPITCH3</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BPITCH4</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_SURFACE</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_STATE</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BSWIZZLE2</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BSWIZZLE5</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BPIXEL</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_NOTIFY</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLOR0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLOR1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x00</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x04</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x08</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x0c</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x10</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x14</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x18</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x1c</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x20</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x24</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x28</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x2c</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x30</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x34</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x38</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x3c</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x40</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x44</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x48</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x4c</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x50</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x54</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x58</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x5c</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x60</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x64</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x68</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x6c</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x70</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x74</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x78</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x7c</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x80</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x84</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x88</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x8c</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x90</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x94</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x98</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0x9c</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xa0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xa4</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xa8</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xac</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xb0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xb4</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xb8</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xbc</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xc0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xc4</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xc8</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xcc</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xd0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xd4</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xd8</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xdc</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xe0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xe4</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xe8</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xec</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xf0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xf4</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xf8</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATT_COLORRAM</span><span class="o">+</span><span class="mh">0xfc</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATTERN</span><span class="p">,</span>
	<span class="mh">0x0040080c</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PATTERN_SHAPE</span><span class="p">,</span>
	<span class="mh">0x00400600</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_ROP3</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_CHROMA</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BETA_AND</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BETA_PREMULT</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_CONTROL0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_CONTROL1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_CONTROL2</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_BLEND</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_STORED_FMT</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_SOURCE_COLOR</span><span class="p">,</span>
	<span class="mh">0x00400560</span><span class="p">,</span>
	<span class="mh">0x00400568</span><span class="p">,</span>
	<span class="mh">0x00400564</span><span class="p">,</span>
	<span class="mh">0x0040056c</span><span class="p">,</span>
	<span class="mh">0x00400400</span><span class="p">,</span>
	<span class="mh">0x00400480</span><span class="p">,</span>
	<span class="mh">0x00400404</span><span class="p">,</span>
	<span class="mh">0x00400484</span><span class="p">,</span>
	<span class="mh">0x00400408</span><span class="p">,</span>
	<span class="mh">0x00400488</span><span class="p">,</span>
	<span class="mh">0x0040040c</span><span class="p">,</span>
	<span class="mh">0x0040048c</span><span class="p">,</span>
	<span class="mh">0x00400410</span><span class="p">,</span>
	<span class="mh">0x00400490</span><span class="p">,</span>
	<span class="mh">0x00400414</span><span class="p">,</span>
	<span class="mh">0x00400494</span><span class="p">,</span>
	<span class="mh">0x00400418</span><span class="p">,</span>
	<span class="mh">0x00400498</span><span class="p">,</span>
	<span class="mh">0x0040041c</span><span class="p">,</span>
	<span class="mh">0x0040049c</span><span class="p">,</span>
	<span class="mh">0x00400420</span><span class="p">,</span>
	<span class="mh">0x004004a0</span><span class="p">,</span>
	<span class="mh">0x00400424</span><span class="p">,</span>
	<span class="mh">0x004004a4</span><span class="p">,</span>
	<span class="mh">0x00400428</span><span class="p">,</span>
	<span class="mh">0x004004a8</span><span class="p">,</span>
	<span class="mh">0x0040042c</span><span class="p">,</span>
	<span class="mh">0x004004ac</span><span class="p">,</span>
	<span class="mh">0x00400430</span><span class="p">,</span>
	<span class="mh">0x004004b0</span><span class="p">,</span>
	<span class="mh">0x00400434</span><span class="p">,</span>
	<span class="mh">0x004004b4</span><span class="p">,</span>
	<span class="mh">0x00400438</span><span class="p">,</span>
	<span class="mh">0x004004b8</span><span class="p">,</span>
	<span class="mh">0x0040043c</span><span class="p">,</span>
	<span class="mh">0x004004bc</span><span class="p">,</span>
	<span class="mh">0x00400440</span><span class="p">,</span>
	<span class="mh">0x004004c0</span><span class="p">,</span>
	<span class="mh">0x00400444</span><span class="p">,</span>
	<span class="mh">0x004004c4</span><span class="p">,</span>
	<span class="mh">0x00400448</span><span class="p">,</span>
	<span class="mh">0x004004c8</span><span class="p">,</span>
	<span class="mh">0x0040044c</span><span class="p">,</span>
	<span class="mh">0x004004cc</span><span class="p">,</span>
	<span class="mh">0x00400450</span><span class="p">,</span>
	<span class="mh">0x004004d0</span><span class="p">,</span>
	<span class="mh">0x00400454</span><span class="p">,</span>
	<span class="mh">0x004004d4</span><span class="p">,</span>
	<span class="mh">0x00400458</span><span class="p">,</span>
	<span class="mh">0x004004d8</span><span class="p">,</span>
	<span class="mh">0x0040045c</span><span class="p">,</span>
	<span class="mh">0x004004dc</span><span class="p">,</span>
	<span class="mh">0x00400460</span><span class="p">,</span>
	<span class="mh">0x004004e0</span><span class="p">,</span>
	<span class="mh">0x00400464</span><span class="p">,</span>
	<span class="mh">0x004004e4</span><span class="p">,</span>
	<span class="mh">0x00400468</span><span class="p">,</span>
	<span class="mh">0x004004e8</span><span class="p">,</span>
	<span class="mh">0x0040046c</span><span class="p">,</span>
	<span class="mh">0x004004ec</span><span class="p">,</span>
	<span class="mh">0x00400470</span><span class="p">,</span>
	<span class="mh">0x004004f0</span><span class="p">,</span>
	<span class="mh">0x00400474</span><span class="p">,</span>
	<span class="mh">0x004004f4</span><span class="p">,</span>
	<span class="mh">0x00400478</span><span class="p">,</span>
	<span class="mh">0x004004f8</span><span class="p">,</span>
	<span class="mh">0x0040047c</span><span class="p">,</span>
	<span class="mh">0x004004fc</span><span class="p">,</span>
	<span class="mh">0x00400534</span><span class="p">,</span>
	<span class="mh">0x00400538</span><span class="p">,</span>
	<span class="mh">0x00400514</span><span class="p">,</span>
	<span class="mh">0x00400518</span><span class="p">,</span>
	<span class="mh">0x0040051c</span><span class="p">,</span>
	<span class="mh">0x00400520</span><span class="p">,</span>
	<span class="mh">0x00400524</span><span class="p">,</span>
	<span class="mh">0x00400528</span><span class="p">,</span>
	<span class="mh">0x0040052c</span><span class="p">,</span>
	<span class="mh">0x00400530</span><span class="p">,</span>
	<span class="mh">0x00400d00</span><span class="p">,</span>
	<span class="mh">0x00400d40</span><span class="p">,</span>
	<span class="mh">0x00400d80</span><span class="p">,</span>
	<span class="mh">0x00400d04</span><span class="p">,</span>
	<span class="mh">0x00400d44</span><span class="p">,</span>
	<span class="mh">0x00400d84</span><span class="p">,</span>
	<span class="mh">0x00400d08</span><span class="p">,</span>
	<span class="mh">0x00400d48</span><span class="p">,</span>
	<span class="mh">0x00400d88</span><span class="p">,</span>
	<span class="mh">0x00400d0c</span><span class="p">,</span>
	<span class="mh">0x00400d4c</span><span class="p">,</span>
	<span class="mh">0x00400d8c</span><span class="p">,</span>
	<span class="mh">0x00400d10</span><span class="p">,</span>
	<span class="mh">0x00400d50</span><span class="p">,</span>
	<span class="mh">0x00400d90</span><span class="p">,</span>
	<span class="mh">0x00400d14</span><span class="p">,</span>
	<span class="mh">0x00400d54</span><span class="p">,</span>
	<span class="mh">0x00400d94</span><span class="p">,</span>
	<span class="mh">0x00400d18</span><span class="p">,</span>
	<span class="mh">0x00400d58</span><span class="p">,</span>
	<span class="mh">0x00400d98</span><span class="p">,</span>
	<span class="mh">0x00400d1c</span><span class="p">,</span>
	<span class="mh">0x00400d5c</span><span class="p">,</span>
	<span class="mh">0x00400d9c</span><span class="p">,</span>
	<span class="mh">0x00400d20</span><span class="p">,</span>
	<span class="mh">0x00400d60</span><span class="p">,</span>
	<span class="mh">0x00400da0</span><span class="p">,</span>
	<span class="mh">0x00400d24</span><span class="p">,</span>
	<span class="mh">0x00400d64</span><span class="p">,</span>
	<span class="mh">0x00400da4</span><span class="p">,</span>
	<span class="mh">0x00400d28</span><span class="p">,</span>
	<span class="mh">0x00400d68</span><span class="p">,</span>
	<span class="mh">0x00400da8</span><span class="p">,</span>
	<span class="mh">0x00400d2c</span><span class="p">,</span>
	<span class="mh">0x00400d6c</span><span class="p">,</span>
	<span class="mh">0x00400dac</span><span class="p">,</span>
	<span class="mh">0x00400d30</span><span class="p">,</span>
	<span class="mh">0x00400d70</span><span class="p">,</span>
	<span class="mh">0x00400db0</span><span class="p">,</span>
	<span class="mh">0x00400d34</span><span class="p">,</span>
	<span class="mh">0x00400d74</span><span class="p">,</span>
	<span class="mh">0x00400db4</span><span class="p">,</span>
	<span class="mh">0x00400d38</span><span class="p">,</span>
	<span class="mh">0x00400d78</span><span class="p">,</span>
	<span class="mh">0x00400db8</span><span class="p">,</span>
	<span class="mh">0x00400d3c</span><span class="p">,</span>
	<span class="mh">0x00400d7c</span><span class="p">,</span>
	<span class="mh">0x00400dbc</span><span class="p">,</span>
	<span class="mh">0x00400590</span><span class="p">,</span>
	<span class="mh">0x00400594</span><span class="p">,</span>
	<span class="mh">0x00400598</span><span class="p">,</span>
	<span class="mh">0x0040059c</span><span class="p">,</span>
	<span class="mh">0x004005a8</span><span class="p">,</span>
	<span class="mh">0x004005ac</span><span class="p">,</span>
	<span class="mh">0x004005b0</span><span class="p">,</span>
	<span class="mh">0x004005b4</span><span class="p">,</span>
	<span class="mh">0x004005c0</span><span class="p">,</span>
	<span class="mh">0x004005c4</span><span class="p">,</span>
	<span class="mh">0x004005c8</span><span class="p">,</span>
	<span class="mh">0x004005cc</span><span class="p">,</span>
	<span class="mh">0x004005d0</span><span class="p">,</span>
	<span class="mh">0x004005d4</span><span class="p">,</span>
	<span class="mh">0x004005d8</span><span class="p">,</span>
	<span class="mh">0x004005dc</span><span class="p">,</span>
	<span class="mh">0x004005e0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PASSTHRU_0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PASSTHRU_1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_PASSTHRU_2</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_DVD_COLORFMT</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_SCALED_FORMAT</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_MISC24_0</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_MISC24_1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_MISC24_2</span><span class="p">,</span>
	<span class="mh">0x00400500</span><span class="p">,</span>
	<span class="mh">0x00400504</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_VALID1</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_VALID2</span><span class="p">,</span>
	<span class="n">NV04_PGRAPH_DEBUG_3</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">graph_state</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">nv04</span><span class="p">[</span><span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nv04_graph_ctx_regs</span><span class="p">)];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span>
<span class="nf">nv04_graph_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">chid</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_CTX_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00010000</span><span class="p">)</span>
		<span class="n">chid</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_CTX_USER</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chid</span> <span class="o">&gt;</span> <span class="mi">15</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">chid</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="nf">ctx_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">graph_state</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nv04_graph_ctx_regs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">nv04_graph_ctx_regs</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="n">reg</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">nv04</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_load_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">graph_state</span> <span class="o">*</span><span class="n">pgraph_ctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nv04_graph_ctx_regs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">nv04_graph_ctx_regs</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">pgraph_ctx</span><span class="o">-&gt;</span><span class="n">nv04</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_CTX_CONTROL</span><span class="p">,</span> <span class="mh">0x10010100</span><span class="p">);</span>

	<span class="n">tmp</span>  <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_CTX_USER</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00ffffff</span><span class="p">;</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_CTX_USER</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FFINTFC_ST2</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FFINTFC_ST2</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x000fffff</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_unload_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">graph_state</span> <span class="o">*</span><span class="n">ctx</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">chan</span> <span class="o">=</span> <span class="n">nv04_graph_channel</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">NVOBJ_ENGINE_GR</span><span class="p">];</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nv04_graph_ctx_regs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ctx</span><span class="o">-&gt;</span><span class="n">nv04</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">nv04_graph_ctx_regs</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_CTX_CONTROL</span><span class="p">,</span> <span class="mh">0x10000000</span><span class="p">);</span>
	<span class="n">tmp</span>  <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_CTX_USER</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00ffffff</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mi">15</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">;</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_CTX_USER</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_context_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">graph_state</span> <span class="o">*</span><span class="n">pgraph_ctx</span><span class="p">;</span>
	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;nv04_graph_context_create %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>

	<span class="n">pgraph_ctx</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pgraph_ctx</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pgraph_ctx</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="o">*</span><span class="n">ctx_reg</span><span class="p">(</span><span class="n">pgraph_ctx</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_3</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0xfad4ff31</span><span class="p">;</span>

	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">]</span> <span class="o">=</span> <span class="n">pgraph_ctx</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv04_graph_context_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">graph_state</span> <span class="o">*</span><span class="n">pgraph_ctx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="cm">/* Unload the context if it&#39;s the currently active one */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nv04_graph_channel</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">==</span> <span class="n">chan</span><span class="p">)</span>
		<span class="n">nv04_graph_unload_context</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">context_switch_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Free the context resources */</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">pgraph_ctx</span><span class="p">);</span>
	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">engine</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv04_graph_object_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">,</span>
		      <span class="n">u32</span> <span class="n">handle</span><span class="p">,</span> <span class="n">u16</span> <span class="n">class</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">obj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="n">NVOBJ_FLAG_ZERO_FREE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">obj</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">obj</span><span class="o">-&gt;</span><span class="n">engine</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">obj</span><span class="o">-&gt;</span><span class="n">class</span>  <span class="o">=</span> <span class="n">class</span><span class="p">;</span>

<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00080000</span> <span class="o">|</span> <span class="n">class</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">class</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_ramht_insert</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">handle</span><span class="p">,</span> <span class="n">obj</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">obj</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="o">~</span><span class="n">NV_PMC_ENABLE_PGRAPH</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">,</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PMC_ENABLE</span><span class="p">)</span> <span class="o">|</span>
			 <span class="n">NV_PMC_ENABLE_PGRAPH</span><span class="p">);</span>

	<span class="cm">/* Enable PGRAPH interrupts */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR_EN</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_VALID1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_VALID2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/*nv_wr32(dev, NV04_PGRAPH_DEBUG_0, 0x000001FF);</span>
<span class="cm">	nv_wr32(dev, NV04_PGRAPH_DEBUG_0, 0x001FFFFF);*/</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_0</span><span class="p">,</span> <span class="mh">0x1231c000</span><span class="p">);</span>
	<span class="cm">/*1231C000 blob, 001 haiku*/</span>
	<span class="cm">/*V_WRITE(NV04_PGRAPH_DEBUG_1, 0xf2d91100);*/</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_1</span><span class="p">,</span> <span class="mh">0x72111100</span><span class="p">);</span>
	<span class="cm">/*0x72111100 blob , 01 haiku*/</span>
	<span class="cm">/*nv_wr32(dev, NV04_PGRAPH_DEBUG_2, 0x11d5f870);*/</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_2</span><span class="p">,</span> <span class="mh">0x11d5f071</span><span class="p">);</span>
	<span class="cm">/*haiku same*/</span>

	<span class="cm">/*nv_wr32(dev, NV04_PGRAPH_DEBUG_3, 0xfad4ff31);*/</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_DEBUG_3</span><span class="p">,</span> <span class="mh">0xf0d4ff31</span><span class="p">);</span>
	<span class="cm">/*haiku and blob 10d4*/</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_STATE</span>        <span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_CTX_CONTROL</span>  <span class="p">,</span> <span class="mh">0x10000100</span><span class="p">);</span>
	<span class="n">tmp</span>  <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_CTX_USER</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00ffffff</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="mi">15</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">;</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_CTX_USER</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* These don&#39;t belong here, they&#39;re part of a per-channel context */</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_PATTERN_SHAPE</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_BETA_AND</span>     <span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">,</span> <span class="n">bool</span> <span class="n">suspend</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_STATUS</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">suspend</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">nv04_graph_unload_context</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR_EN</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Software methods, why they are needed, and how they all work:</span>
<span class="cm"> *</span>
<span class="cm"> * NV04 and NV05 keep most of the state in PGRAPH context itself, but some</span>
<span class="cm"> * 2d engine settings are kept inside the grobjs themselves. The grobjs are</span>
<span class="cm"> * 3 words long on both. grobj format on NV04 is:</span>
<span class="cm"> *</span>
<span class="cm"> * word 0:</span>
<span class="cm"> *  - bits 0-7: class</span>
<span class="cm"> *  - bit 12: color key active</span>
<span class="cm"> *  - bit 13: clip rect active</span>
<span class="cm"> *  - bit 14: if set, destination surface is swizzled and taken from buffer 5</span>
<span class="cm"> *            [set by NV04_SWIZZLED_SURFACE], otherwise it&#39;s linear and taken</span>
<span class="cm"> *            from buffer 0 [set by NV04_CONTEXT_SURFACES_2D or</span>
<span class="cm"> *            NV03_CONTEXT_SURFACE_DST].</span>
<span class="cm"> *  - bits 15-17: 2d operation [aka patch config]</span>
<span class="cm"> *  - bit 24: patch valid [enables rendering using this object]</span>
<span class="cm"> *  - bit 25: surf3d valid [for tex_tri and multitex_tri only]</span>
<span class="cm"> * word 1:</span>
<span class="cm"> *  - bits 0-1: mono format</span>
<span class="cm"> *  - bits 8-13: color format</span>
<span class="cm"> *  - bits 16-31: DMA_NOTIFY instance</span>
<span class="cm"> * word 2:</span>
<span class="cm"> *  - bits 0-15: DMA_A instance</span>
<span class="cm"> *  - bits 16-31: DMA_B instance</span>
<span class="cm"> *</span>
<span class="cm"> * On NV05 it&#39;s:</span>
<span class="cm"> *</span>
<span class="cm"> * word 0:</span>
<span class="cm"> *  - bits 0-7: class</span>
<span class="cm"> *  - bit 12: color key active</span>
<span class="cm"> *  - bit 13: clip rect active</span>
<span class="cm"> *  - bit 14: if set, destination surface is swizzled and taken from buffer 5</span>
<span class="cm"> *            [set by NV04_SWIZZLED_SURFACE], otherwise it&#39;s linear and taken</span>
<span class="cm"> *            from buffer 0 [set by NV04_CONTEXT_SURFACES_2D or</span>
<span class="cm"> *            NV03_CONTEXT_SURFACE_DST].</span>
<span class="cm"> *  - bits 15-17: 2d operation [aka patch config]</span>
<span class="cm"> *  - bits 20-22: dither mode</span>
<span class="cm"> *  - bit 24: patch valid [enables rendering using this object]</span>
<span class="cm"> *  - bit 25: surface_dst/surface_color/surf2d/surf3d valid</span>
<span class="cm"> *  - bit 26: surface_src/surface_zeta valid</span>
<span class="cm"> *  - bit 27: pattern valid</span>
<span class="cm"> *  - bit 28: rop valid</span>
<span class="cm"> *  - bit 29: beta1 valid</span>
<span class="cm"> *  - bit 30: beta4 valid</span>
<span class="cm"> * word 1:</span>
<span class="cm"> *  - bits 0-1: mono format</span>
<span class="cm"> *  - bits 8-13: color format</span>
<span class="cm"> *  - bits 16-31: DMA_NOTIFY instance</span>
<span class="cm"> * word 2:</span>
<span class="cm"> *  - bits 0-15: DMA_A instance</span>
<span class="cm"> *  - bits 16-31: DMA_B instance</span>
<span class="cm"> *</span>
<span class="cm"> * NV05 will set/unset the relevant valid bits when you poke the relevant</span>
<span class="cm"> * object-binding methods with object of the proper type, or with the NULL</span>
<span class="cm"> * type. It&#39;ll only allow rendering using the grobj if all needed objects</span>
<span class="cm"> * are bound. The needed set of objects depends on selected operation: for</span>
<span class="cm"> * example rop object is needed by ROP_AND, but not by SRCCOPY_AND.</span>
<span class="cm"> *</span>
<span class="cm"> * NV04 doesn&#39;t have these methods implemented at all, and doesn&#39;t have the</span>
<span class="cm"> * relevant bits in grobj. Instead, it&#39;ll allow rendering whenever bit 24</span>
<span class="cm"> * is set. So we have to emulate them in software, internally keeping the</span>
<span class="cm"> * same bits as NV05 does. Since grobjs are aligned to 16 bytes on nv04,</span>
<span class="cm"> * but the last word isn&#39;t actually used for anything, we abuse it for this</span>
<span class="cm"> * purpose.</span>
<span class="cm"> *</span>
<span class="cm"> * Actually, NV05 can optionally check bit 24 too, but we disable this since</span>
<span class="cm"> * there&#39;s no use for it.</span>
<span class="cm"> *</span>
<span class="cm"> * For unknown reasons, NV04 implements surf3d binding in hardware as an</span>
<span class="cm"> * exception. Also for unknown reasons, NV04 doesn&#39;t implement the clipping</span>
<span class="cm"> * methods on the surf3d object, so we have to emulate them too.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv04_graph_set_ctx1</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">instance</span> <span class="o">=</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_CTX_SWITCH4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">subc</span> <span class="o">=</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_TRAPPED_ADDR</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">13</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span>  <span class="o">=</span> <span class="n">nv_ri32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">instance</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">value</span><span class="p">;</span>

	<span class="n">nv_wi32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">instance</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_CTX_SWITCH1</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_CTX_CACHE1</span> <span class="o">+</span> <span class="p">(</span><span class="n">subc</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">),</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">instance</span> <span class="o">=</span> <span class="p">(</span><span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_CTX_SWITCH4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">ctx1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">class</span><span class="p">,</span> <span class="n">op</span><span class="p">,</span> <span class="n">valid</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">ctx1</span> <span class="o">=</span> <span class="n">nv_ri32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">instance</span><span class="p">);</span>
	<span class="n">class</span> <span class="o">=</span> <span class="n">ctx1</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">op</span> <span class="o">=</span> <span class="p">(</span><span class="n">ctx1</span> <span class="o">&gt;&gt;</span> <span class="mi">15</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">;</span>
	<span class="n">tmp</span>  <span class="o">=</span> <span class="n">nv_ri32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">instance</span> <span class="o">+</span> <span class="mh">0xc</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">value</span><span class="p">;</span>
	<span class="n">nv_wi32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">instance</span> <span class="o">+</span> <span class="mh">0xc</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* check for valid surf2d/surf_dst/surf_color */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x02000000</span><span class="p">))</span>
		<span class="n">valid</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* check for valid surf_src/surf_zeta */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">class</span> <span class="o">==</span> <span class="mh">0x1f</span> <span class="o">||</span> <span class="n">class</span> <span class="o">==</span> <span class="mh">0x48</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x04000000</span><span class="p">))</span>
		<span class="n">valid</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">op</span><span class="p">)</span> <span class="p">{</span>
	<span class="cm">/* SRCCOPY_AND, SRCCOPY: no extra objects required */</span>
	<span class="k">case</span> <span class="mi">0</span>:
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="cm">/* ROP_AND: requires pattern and rop */</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x18000000</span><span class="p">))</span>
			<span class="n">valid</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="cm">/* BLEND_AND: requires beta1 */</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x20000000</span><span class="p">))</span>
			<span class="n">valid</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="cm">/* SRCCOPY_PREMULT, BLEND_PREMULT: beta4 required */</span>
	<span class="k">case</span> <span class="mi">4</span>:
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x40000000</span><span class="p">))</span>
			<span class="n">valid</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">nv04_graph_set_ctx1</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">,</span> <span class="n">valid</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_set_operation</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;</span> <span class="mi">5</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="cm">/* Old versions of the objects only accept first three operations. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">&gt;</span> <span class="mi">2</span> <span class="o">&amp;&amp;</span> <span class="n">class</span> <span class="o">&lt;</span> <span class="mh">0x40</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">nv04_graph_set_ctx1</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x00038000</span><span class="p">,</span> <span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">);</span>
	<span class="cm">/* changing operation changes set of objects needed for validation */</span>
	<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_surf3d_clip_h</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">min</span> <span class="o">=</span> <span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">,</span> <span class="n">max</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">w</span> <span class="o">=</span> <span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">min</span> <span class="o">&amp;</span> <span class="mh">0x8000</span><span class="p">)</span>
		<span class="cm">/* too large */</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">w</span> <span class="o">&amp;</span> <span class="mh">0x8000</span><span class="p">)</span>
		<span class="cm">/* yes, it accepts negative for some reason. */</span>
		<span class="n">w</span> <span class="o">|=</span> <span class="mh">0xffff0000</span><span class="p">;</span>
	<span class="n">max</span> <span class="o">=</span> <span class="n">min</span> <span class="o">+</span> <span class="n">w</span><span class="p">;</span>
	<span class="n">max</span> <span class="o">&amp;=</span> <span class="mh">0x3ffff</span><span class="p">;</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x40053c</span><span class="p">,</span> <span class="n">min</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400544</span><span class="p">,</span> <span class="n">max</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_surf3d_clip_v</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">min</span> <span class="o">=</span> <span class="n">data</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">,</span> <span class="n">max</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">w</span> <span class="o">=</span> <span class="n">data</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">min</span> <span class="o">&amp;</span> <span class="mh">0x8000</span><span class="p">)</span>
		<span class="cm">/* too large */</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">w</span> <span class="o">&amp;</span> <span class="mh">0x8000</span><span class="p">)</span>
		<span class="cm">/* yes, it accepts negative for some reason. */</span>
		<span class="n">w</span> <span class="o">|=</span> <span class="mh">0xffff0000</span><span class="p">;</span>
	<span class="n">max</span> <span class="o">=</span> <span class="n">min</span> <span class="o">+</span> <span class="n">w</span><span class="p">;</span>
	<span class="n">max</span> <span class="o">&amp;=</span> <span class="mh">0x3ffff</span><span class="p">;</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400540</span><span class="p">,</span> <span class="n">min</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400548</span><span class="p">,</span> <span class="n">max</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_bind_surf2d</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			    <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">nv_ri32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x30</span>:
		<span class="n">nv04_graph_set_ctx1</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x00004000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x42</span>:
		<span class="n">nv04_graph_set_ctx1</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x00004000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_bind_surf2d_swzsurf</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
				    <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">nv_ri32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x30</span>:
		<span class="n">nv04_graph_set_ctx1</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x00004000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x42</span>:
		<span class="n">nv04_graph_set_ctx1</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x00004000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x52</span>:
		<span class="n">nv04_graph_set_ctx1</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x00004000</span><span class="p">,</span> <span class="mh">0x00004000</span><span class="p">);</span>
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_bind_nv01_patt</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			       <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">nv_ri32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x30</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x08000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x18</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x08000000</span><span class="p">,</span> <span class="mh">0x08000000</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_bind_nv04_patt</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			       <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">nv_ri32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x30</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x08000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x44</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x08000000</span><span class="p">,</span> <span class="mh">0x08000000</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_bind_rop</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			 <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">nv_ri32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x30</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x10000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x43</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x10000000</span><span class="p">,</span> <span class="mh">0x10000000</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_bind_beta1</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			   <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">nv_ri32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x30</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x20000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x12</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x20000000</span><span class="p">,</span> <span class="mh">0x20000000</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_bind_beta4</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			   <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">nv_ri32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x30</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x72</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">,</span> <span class="mh">0x40000000</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_bind_surf_dst</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">nv_ri32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x30</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x58</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_bind_surf_src</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			      <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">nv_ri32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x30</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x04000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x59</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x04000000</span><span class="p">,</span> <span class="mh">0x04000000</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_bind_surf_color</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">nv_ri32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x30</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x5a</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">,</span> <span class="mh">0x02000000</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_bind_surf_zeta</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			       <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">nv_ri32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x30</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x04000000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x5b</span>:
		<span class="n">nv04_graph_set_ctx_val</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x04000000</span><span class="p">,</span> <span class="mh">0x04000000</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_bind_clip</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			  <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">nv_ri32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x30</span>:
		<span class="n">nv04_graph_set_ctx1</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x2000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x19</span>:
		<span class="n">nv04_graph_set_ctx1</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x2000</span><span class="p">,</span> <span class="mh">0x2000</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nv04_graph_mthd_bind_chroma</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			    <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">nv_ri32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">data</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x30</span>:
		<span class="n">nv04_graph_set_ctx1</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* Yes, for some reason even the old versions of objects</span>
<span class="cm">	 * accept 0x57 and not 0x17. Consistency be damned.</span>
<span class="cm">	 */</span>
	<span class="k">case</span> <span class="mh">0x57</span>:
		<span class="n">nv04_graph_set_ctx1</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">nouveau_bitfield</span> <span class="n">nv04_graph_intr</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">NV_PGRAPH_INTR_NOTIFY</span><span class="p">,</span> <span class="s">&quot;NOTIFY&quot;</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">nouveau_bitfield</span> <span class="n">nv04_graph_nstatus</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">NV04_PGRAPH_NSTATUS_STATE_IN_USE</span><span class="p">,</span>       <span class="s">&quot;STATE_IN_USE&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV04_PGRAPH_NSTATUS_INVALID_STATE</span><span class="p">,</span>      <span class="s">&quot;INVALID_STATE&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV04_PGRAPH_NSTATUS_BAD_ARGUMENT</span><span class="p">,</span>       <span class="s">&quot;BAD_ARGUMENT&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV04_PGRAPH_NSTATUS_PROTECTION_FAULT</span><span class="p">,</span>   <span class="s">&quot;PROTECTION_FAULT&quot;</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_bitfield</span> <span class="n">nv04_graph_nsource</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_NOTIFICATION</span><span class="p">,</span>       <span class="s">&quot;NOTIFICATION&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_DATA_ERROR</span><span class="p">,</span>         <span class="s">&quot;DATA_ERROR&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_PROTECTION_ERROR</span><span class="p">,</span>   <span class="s">&quot;PROTECTION_ERROR&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_RANGE_EXCEPTION</span><span class="p">,</span>    <span class="s">&quot;RANGE_EXCEPTION&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_LIMIT_COLOR</span><span class="p">,</span>        <span class="s">&quot;LIMIT_COLOR&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_LIMIT_ZETA</span><span class="p">,</span>         <span class="s">&quot;LIMIT_ZETA&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_ILLEGAL_MTHD</span><span class="p">,</span>       <span class="s">&quot;ILLEGAL_MTHD&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_DMA_R_PROTECTION</span><span class="p">,</span>   <span class="s">&quot;DMA_R_PROTECTION&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_DMA_W_PROTECTION</span><span class="p">,</span>   <span class="s">&quot;DMA_W_PROTECTION&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_FORMAT_EXCEPTION</span><span class="p">,</span>   <span class="s">&quot;FORMAT_EXCEPTION&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_PATCH_EXCEPTION</span><span class="p">,</span>    <span class="s">&quot;PATCH_EXCEPTION&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_STATE_INVALID</span><span class="p">,</span>      <span class="s">&quot;STATE_INVALID&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_DOUBLE_NOTIFY</span><span class="p">,</span>      <span class="s">&quot;DOUBLE_NOTIFY&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_NOTIFY_IN_USE</span><span class="p">,</span>      <span class="s">&quot;NOTIFY_IN_USE&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_METHOD_CNT</span><span class="p">,</span>         <span class="s">&quot;METHOD_CNT&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_BFR_NOTIFICATION</span><span class="p">,</span>   <span class="s">&quot;BFR_NOTIFICATION&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_DMA_VTX_PROTECTION</span><span class="p">,</span> <span class="s">&quot;DMA_VTX_PROTECTION&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_DMA_WIDTH_A</span><span class="p">,</span>        <span class="s">&quot;DMA_WIDTH_A&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">NV03_PGRAPH_NSOURCE_DMA_WIDTH_B</span><span class="p">,</span>        <span class="s">&quot;DMA_WIDTH_B&quot;</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv04_graph_context_switch</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">chid</span><span class="p">;</span>

	<span class="n">nouveau_wait_for_idle</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* If previous context is valid, we need to save it */</span>
	<span class="n">nv04_graph_unload_context</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* Load context for next channel */</span>
	<span class="n">chid</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PFIFO_CACHE1_PUSH1</span><span class="p">)</span> <span class="o">&amp;</span>
			    <span class="n">NV03_PFIFO_CACHE1_PUSH1_CHID_MASK</span><span class="p">;</span>
	<span class="n">chan</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">chid</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="p">)</span>
		<span class="n">nv04_graph_load_context</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv04_graph_isr</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">stat</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">stat</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">nsource</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_NSOURCE</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">nstatus</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_NSTATUS</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_TRAPPED_ADDR</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">chid</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x0f000000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">subc</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x0000e000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">13</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">mthd</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x00001ffc</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_TRAPPED_DATA</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">class</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x400180</span> <span class="o">+</span> <span class="n">subc</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">show</span> <span class="o">=</span> <span class="n">stat</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">NV_PGRAPH_INTR_NOTIFY</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">nsource</span> <span class="o">&amp;</span> <span class="n">NV03_PGRAPH_NSOURCE_ILLEGAL_MTHD</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nouveau_gpuobj_mthd_call2</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chid</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">))</span>
					<span class="n">show</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NV_PGRAPH_INTR_NOTIFY</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="n">NV_PGRAPH_INTR_CONTEXT_SWITCH</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR</span><span class="p">,</span> <span class="n">NV_PGRAPH_INTR_CONTEXT_SWITCH</span><span class="p">);</span>
			<span class="n">stat</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NV_PGRAPH_INTR_CONTEXT_SWITCH</span><span class="p">;</span>
			<span class="n">show</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NV_PGRAPH_INTR_CONTEXT_SWITCH</span><span class="p">;</span>
			<span class="n">nv04_graph_context_switch</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV03_PGRAPH_INTR</span><span class="p">,</span> <span class="n">stat</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NV04_PGRAPH_FIFO</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">show</span> <span class="o">&amp;&amp;</span> <span class="n">nouveau_ratelimit</span><span class="p">())</span> <span class="p">{</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH -&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv04_graph_intr</span><span class="p">,</span> <span class="n">show</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot; nsource:&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv04_graph_nsource</span><span class="p">,</span> <span class="n">nsource</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot; nstatus:&quot;</span><span class="p">);</span>
			<span class="n">nouveau_bitfield_print</span><span class="p">(</span><span class="n">nv04_graph_nstatus</span><span class="p">,</span> <span class="n">nstatus</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">NV_INFO</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;PGRAPH - ch %d/%d class 0x%04x &quot;</span>
				     <span class="s">&quot;mthd 0x%04x data 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">chid</span><span class="p">,</span> <span class="n">subc</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nv04_graph_destroy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv04_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">engine</span><span class="p">);</span>

	<span class="n">nouveau_irq_unregister</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>

	<span class="n">NVOBJ_ENGINE_DEL</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">pgraph</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv04_graph_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nv04_graph_engine</span> <span class="o">*</span><span class="n">pgraph</span><span class="p">;</span>

	<span class="n">pgraph</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pgraph</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pgraph</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">destroy</span> <span class="o">=</span> <span class="n">nv04_graph_destroy</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">nv04_graph_init</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">fini</span> <span class="o">=</span> <span class="n">nv04_graph_fini</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">context_new</span> <span class="o">=</span> <span class="n">nv04_graph_context_new</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">context_del</span> <span class="o">=</span> <span class="n">nv04_graph_context_del</span><span class="p">;</span>
	<span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">object_new</span> <span class="o">=</span> <span class="n">nv04_graph_object_new</span><span class="p">;</span>

	<span class="n">NVOBJ_ENGINE_ADD</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">GR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pgraph</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">nouveau_irq_register</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="n">nv04_graph_isr</span><span class="p">);</span>

	<span class="cm">/* dvd subpicture */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0038</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* m2mf */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0039</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* nv03 gdirect */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004b</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004b</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv01_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004b</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004b</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004b</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf_dst</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004b</span><span class="p">,</span> <span class="mh">0x02fc</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* nv04 gdirect */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004a</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004a</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv04_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004a</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004a</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004a</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta4</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004a</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf2d</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x004a</span><span class="p">,</span> <span class="mh">0x02fc</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* nv01 imageblit */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001f</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001f</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_chroma</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001f</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_clip</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001f</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv01_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001f</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001f</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001f</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf_dst</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001f</span><span class="p">,</span> <span class="mh">0x019c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf_src</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001f</span><span class="p">,</span> <span class="mh">0x02fc</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* nv04 imageblit */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005f</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005f</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_chroma</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005f</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_clip</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005f</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv04_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005f</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005f</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005f</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta4</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005f</span><span class="p">,</span> <span class="mh">0x019c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf2d</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005f</span><span class="p">,</span> <span class="mh">0x02fc</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* nv04 iifc */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0060</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0060</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_chroma</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0060</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_clip</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0060</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv04_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0060</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0060</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0060</span><span class="p">,</span> <span class="mh">0x019c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta4</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0060</span><span class="p">,</span> <span class="mh">0x01a0</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf2d_swzsurf</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0060</span><span class="p">,</span> <span class="mh">0x03e4</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* nv05 iifc */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0064</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* nv01 ifc */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0021</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0021</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_chroma</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0021</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_clip</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0021</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv01_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0021</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0021</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0021</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf_dst</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0021</span><span class="p">,</span> <span class="mh">0x02fc</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* nv04 ifc */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0061</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0061</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_chroma</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0061</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_clip</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0061</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv04_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0061</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0061</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0061</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta4</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0061</span><span class="p">,</span> <span class="mh">0x019c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf2d</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0061</span><span class="p">,</span> <span class="mh">0x02fc</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* nv05 ifc */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0065</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* nv03 sifc */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0036</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0036</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_chroma</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0036</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv01_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0036</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0036</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0036</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf_dst</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0036</span><span class="p">,</span> <span class="mh">0x02fc</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* nv04 sifc */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0076</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0076</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_chroma</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0076</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv04_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0076</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0076</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0076</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta4</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0076</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf2d</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0076</span><span class="p">,</span> <span class="mh">0x02fc</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* nv05 sifc */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0066</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* nv03 sifm */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0037</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0037</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv01_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0037</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0037</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0037</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf_dst</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0037</span><span class="p">,</span> <span class="mh">0x0304</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* nv04 sifm */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0077</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0077</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv04_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0077</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0077</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0077</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta4</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0077</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf2d_swzsurf</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0077</span><span class="p">,</span> <span class="mh">0x0304</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* null */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0030</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* surf2d */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0042</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* rop */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0043</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* beta1 */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0012</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* beta4 */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0072</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* cliprect */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0019</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* nv01 pattern */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0018</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* nv04 pattern */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0044</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* swzsurf */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0052</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* surf3d */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0053</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0053</span><span class="p">,</span> <span class="mh">0x02f8</span><span class="p">,</span> <span class="n">nv04_graph_mthd_surf3d_clip_h</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0053</span><span class="p">,</span> <span class="mh">0x02fc</span><span class="p">,</span> <span class="n">nv04_graph_mthd_surf3d_clip_v</span><span class="p">);</span>

	<span class="cm">/* nv03 tex_tri */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0048</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0048</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_clip</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0048</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf_color</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0048</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf_zeta</span><span class="p">);</span>

	<span class="cm">/* tex_tri */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0054</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* multitex_tri */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0055</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* nv01 chroma */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0017</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* nv04 chroma */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0057</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* surf_dst */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0058</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* surf_src */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0059</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* surf_color */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005a</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* surf_zeta */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005b</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>

	<span class="cm">/* nv01 line */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001c</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001c</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_clip</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001c</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv01_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001c</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001c</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001c</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf_dst</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001c</span><span class="p">,</span> <span class="mh">0x02fc</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* nv04 line */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005c</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005c</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_clip</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005c</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv04_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005c</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005c</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005c</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta4</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005c</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf2d</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005c</span><span class="p">,</span> <span class="mh">0x02fc</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* nv01 tri */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001d</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001d</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_clip</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001d</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv01_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001d</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001d</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001d</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf_dst</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001d</span><span class="p">,</span> <span class="mh">0x02fc</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* nv04 tri */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005d</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005d</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_clip</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005d</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv04_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005d</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005d</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005d</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta4</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005d</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf2d</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005d</span><span class="p">,</span> <span class="mh">0x02fc</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* nv01 rect */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001e</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001e</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_clip</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001e</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv01_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001e</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001e</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001e</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf_dst</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001e</span><span class="p">,</span> <span class="mh">0x02fc</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="cm">/* nv04 rect */</span>
	<span class="n">NVOBJ_CLASS</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005e</span><span class="p">,</span> <span class="n">GR</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005e</span><span class="p">,</span> <span class="mh">0x0184</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_clip</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005e</span><span class="p">,</span> <span class="mh">0x0188</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_nv04_patt</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005e</span><span class="p">,</span> <span class="mh">0x018c</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_rop</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005e</span><span class="p">,</span> <span class="mh">0x0190</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta1</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005e</span><span class="p">,</span> <span class="mh">0x0194</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_beta4</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005e</span><span class="p">,</span> <span class="mh">0x0198</span><span class="p">,</span> <span class="n">nv04_graph_mthd_bind_surf2d</span><span class="p">);</span>
	<span class="n">NVOBJ_MTHD</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x005e</span><span class="p">,</span> <span class="mh">0x02fc</span><span class="p">,</span> <span class="n">nv04_graph_mthd_set_operation</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
