Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Nov 30 02:08:27 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file /home/gsaied/Desktop/verilog_rtl/new_mac/design.rpt
| Design       : mac
| Device       : xc7vx690t
--------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                       Path #1                                                      |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                              0.000 |
| Path Delay                |                                                                                                              4.864 |
| Logic Delay               | 2.553(53%)                                                                                                         |
| Net Delay                 | 2.310(47%)                                                                                                         |
| Clock Skew                |                                                                                                              0.000 |
| Slack                     |                                                                                                                inf |
| Clock Relationship        | Safely Timed                                                                                                       |
| Logic Levels              |                                                                                                                 18 |
| Routes                    |                                                                                                                  0 |
| Logical Path              | IBUF LUT4 CARRY4 CARRY4 CARRY4 CARRY4 LUT4 LUT5 CARRY4 CARRY4 LUT3 LUT5 LUT6 CARRY4 CARRY4 LUT2 CARRY4 CARRY4 FDRE |
| Start Point Clock         | input port clock                                                                                                   |
| End Point Clock           |                                                                                                                    |
| DSP Block                 | None                                                                                                               |
| BRAM                      | None                                                                                                               |
| IO Crossings              |                                                                                                                  0 |
| Config Crossings          |                                                                                                                  0 |
| SLR Crossings             |                                                                                                                  0 |
| PBlocks                   |                                                                                                                  0 |
| High Fanout               |                                                                                                                 26 |
| Dont Touch                |                                                                                                                  0 |
| Mark Debug                |                                                                                                                  0 |
| Start Point Pin Primitive | pix[0]                                                                                                             |
| End Point Pin Primitive   | FDRE/D                                                                                                             |
| Start Point Pin           | pix[0]                                                                                                             |
| End Point Pin             | mul_out_reg[29]/D                                                                                                  |
+---------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (620, 1000)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+---+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  2 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |
+-----------------+-------------+----+---+----+----+----+----+----+----+----+----+----+
| (none)          | 0.000ns     | 64 | 4 |  2 |  2 |  2 |  6 |  4 |  2 |  2 |  4 |  4 |
+-----------------+-------------+----+---+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 96 paths


