Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec 31 18:14:28 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_VGA_CAMERA_control_sets_placed.rpt
| Design       : top_VGA_CAMERA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              47 |           16 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              85 |           41 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------------------------------------+------------------+------------------+----------------+--------------+
|        Clock Signal       |                     Enable Signal                     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+-------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG            | U_SCCB/i_next                                         | reset_IBUF       |                2 |              4 |         2.00 |
|  ov7670_pclk1_IBUF_BUFG   | U_OV7670_SetDataLeft/temp_next[4]                     | reset_IBUF       |                4 |              5 |         1.25 |
|  ov7670_pclk2_IBUF_BUFG   | U_OV7670_SetDataRight/temp_reg[7]_i_1__0_n_0          | reset_IBUF       |                5 |              5 |         1.00 |
|  ov7670_pclk1_IBUF_BUFG   | U_OV7670_SetDataLeft/temp_next[15]                    | reset_IBUF       |                7 |              7 |         1.00 |
|  ov7670_pclk2_IBUF_BUFG   | U_OV7670_SetDataRight/temp_reg[15]_i_1__0_n_0         | reset_IBUF       |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG            | U_SCCB/j_next                                         | reset_IBUF       |                2 |              7 |         3.50 |
|  ov7670_pclk1_IBUF_BUFG   | U_OV7670_SetDataLeft/v_counter_reg0                   | reset_IBUF       |                2 |              8 |         4.00 |
|  ov7670_pclk2_IBUF_BUFG   | U_OV7670_SetDataRight/v_counter_reg[7]_i_1__0_n_0     | reset_IBUF       |                2 |              8 |         4.00 |
|  U_clk_wiz_0/inst/vga_clk |                                                       | reset_IBUF       |                3 |             10 |         3.33 |
|  U_clk_wiz_0/inst/vga_clk | U_vga_controller/U_Pixel_Counter/v_counter[9]_i_1_n_0 | reset_IBUF       |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG            | U_SCCB/counter_next                                   | reset_IBUF       |                4 |             11 |         2.75 |
|  ov7670_pclk1_IBUF_BUFG   |                                                       | reset_IBUF       |                4 |             12 |         3.00 |
|  ov7670_pclk2_IBUF_BUFG   |                                                       | reset_IBUF       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG            |                                                       | reset_IBUF       |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG            | U_SCCB/FSM_onehot_state_reg[12]_i_1_n_0               | reset_IBUF       |                5 |             13 |         2.60 |
+---------------------------+-------------------------------------------------------+------------------+------------------+----------------+--------------+


