#[doc = "Register `HSTICR` writer"]
pub struct W(crate::W<HSTICR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<HSTICR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<HSTICR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<HSTICR_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `DCONNIC` writer - Device Connection Interrupt Clear"]
pub type DCONNIC_W<'a, const O: u8> = crate::BitWriter<'a, u32, HSTICR_SPEC, bool, O>;
#[doc = "Field `DDISCIC` writer - Device Disconnection Interrupt Clear"]
pub type DDISCIC_W<'a, const O: u8> = crate::BitWriter<'a, u32, HSTICR_SPEC, bool, O>;
#[doc = "Field `RSTIC` writer - USB Reset Sent Interrupt Clear"]
pub type RSTIC_W<'a, const O: u8> = crate::BitWriter<'a, u32, HSTICR_SPEC, bool, O>;
#[doc = "Field `RSMEDIC` writer - Downstream Resume Sent Interrupt Clear"]
pub type RSMEDIC_W<'a, const O: u8> = crate::BitWriter<'a, u32, HSTICR_SPEC, bool, O>;
#[doc = "Field `RXRSMIC` writer - Upstream Resume Received Interrupt Clear"]
pub type RXRSMIC_W<'a, const O: u8> = crate::BitWriter<'a, u32, HSTICR_SPEC, bool, O>;
#[doc = "Field `HSOFIC` writer - Host Start of Frame Interrupt Clear"]
pub type HSOFIC_W<'a, const O: u8> = crate::BitWriter<'a, u32, HSTICR_SPEC, bool, O>;
#[doc = "Field `HWUPIC` writer - Host Wake-Up Interrupt Clear"]
pub type HWUPIC_W<'a, const O: u8> = crate::BitWriter<'a, u32, HSTICR_SPEC, bool, O>;
impl W {
    #[doc = "Bit 0 - Device Connection Interrupt Clear"]
    #[inline(always)]
    pub fn dconnic(&mut self) -> DCONNIC_W<0> {
        DCONNIC_W::new(self)
    }
    #[doc = "Bit 1 - Device Disconnection Interrupt Clear"]
    #[inline(always)]
    pub fn ddiscic(&mut self) -> DDISCIC_W<1> {
        DDISCIC_W::new(self)
    }
    #[doc = "Bit 2 - USB Reset Sent Interrupt Clear"]
    #[inline(always)]
    pub fn rstic(&mut self) -> RSTIC_W<2> {
        RSTIC_W::new(self)
    }
    #[doc = "Bit 3 - Downstream Resume Sent Interrupt Clear"]
    #[inline(always)]
    pub fn rsmedic(&mut self) -> RSMEDIC_W<3> {
        RSMEDIC_W::new(self)
    }
    #[doc = "Bit 4 - Upstream Resume Received Interrupt Clear"]
    #[inline(always)]
    pub fn rxrsmic(&mut self) -> RXRSMIC_W<4> {
        RXRSMIC_W::new(self)
    }
    #[doc = "Bit 5 - Host Start of Frame Interrupt Clear"]
    #[inline(always)]
    pub fn hsofic(&mut self) -> HSOFIC_W<5> {
        HSOFIC_W::new(self)
    }
    #[doc = "Bit 6 - Host Wake-Up Interrupt Clear"]
    #[inline(always)]
    pub fn hwupic(&mut self) -> HWUPIC_W<6> {
        HWUPIC_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Host Global Interrupt Clear Register\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [hsticr](index.html) module"]
pub struct HSTICR_SPEC;
impl crate::RegisterSpec for HSTICR_SPEC {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [hsticr::W](W) writer structure"]
impl crate::Writable for HSTICR_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets HSTICR to value 0"]
impl crate::Resettable for HSTICR_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}
