
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035287                       # Number of seconds simulated
sim_ticks                                 35286838155                       # Number of ticks simulated
final_tick                               564851218092                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 285819                       # Simulator instruction rate (inst/s)
host_op_rate                                   360729                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2284077                       # Simulator tick rate (ticks/s)
host_mem_usage                               16940592                       # Number of bytes of host memory used
host_seconds                                 15449.06                       # Real time elapsed on the host
sim_insts                                  4415639489                       # Number of instructions simulated
sim_ops                                    5572917284                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       729088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1186688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       335616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       306304                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2564736                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1831808                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1831808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5696                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9271                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2622                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2393                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 20037                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14311                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14311                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20661755                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47156                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33629763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9511082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        61666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8680404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                72682511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39902                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47156                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50784                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        61666                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             199508                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51911934                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51911934                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51911934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20661755                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47156                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33629763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50784                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9511082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        61666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8680404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              124594445                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84620716                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31028537                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25458661                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017507                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12774490                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12079043                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3154464                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86941                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31994969                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170308086                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31028537                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15233507                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36592932                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10804697                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6367753                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15651088                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806600                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83711581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.500392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47118649     56.29%     56.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3660691      4.37%     60.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195093      3.82%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439003      4.11%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3001957      3.59%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1559024      1.86%     74.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1021165      1.22%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2714038      3.24%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18001961     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83711581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366678                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.012605                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33663713                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5943649                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34804309                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       550426                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8749475                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077458                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6473                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202002031                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51073                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8749475                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35336427                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2511522                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       715631                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33652587                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2745931                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195149696                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         9181                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1730932                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       745463                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           46                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271118470                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909881551                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909881551                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102859206                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33307                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17285                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7253410                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19238965                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10017777                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243458                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2882752                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183968101                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33294                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147774529                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281766                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61112084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186651300                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1250                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83711581                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765282                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.912788                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29559801     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17913860     21.40%     56.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11799790     14.10%     70.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7604458      9.08%     79.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7605799      9.09%     88.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4415137      5.27%     94.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3400233      4.06%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       752588      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       659915      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83711581                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1085762     70.12%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202774     13.09%     83.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259946     16.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121564029     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016011      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15716735     10.64%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8461732      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147774529                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.746316                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548521                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010479                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381090922                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245114541                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143625284                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149323050                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261337                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7026836                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          438                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1081                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2276104                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          575                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8749475                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1785698                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       163636                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184001395                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       307448                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19238965                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10017777                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17272                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        118600                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8037                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1081                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1229087                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1135359                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364446                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145188387                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14773983                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2586138                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22985636                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20583337                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8211653                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.715755                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143770840                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143625284                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93683877                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261781135                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.697283                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357871                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61582872                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2041569                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74962106                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.633117                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175253                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29662924     39.57%     39.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20452744     27.28%     66.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8373979     11.17%     78.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4295868      5.73%     83.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3678469      4.91%     88.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1800608      2.40%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1978863      2.64%     93.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005688      1.34%     95.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3712963      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74962106                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3712963                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255253935                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376767488                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 909135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846207                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846207                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181744                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181744                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655464047                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197007403                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189429093                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84620716                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30751415                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24992740                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2096923                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13049674                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12015646                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3245271                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89246                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30865625                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170541954                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30751415                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15260917                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37511739                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11258526                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6081313                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15116658                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       901104                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83573722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.521017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46061983     55.12%     55.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3288962      3.94%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2667225      3.19%     62.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6474344      7.75%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1766083      2.11%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2256792      2.70%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1626839      1.95%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          916920      1.10%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18514574     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83573722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363403                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.015369                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32287076                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5892993                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36077471                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       242295                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9073878                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5253578                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41458                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203914705                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        79660                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9073878                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34649546                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1295325                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1111265                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33901215                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3542485                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196733898                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        28286                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1467259                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1102569                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          942                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275401192                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    918486219                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    918486219                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168937800                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106463392                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40113                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22553                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9717169                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18329508                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9344922                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146661                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3088548                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186027077                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38658                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147805776                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       284476                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64195121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196154109                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5930                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83573722                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768568                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887215                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28814123     34.48%     34.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18036734     21.58%     56.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11843721     14.17%     70.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8753267     10.47%     80.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7535832      9.02%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3915639      4.69%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3333179      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       628614      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       712613      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83573722                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         865614     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            15      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176293     14.48%     85.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175458     14.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123155704     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2104031      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16364      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14672064      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7857613      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147805776                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.746685                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1217380                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008236                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380687130                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250261486                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144044652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149023156                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       553718                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7211236                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         3029                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          633                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2391518                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9073878                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         550756                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80621                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186065737                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       411078                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18329508                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9344922                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22294                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72091                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          633                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1254573                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178112                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2432685                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145458970                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13771878                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2346806                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21423506                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20523994                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7651628                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718952                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144140526                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144044652                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93870414                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265014678                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.702239                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354208                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98969762                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121544412                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64522161                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32728                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2101960                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74499844                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631472                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140978                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28736703     38.57%     38.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20746100     27.85%     66.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8442780     11.33%     77.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4748032      6.37%     84.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3880486      5.21%     89.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1577301      2.12%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1873779      2.52%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       939771      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3554892      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74499844                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98969762                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121544412                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18071676                       # Number of memory references committed
system.switch_cpus1.commit.loads             11118272                       # Number of loads committed
system.switch_cpus1.commit.membars              16364                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17463632                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109515892                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2474444                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3554892                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257011525                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381212751                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1046994                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98969762                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121544412                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98969762                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.855016                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.855016                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.169569                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.169569                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654376044                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199071720                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188147989                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32728                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84620716                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31395926                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25594190                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2095675                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13306842                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12278878                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3386566                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93059                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31408844                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172412192                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31395926                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15665444                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38308976                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11131504                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5149537                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15507713                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1018466                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83877356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45568380     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2535430      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4741140      5.65%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4720331      5.63%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2929506      3.49%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2334149      2.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1458025      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1368834      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18221561     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83877356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.371019                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.037470                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32752285                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5090691                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36798324                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       226309                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9009740                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5313416                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     206859879                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1372                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9009740                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35133265                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1002033                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       832306                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34598289                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3301717                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199443860                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1373628                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1009129                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280063576                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    930420478                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    930420478                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173320777                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106742799                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35514                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17066                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9189242                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18452410                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9414379                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       118964                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3220076                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188058000                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34132                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149848392                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       294324                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63531365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194310702                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     83877356                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786518                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897481                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28555928     34.04%     34.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18295884     21.81%     55.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12084442     14.41%     70.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7915980      9.44%     79.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8346641      9.95%     89.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4027232      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3186366      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       724300      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       740583      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83877356                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         933371     72.54%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        177037     13.76%     86.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176299     13.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125339150     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2013336      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17066      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14499825      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7979015      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149848392                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.770824                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1286707                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008587                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385155171                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251623835                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146421387                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151135099                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       468714                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7153478                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2002                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          338                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2256539                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9009740                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         521404                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90812                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188092135                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       377636                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18452410                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9414379                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17066                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71285                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          338                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1311997                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1162808                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2474805                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147867480                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13834669                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1980912                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21624867                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20967998                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7790198                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.747415                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146467524                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146421387                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93328742                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        267815339                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.730326                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348482                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100941783                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124289025                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63803548                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2121036                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74867616                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660117                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.150755                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28217296     37.69%     37.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21061252     28.13%     65.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8754242     11.69%     77.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4362791      5.83%     83.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4350586      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1758145      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1761918      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       944749      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3656637      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74867616                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100941783                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124289025                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18456772                       # Number of memory references committed
system.switch_cpus2.commit.loads             11298932                       # Number of loads committed
system.switch_cpus2.commit.membars              17066                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17939816                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111974858                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2563458                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3656637                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259303552                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385200624                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32578                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 743360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100941783                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124289025                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100941783                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.838312                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.838312                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.192873                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.192873                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       664244292                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203401517                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190030429                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34132                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                84620716                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31965413                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26080833                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2134149                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13559995                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12590473                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3308814                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93759                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     33131083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173661163                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31965413                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15899287                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37642053                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11131776                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4546000                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16130960                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       823975                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84299149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.547465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.341532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        46657096     55.35%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3093658      3.67%     59.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4607866      5.47%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3209246      3.81%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2241842      2.66%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2188264      2.60%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1333996      1.58%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2838078      3.37%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18129103     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84299149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.377749                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.052230                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        34065445                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4780600                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35949471                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       523907                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8979720                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5382979                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          321                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     208018336                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8979720                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        35973241                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         514417                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1508482                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34526577                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2796707                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201841363                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1166877                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       951323                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    283154416                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    939577226                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    939577226                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174329098                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       108825313                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36369                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17376                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8295116                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18505375                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9472354                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       112927                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3219672                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         188100324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34693                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150271717                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       298656                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     62680180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    191884252                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84299149                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.782601                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.915037                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29861011     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16814957     19.95%     55.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12472397     14.80%     70.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8148467      9.67%     79.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8124865      9.64%     89.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3940197      4.67%     94.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3490681      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       650558      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       796016      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84299149                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         819814     71.34%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        162423     14.13%     85.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       166922     14.53%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125710016     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1897078      1.26%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17318      0.01%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14773312      9.83%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7873993      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150271717                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.775827                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1149159                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007647                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    386290398                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    250815581                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146117633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151420876                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       470734                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7177629                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6332                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          385                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2268921                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8979720                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         273168                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        50066                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    188135019                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       651863                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18505375                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9472354                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17375                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         41978                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          385                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1301284                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1159985                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2461269                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147513220                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13803646                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2758497                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21491341                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20964043                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7687695                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.743228                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146180663                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146117633                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94682237                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        269021725                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.726736                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351950                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101359664                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124940219                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63195014                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34636                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2151242                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75319428                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.658805                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.176541                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28556999     37.91%     37.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21682980     28.79%     66.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8186673     10.87%     77.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4586852      6.09%     83.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3901479      5.18%     88.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1745027      2.32%     91.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1673469      2.22%     93.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1136120      1.51%     94.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3849829      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75319428                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101359664                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124940219                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18531179                       # Number of memory references committed
system.switch_cpus3.commit.loads             11327746                       # Number of loads committed
system.switch_cpus3.commit.membars              17318                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18127449                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112478433                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2584141                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3849829                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           259604832                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          385255945                       # The number of ROB writes
system.switch_cpus3.timesIdled                  18539                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 321567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101359664                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124940219                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101359664                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.834856                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.834856                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.197811                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.197811                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       662505908                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      203291936                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191166188                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34636                       # number of misc regfile writes
system.l2.replacements                          20037                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          2845558                       # Total number of references to valid blocks.
system.l2.sampled_refs                         151109                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.831162                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         30898.898605                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.997050                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3016.875619                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.996760                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4840.862286                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.997709                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1349.197016                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     16.008628                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1216.537105                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             61.458726                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          23852.458430                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          30201.568537                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     4                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          21261.990993                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst             81.076506                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          14231.076030                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.235740                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.023017                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.036933                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.010294                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.009281                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000469                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.181980                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.230420                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.162216                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000619                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.108574                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        89926                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        62674                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        36688                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        31053                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  220341                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            80901                       # number of Writeback hits
system.l2.Writeback_hits::total                 80901                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        89926                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        62674                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        36688                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        31053                       # number of demand (read+write) hits
system.l2.demand_hits::total                   220341                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        89926                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        62674                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        36688                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        31053                       # number of overall hits
system.l2.overall_hits::total                  220341                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5696                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9271                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2622                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2393                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 20037                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5696                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9271                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2622                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2393                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20037                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5696                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9271                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2622                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2393                       # number of overall misses
system.l2.overall_misses::total                 20037                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       505795                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    305225637                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       554896                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    483820470                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       610988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    147295495                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       806975                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    132422947                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1071243203                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       505795                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    305225637                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       554896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    483820470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       610988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    147295495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       806975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    132422947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1071243203                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       505795                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    305225637                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       554896                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    483820470                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       610988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    147295495                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       806975                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    132422947                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1071243203                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95622                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71945                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39310                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        33446                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              240378                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        80901                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             80901                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95622                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71945                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39310                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        33446                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               240378                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95622                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71945                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39310                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        33446                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              240378                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.059568                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.128862                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.066701                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.071548                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.083356                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.059568                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.128862                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.066701                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.071548                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083356                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.059568                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.128862                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.066701                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.071548                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083356                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45981.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53585.961552                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42684.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52186.438356                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        43642                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 56176.771548                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 47469.117647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 55337.629336                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53463.253132                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45981.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53585.961552                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42684.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52186.438356                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        43642                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 56176.771548                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 47469.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 55337.629336                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53463.253132                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45981.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53585.961552                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42684.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52186.438356                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        43642                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 56176.771548                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 47469.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 55337.629336                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53463.253132                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14311                       # number of writebacks
system.l2.writebacks::total                     14311                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5696                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9271                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2622                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2393                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            20037                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2393                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20037                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2393                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20037                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       442178                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    272153642                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       481441                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    430067042                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       528745                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    132176789                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       710008                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    118591648                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    955151493                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       442178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    272153642                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       481441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    430067042                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       528745                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    132176789                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       710008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    118591648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    955151493                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       442178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    272153642                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       481441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    430067042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       528745                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    132176789                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       710008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    118591648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    955151493                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.059568                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.128862                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.066701                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.071548                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.083356                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.059568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.128862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.066701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.071548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083356                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.059568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.128862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.066701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.071548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083356                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        40198                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47779.782654                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37033.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46388.420019                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37767.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50410.674676                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41765.176471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 49557.730046                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47669.386285                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        40198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47779.782654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37033.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46388.420019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37767.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50410.674676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 41765.176471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 49557.730046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47669.386285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        40198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47779.782654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37033.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46388.420019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37767.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50410.674676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 41765.176471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 49557.730046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47669.386285                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.997048                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015658738                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843300.794918                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.997048                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15651077                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15651077                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15651077                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15651077                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15651077                       # number of overall hits
system.cpu0.icache.overall_hits::total       15651077                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       557165                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       557165                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       557165                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       557165                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       557165                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       557165                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15651088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15651088                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15651088                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15651088                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15651088                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15651088                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50651.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50651.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50651.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50651.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50651.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50651.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       517465                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       517465                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       517465                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       517465                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       517465                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       517465                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47042.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47042.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47042.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47042.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47042.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47042.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95622                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191877459                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95878                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.266808                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490838                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509162                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11613538                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11613538                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709475                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709475                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16602                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16602                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19323013                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19323013                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19323013                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19323013                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       355257                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       355257                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           50                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       355307                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        355307                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       355307                       # number of overall misses
system.cpu0.dcache.overall_misses::total       355307                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9196966249                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9196966249                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1378135                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1378135                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9198344384                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9198344384                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9198344384                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9198344384                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11968795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11968795                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19678320                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19678320                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19678320                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19678320                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029682                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029682                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018056                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018056                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018056                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018056                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25888.205578                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25888.205578                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27562.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27562.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25888.441218                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25888.441218                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25888.441218                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25888.441218                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        33085                       # number of writebacks
system.cpu0.dcache.writebacks::total            33085                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       259635                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       259635                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       259685                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       259685                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       259685                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       259685                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95622                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95622                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95622                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95622                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95622                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1283348441                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1283348441                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1283348441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1283348441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1283348441                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1283348441                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007989                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007989                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004859                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004859                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004859                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004859                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13421.058344                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13421.058344                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13421.058344                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13421.058344                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13421.058344                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13421.058344                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996758                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020197396                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056849.588710                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996758                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15116641                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15116641                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15116641                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15116641                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15116641                       # number of overall hits
system.cpu1.icache.overall_hits::total       15116641                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       756623                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       756623                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       756623                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       756623                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       756623                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       756623                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15116658                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15116658                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15116658                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15116658                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15116658                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15116658                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44507.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44507.235294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44507.235294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44507.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44507.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44507.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       569791                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       569791                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       569791                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       569791                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       569791                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       569791                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43830.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43830.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43830.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43830.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43830.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43830.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71945                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181153934                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72201                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2509.022507                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.708289                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.291711                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901204                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098796                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10461392                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10461392                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6920676                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6920676                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21942                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21942                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16364                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16364                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17382068                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17382068                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17382068                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17382068                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       154480                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       154480                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       154480                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        154480                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       154480                       # number of overall misses
system.cpu1.dcache.overall_misses::total       154480                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4298985181                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4298985181                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4298985181                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4298985181                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4298985181                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4298985181                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10615872                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10615872                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6920676                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6920676                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17536548                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17536548                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17536548                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17536548                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014552                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014552                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008809                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008809                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008809                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008809                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27828.749230                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27828.749230                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27828.749230                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27828.749230                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27828.749230                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27828.749230                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26086                       # number of writebacks
system.cpu1.dcache.writebacks::total            26086                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82535                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82535                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82535                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82535                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82535                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82535                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71945                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71945                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71945                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71945                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71945                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71945                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1077111728                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1077111728                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1077111728                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1077111728                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1077111728                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1077111728                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14971.321537                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14971.321537                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14971.321537                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14971.321537                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14971.321537                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14971.321537                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997706                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018467570                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199713.974082                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997706                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15507696                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15507696                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15507696                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15507696                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15507696                       # number of overall hits
system.cpu2.icache.overall_hits::total       15507696                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       809721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       809721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       809721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       809721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       809721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       809721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15507713                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15507713                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15507713                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15507713                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15507713                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15507713                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 47630.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47630.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 47630.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47630.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 47630.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47630.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       655757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       655757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       655757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       655757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       655757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       655757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46839.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46839.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46839.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46839.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46839.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46839.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39310                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169812217                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39566                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4291.872239                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.827121                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.172879                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905575                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094425                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10554054                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10554054                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7124267                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7124267                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17066                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17066                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17066                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17066                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17678321                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17678321                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17678321                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17678321                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       103378                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       103378                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       103378                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        103378                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       103378                       # number of overall misses
system.cpu2.dcache.overall_misses::total       103378                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2921017819                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2921017819                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2921017819                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2921017819                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2921017819                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2921017819                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10657432                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10657432                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7124267                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7124267                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17066                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17066                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17781699                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17781699                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17781699                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17781699                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009700                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009700                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005814                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005814                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005814                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005814                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28255.700623                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28255.700623                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28255.700623                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28255.700623                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28255.700623                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28255.700623                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10728                       # number of writebacks
system.cpu2.dcache.writebacks::total            10728                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64068                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64068                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64068                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64068                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64068                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64068                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39310                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39310                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39310                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39310                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39310                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39310                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    450451954                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    450451954                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    450451954                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    450451954                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    450451954                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    450451954                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 11458.966014                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11458.966014                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 11458.966014                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11458.966014                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 11458.966014                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11458.966014                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.008624                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1022481506                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2208383.382289                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.008624                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025655                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740398                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16130941                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16130941                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16130941                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16130941                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16130941                       # number of overall hits
system.cpu3.icache.overall_hits::total       16130941                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       977809                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       977809                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       977809                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       977809                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       977809                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       977809                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16130960                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16130960                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16130960                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16130960                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16130960                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16130960                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 51463.631579                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51463.631579                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 51463.631579                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51463.631579                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 51463.631579                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51463.631579                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       852316                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       852316                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       852316                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       852316                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       852316                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       852316                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 50136.235294                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50136.235294                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 50136.235294                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50136.235294                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 50136.235294                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50136.235294                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 33446                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164850434                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 33702                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4891.413981                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.003749                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.996251                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902358                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097642                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10506271                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10506271                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7168798                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7168798                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17345                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17345                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17318                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17318                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17675069                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17675069                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17675069                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17675069                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        68935                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        68935                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        68935                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         68935                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        68935                       # number of overall misses
system.cpu3.dcache.overall_misses::total        68935                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1685055479                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1685055479                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1685055479                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1685055479                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1685055479                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1685055479                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10575206                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10575206                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7168798                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7168798                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17318                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17318                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17744004                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17744004                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17744004                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17744004                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006519                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006519                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003885                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003885                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003885                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003885                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 24444.120969                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 24444.120969                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 24444.120969                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 24444.120969                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 24444.120969                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 24444.120969                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11002                       # number of writebacks
system.cpu3.dcache.writebacks::total            11002                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35489                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35489                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35489                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35489                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35489                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35489                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        33446                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        33446                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        33446                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        33446                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        33446                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        33446                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    431501597                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    431501597                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    431501597                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    431501597                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    431501597                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    431501597                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 12901.441039                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12901.441039                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 12901.441039                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12901.441039                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 12901.441039                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12901.441039                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
