/* Copyright (c) 2011, Code Aurora Forum. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */


#include "s5k4e1.h"

struct s5k4e1_i2c_reg_conf s5k4e1_mipi_settings[] = {
	{0x30BD, 0x00},/* SEL_CCP[0] */
	{0x3084, 0x15},/* SYNC Mode */
	{0x30BE, 0x1A},/* M_PCLKDIV_AUTO[4], M_DIV_PCLK[3:0] */
	{0x30C1, 0x01},/* pack video enable [0] */
	{0x30EE, 0x12},/* DPHY enable [ 1] */
	{0x3111, 0x86},/* Embedded data off [5] */
#if 1
	{0x0105, 0x01}, 	/*Jacky Test  for corrupted frame */
	/* For MIPI T8 T9 */
	{0x30E3, 0x38}, 	/* outif_mld_ulpm_rxinit_limit[15:8] */
	{0x30E4, 0x40}, 	/* outif_mld_ulpm_rxinit_limit[7:0] */
	{0x3113, 0x70}, 	/* outif_enable_time[15:8] */
	{0x3114, 0x80}, 	/* outif_enable_time[7:0] */
	{0x3115, 0x7B}, 	/* streaming_enalbe_time[15:8] */
	{0x3116, 0xC0}, 	/* streaming_enalbe_time[7:0] */
#endif
};

/* PLL Configuration */
struct s5k4e1_i2c_reg_conf s5k4e1_pll_preview_settings[] = {
	{0x0305, 0x04},
	{0x0306, 0x00},
	{0x0307, 0x66},
	{0x30B5, 0x01},
	{0x30E2, 0x02},/* num lanes[1:0] = 2 */
	{0x30F1, 0xA0},
	{0x30E8, 0x07},/* default =0f continuous ; 07= non-continuous */
};

struct s5k4e1_i2c_reg_conf s5k4e1_pll_snap_settings[] = {
	{0x0305, 0x04},
	{0x0306, 0x00},
	{0x0307, 0x66},
	{0x30B5, 0x01},
	{0x30E2, 0x02},/* num lanes[1:0] = 2 */
	{0x30F1, 0xA0},
	{0x30E8, 0x07},/* default =0f continuous ; 07= non-continuous */
};

struct s5k4e1_i2c_reg_conf s5k4e1_prev_settings[] = {
#if 1
/* output size (2608 x 1960) */
{0x30A9, 0x03},/* Horizontal Binning On */
{0x300E, 0xE8},/* Vertical Binning On */
{0x0387, 0x01},/* y_odd_inc 03(10b AVG) */
{0x0344, 0x00},/* x_addr_start 0 */
{0x0345, 0x00},
{0x0348, 0x0A},/* x_addr_end 2607 */
{0x0349, 0x2F},
{0x0346, 0x00},/* y_addr_start 0 */
{0x0347, 0x00},
{0x034A, 0x07},/* y_addr_end 1959 */
{0x034B, 0xA7},
{0x0380, 0x00},/* x_even_inc 1 */
{0x0381, 0x01},
{0x0382, 0x00},/* x_odd_inc 1 */
{0x0383, 0x01},
{0x0384, 0x00},/* y_even_inc 1 */
{0x0385, 0x01},
{0x0386, 0x00},/* y_odd_inc 1 */
{0x0387, 0x01},
{0x034C, 0x0A},/* x_output_size 2608 */
{0x034D, 0x30},
{0x034E, 0x07},/* y_output_size 1960 */
{0x034F, 0xA8},
{0x30BF, 0xAB},/* outif_enable[7], data_type[5:0](2Bh = bayer 10bit} */
{0x30C0, 0x80},/* video_offset[7:4] 3260%12 */
{0x30C8, 0x0C},/* video_data_length 3260 = 2608 * 1.25 */
{0x30C9, 0xBC},
/* Timing Configuration */
{0x0202, 0x00},/* HTC_START Qingyuan_li 20120214  */
{0x0203, 0x08},/* set first preview frame dark to workround camera blink when open camera */
{0x0204, 0x00},
{0x0205, 0x20},/* HTC_END */
{0x0340, 0x07},/* Frame Length */
{0x0341, 0xEF},
{0x0342, 0x0A},/* 2800	Line Length */
{0x0343, 0xF0},
#else
	/* output size (1304 x 980) */
	{0x30A9, 0x02},/* Horizontal Binning On */
	{0x300E, 0xEB},/* Vertical Binning On */
	{0x0387, 0x03},/* y_odd_inc 03(10b AVG) */
	{0x0344, 0x00},/* x_addr_start 0 */
	{0x0345, 0x00},
	{0x0348, 0x0A},/* x_addr_end 2607 */
	{0x0349, 0x2F},
	{0x0346, 0x00},/* y_addr_start 0 */
	{0x0347, 0x00},
	{0x034A, 0x07},/* y_addr_end 1959 */
	{0x034B, 0xA7},
	{0x0380, 0x00},/* x_even_inc 1 */
	{0x0381, 0x01},
	{0x0382, 0x00},/* x_odd_inc 1 */
	{0x0383, 0x01},
	{0x0384, 0x00},/* y_even_inc 1 */
	{0x0385, 0x01},
	{0x0386, 0x00},/* y_odd_inc 3 */
	{0x0387, 0x03},
	{0x034C, 0x05},/* x_output_size 1304 */
	{0x034D, 0x18},
	{0x034E, 0x03},/* y_output_size 980 */
	{0x034F, 0xd4},
	{0x30BF, 0xAB},/* outif_enable[7], data_type[5:0](2Bh = bayer 10bit} */
	{0x30C0, 0xA0},/* video_offset[7:4] 3260%12 */
	{0x30C8, 0x06},/* video_data_length 1600 = 1304 * 1.25 */
	{0x30C9, 0x5E},
	/* Timing Configuration */
	{0x0202, 0x03},
	{0x0203, 0x14},
	{0x0204, 0x00},
	{0x0205, 0x80},
	{0x0340, 0x03},/* Frame Length */
	{0x0341, 0xE0},
	{0x0342, 0x0A},/* 2738  Line Length */
	{0x0343, 0xB2},
#endif
};

struct s5k4e1_i2c_reg_conf s5k4e1_snap_settings[] = {
#if 1
	/* output size (2608 x 1960) */
	{0x30A9, 0x03},/* Horizontal Binning On */
	{0x300E, 0xE8},/* Vertical Binning On */
	{0x0387, 0x01},/* y_odd_inc 03(10b AVG) */
	{0x0344, 0x00},/* x_addr_start 0 */
	{0x0345, 0x00},
	{0x0348, 0x0A},/* x_addr_end 2607 */
	{0x0349, 0x2F},
	{0x0346, 0x00},/* y_addr_start 0 */
	{0x0347, 0x00},
	{0x034A, 0x07},/* y_addr_end 1959 */
	{0x034B, 0xA7},
	{0x0380, 0x00},/* x_even_inc 1 */
	{0x0381, 0x01},
	{0x0382, 0x00},/* x_odd_inc 1 */
	{0x0383, 0x01},
	{0x0384, 0x00},/* y_even_inc 1 */
	{0x0385, 0x01},
	{0x0386, 0x00},/* y_odd_inc 1 */
	{0x0387, 0x01},
	{0x034C, 0x0A},/* x_output_size 2608 */
	{0x034D, 0x30},
	{0x034E, 0x07},/* y_output_size 1960 */
	{0x034F, 0xA8},
	{0x30BF, 0xAB},/* outif_enable[7], data_type[5:0](2Bh = bayer 10bit} */
	{0x30C0, 0x80},/* video_offset[7:4] 3260%12 */
	{0x30C8, 0x0C},/* video_data_length 3260 = 2608 * 1.25 */
	{0x30C9, 0xBC},
	/* Timing Configuration */
	{0x0202, 0x04},
	{0x0203, 0x12},
	{0x0204, 0x00},
	{0x0205, 0x80},
	{0x0340, 0x07},/* Frame Length */
	{0x0341, 0xEF},
	{0x0342, 0x0A},/* 2800	Line Length */
	{0x0343, 0xF0},
#else
	/*Output Size (2608x1960)*/
	{0x30A9, 0x03},/* Horizontal Binning Off */
	{0x300E, 0xE8},/* Vertical Binning Off */
	{0x0387, 0x01},/* y_odd_inc */
	{0x034C, 0x0A},/* x_output size */
	{0x034D, 0x30},
	{0x034E, 0x07},/* y_output size */
	{0x034F, 0xA8},
	{0x30BF, 0xAB},/* outif_enable[7], data_type[5:0](2Bh = bayer 10bit} */
	{0x30C0, 0x80},/* video_offset[7:4] 3260%12 */
	{0x30C8, 0x0C},/* video_data_length 3260 = 2608 * 1.25 */
	{0x30C9, 0xBC},
	/*Timing configuration*/
	{0x0202, 0x06},
	{0x0203, 0x28},
	{0x0204, 0x00},
	{0x0205, 0x80},
	{0x0340, 0x07},/* Frame Length */
	{0x0341, 0xB4},
	{0x0342, 0x0A},/* 2738 Line Length */
	{0x0343, 0xB2},
#endif
};

struct s5k4e1_i2c_reg_conf s5k4e1_recommend_settings[] = {
/* CDS timing setting */
{0x3000, 0x05},
{0x3001, 0x03},
{0x3002, 0x08},
{0x3003, 0x09},
{0x3004, 0x2E},
{0x3005, 0x06},
{0x3006, 0x34},
{0x3007, 0x00},
{0x3008, 0x3C},
{0x3009, 0x3C},
{0x300A, 0x28},
{0x300B, 0x04},
{0x300C, 0x0A},
{0x300D, 0x02},
{0x300F, 0x82},
/* CDS option setting */
{0x3010, 0x00},
{0x3011, 0x4C},
{0x3012, 0x30},
{0x3013, 0xC0},
{0x3014, 0x00},
{0x3015, 0x00},
{0x3016, 0x2C},
{0x3017, 0x94},
{0x3018, 0x78},
{0x301B, 0x77}, /* 20120120 change from 83 to 75 */
{0x301C, 0x04},
{0x301D, 0xD4},
{0x3021, 0x02},
{0x3022, 0x24},
{0x3024, 0x40},
{0x3027, 0x08},
{0x3029, 0xC6},

/* Add for MIPI */
{0x30BC, 0x98},
{0x302B, 0x01},

/* Pixel option setting */
{0x30D8, 0x3F},
/* ADLC setting */
{0x3070, 0x5F},
{0x3071, 0x00},
{0x3080, 0x04},
{0x3081, 0x38},
};

/* output size (1304 x 980) */
struct s5k4e1_i2c_reg_conf s5k4e1_recommend_record_settings[] = {
    /* CDS timing setting */
    {0x3000, 0x05},
    {0x3001, 0x03},
    {0x3002, 0x48},
    {0x3003, 0x4A},
    {0x3004, 0x50},
    {0x3005, 0x0E},
    {0x3006, 0x5E},
    {0x3007, 0x00},
    {0x3008, 0x78},
    {0x3009, 0x78},
    {0x300A, 0x50},
    {0x300B, 0x08},
    {0x300C, 0x14},
    {0x300D, 0x00},
    {0x300F, 0x40},
    /* CDS option setting */
    {0x3010, 0x00},
    {0x3011, 0x3A},
    {0x3012, 0x30},
    {0x3013, 0xA0},
    {0x3014, 0x00},
    {0x3015, 0x00},
	{0x3016, 0x22},
    {0x3018, 0x70},
    {0x301C, 0x06},
    {0x301D, 0xD4},
    {0x3021, 0x02},
    {0x3022, 0x24},
    {0x3024, 0x40},
    {0x3027, 0x08},
    {0x3029, 0xC4},

    /* Add for MIPI */
    {0x30BC, 0xA8},
    {0x302B, 0x01},

    /* Pixel option setting */
    {0x30D8, 0x3F},
    /* ADLC setting */
    {0x3070, 0x5F},
    {0x3071, 0x00},
    {0x3080, 0x04},
    {0x3081, 0x38},

    {0x302E, 0x0B},
};

/* output size (1304 x 980) */
struct s5k4e1_i2c_reg_conf s5k4e1_record_settings[] = {
/* Integration setting ...*/
{0x0202, 0x01},
{0x0203, 0xFD},
{0x0204, 0x00},
{0x0205, 0x80},

{0x0340, 0x04}, /* Frame Length */
{0x0341, 0xC1},
{0x0342, 0x0D}, /* 3352  Line Length */
{0x0343, 0x18},

/* PLL setting */
{0x0305, 0x04},
{0x0306, 0x00},
{0x0307, 0x66},
{0x30B5, 0x01},
{0x30E2, 0x02}, /* num lanes[1:0] = 2 */
{0x30F1, 0xA0},

{0x30E8, 0x07},	/*default =0f continuous ; 07= non-continuous*/

/* MIPI Size Setting*/
/* 1304 x 980 */
{0x30A9, 0x02}, /* Horizontal Binning On */
{0x300E, 0xEB}, /* Vertical Binning On */
{0x0387, 0x03}, /* y_odd_inc 03(10b AVG)*/
{0x0344, 0x00}, /* x_addr_start 0 */
{0x0345, 0x00},
{0x0348, 0x0A}, /* x_addr_end 2607 */
{0x0349, 0x2F},
{0x0346, 0x00}, /* y_addr_start 0 */
{0x0347, 0x00},
{0x034A, 0x07}, /* y_addr_end 1959 */
{0x034B, 0xA7},
{0x0380, 0x00}, /* x_even_inc 1 */
{0x0381, 0x01},
{0x0382, 0x00}, /* x_odd_inc 1 */
{0x0383, 0x01},
{0x0384, 0x00}, /* y_even_inc 1 */
{0x0385, 0x01},
{0x0386, 0x00}, /* y_odd_inc 3 */
{0x0387, 0x03},
{0x034C, 0x05}, /* x_output_size 1304 */
{0x034D, 0x18},
{0x034E, 0x03}, /* y_output_size 980 */
{0x034F, 0xd4},
{0x30BF, 0xAB}, /* outif_enable[7], data_type[5:0](2Bh = bayer 10bit)*/
{0x30C0, 0xA0}, /* video_offset[7:4] 3260%12 */
{0x30C8, 0x06}, /* video_data_length 1600 = 1304 * 1.25 */
{0x30C9, 0x5E},
{0x301B, 0x83}, /* full size =77 , binning size = 83*/
{0x3017, 0x84},
};
struct s5k4e1_reg s5k4e1_regs = {
	.reg_mipi = &s5k4e1_mipi_settings[0],
	.reg_mipi_size = ARRAY_SIZE(s5k4e1_mipi_settings),
	.rec_settings = &s5k4e1_recommend_settings[0],
	.rec_size = ARRAY_SIZE(s5k4e1_recommend_settings),
	.rec_record_settings = &s5k4e1_recommend_record_settings[0],
	.rec_record_settings_size = ARRAY_SIZE(s5k4e1_recommend_record_settings),
	.reg_pll_p = &s5k4e1_pll_preview_settings[0],
	.reg_pll_p_size = ARRAY_SIZE(s5k4e1_pll_preview_settings),
	.reg_pll_s = &s5k4e1_pll_snap_settings[0],
	.reg_pll_s_size = ARRAY_SIZE(s5k4e1_pll_snap_settings),
	.reg_prev = &s5k4e1_prev_settings[0],
	.reg_prev_size = ARRAY_SIZE(s5k4e1_prev_settings),
	.reg_record = &s5k4e1_record_settings[0],
	.reg_record_size = ARRAY_SIZE(s5k4e1_record_settings),
	.reg_snap = &s5k4e1_snap_settings[0],
	.reg_snap_size = ARRAY_SIZE(s5k4e1_snap_settings),
};
