"md5_v1_[1:1]"

# INPUT: 2 [4 frag, 1 frag]
# OUTPUT: 1 [1 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD) [O:1:1]
2 -> 5
101 (*) [I:2:1] -> 1001


"md5_v1_[1:2]"

# INPUT: 2 [4 frag, 2 frag]
# OUTPUT: 1 [2 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD) [O:1:1]
2 -> 5
101 (*) [I:2:1] -> 1001

4 -> 2001 (ADD)
5 -> 2002 (AND)
2 -> 2002
5 -> 2003 (NOT)
2003 -> 2004 (AND)
3 -> 2004
2002 -> 2005 (OR)
2004 -> 2005
2005 -> 2001
2001 -> 2006 (ROR)
2006 -> 6 (ADD) [O:1:2]
5 -> 6
102 (*) [I:2:2] -> 2001


"md5_v1_[1:3]"

# INPUT: 2 [4 frag, 3 frag]
# OUTPUT: 1 [3 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD) [O:1:1]
2 -> 5
101 (*) [I:2:1] -> 1001

4 -> 2001 (ADD)
5 -> 2002 (AND)
2 -> 2002
5 -> 2003 (NOT)
2003 -> 2004 (AND)
3 -> 2004
2002 -> 2005 (OR)
2004 -> 2005
2005 -> 2001
2001 -> 2006 (ROR)
2006 -> 6 (ADD) [O:1:2]
5 -> 6
102 (*) [I:2:2] -> 2001

3 -> 3001 (ADD)
6 -> 3002 (AND)
5 -> 3002
6 -> 3003 (NOT)
3003 -> 3004 (AND)
2 -> 3004
3002 -> 3005 (OR)
3004 -> 3005
3005 -> 3001
3001 -> 3006 (ROR)
3006 -> 7 (ADD) [O:1:3]
6 -> 7
103 (*) [I:2:3] -> 3001


"md5_v1_[1:4]"

# INPUT: 2 [4 frag, 4 frag]
# OUTPUT: 1 [4 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD) [O:1:1]
2 -> 5
101 (*) [I:2:1] -> 1001

4 -> 2001 (ADD)
5 -> 2002 (AND)
2 -> 2002
5 -> 2003 (NOT)
2003 -> 2004 (AND)
3 -> 2004
2002 -> 2005 (OR)
2004 -> 2005
2005 -> 2001
2001 -> 2006 (ROR)
2006 -> 6 (ADD) [O:1:2]
5 -> 6
102 (*) [I:2:2] -> 2001

3 -> 3001 (ADD)
6 -> 3002 (AND)
5 -> 3002
6 -> 3003 (NOT)
3003 -> 3004 (AND)
2 -> 3004
3002 -> 3005 (OR)
3004 -> 3005
3005 -> 3001
3001 -> 3006 (ROR)
3006 -> 7 (ADD) [O:1:3]
6 -> 7
103 (*) [I:2:3] -> 3001

2 -> 4001 (ADD)
7 -> 4002 (AND)
6 -> 4002
7 -> 4003 (NOT)
4003 -> 4004 (AND)
5 -> 4004
4002 -> 4005 (OR)
4004 -> 4005
4005 -> 4001
4001 -> 4006 (ROR)
4006 -> 8 (ADD) [O:1:4]
7 -> 8
104 (*) [I:2:4] -> 4001


"md5_v1_[1:5]"

# INPUT: 2 [4 frag, 5 frag]
# OUTPUT: 1 [4 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD)
2 -> 5
101 (*) [I:2:1] -> 1001

4 -> 2001 (ADD)
5 -> 2002 (AND)
2 -> 2002
5 -> 2003 (NOT)
2003 -> 2004 (AND)
3 -> 2004
2002 -> 2005 (OR)
2004 -> 2005
2005 -> 2001
2001 -> 2006 (ROR)
2006 -> 6 (ADD) [O:1:1]
5 -> 6
102 (*) [I:2:2] -> 2001

3 -> 3001 (ADD)
6 -> 3002 (AND)
5 -> 3002
6 -> 3003 (NOT)
3003 -> 3004 (AND)
2 -> 3004
3002 -> 3005 (OR)
3004 -> 3005
3005 -> 3001
3001 -> 3006 (ROR)
3006 -> 7 (ADD) [O:1:2]
6 -> 7
103 (*) [I:2:3] -> 3001

2 -> 4001 (ADD)
7 -> 4002 (AND)
6 -> 4002
7 -> 4003 (NOT)
4003 -> 4004 (AND)
5 -> 4004
4002 -> 4005 (OR)
4004 -> 4005
4005 -> 4001
4001 -> 4006 (ROR)
4006 -> 8 (ADD) [O:1:3]
7 -> 8
104 (*) [I:2:4] -> 4001

5 -> 5001 (ADD)
8 -> 5002 (AND)
7 -> 5002
8 -> 5003 (NOT)
5003 -> 5004 (AND)
6 -> 5004
5002 -> 5005 (OR)
5004 -> 5005
5005 -> 5001
5001 -> 5006 (ROR)
5006 -> 9 (ADD) [O:1:4]
8 -> 9
105 (*) [I:2:5] -> 5001


"md5_v1_[1:6]"

# INPUT: 2 [4 frag, 6 frag]
# OUTPUT: 1 [4 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD)
2 -> 5
101 (*) [I:2:1] -> 1001

4 -> 2001 (ADD)
5 -> 2002 (AND)
2 -> 2002
5 -> 2003 (NOT)
2003 -> 2004 (AND)
3 -> 2004
2002 -> 2005 (OR)
2004 -> 2005
2005 -> 2001
2001 -> 2006 (ROR)
2006 -> 6 (ADD)
5 -> 6
102 (*) [I:2:2] -> 2001

3 -> 3001 (ADD)
6 -> 3002 (AND)
5 -> 3002
6 -> 3003 (NOT)
3003 -> 3004 (AND)
2 -> 3004
3002 -> 3005 (OR)
3004 -> 3005
3005 -> 3001
3001 -> 3006 (ROR)
3006 -> 7 (ADD) [O:1:1]
6 -> 7
103 (*) [I:2:3] -> 3001

2 -> 4001 (ADD)
7 -> 4002 (AND)
6 -> 4002
7 -> 4003 (NOT)
4003 -> 4004 (AND)
5 -> 4004
4002 -> 4005 (OR)
4004 -> 4005
4005 -> 4001
4001 -> 4006 (ROR)
4006 -> 8 (ADD) [O:1:2]
7 -> 8
104 (*) [I:2:4] -> 4001

5 -> 5001 (ADD)
8 -> 5002 (AND)
7 -> 5002
8 -> 5003 (NOT)
5003 -> 5004 (AND)
6 -> 5004
5002 -> 5005 (OR)
5004 -> 5005
5005 -> 5001
5001 -> 5006 (ROR)
5006 -> 9 (ADD) [O:1:3]
8 -> 9
105 (*) [I:2:5] -> 5001

6 -> 6001 (ADD)
9 -> 6002 (AND)
8 -> 6002
9 -> 6003 (NOT)
6003 -> 6004 (AND)
7 -> 6004
6002 -> 6005 (OR)
6004 -> 6005
6005 -> 6001
6001 -> 6006 (ROR)
6006 -> 10 (ADD) [O:1:4]
9 -> 10
106 (*) [I:2:6] -> 6001


"md5_v1_[1:7]"

# INPUT: 2 [4 frag, 7 frag]
# OUTPUT: 1 [4 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD)
2 -> 5
101 (*) [I:2:1] -> 1001

4 -> 2001 (ADD)
5 -> 2002 (AND)
2 -> 2002
5 -> 2003 (NOT)
2003 -> 2004 (AND)
3 -> 2004
2002 -> 2005 (OR)
2004 -> 2005
2005 -> 2001
2001 -> 2006 (ROR)
2006 -> 6 (ADD)
5 -> 6
102 (*) [I:2:2] -> 2001

3 -> 3001 (ADD)
6 -> 3002 (AND)
5 -> 3002
6 -> 3003 (NOT)
3003 -> 3004 (AND)
2 -> 3004
3002 -> 3005 (OR)
3004 -> 3005
3005 -> 3001
3001 -> 3006 (ROR)
3006 -> 7 (ADD)
6 -> 7
103 (*) [I:2:3] -> 3001

2 -> 4001 (ADD)
7 -> 4002 (AND)
6 -> 4002
7 -> 4003 (NOT)
4003 -> 4004 (AND)
5 -> 4004
4002 -> 4005 (OR)
4004 -> 4005
4005 -> 4001
4001 -> 4006 (ROR)
4006 -> 8 (ADD) [O:1:1]
7 -> 8
104 (*) [I:2:4] -> 4001

5 -> 5001 (ADD)
8 -> 5002 (AND)
7 -> 5002
8 -> 5003 (NOT)
5003 -> 5004 (AND)
6 -> 5004
5002 -> 5005 (OR)
5004 -> 5005
5005 -> 5001
5001 -> 5006 (ROR)
5006 -> 9 (ADD) [O:1:2]
8 -> 9
105 (*) [I:2:5] -> 5001

6 -> 6001 (ADD)
9 -> 6002 (AND)
8 -> 6002
9 -> 6003 (NOT)
6003 -> 6004 (AND)
7 -> 6004
6002 -> 6005 (OR)
6004 -> 6005
6005 -> 6001
6001 -> 6006 (ROR)
6006 -> 10 (ADD) [O:1:3]
9 -> 10
106 (*) [I:2:6] -> 6001

7 -> 7001 (ADD)
10 -> 7002 (AND)
9 -> 7002
10 -> 7003 (NOT)
7003 -> 7004 (AND)
8 -> 7004
7002 -> 7005 (OR)
7004 -> 7005
7005 -> 7001
7001 -> 7006 (ROR)
7006 -> 11 (ADD) [O:1:4]
10 -> 11
107 (*) [I:2:7] -> 7001


"md5_v1_[1:8]"

# INPUT: 2 [4 frag, 8 frag]
# OUTPUT: 1 [4 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD)
2 -> 5
101 (*) [I:2:1] -> 1001

4 -> 2001 (ADD)
5 -> 2002 (AND)
2 -> 2002
5 -> 2003 (NOT)
2003 -> 2004 (AND)
3 -> 2004
2002 -> 2005 (OR)
2004 -> 2005
2005 -> 2001
2001 -> 2006 (ROR)
2006 -> 6 (ADD)
5 -> 6
102 (*) [I:2:2] -> 2001

3 -> 3001 (ADD)
6 -> 3002 (AND)
5 -> 3002
6 -> 3003 (NOT)
3003 -> 3004 (AND)
2 -> 3004
3002 -> 3005 (OR)
3004 -> 3005
3005 -> 3001
3001 -> 3006 (ROR)
3006 -> 7 (ADD)
6 -> 7
103 (*) [I:2:3] -> 3001

2 -> 4001 (ADD)
7 -> 4002 (AND)
6 -> 4002
7 -> 4003 (NOT)
4003 -> 4004 (AND)
5 -> 4004
4002 -> 4005 (OR)
4004 -> 4005
4005 -> 4001
4001 -> 4006 (ROR)
4006 -> 8 (ADD)
7 -> 8
104 (*) [I:2:4] -> 4001

5 -> 5001 (ADD)
8 -> 5002 (AND)
7 -> 5002
8 -> 5003 (NOT)
5003 -> 5004 (AND)
6 -> 5004
5002 -> 5005 (OR)
5004 -> 5005
5005 -> 5001
5001 -> 5006 (ROR)
5006 -> 9 (ADD) [O:1:1]
8 -> 9
105 (*) [I:2:5] -> 5001

6 -> 6001 (ADD)
9 -> 6002 (AND)
8 -> 6002
9 -> 6003 (NOT)
6003 -> 6004 (AND)
7 -> 6004
6002 -> 6005 (OR)
6004 -> 6005
6005 -> 6001
6001 -> 6006 (ROR)
6006 -> 10 (ADD) [O:1:2]
9 -> 10
106 (*) [I:2:6] -> 6001

7 -> 7001 (ADD)
10 -> 7002 (AND)
9 -> 7002
10 -> 7003 (NOT)
7003 -> 7004 (AND)
8 -> 7004
7002 -> 7005 (OR)
7004 -> 7005
7005 -> 7001
7001 -> 7006 (ROR)
7006 -> 11 (ADD) [O:1:3]
10 -> 11
107 (*) [I:2:7] -> 7001

8 -> 8001 (ADD)
11 -> 8002 (AND)
10 -> 8002
11 -> 8003 (NOT)
8003 -> 8004 (AND)
9 -> 8004
8002 -> 8005 (OR)
8004 -> 8005
8005 -> 8001
8001 -> 8006 (ROR)
8006 -> 12 (ADD) [O:1:4]
11 -> 12
108 (*) [I:2:8] -> 8001


"md5_v1_[1:9]"

# INPUT: 2 [4 frag, 9 frag]
# OUTPUT: 1 [4 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD)
2 -> 5
101 (*) [I:2:1] -> 1001

4 -> 2001 (ADD)
5 -> 2002 (AND)
2 -> 2002
5 -> 2003 (NOT)
2003 -> 2004 (AND)
3 -> 2004
2002 -> 2005 (OR)
2004 -> 2005
2005 -> 2001
2001 -> 2006 (ROR)
2006 -> 6 (ADD)
5 -> 6
102 (*) [I:2:2] -> 2001

3 -> 3001 (ADD)
6 -> 3002 (AND)
5 -> 3002
6 -> 3003 (NOT)
3003 -> 3004 (AND)
2 -> 3004
3002 -> 3005 (OR)
3004 -> 3005
3005 -> 3001
3001 -> 3006 (ROR)
3006 -> 7 (ADD)
6 -> 7
103 (*) [I:2:3] -> 3001

2 -> 4001 (ADD)
7 -> 4002 (AND)
6 -> 4002
7 -> 4003 (NOT)
4003 -> 4004 (AND)
5 -> 4004
4002 -> 4005 (OR)
4004 -> 4005
4005 -> 4001
4001 -> 4006 (ROR)
4006 -> 8 (ADD)
7 -> 8
104 (*) [I:2:4] -> 4001

5 -> 5001 (ADD)
8 -> 5002 (AND)
7 -> 5002
8 -> 5003 (NOT)
5003 -> 5004 (AND)
6 -> 5004
5002 -> 5005 (OR)
5004 -> 5005
5005 -> 5001
5001 -> 5006 (ROR)
5006 -> 9 (ADD)
8 -> 9
105 (*) [I:2:5] -> 5001

6 -> 6001 (ADD)
9 -> 6002 (AND)
8 -> 6002
9 -> 6003 (NOT)
6003 -> 6004 (AND)
7 -> 6004
6002 -> 6005 (OR)
6004 -> 6005
6005 -> 6001
6001 -> 6006 (ROR)
6006 -> 10 (ADD) [O:1:1]
9 -> 10
106 (*) [I:2:6] -> 6001

7 -> 7001 (ADD)
10 -> 7002 (AND)
9 -> 7002
10 -> 7003 (NOT)
7003 -> 7004 (AND)
8 -> 7004
7002 -> 7005 (OR)
7004 -> 7005
7005 -> 7001
7001 -> 7006 (ROR)
7006 -> 11 (ADD) [O:1:2]
10 -> 11
107 (*) [I:2:7] -> 7001

8 -> 8001 (ADD)
11 -> 8002 (AND)
10 -> 8002
11 -> 8003 (NOT)
8003 -> 8004 (AND)
9 -> 8004
8002 -> 8005 (OR)
8004 -> 8005
8005 -> 8001
8001 -> 8006 (ROR)
8006 -> 12 (ADD) [O:1:3]
11 -> 12
108 (*) [I:2:8] -> 8001

9 -> 9001 (ADD)
12 -> 9002 (AND)
11 -> 9002
12 -> 9003 (NOT)
9003 -> 9004 (AND)
10 -> 9004
9002 -> 9005 (OR)
9004 -> 9005
9005 -> 9001
9001 -> 9006 (ROR)
9006 -> 13 (ADD) [O:1:4]
12 -> 13
109 (*) [I:2:9] -> 9001


"md5_v1_[1:10]"

# INPUT: 2 [4 frag, 10 frag]
# OUTPUT: 1 [4 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD)
2 -> 5
101 (*) [I:2:1] -> 1001

4 -> 2001 (ADD)
5 -> 2002 (AND)
2 -> 2002
5 -> 2003 (NOT)
2003 -> 2004 (AND)
3 -> 2004
2002 -> 2005 (OR)
2004 -> 2005
2005 -> 2001
2001 -> 2006 (ROR)
2006 -> 6 (ADD)
5 -> 6
102 (*) [I:2:2] -> 2001

3 -> 3001 (ADD)
6 -> 3002 (AND)
5 -> 3002
6 -> 3003 (NOT)
3003 -> 3004 (AND)
2 -> 3004
3002 -> 3005 (OR)
3004 -> 3005
3005 -> 3001
3001 -> 3006 (ROR)
3006 -> 7 (ADD)
6 -> 7
103 (*) [I:2:3] -> 3001

2 -> 4001 (ADD)
7 -> 4002 (AND)
6 -> 4002
7 -> 4003 (NOT)
4003 -> 4004 (AND)
5 -> 4004
4002 -> 4005 (OR)
4004 -> 4005
4005 -> 4001
4001 -> 4006 (ROR)
4006 -> 8 (ADD)
7 -> 8
104 (*) [I:2:4] -> 4001

5 -> 5001 (ADD)
8 -> 5002 (AND)
7 -> 5002
8 -> 5003 (NOT)
5003 -> 5004 (AND)
6 -> 5004
5002 -> 5005 (OR)
5004 -> 5005
5005 -> 5001
5001 -> 5006 (ROR)
5006 -> 9 (ADD)
8 -> 9
105 (*) [I:2:5] -> 5001

6 -> 6001 (ADD)
9 -> 6002 (AND)
8 -> 6002
9 -> 6003 (NOT)
6003 -> 6004 (AND)
7 -> 6004
6002 -> 6005 (OR)
6004 -> 6005
6005 -> 6001
6001 -> 6006 (ROR)
6006 -> 10 (ADD)
9 -> 10
106 (*) [I:2:6] -> 6001

7 -> 7001 (ADD)
10 -> 7002 (AND)
9 -> 7002
10 -> 7003 (NOT)
7003 -> 7004 (AND)
8 -> 7004
7002 -> 7005 (OR)
7004 -> 7005
7005 -> 7001
7001 -> 7006 (ROR)
7006 -> 11 (ADD) [O:1:1]
10 -> 11
107 (*) [I:2:7] -> 7001

8 -> 8001 (ADD)
11 -> 8002 (AND)
10 -> 8002
11 -> 8003 (NOT)
8003 -> 8004 (AND)
9 -> 8004
8002 -> 8005 (OR)
8004 -> 8005
8005 -> 8001
8001 -> 8006 (ROR)
8006 -> 12 (ADD) [O:1:2]
11 -> 12
108 (*) [I:2:8] -> 8001

9 -> 9001 (ADD)
12 -> 9002 (AND)
11 -> 9002
12 -> 9003 (NOT)
9003 -> 9004 (AND)
10 -> 9004
9002 -> 9005 (OR)
9004 -> 9005
9005 -> 9001
9001 -> 9006 (ROR)
9006 -> 13 (ADD) [O:1:3]
12 -> 13
109 (*) [I:2:9] -> 9001

10 -> 10001 (ADD)
13 -> 10002 (AND)
12 -> 10002
13 -> 10003 (NOT)
10003 -> 10004 (AND)
11 -> 10004
10002 -> 10005 (OR)
10004 -> 10005
10005 -> 10001
10001 -> 10006 (ROR)
10006 -> 14 (ADD) [O:1:4]
13 -> 14
110 (*) [I:2:10] -> 10001


"md5_v1_[1:11]"

# INPUT: 2 [4 frag, 11 frag]
# OUTPUT: 1 [4 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD)
2 -> 5
101 (*) [I:2:1] -> 1001

4 -> 2001 (ADD)
5 -> 2002 (AND)
2 -> 2002
5 -> 2003 (NOT)
2003 -> 2004 (AND)
3 -> 2004
2002 -> 2005 (OR)
2004 -> 2005
2005 -> 2001
2001 -> 2006 (ROR)
2006 -> 6 (ADD)
5 -> 6
102 (*) [I:2:2] -> 2001

3 -> 3001 (ADD)
6 -> 3002 (AND)
5 -> 3002
6 -> 3003 (NOT)
3003 -> 3004 (AND)
2 -> 3004
3002 -> 3005 (OR)
3004 -> 3005
3005 -> 3001
3001 -> 3006 (ROR)
3006 -> 7 (ADD)
6 -> 7
103 (*) [I:2:3] -> 3001

2 -> 4001 (ADD)
7 -> 4002 (AND)
6 -> 4002
7 -> 4003 (NOT)
4003 -> 4004 (AND)
5 -> 4004
4002 -> 4005 (OR)
4004 -> 4005
4005 -> 4001
4001 -> 4006 (ROR)
4006 -> 8 (ADD)
7 -> 8
104 (*) [I:2:4] -> 4001

5 -> 5001 (ADD)
8 -> 5002 (AND)
7 -> 5002
8 -> 5003 (NOT)
5003 -> 5004 (AND)
6 -> 5004
5002 -> 5005 (OR)
5004 -> 5005
5005 -> 5001
5001 -> 5006 (ROR)
5006 -> 9 (ADD)
8 -> 9
105 (*) [I:2:5] -> 5001

6 -> 6001 (ADD)
9 -> 6002 (AND)
8 -> 6002
9 -> 6003 (NOT)
6003 -> 6004 (AND)
7 -> 6004
6002 -> 6005 (OR)
6004 -> 6005
6005 -> 6001
6001 -> 6006 (ROR)
6006 -> 10 (ADD)
9 -> 10
106 (*) [I:2:6] -> 6001

7 -> 7001 (ADD)
10 -> 7002 (AND)
9 -> 7002
10 -> 7003 (NOT)
7003 -> 7004 (AND)
8 -> 7004
7002 -> 7005 (OR)
7004 -> 7005
7005 -> 7001
7001 -> 7006 (ROR)
7006 -> 11 (ADD)
10 -> 11
107 (*) [I:2:7] -> 7001

8 -> 8001 (ADD)
11 -> 8002 (AND)
10 -> 8002
11 -> 8003 (NOT)
8003 -> 8004 (AND)
9 -> 8004
8002 -> 8005 (OR)
8004 -> 8005
8005 -> 8001
8001 -> 8006 (ROR)
8006 -> 12 (ADD) [O:1:1]
11 -> 12
108 (*) [I:2:8] -> 8001

9 -> 9001 (ADD)
12 -> 9002 (AND)
11 -> 9002
12 -> 9003 (NOT)
9003 -> 9004 (AND)
10 -> 9004
9002 -> 9005 (OR)
9004 -> 9005
9005 -> 9001
9001 -> 9006 (ROR)
9006 -> 13 (ADD) [O:1:2]
12 -> 13
109 (*) [I:2:9] -> 9001

10 -> 10001 (ADD)
13 -> 10002 (AND)
12 -> 10002
13 -> 10003 (NOT)
10003 -> 10004 (AND)
11 -> 10004
10002 -> 10005 (OR)
10004 -> 10005
10005 -> 10001
10001 -> 10006 (ROR)
10006 -> 14 (ADD) [O:1:3]
13 -> 14
110 (*) [I:2:10] -> 10001

11 -> 11001 (ADD)
14 -> 11002 (AND)
13 -> 11002
14 -> 11003 (NOT)
11003 -> 11004 (AND)
12 -> 11004
11002 -> 11005 (OR)
11004 -> 11005
11005 -> 11001
11001 -> 11006 (ROR)
11006 -> 15 (ADD) [O:1:4]
14 -> 15
111 (*) [I:2:11] -> 11001


"md5_v1_[1:12]"

# INPUT: 2 [4 frag, 12 frag]
# OUTPUT: 1 [4 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD)
2 -> 5
101 (*) [I:2:1] -> 1001

4 -> 2001 (ADD)
5 -> 2002 (AND)
2 -> 2002
5 -> 2003 (NOT)
2003 -> 2004 (AND)
3 -> 2004
2002 -> 2005 (OR)
2004 -> 2005
2005 -> 2001
2001 -> 2006 (ROR)
2006 -> 6 (ADD)
5 -> 6
102 (*) [I:2:2] -> 2001

3 -> 3001 (ADD)
6 -> 3002 (AND)
5 -> 3002
6 -> 3003 (NOT)
3003 -> 3004 (AND)
2 -> 3004
3002 -> 3005 (OR)
3004 -> 3005
3005 -> 3001
3001 -> 3006 (ROR)
3006 -> 7 (ADD)
6 -> 7
103 (*) [I:2:3] -> 3001

2 -> 4001 (ADD)
7 -> 4002 (AND)
6 -> 4002
7 -> 4003 (NOT)
4003 -> 4004 (AND)
5 -> 4004
4002 -> 4005 (OR)
4004 -> 4005
4005 -> 4001
4001 -> 4006 (ROR)
4006 -> 8 (ADD)
7 -> 8
104 (*) [I:2:4] -> 4001

5 -> 5001 (ADD)
8 -> 5002 (AND)
7 -> 5002
8 -> 5003 (NOT)
5003 -> 5004 (AND)
6 -> 5004
5002 -> 5005 (OR)
5004 -> 5005
5005 -> 5001
5001 -> 5006 (ROR)
5006 -> 9 (ADD)
8 -> 9
105 (*) [I:2:5] -> 5001

6 -> 6001 (ADD)
9 -> 6002 (AND)
8 -> 6002
9 -> 6003 (NOT)
6003 -> 6004 (AND)
7 -> 6004
6002 -> 6005 (OR)
6004 -> 6005
6005 -> 6001
6001 -> 6006 (ROR)
6006 -> 10 (ADD)
9 -> 10
106 (*) [I:2:6] -> 6001

7 -> 7001 (ADD)
10 -> 7002 (AND)
9 -> 7002
10 -> 7003 (NOT)
7003 -> 7004 (AND)
8 -> 7004
7002 -> 7005 (OR)
7004 -> 7005
7005 -> 7001
7001 -> 7006 (ROR)
7006 -> 11 (ADD)
10 -> 11
107 (*) [I:2:7] -> 7001

8 -> 8001 (ADD)
11 -> 8002 (AND)
10 -> 8002
11 -> 8003 (NOT)
8003 -> 8004 (AND)
9 -> 8004
8002 -> 8005 (OR)
8004 -> 8005
8005 -> 8001
8001 -> 8006 (ROR)
8006 -> 12 (ADD)
11 -> 12
108 (*) [I:2:8] -> 8001

9 -> 9001 (ADD)
12 -> 9002 (AND)
11 -> 9002
12 -> 9003 (NOT)
9003 -> 9004 (AND)
10 -> 9004
9002 -> 9005 (OR)
9004 -> 9005
9005 -> 9001
9001 -> 9006 (ROR)
9006 -> 13 (ADD) [O:1:1]
12 -> 13
109 (*) [I:2:9] -> 9001

10 -> 10001 (ADD)
13 -> 10002 (AND)
12 -> 10002
13 -> 10003 (NOT)
10003 -> 10004 (AND)
11 -> 10004
10002 -> 10005 (OR)
10004 -> 10005
10005 -> 10001
10001 -> 10006 (ROR)
10006 -> 14 (ADD) [O:1:2]
13 -> 14
110 (*) [I:2:10] -> 10001

11 -> 11001 (ADD)
14 -> 11002 (AND)
13 -> 11002
14 -> 11003 (NOT)
11003 -> 11004 (AND)
12 -> 11004
11002 -> 11005 (OR)
11004 -> 11005
11005 -> 11001
11001 -> 11006 (ROR)
11006 -> 15 (ADD) [O:1:3]
14 -> 15
111 (*) [I:2:11] -> 11001

12 -> 12001 (ADD)
15 -> 12002 (AND)
14 -> 12002
15 -> 12003 (NOT)
12003 -> 12004 (AND)
13 -> 12004
12002 -> 12005 (OR)
12004 -> 12005
12005 -> 12001
12001 -> 12006 (ROR)
12006 -> 16 (ADD) [O:1:4]
15 -> 16
112 (*) [I:2:12] -> 12001


"md5_v1_[1:13]"

# INPUT: 2 [4 frag, 13 frag]
# OUTPUT: 1 [4 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD)
2 -> 5
101 (*) [I:2:1] -> 1001

4 -> 2001 (ADD)
5 -> 2002 (AND)
2 -> 2002
5 -> 2003 (NOT)
2003 -> 2004 (AND)
3 -> 2004
2002 -> 2005 (OR)
2004 -> 2005
2005 -> 2001
2001 -> 2006 (ROR)
2006 -> 6 (ADD)
5 -> 6
102 (*) [I:2:2] -> 2001

3 -> 3001 (ADD)
6 -> 3002 (AND)
5 -> 3002
6 -> 3003 (NOT)
3003 -> 3004 (AND)
2 -> 3004
3002 -> 3005 (OR)
3004 -> 3005
3005 -> 3001
3001 -> 3006 (ROR)
3006 -> 7 (ADD)
6 -> 7
103 (*) [I:2:3] -> 3001

2 -> 4001 (ADD)
7 -> 4002 (AND)
6 -> 4002
7 -> 4003 (NOT)
4003 -> 4004 (AND)
5 -> 4004
4002 -> 4005 (OR)
4004 -> 4005
4005 -> 4001
4001 -> 4006 (ROR)
4006 -> 8 (ADD)
7 -> 8
104 (*) [I:2:4] -> 4001

5 -> 5001 (ADD)
8 -> 5002 (AND)
7 -> 5002
8 -> 5003 (NOT)
5003 -> 5004 (AND)
6 -> 5004
5002 -> 5005 (OR)
5004 -> 5005
5005 -> 5001
5001 -> 5006 (ROR)
5006 -> 9 (ADD)
8 -> 9
105 (*) [I:2:5] -> 5001

6 -> 6001 (ADD)
9 -> 6002 (AND)
8 -> 6002
9 -> 6003 (NOT)
6003 -> 6004 (AND)
7 -> 6004
6002 -> 6005 (OR)
6004 -> 6005
6005 -> 6001
6001 -> 6006 (ROR)
6006 -> 10 (ADD)
9 -> 10
106 (*) [I:2:6] -> 6001

7 -> 7001 (ADD)
10 -> 7002 (AND)
9 -> 7002
10 -> 7003 (NOT)
7003 -> 7004 (AND)
8 -> 7004
7002 -> 7005 (OR)
7004 -> 7005
7005 -> 7001
7001 -> 7006 (ROR)
7006 -> 11 (ADD)
10 -> 11
107 (*) [I:2:7] -> 7001

8 -> 8001 (ADD)
11 -> 8002 (AND)
10 -> 8002
11 -> 8003 (NOT)
8003 -> 8004 (AND)
9 -> 8004
8002 -> 8005 (OR)
8004 -> 8005
8005 -> 8001
8001 -> 8006 (ROR)
8006 -> 12 (ADD)
11 -> 12
108 (*) [I:2:8] -> 8001

9 -> 9001 (ADD)
12 -> 9002 (AND)
11 -> 9002
12 -> 9003 (NOT)
9003 -> 9004 (AND)
10 -> 9004
9002 -> 9005 (OR)
9004 -> 9005
9005 -> 9001
9001 -> 9006 (ROR)
9006 -> 13 (ADD)
12 -> 13
109 (*) [I:2:9] -> 9001

10 -> 10001 (ADD)
13 -> 10002 (AND)
12 -> 10002
13 -> 10003 (NOT)
10003 -> 10004 (AND)
11 -> 10004
10002 -> 10005 (OR)
10004 -> 10005
10005 -> 10001
10001 -> 10006 (ROR)
10006 -> 14 (ADD) [O:1:1]
13 -> 14
110 (*) [I:2:10] -> 10001

11 -> 11001 (ADD)
14 -> 11002 (AND)
13 -> 11002
14 -> 11003 (NOT)
11003 -> 11004 (AND)
12 -> 11004
11002 -> 11005 (OR)
11004 -> 11005
11005 -> 11001
11001 -> 11006 (ROR)
11006 -> 15 (ADD) [O:1:2]
14 -> 15
111 (*) [I:2:11] -> 11001

12 -> 12001 (ADD)
15 -> 12002 (AND)
14 -> 12002
15 -> 12003 (NOT)
12003 -> 12004 (AND)
13 -> 12004
12002 -> 12005 (OR)
12004 -> 12005
12005 -> 12001
12001 -> 12006 (ROR)
12006 -> 16 (ADD) [O:1:3]
15 -> 16
112 (*) [I:2:12] -> 12001

13 -> 13001 (ADD)
16 -> 13002 (AND)
15 -> 13002
16 -> 13003 (NOT)
13003 -> 13004 (AND)
14 -> 13004
13002 -> 13005 (OR)
13004 -> 13005
13005 -> 13001
13001 -> 13006 (ROR)
13006 -> 17 (ADD) [O:1:4]
16 -> 17
113 (*) [I:2:13] -> 13001


"md5_v1_[1:14]"

# INPUT: 2 [4 frag, 14 frag]
# OUTPUT: 1 [4 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD)
2 -> 5
101 (*) [I:2:1] -> 1001

4 -> 2001 (ADD)
5 -> 2002 (AND)
2 -> 2002
5 -> 2003 (NOT)
2003 -> 2004 (AND)
3 -> 2004
2002 -> 2005 (OR)
2004 -> 2005
2005 -> 2001
2001 -> 2006 (ROR)
2006 -> 6 (ADD)
5 -> 6
102 (*) [I:2:2] -> 2001

3 -> 3001 (ADD)
6 -> 3002 (AND)
5 -> 3002
6 -> 3003 (NOT)
3003 -> 3004 (AND)
2 -> 3004
3002 -> 3005 (OR)
3004 -> 3005
3005 -> 3001
3001 -> 3006 (ROR)
3006 -> 7 (ADD)
6 -> 7
103 (*) [I:2:3] -> 3001

2 -> 4001 (ADD)
7 -> 4002 (AND)
6 -> 4002
7 -> 4003 (NOT)
4003 -> 4004 (AND)
5 -> 4004
4002 -> 4005 (OR)
4004 -> 4005
4005 -> 4001
4001 -> 4006 (ROR)
4006 -> 8 (ADD)
7 -> 8
104 (*) [I:2:4] -> 4001

5 -> 5001 (ADD)
8 -> 5002 (AND)
7 -> 5002
8 -> 5003 (NOT)
5003 -> 5004 (AND)
6 -> 5004
5002 -> 5005 (OR)
5004 -> 5005
5005 -> 5001
5001 -> 5006 (ROR)
5006 -> 9 (ADD)
8 -> 9
105 (*) [I:2:5] -> 5001

6 -> 6001 (ADD)
9 -> 6002 (AND)
8 -> 6002
9 -> 6003 (NOT)
6003 -> 6004 (AND)
7 -> 6004
6002 -> 6005 (OR)
6004 -> 6005
6005 -> 6001
6001 -> 6006 (ROR)
6006 -> 10 (ADD)
9 -> 10
106 (*) [I:2:6] -> 6001

7 -> 7001 (ADD)
10 -> 7002 (AND)
9 -> 7002
10 -> 7003 (NOT)
7003 -> 7004 (AND)
8 -> 7004
7002 -> 7005 (OR)
7004 -> 7005
7005 -> 7001
7001 -> 7006 (ROR)
7006 -> 11 (ADD)
10 -> 11
107 (*) [I:2:7] -> 7001

8 -> 8001 (ADD)
11 -> 8002 (AND)
10 -> 8002
11 -> 8003 (NOT)
8003 -> 8004 (AND)
9 -> 8004
8002 -> 8005 (OR)
8004 -> 8005
8005 -> 8001
8001 -> 8006 (ROR)
8006 -> 12 (ADD)
11 -> 12
108 (*) [I:2:8] -> 8001

9 -> 9001 (ADD)
12 -> 9002 (AND)
11 -> 9002
12 -> 9003 (NOT)
9003 -> 9004 (AND)
10 -> 9004
9002 -> 9005 (OR)
9004 -> 9005
9005 -> 9001
9001 -> 9006 (ROR)
9006 -> 13 (ADD)
12 -> 13
109 (*) [I:2:9] -> 9001

10 -> 10001 (ADD)
13 -> 10002 (AND)
12 -> 10002
13 -> 10003 (NOT)
10003 -> 10004 (AND)
11 -> 10004
10002 -> 10005 (OR)
10004 -> 10005
10005 -> 10001
10001 -> 10006 (ROR)
10006 -> 14 (ADD)
13 -> 14
110 (*) [I:2:10] -> 10001

11 -> 11001 (ADD)
14 -> 11002 (AND)
13 -> 11002
14 -> 11003 (NOT)
11003 -> 11004 (AND)
12 -> 11004
11002 -> 11005 (OR)
11004 -> 11005
11005 -> 11001
11001 -> 11006 (ROR)
11006 -> 15 (ADD) [O:1:1]
14 -> 15
111 (*) [I:2:11] -> 11001

12 -> 12001 (ADD)
15 -> 12002 (AND)
14 -> 12002
15 -> 12003 (NOT)
12003 -> 12004 (AND)
13 -> 12004
12002 -> 12005 (OR)
12004 -> 12005
12005 -> 12001
12001 -> 12006 (ROR)
12006 -> 16 (ADD) [O:1:2]
15 -> 16
112 (*) [I:2:12] -> 12001

13 -> 13001 (ADD)
16 -> 13002 (AND)
15 -> 13002
16 -> 13003 (NOT)
13003 -> 13004 (AND)
14 -> 13004
13002 -> 13005 (OR)
13004 -> 13005
13005 -> 13001
13001 -> 13006 (ROR)
13006 -> 17 (ADD) [O:1:3]
16 -> 17
113 (*) [I:2:13] -> 13001

14 -> 14001 (ADD)
17 -> 14002 (AND)
16 -> 14002
17 -> 14003 (NOT)
14003 -> 14004 (AND)
15 -> 14004
14002 -> 14005 (OR)
14004 -> 14005
14005 -> 14001
14001 -> 14006 (ROR)
14006 -> 18 (ADD) [O:1:4]
17 -> 18
114 (*) [I:2:14] -> 14001


"md5_v1_[1:15]"

# INPUT: 2 [4 frag, 15 frag]
# OUTPUT: 1 [4 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD)
2 -> 5
101 (*) [I:2:1] -> 1001

4 -> 2001 (ADD)
5 -> 2002 (AND)
2 -> 2002
5 -> 2003 (NOT)
2003 -> 2004 (AND)
3 -> 2004
2002 -> 2005 (OR)
2004 -> 2005
2005 -> 2001
2001 -> 2006 (ROR)
2006 -> 6 (ADD)
5 -> 6
102 (*) [I:2:2] -> 2001

3 -> 3001 (ADD)
6 -> 3002 (AND)
5 -> 3002
6 -> 3003 (NOT)
3003 -> 3004 (AND)
2 -> 3004
3002 -> 3005 (OR)
3004 -> 3005
3005 -> 3001
3001 -> 3006 (ROR)
3006 -> 7 (ADD)
6 -> 7
103 (*) [I:2:3] -> 3001

2 -> 4001 (ADD)
7 -> 4002 (AND)
6 -> 4002
7 -> 4003 (NOT)
4003 -> 4004 (AND)
5 -> 4004
4002 -> 4005 (OR)
4004 -> 4005
4005 -> 4001
4001 -> 4006 (ROR)
4006 -> 8 (ADD)
7 -> 8
104 (*) [I:2:4] -> 4001

5 -> 5001 (ADD)
8 -> 5002 (AND)
7 -> 5002
8 -> 5003 (NOT)
5003 -> 5004 (AND)
6 -> 5004
5002 -> 5005 (OR)
5004 -> 5005
5005 -> 5001
5001 -> 5006 (ROR)
5006 -> 9 (ADD)
8 -> 9
105 (*) [I:2:5] -> 5001

6 -> 6001 (ADD)
9 -> 6002 (AND)
8 -> 6002
9 -> 6003 (NOT)
6003 -> 6004 (AND)
7 -> 6004
6002 -> 6005 (OR)
6004 -> 6005
6005 -> 6001
6001 -> 6006 (ROR)
6006 -> 10 (ADD)
9 -> 10
106 (*) [I:2:6] -> 6001

7 -> 7001 (ADD)
10 -> 7002 (AND)
9 -> 7002
10 -> 7003 (NOT)
7003 -> 7004 (AND)
8 -> 7004
7002 -> 7005 (OR)
7004 -> 7005
7005 -> 7001
7001 -> 7006 (ROR)
7006 -> 11 (ADD)
10 -> 11
107 (*) [I:2:7] -> 7001

8 -> 8001 (ADD)
11 -> 8002 (AND)
10 -> 8002
11 -> 8003 (NOT)
8003 -> 8004 (AND)
9 -> 8004
8002 -> 8005 (OR)
8004 -> 8005
8005 -> 8001
8001 -> 8006 (ROR)
8006 -> 12 (ADD)
11 -> 12
108 (*) [I:2:8] -> 8001

9 -> 9001 (ADD)
12 -> 9002 (AND)
11 -> 9002
12 -> 9003 (NOT)
9003 -> 9004 (AND)
10 -> 9004
9002 -> 9005 (OR)
9004 -> 9005
9005 -> 9001
9001 -> 9006 (ROR)
9006 -> 13 (ADD)
12 -> 13
109 (*) [I:2:9] -> 9001

10 -> 10001 (ADD)
13 -> 10002 (AND)
12 -> 10002
13 -> 10003 (NOT)
10003 -> 10004 (AND)
11 -> 10004
10002 -> 10005 (OR)
10004 -> 10005
10005 -> 10001
10001 -> 10006 (ROR)
10006 -> 14 (ADD)
13 -> 14
110 (*) [I:2:10] -> 10001

11 -> 11001 (ADD)
14 -> 11002 (AND)
13 -> 11002
14 -> 11003 (NOT)
11003 -> 11004 (AND)
12 -> 11004
11002 -> 11005 (OR)
11004 -> 11005
11005 -> 11001
11001 -> 11006 (ROR)
11006 -> 15 (ADD)
14 -> 15
111 (*) [I:2:11] -> 11001

12 -> 12001 (ADD)
15 -> 12002 (AND)
14 -> 12002
15 -> 12003 (NOT)
12003 -> 12004 (AND)
13 -> 12004
12002 -> 12005 (OR)
12004 -> 12005
12005 -> 12001
12001 -> 12006 (ROR)
12006 -> 16 (ADD) [O:1:1]
15 -> 16
112 (*) [I:2:12] -> 12001

13 -> 13001 (ADD)
16 -> 13002 (AND)
15 -> 13002
16 -> 13003 (NOT)
13003 -> 13004 (AND)
14 -> 13004
13002 -> 13005 (OR)
13004 -> 13005
13005 -> 13001
13001 -> 13006 (ROR)
13006 -> 17 (ADD) [O:1:2]
16 -> 17
113 (*) [I:2:13] -> 13001

14 -> 14001 (ADD)
17 -> 14002 (AND)
16 -> 14002
17 -> 14003 (NOT)
14003 -> 14004 (AND)
15 -> 14004
14002 -> 14005 (OR)
14004 -> 14005
14005 -> 14001
14001 -> 14006 (ROR)
14006 -> 18 (ADD) [O:1:3]
17 -> 18
114 (*) [I:2:14] -> 14001

15 -> 15001 (ADD)
18 -> 15002 (AND)
17 -> 15002
18 -> 15003 (NOT)
15003 -> 15004 (AND)
16 -> 15004
15002 -> 15005 (OR)
15004 -> 15005
15005 -> 15001
15001 -> 15006 (ROR)
15006 -> 19 (ADD) [O:1:4]
18 -> 19
115 (*) [I:2:15] -> 15001


"md5_v1_[1:16]"

# INPUT: 2 [4 frag, 16 frag]
# OUTPUT: 1 [4 frag]

1 (*) [I:1:1] -> 1001 (ADD)
2 (*) [I:1:2] -> 1002 (AND)
3 (*) [I:1:3] -> 1002
2 -> 1003 (NOT)
1003 -> 1004 (AND)
4 (*) [I:1:4] -> 1004
1002 -> 1005 (OR)
1004 -> 1005
1005 -> 1001
1001 -> 1006 (ROR)
1006 -> 5 (ADD)
2 -> 5
101 (*) [I:2:1] -> 1001

4 -> 2001 (ADD)
5 -> 2002 (AND)
2 -> 2002
5 -> 2003 (NOT)
2003 -> 2004 (AND)
3 -> 2004
2002 -> 2005 (OR)
2004 -> 2005
2005 -> 2001
2001 -> 2006 (ROR)
2006 -> 6 (ADD)
5 -> 6
102 (*) [I:2:2] -> 2001

3 -> 3001 (ADD)
6 -> 3002 (AND)
5 -> 3002
6 -> 3003 (NOT)
3003 -> 3004 (AND)
2 -> 3004
3002 -> 3005 (OR)
3004 -> 3005
3005 -> 3001
3001 -> 3006 (ROR)
3006 -> 7 (ADD)
6 -> 7
103 (*) [I:2:3] -> 3001

2 -> 4001 (ADD)
7 -> 4002 (AND)
6 -> 4002
7 -> 4003 (NOT)
4003 -> 4004 (AND)
5 -> 4004
4002 -> 4005 (OR)
4004 -> 4005
4005 -> 4001
4001 -> 4006 (ROR)
4006 -> 8 (ADD)
7 -> 8
104 (*) [I:2:4] -> 4001

5 -> 5001 (ADD)
8 -> 5002 (AND)
7 -> 5002
8 -> 5003 (NOT)
5003 -> 5004 (AND)
6 -> 5004
5002 -> 5005 (OR)
5004 -> 5005
5005 -> 5001
5001 -> 5006 (ROR)
5006 -> 9 (ADD)
8 -> 9
105 (*) [I:2:5] -> 5001

6 -> 6001 (ADD)
9 -> 6002 (AND)
8 -> 6002
9 -> 6003 (NOT)
6003 -> 6004 (AND)
7 -> 6004
6002 -> 6005 (OR)
6004 -> 6005
6005 -> 6001
6001 -> 6006 (ROR)
6006 -> 10 (ADD)
9 -> 10
106 (*) [I:2:6] -> 6001

7 -> 7001 (ADD)
10 -> 7002 (AND)
9 -> 7002
10 -> 7003 (NOT)
7003 -> 7004 (AND)
8 -> 7004
7002 -> 7005 (OR)
7004 -> 7005
7005 -> 7001
7001 -> 7006 (ROR)
7006 -> 11 (ADD)
10 -> 11
107 (*) [I:2:7] -> 7001

8 -> 8001 (ADD)
11 -> 8002 (AND)
10 -> 8002
11 -> 8003 (NOT)
8003 -> 8004 (AND)
9 -> 8004
8002 -> 8005 (OR)
8004 -> 8005
8005 -> 8001
8001 -> 8006 (ROR)
8006 -> 12 (ADD)
11 -> 12
108 (*) [I:2:8] -> 8001

9 -> 9001 (ADD)
12 -> 9002 (AND)
11 -> 9002
12 -> 9003 (NOT)
9003 -> 9004 (AND)
10 -> 9004
9002 -> 9005 (OR)
9004 -> 9005
9005 -> 9001
9001 -> 9006 (ROR)
9006 -> 13 (ADD)
12 -> 13
109 (*) [I:2:9] -> 9001

10 -> 10001 (ADD)
13 -> 10002 (AND)
12 -> 10002
13 -> 10003 (NOT)
10003 -> 10004 (AND)
11 -> 10004
10002 -> 10005 (OR)
10004 -> 10005
10005 -> 10001
10001 -> 10006 (ROR)
10006 -> 14 (ADD)
13 -> 14
110 (*) [I:2:10] -> 10001

11 -> 11001 (ADD)
14 -> 11002 (AND)
13 -> 11002
14 -> 11003 (NOT)
11003 -> 11004 (AND)
12 -> 11004
11002 -> 11005 (OR)
11004 -> 11005
11005 -> 11001
11001 -> 11006 (ROR)
11006 -> 15 (ADD)
14 -> 15
111 (*) [I:2:11] -> 11001

12 -> 12001 (ADD)
15 -> 12002 (AND)
14 -> 12002
15 -> 12003 (NOT)
12003 -> 12004 (AND)
13 -> 12004
12002 -> 12005 (OR)
12004 -> 12005
12005 -> 12001
12001 -> 12006 (ROR)
12006 -> 16 (ADD)
15 -> 16
112 (*) [I:2:12] -> 12001

13 -> 13001 (ADD)
16 -> 13002 (AND)
15 -> 13002
16 -> 13003 (NOT)
13003 -> 13004 (AND)
14 -> 13004
13002 -> 13005 (OR)
13004 -> 13005
13005 -> 13001
13001 -> 13006 (ROR)
13006 -> 17 (ADD) [O:1:1]
16 -> 17
113 (*) [I:2:13] -> 13001

14 -> 14001 (ADD)
17 -> 14002 (AND)
16 -> 14002
17 -> 14003 (NOT)
14003 -> 14004 (AND)
15 -> 14004
14002 -> 14005 (OR)
14004 -> 14005
14005 -> 14001
14001 -> 14006 (ROR)
14006 -> 18 (ADD) [O:1:2]
17 -> 18
114 (*) [I:2:14] -> 14001

15 -> 15001 (ADD)
18 -> 15002 (AND)
17 -> 15002
18 -> 15003 (NOT)
15003 -> 15004 (AND)
16 -> 15004
15002 -> 15005 (OR)
15004 -> 15005
15005 -> 15001
15001 -> 15006 (ROR)
15006 -> 19 (ADD) [O:1:3]
18 -> 19
115 (*) [I:2:15] -> 15001

16 -> 16001 (ADD)
19 -> 16002 (AND)
18 -> 16002
19 -> 16003 (NOT)
16003 -> 16004 (AND)
17 -> 16004
16002 -> 16005 (OR)
16004 -> 16005
16005 -> 16001
16001 -> 16006 (ROR)
16006 -> 20 (ADD) [O:1:4]
19 -> 20
116 (*) [I:2:16] -> 16001