/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for USB3_PHY_TCA
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file USB3_PHY_TCA.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for USB3_PHY_TCA
 *
 * CMSIS Peripheral Access Layer for USB3_PHY_TCA
 */

#if !defined(USB3_PHY_TCA_H_)
#define USB3_PHY_TCA_H_                          /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- USB3_PHY_TCA Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup USB3_PHY_TCA_Peripheral_Access_Layer USB3_PHY_TCA Peripheral Access Layer
 * @{
 */

/** USB3_PHY_TCA - Register Layout Typedef */
typedef struct {
  __IO uint32_t TCA_CLK_RST;                       /**< TCA Block Clock and Reset Control, offset: 0x0 */
  __IO uint32_t TCA_INTR_EN;                       /**< TCA Block Interrupt Enable, offset: 0x4 */
  __IO uint32_t TCA_INTR_STS;                      /**< TCA Block Interrupt Status and Clear, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __IO uint32_t TCA_GCFG;                          /**< TCA Global Configuration, offset: 0x10 */
  __IO uint32_t TCA_TCPC;                          /**< TCA TCPC, offset: 0x14 */
  __IO uint32_t TCA_SYSMODE_CFG;                   /**< TCA Register for TypeC_MUX Direct Control, offset: 0x18 */
       uint8_t RESERVED_1[4];
  __IO uint32_t TCA_CTRLSYNCMODE_CFG0;             /**< Configuration Register 0 for Controller Synced Mode, offset: 0x20 */
  __IO uint32_t TCA_CTRLSYNCMODE_CFG1;             /**< Configuration Register 1 for Controller Synced Mode, offset: 0x24 */
  __IO uint32_t TCA_CTRLSYNCMODE_DBG0;             /**< Debug Register 0 for Controller Synced Mode, offset: 0x28 */
  __I  uint32_t TCA_CTRLSYNCMODE_DBG1;             /**< Debug Register 1 for Controller Synced Mode, offset: 0x2C */
  __I  uint32_t TCA_PSTATE;                        /**< TCA PSTATE Status, offset: 0x30 */
  __I  uint32_t TCA_GEN_STATUS;                    /**< TCA General Status, offset: 0x34 */
       uint8_t RESERVED_2[8];
  __IO uint32_t TCA_VBUS_CTRL;                     /**< TCA VBus Assist Control, offset: 0x40 */
  __I  uint32_t TCA_VBUS_STATUS;                   /**< TCA VBus Assist Status, offset: 0x44 */
       uint8_t RESERVED_3[180];
  __I  uint32_t TCA_INFO;                          /**< TCA Information For Version ID, offset: 0xFC */
} USB3_PHY_TCA_Type;

/* ----------------------------------------------------------------------------
   -- USB3_PHY_TCA Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup USB3_PHY_TCA_Register_Masks USB3_PHY_TCA Register Masks
 * @{
 */

/*! @name TCA_CLK_RST - TCA Block Clock and Reset Control */
/*! @{ */

#define USB3_PHY_TCA_TCA_CLK_RST_SUSPEND_CLK_EN_MASK (0x1U)
#define USB3_PHY_TCA_TCA_CLK_RST_SUSPEND_CLK_EN_SHIFT (0U)
/*! SUSPEND_CLK_EN - Suspend Clock Enable
 *  0b0..PHY ref_clk_sel decides the tca_clk. If ref_clk_sel is 1b ref_clk from PHY is the tca_clk, else suspend_clk is the tca_clk
 *  0b1..suspend_clk is used as the tca_clk
 */
#define USB3_PHY_TCA_TCA_CLK_RST_SUSPEND_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CLK_RST_SUSPEND_CLK_EN_SHIFT)) & USB3_PHY_TCA_TCA_CLK_RST_SUSPEND_CLK_EN_MASK)

#define USB3_PHY_TCA_TCA_CLK_RST_TCA_REF_CLK_EN_MASK (0x2U)
#define USB3_PHY_TCA_TCA_CLK_RST_TCA_REF_CLK_EN_SHIFT (1U)
/*! TCA_REF_CLK_EN - TCA Reference Clock Enable
 *  0b0..No request from TCA for ref_clk. ref_clk is enabled based on request from SS protocol layer
 *  0b1..Request from TCA for ref_clk to be enabled
 */
#define USB3_PHY_TCA_TCA_CLK_RST_TCA_REF_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CLK_RST_TCA_REF_CLK_EN_SHIFT)) & USB3_PHY_TCA_TCA_CLK_RST_TCA_REF_CLK_EN_MASK)

#define USB3_PHY_TCA_TCA_CLK_RST_PHY_RST_SW_MASK (0x100U)
#define USB3_PHY_TCA_TCA_CLK_RST_PHY_RST_SW_SHIFT (8U)
/*! PHY_RST_SW - phy_reset SW Override
 *  0b0..No phy_reset override
 *  0b1..phy_reset is asserted (override on phy_reset coming from Type-C Combo PHY top) to Hard macro and PCS.
 *       Soft tca_phy_reset can be driven by asserting this Bit for the required duration
 */
#define USB3_PHY_TCA_TCA_CLK_RST_PHY_RST_SW(x)   (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CLK_RST_PHY_RST_SW_SHIFT)) & USB3_PHY_TCA_TCA_CLK_RST_PHY_RST_SW_MASK)

#define USB3_PHY_TCA_TCA_CLK_RST_XA_RST_SW_MASK  (0x200U)
#define USB3_PHY_TCA_TCA_CLK_RST_XA_RST_SW_SHIFT (9U)
/*! XA_RST_SW - XBar Assist Soft Reset
 *  0b0..Soft reset is applied
 *  0b1..Soft reset is not applied
 */
#define USB3_PHY_TCA_TCA_CLK_RST_XA_RST_SW(x)    (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CLK_RST_XA_RST_SW_SHIFT)) & USB3_PHY_TCA_TCA_CLK_RST_XA_RST_SW_MASK)
/*! @} */

/*! @name TCA_INTR_EN - TCA Block Interrupt Enable */
/*! @{ */

#define USB3_PHY_TCA_TCA_INTR_EN_XA_ACK_EVT_EN_MASK (0x1U)
#define USB3_PHY_TCA_TCA_INTR_EN_XA_ACK_EVT_EN_SHIFT (0U)
/*! XA_ACK_EVT_EN - XBar Assist Ack Event Enable
 *  0b0..Ack event is disabled
 *  0b1..Ack event is enabled
 */
#define USB3_PHY_TCA_TCA_INTR_EN_XA_ACK_EVT_EN(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_INTR_EN_XA_ACK_EVT_EN_SHIFT)) & USB3_PHY_TCA_TCA_INTR_EN_XA_ACK_EVT_EN_MASK)

#define USB3_PHY_TCA_TCA_INTR_EN_XA_TIMEOUT_EVT_EN_MASK (0x2U)
#define USB3_PHY_TCA_TCA_INTR_EN_XA_TIMEOUT_EVT_EN_SHIFT (1U)
/*! XA_TIMEOUT_EVT_EN - XBar Assist Timeout Event Enable
 *  0b0..Timeout event is disabled
 *  0b1..Timeout event is enabled
 */
#define USB3_PHY_TCA_TCA_INTR_EN_XA_TIMEOUT_EVT_EN(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_INTR_EN_XA_TIMEOUT_EVT_EN_SHIFT)) & USB3_PHY_TCA_TCA_INTR_EN_XA_TIMEOUT_EVT_EN_MASK)

#define USB3_PHY_TCA_TCA_INTR_EN_SYS_VBUSVALID_EVT_EN_MASK (0x100U)
#define USB3_PHY_TCA_TCA_INTR_EN_SYS_VBUSVALID_EVT_EN_SHIFT (8U)
/*! SYS_VBUSVALID_EVT_EN - SYS_VBUSVALID Change Event Enable
 *  0b0..Change event is disabled
 *  0b1..Change event is enabled
 */
#define USB3_PHY_TCA_TCA_INTR_EN_SYS_VBUSVALID_EVT_EN(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_INTR_EN_SYS_VBUSVALID_EVT_EN_SHIFT)) & USB3_PHY_TCA_TCA_INTR_EN_SYS_VBUSVALID_EVT_EN_MASK)

#define USB3_PHY_TCA_TCA_INTR_EN_TCA_VBUSVALID_EVT_EN_MASK (0x400U)
#define USB3_PHY_TCA_TCA_INTR_EN_TCA_VBUSVALID_EVT_EN_SHIFT (10U)
/*! TCA_VBUSVALID_EVT_EN - TCA_VBUSVALID Change Event Enable
 *  0b0..Change event is disabled
 *  0b1..Change event is enabled
 */
#define USB3_PHY_TCA_TCA_INTR_EN_TCA_VBUSVALID_EVT_EN(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_INTR_EN_TCA_VBUSVALID_EVT_EN_SHIFT)) & USB3_PHY_TCA_TCA_INTR_EN_TCA_VBUSVALID_EVT_EN_MASK)

#define USB3_PHY_TCA_TCA_INTR_EN_TCA_DRV_HOST_VBUS_EVT_EN_MASK (0x1000U)
#define USB3_PHY_TCA_TCA_INTR_EN_TCA_DRV_HOST_VBUS_EVT_EN_SHIFT (12U)
/*! TCA_DRV_HOST_VBUS_EVT_EN - TCA_DRV_HOST_VBUS Change Event Enable
 *  0b0..Change event is disabled
 *  0b1..Change event is enabled
 */
#define USB3_PHY_TCA_TCA_INTR_EN_TCA_DRV_HOST_VBUS_EVT_EN(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_INTR_EN_TCA_DRV_HOST_VBUS_EVT_EN_SHIFT)) & USB3_PHY_TCA_TCA_INTR_EN_TCA_DRV_HOST_VBUS_EVT_EN_MASK)
/*! @} */

/*! @name TCA_INTR_STS - TCA Block Interrupt Status and Clear */
/*! @{ */

#define USB3_PHY_TCA_TCA_INTR_STS_XA_ACK_EVT_MASK (0x1U)
#define USB3_PHY_TCA_TCA_INTR_STS_XA_ACK_EVT_SHIFT (0U)
/*! XA_ACK_EVT - XBar Assist Ack Event
 *  0b0..Ack event has not occurred (or been cleared when 1b is written)
 *  0b1..Ack event has occurred with tca_int interrupt asserted indicating XBar_Assist TCPC request completion
 */
#define USB3_PHY_TCA_TCA_INTR_STS_XA_ACK_EVT(x)  (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_INTR_STS_XA_ACK_EVT_SHIFT)) & USB3_PHY_TCA_TCA_INTR_STS_XA_ACK_EVT_MASK)

#define USB3_PHY_TCA_TCA_INTR_STS_XA_TIMEOUT_EVT_MASK (0x2U)
#define USB3_PHY_TCA_TCA_INTR_STS_XA_TIMEOUT_EVT_SHIFT (1U)
/*! XA_TIMEOUT_EVT - XBar Assist Timeout Event Status
 *  0b0..Timeout event has not occurred (or been cleared when 1b is written)
 *  0b1..Timeout event has occurred with tca_int bc_interrupt asserted indicating timeout of the TCPC request
 */
#define USB3_PHY_TCA_TCA_INTR_STS_XA_TIMEOUT_EVT(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_INTR_STS_XA_TIMEOUT_EVT_SHIFT)) & USB3_PHY_TCA_TCA_INTR_STS_XA_TIMEOUT_EVT_MASK)

#define USB3_PHY_TCA_TCA_INTR_STS_SYS_VBUSVALID_EVT_MASK (0x100U)
#define USB3_PHY_TCA_TCA_INTR_STS_SYS_VBUSVALID_EVT_SHIFT (8U)
/*! SYS_VBUSVALID_EVT - SYS_VBUSVALID Change Event Status
 *  0b0..Change event has not occurred (or been cleared when 1b is written)
 *  0b1..Change event has occurred with tca_int interrupt asserted indicating sys_vbusvalid change
 */
#define USB3_PHY_TCA_TCA_INTR_STS_SYS_VBUSVALID_EVT(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_INTR_STS_SYS_VBUSVALID_EVT_SHIFT)) & USB3_PHY_TCA_TCA_INTR_STS_SYS_VBUSVALID_EVT_MASK)

#define USB3_PHY_TCA_TCA_INTR_STS_SYS_VBUSVALID_MASK (0x200U)
#define USB3_PHY_TCA_TCA_INTR_STS_SYS_VBUSVALID_SHIFT (9U)
/*! SYS_VBUSVALID - SYS_VBUSVALID Status/Value */
#define USB3_PHY_TCA_TCA_INTR_STS_SYS_VBUSVALID(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_INTR_STS_SYS_VBUSVALID_SHIFT)) & USB3_PHY_TCA_TCA_INTR_STS_SYS_VBUSVALID_MASK)

#define USB3_PHY_TCA_TCA_INTR_STS_TCA_VBUSVALID_EVT_MASK (0x400U)
#define USB3_PHY_TCA_TCA_INTR_STS_TCA_VBUSVALID_EVT_SHIFT (10U)
/*! TCA_VBUSVALID_EVT - TCA_VBUSVALID Change Event Status
 *  0b0..Change event has not occurred (or been cleared when 1b is written)
 *  0b1..Change event has occurred with tca_int interrupt asserted indicating tca_vbusvalid change
 */
#define USB3_PHY_TCA_TCA_INTR_STS_TCA_VBUSVALID_EVT(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_INTR_STS_TCA_VBUSVALID_EVT_SHIFT)) & USB3_PHY_TCA_TCA_INTR_STS_TCA_VBUSVALID_EVT_MASK)

#define USB3_PHY_TCA_TCA_INTR_STS_TCA_VBUSVALID_MASK (0x800U)
#define USB3_PHY_TCA_TCA_INTR_STS_TCA_VBUSVALID_SHIFT (11U)
/*! TCA_VBUSVALID - TCA_VBUSVALID Status/Value */
#define USB3_PHY_TCA_TCA_INTR_STS_TCA_VBUSVALID(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_INTR_STS_TCA_VBUSVALID_SHIFT)) & USB3_PHY_TCA_TCA_INTR_STS_TCA_VBUSVALID_MASK)

#define USB3_PHY_TCA_TCA_INTR_STS_TCA_DRV_HOST_VBUS_EVT_MASK (0x1000U)
#define USB3_PHY_TCA_TCA_INTR_STS_TCA_DRV_HOST_VBUS_EVT_SHIFT (12U)
/*! TCA_DRV_HOST_VBUS_EVT - TCA_DRV_HOST_VBUS Change Event Status
 *  0b0..Change event has not occurred (or been cleared when 1b is written)
 *  0b1..Change event has occurred with tca_int interrupt asserted indicating TCA_DRV_HOST_VBUS change
 */
#define USB3_PHY_TCA_TCA_INTR_STS_TCA_DRV_HOST_VBUS_EVT(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_INTR_STS_TCA_DRV_HOST_VBUS_EVT_SHIFT)) & USB3_PHY_TCA_TCA_INTR_STS_TCA_DRV_HOST_VBUS_EVT_MASK)

#define USB3_PHY_TCA_TCA_INTR_STS_TCA_DRV_HOST_VBUS_MASK (0x2000U)
#define USB3_PHY_TCA_TCA_INTR_STS_TCA_DRV_HOST_VBUS_SHIFT (13U)
/*! TCA_DRV_HOST_VBUS - TCA_DRV_HOST_VBUS" Status/Value */
#define USB3_PHY_TCA_TCA_INTR_STS_TCA_DRV_HOST_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_INTR_STS_TCA_DRV_HOST_VBUS_SHIFT)) & USB3_PHY_TCA_TCA_INTR_STS_TCA_DRV_HOST_VBUS_MASK)
/*! @} */

/*! @name TCA_GCFG - TCA Global Configuration */
/*! @{ */

#define USB3_PHY_TCA_TCA_GCFG_OP_MODE_MASK       (0x3U)
#define USB3_PHY_TCA_TCA_GCFG_OP_MODE_SHIFT      (0U)
/*! OP_MODE - Type-C Mux Operational Mode
 *  0bx0..System Configuration Mode, use TCA_SYSMODE_CFG Register for TypeC_MUX direct control
 *  0bx1..Controller Synced Mode, use TCA_TCPC Register for TypeC_MUX control
 */
#define USB3_PHY_TCA_TCA_GCFG_OP_MODE(x)         (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_GCFG_OP_MODE_SHIFT)) & USB3_PHY_TCA_TCA_GCFG_OP_MODE_MASK)

#define USB3_PHY_TCA_TCA_GCFG_ROLE_HSTDEV_MASK   (0x10U)
#define USB3_PHY_TCA_TCA_GCFG_ROLE_HSTDEV_SHIFT  (4U)
/*! ROLE_HSTDEV - USB Host/Device Mode
 *  0b0..Default mode, USB Subsystem is in DRP/Host mode
 *  0b1..Device mode operation, USB Subsystem is in Device mode
 */
#define USB3_PHY_TCA_TCA_GCFG_ROLE_HSTDEV(x)     (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_GCFG_ROLE_HSTDEV_SHIFT)) & USB3_PHY_TCA_TCA_GCFG_ROLE_HSTDEV_MASK)
/*! @} */

/*! @name TCA_TCPC - TCA TCPC */
/*! @{ */

#define USB3_PHY_TCA_TCA_TCPC_TCPC_MUX_CONTROL_MASK (0x3U)
#define USB3_PHY_TCA_TCA_TCPC_TCPC_MUX_CONTROL_SHIFT (0U)
/*! TCPC_MUX_CONTROL - TCPC Mux Control
 *  0b00..No connection (default)
 *  0b01..USB3.0 Connected
 *  0b10..
 *  0b11..
 */
#define USB3_PHY_TCA_TCA_TCPC_TCPC_MUX_CONTROL(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_TCPC_TCPC_MUX_CONTROL_SHIFT)) & USB3_PHY_TCA_TCA_TCPC_TCPC_MUX_CONTROL_MASK)

#define USB3_PHY_TCA_TCA_TCPC_TCPC_CONNECTOR_ORIENTATION_MASK (0x4U)
#define USB3_PHY_TCA_TCA_TCPC_TCPC_CONNECTOR_ORIENTATION_SHIFT (2U)
/*! TCPC_CONNECTOR_ORIENTATION - Connector Orientation From TCPM
 *  0b0..Normal (CC1=A5, CC2=B5, TX1=A2/A3, RX1=B10/B11) default
 *  0b1..Flipped (CC2=A5, CC1=B5, TX1=B2/B3, RX1=A10/A11)
 */
#define USB3_PHY_TCA_TCA_TCPC_TCPC_CONNECTOR_ORIENTATION(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_TCPC_TCPC_CONNECTOR_ORIENTATION_SHIFT)) & USB3_PHY_TCA_TCA_TCPC_TCPC_CONNECTOR_ORIENTATION_MASK)

#define USB3_PHY_TCA_TCA_TCPC_TCPC_LOW_POWER_EN_MASK (0x8U)
#define USB3_PHY_TCA_TCA_TCPC_TCPC_LOW_POWER_EN_SHIFT (3U)
/*! TCPC_LOW_POWER_EN - TCPC Low Power Enable
 *  0b0..Standard operation
 *  0b1..Disable PHY and use advanced low power strategy (P3.Disable on all PHY lanes with even lower power
 *       consumption than P3). Also puts all the PHY lanes in USB Safe state
 */
#define USB3_PHY_TCA_TCA_TCPC_TCPC_LOW_POWER_EN(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_TCPC_TCPC_LOW_POWER_EN_SHIFT)) & USB3_PHY_TCA_TCA_TCPC_TCPC_LOW_POWER_EN_MASK)

#define USB3_PHY_TCA_TCA_TCPC_TCPC_VALID_MASK    (0x10U)
#define USB3_PHY_TCA_TCA_TCPC_TCPC_VALID_SHIFT   (4U)
/*! TCPC_VALID - TCPC Valid */
#define USB3_PHY_TCA_TCA_TCPC_TCPC_VALID(x)      (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_TCPC_TCPC_VALID_SHIFT)) & USB3_PHY_TCA_TCA_TCPC_TCPC_VALID_MASK)
/*! @} */

/*! @name TCA_SYSMODE_CFG - TCA Register for TypeC_MUX Direct Control */
/*! @{ */

#define USB3_PHY_TCA_TCA_SYSMODE_CFG_TYPEC_FLIP_MASK (0x4U)
#define USB3_PHY_TCA_TCA_SYSMODE_CFG_TYPEC_FLIP_SHIFT (2U)
/*! TYPEC_FLIP - Type-C Flip
 *  0b0..Normal (CC1=A5, CC2=B5, TX1=A2/A3, RX1=B10/B11) default
 *  0b1..Flipped (CC2=A5, CC1=B5, TX1=B2/B3, RX1=A10/A11)
 */
#define USB3_PHY_TCA_TCA_SYSMODE_CFG_TYPEC_FLIP(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_SYSMODE_CFG_TYPEC_FLIP_SHIFT)) & USB3_PHY_TCA_TCA_SYSMODE_CFG_TYPEC_FLIP_MASK)

#define USB3_PHY_TCA_TCA_SYSMODE_CFG_TYPEC_DISABLE_MASK (0x8U)
#define USB3_PHY_TCA_TCA_SYSMODE_CFG_TYPEC_DISABLE_SHIFT (3U)
/*! TYPEC_DISABLE - Type-C Disable
 *  0b0..Standard operation
 *  0b1..Low power/"USB Safe State" operation
 */
#define USB3_PHY_TCA_TCA_SYSMODE_CFG_TYPEC_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_SYSMODE_CFG_TYPEC_DISABLE_SHIFT)) & USB3_PHY_TCA_TCA_SYSMODE_CFG_TYPEC_DISABLE_MASK)
/*! @} */

/*! @name TCA_CTRLSYNCMODE_CFG0 - Configuration Register 0 for Controller Synced Mode */
/*! @{ */

#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG0_SSTX_DETRX_REQ_BLOCK_EN_MASK (0x8U)
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG0_SSTX_DETRX_REQ_BLOCK_EN_SHIFT (3U)
/*! SSTX_DETRX_REQ_BLOCK_EN - SSTX_DETRX_REQ Block Enable
 *  0b0..Doesn't block sstx_detrx_req to PHY. Relies on controller to disable RxDetect when ss_rxdet_disable is asserted
 *  0b1..Block sstx_detrx_req to PHY when ss_rxdet_disable to controller is asserted
 */
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG0_SSTX_DETRX_REQ_BLOCK_EN(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG0_SSTX_DETRX_REQ_BLOCK_EN_SHIFT)) & USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG0_SSTX_DETRX_REQ_BLOCK_EN_MASK)

#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG0_SS_HDSHK_REQ_MASK (0x100U)
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG0_SS_HDSHK_REQ_SHIFT (8U)
/*! SS_HDSHK_REQ - Handshake Mechanism With USB Controller
 *  0b0..Relies on "USB TX/RX lanes reaching P3"
 *  0b1..Relies on ss_rxdet_disable_ack handshake along with "USB TX/RX lanes reaching P3"
 */
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG0_SS_HDSHK_REQ(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG0_SS_HDSHK_REQ_SHIFT)) & USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG0_SS_HDSHK_REQ_MASK)

#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG0_AUTO_SAFE_STATE_MASK (0x10000U)
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG0_AUTO_SAFE_STATE_SHIFT (16U)
/*! AUTO_SAFE_STATE - Automatic Safe State
 *  0b0..Transient Safe Mode is not used
 *  0b1..Transient Safe Mode is used asserting typec_disable before the flip change; typec_disable is de-asserted after the configuration change
 */
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG0_AUTO_SAFE_STATE(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG0_AUTO_SAFE_STATE_SHIFT)) & USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG0_AUTO_SAFE_STATE_MASK)
/*! @} */

/*! @name TCA_CTRLSYNCMODE_CFG1 - Configuration Register 1 for Controller Synced Mode */
/*! @{ */

#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG1_XA_TIMEOUT_VAL_MASK (0xFFFFFU)
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG1_XA_TIMEOUT_VAL_SHIFT (0U)
/*! XA_TIMEOUT_VAL - XBar Assist TCPC Request Timeout Value */
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG1_XA_TIMEOUT_VAL(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG1_XA_TIMEOUT_VAL_SHIFT)) & USB3_PHY_TCA_TCA_CTRLSYNCMODE_CFG1_XA_TIMEOUT_VAL_MASK)
/*! @} */

/*! @name TCA_CTRLSYNCMODE_DBG0 - Debug Register 0 for Controller Synced Mode */
/*! @{ */

#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_SS_RXDETECT_DISABLE_MASK (0x10U)
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_SS_RXDETECT_DISABLE_SHIFT (4U)
/*! SS_RXDETECT_DISABLE - SS_RXDETECT_DISABLE Status/Value */
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_SS_RXDETECT_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_SS_RXDETECT_DISABLE_SHIFT)) & USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_SS_RXDETECT_DISABLE_MASK)

#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_SS_RXDETECT_DISABLE_ACK_MASK (0x20U)
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_SS_RXDETECT_DISABLE_ACK_SHIFT (5U)
/*! SS_RXDETECT_DISABLE_ACK - SS_RXDETECT_DISABLE_ACK Status/Value */
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_SS_RXDETECT_DISABLE_ACK(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_SS_RXDETECT_DISABLE_ACK_SHIFT)) & USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_SS_RXDETECT_DISABLE_ACK_MASK)

#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_XBAR_READY_MASK (0x1000U)
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_XBAR_READY_SHIFT (12U)
/*! XBAR_READY - XBAR_READY Status/Value */
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_XBAR_READY(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_XBAR_READY_SHIFT)) & USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_XBAR_READY_MASK)

#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_PSTATE_SYNCED_MASK (0x2000U)
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_PSTATE_SYNCED_SHIFT (13U)
/*! PSTATE_SYNCED - TCA_CLK Synchronized Status In TCA_PSTATE
 *  0b0..Status is not synchronized in tca_clk
 *  0b1..Status is synchronized in tca_clk
 */
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_PSTATE_SYNCED(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_PSTATE_SYNCED_SHIFT)) & USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_PSTATE_SYNCED_MASK)

#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_PSTATE_TIMEOUT_VAL_MASK (0x4000U)
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_PSTATE_TIMEOUT_VAL_SHIFT (14U)
/*! PSTATE_TIMEOUT_VAL - PSTATE Timeout Value
 *  0b0..Current values are shown
 *  0b1..Values captured at the moment when TCPC request Timeout occurs
 */
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_PSTATE_TIMEOUT_VAL(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_PSTATE_TIMEOUT_VAL_SHIFT)) & USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_PSTATE_TIMEOUT_VAL_MASK)

#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_XA_REQ_COMPL_MULT_MASK (0xF8000U)
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_XA_REQ_COMPL_MULT_SHIFT (15U)
/*! XA_REQ_COMPL_MULT - Multiplier Value For xa_req_compl_cycles[15:0] Status In TCA_CTRLSYNCMODE_DBG1 */
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_XA_REQ_COMPL_MULT(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_XA_REQ_COMPL_MULT_SHIFT)) & USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_XA_REQ_COMPL_MULT_MASK)

#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_CTRL_IF_OVRRD_EN_MASK (0x1800000U)
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_CTRL_IF_OVRRD_EN_SHIFT (23U)
/*! CTRL_IF_OVRRD_EN - Control If Override Enable */
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_CTRL_IF_OVRRD_EN(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_CTRL_IF_OVRRD_EN_SHIFT)) & USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_CTRL_IF_OVRRD_EN_MASK)

#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_CTRL_IF_OVRRD_VAL_MASK (0x30000000U)
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_CTRL_IF_OVRRD_VAL_SHIFT (28U)
/*! CTRL_IF_OVRRD_VAL - Control If Override Value */
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_CTRL_IF_OVRRD_VAL(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_CTRL_IF_OVRRD_VAL_SHIFT)) & USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG0_CTRL_IF_OVRRD_VAL_MASK)
/*! @} */

/*! @name TCA_CTRLSYNCMODE_DBG1 - Debug Register 1 for Controller Synced Mode */
/*! @{ */

#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG1_XA_REQ_COMPL_CYCLES_MASK (0xFFFFU)
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG1_XA_REQ_COMPL_CYCLES_SHIFT (0U)
/*! XA_REQ_COMPL_CYCLES - TCPC Req Completion Cycles */
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG1_XA_REQ_COMPL_CYCLES(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG1_XA_REQ_COMPL_CYCLES_SHIFT)) & USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG1_XA_REQ_COMPL_CYCLES_MASK)

#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG1_XA_REQ_COMPL_CYCLES_OVERRUN_MASK (0x10000U)
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG1_XA_REQ_COMPL_CYCLES_OVERRUN_SHIFT (16U)
/*! XA_REQ_COMPL_CYCLES_OVERRUN - TCPC Req Completion Cycles Overrun */
#define USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG1_XA_REQ_COMPL_CYCLES_OVERRUN(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG1_XA_REQ_COMPL_CYCLES_OVERRUN_SHIFT)) & USB3_PHY_TCA_TCA_CTRLSYNCMODE_DBG1_XA_REQ_COMPL_CYCLES_OVERRUN_MASK)
/*! @} */

/*! @name TCA_PSTATE - TCA PSTATE Status */
/*! @{ */

#define USB3_PHY_TCA_TCA_PSTATE_PIPE0_POWERDOWN_MASK (0x3U)
#define USB3_PHY_TCA_TCA_PSTATE_PIPE0_POWERDOWN_SHIFT (0U)
/*! PIPE0_POWERDOWN - PIPE0 Power Down */
#define USB3_PHY_TCA_TCA_PSTATE_PIPE0_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_PSTATE_PIPE0_POWERDOWN_SHIFT)) & USB3_PHY_TCA_TCA_PSTATE_PIPE0_POWERDOWN_MASK)

#define USB3_PHY_TCA_TCA_PSTATE_RX_PLL_STATE_MASK (0x4U)
#define USB3_PHY_TCA_TCA_PSTATE_RX_PLL_STATE_SHIFT (2U)
/*! RX_PLL_STATE - RX PLL State */
#define USB3_PHY_TCA_TCA_PSTATE_RX_PLL_STATE(x)  (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_PSTATE_RX_PLL_STATE_SHIFT)) & USB3_PHY_TCA_TCA_PSTATE_RX_PLL_STATE_MASK)

#define USB3_PHY_TCA_TCA_PSTATE_TX_STATE_MASK    (0x8U)
#define USB3_PHY_TCA_TCA_PSTATE_TX_STATE_SHIFT   (3U)
/*! TX_STATE - TX State */
#define USB3_PHY_TCA_TCA_PSTATE_TX_STATE(x)      (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_PSTATE_TX_STATE_SHIFT)) & USB3_PHY_TCA_TCA_PSTATE_TX_STATE_MASK)

#define USB3_PHY_TCA_TCA_PSTATE_TX_CM_STATE_MASK (0x10U)
#define USB3_PHY_TCA_TCA_PSTATE_TX_CM_STATE_SHIFT (4U)
/*! TX_CM_STATE - TX CM State */
#define USB3_PHY_TCA_TCA_PSTATE_TX_CM_STATE(x)   (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_PSTATE_TX_CM_STATE_SHIFT)) & USB3_PHY_TCA_TCA_PSTATE_TX_CM_STATE_MASK)
/*! @} */

/*! @name TCA_GEN_STATUS - TCA General Status */
/*! @{ */

#define USB3_PHY_TCA_TCA_GEN_STATUS_PHY_TYPEC_FLIP_MASK (0x4U)
#define USB3_PHY_TCA_TCA_GEN_STATUS_PHY_TYPEC_FLIP_SHIFT (2U)
/*! PHY_TYPEC_FLIP - PHY Type-C Flip */
#define USB3_PHY_TCA_TCA_GEN_STATUS_PHY_TYPEC_FLIP(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_GEN_STATUS_PHY_TYPEC_FLIP_SHIFT)) & USB3_PHY_TCA_TCA_GEN_STATUS_PHY_TYPEC_FLIP_MASK)

#define USB3_PHY_TCA_TCA_GEN_STATUS_PHY_TYPEC_DISABLE_MASK (0x8U)
#define USB3_PHY_TCA_TCA_GEN_STATUS_PHY_TYPEC_DISABLE_SHIFT (3U)
/*! PHY_TYPEC_DISABLE - PHY Type-C Disable */
#define USB3_PHY_TCA_TCA_GEN_STATUS_PHY_TYPEC_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_GEN_STATUS_PHY_TYPEC_DISABLE_SHIFT)) & USB3_PHY_TCA_TCA_GEN_STATUS_PHY_TYPEC_DISABLE_MASK)

#define USB3_PHY_TCA_TCA_GEN_STATUS_TYPEC_FLIP_INVERT_MASK (0x10U)
#define USB3_PHY_TCA_TCA_GEN_STATUS_TYPEC_FLIP_INVERT_SHIFT (4U)
/*! TYPEC_FLIP_INVERT - Type-C Flip Invert */
#define USB3_PHY_TCA_TCA_GEN_STATUS_TYPEC_FLIP_INVERT(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_GEN_STATUS_TYPEC_FLIP_INVERT_SHIFT)) & USB3_PHY_TCA_TCA_GEN_STATUS_TYPEC_FLIP_INVERT_MASK)

#define USB3_PHY_TCA_TCA_GEN_STATUS_REF_CLK_SEL_MASK (0x100U)
#define USB3_PHY_TCA_TCA_GEN_STATUS_REF_CLK_SEL_SHIFT (8U)
/*! REF_CLK_SEL - Reference Clock Select */
#define USB3_PHY_TCA_TCA_GEN_STATUS_REF_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_GEN_STATUS_REF_CLK_SEL_SHIFT)) & USB3_PHY_TCA_TCA_GEN_STATUS_REF_CLK_SEL_MASK)

#define USB3_PHY_TCA_TCA_GEN_STATUS_USB_DEV_POR_MASK (0x1000U)
#define USB3_PHY_TCA_TCA_GEN_STATUS_USB_DEV_POR_SHIFT (12U)
/*! USB_DEV_POR - USB Device PoR */
#define USB3_PHY_TCA_TCA_GEN_STATUS_USB_DEV_POR(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_GEN_STATUS_USB_DEV_POR_SHIFT)) & USB3_PHY_TCA_TCA_GEN_STATUS_USB_DEV_POR_MASK)
/*! @} */

/*! @name TCA_VBUS_CTRL - TCA VBus Assist Control */
/*! @{ */

#define USB3_PHY_TCA_TCA_VBUS_CTRL_VBUSVALID_OVERRD_MASK (0x3U)
#define USB3_PHY_TCA_TCA_VBUS_CTRL_VBUSVALID_OVERRD_SHIFT (0U)
/*! VBUSVALID_OVERRD - TCA_VBUSVALID Override
 *  0b00..Drive 0
 *  0b01..Drive 1
 *  0b10..Follow sys_vbusvalid
 *  0b11..Follow sys_vbusvalid with XBar_Assist associated override using xbar_ready
 */
#define USB3_PHY_TCA_TCA_VBUS_CTRL_VBUSVALID_OVERRD(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_VBUS_CTRL_VBUSVALID_OVERRD_SHIFT)) & USB3_PHY_TCA_TCA_VBUS_CTRL_VBUSVALID_OVERRD_MASK)

#define USB3_PHY_TCA_TCA_VBUS_CTRL_POWERPRESENT_OVERRD_MASK (0xCU)
#define USB3_PHY_TCA_TCA_VBUS_CTRL_POWERPRESENT_OVERRD_SHIFT (2U)
/*! POWERPRESENT_OVERRD - TCA_POWERPRESENT Override
 *  0b00..Drive 0
 *  0b01..Drive 1
 *  0b10..Follow sys_vbusvalid
 *  0b11..Follow sys_vbusvalid with XBar_Assist associated override using xbar_ready
 */
#define USB3_PHY_TCA_TCA_VBUS_CTRL_POWERPRESENT_OVERRD(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_VBUS_CTRL_POWERPRESENT_OVERRD_SHIFT)) & USB3_PHY_TCA_TCA_VBUS_CTRL_POWERPRESENT_OVERRD_MASK)

#define USB3_PHY_TCA_TCA_VBUS_CTRL_DRV_HOST_VBUS_OVERRD_MASK (0x30U)
#define USB3_PHY_TCA_TCA_VBUS_CTRL_DRV_HOST_VBUS_OVERRD_SHIFT (4U)
/*! DRV_HOST_VBUS_OVERRD - TCA_DRV_HOST_VBUS Overdrive
 *  0b00..Drive 0
 *  0b01..Drive 1
 *  0b10..Drive 0
 *  0b11..Use XBar_Assist to drive TCA_DRV_HOST_VBUS
 */
#define USB3_PHY_TCA_TCA_VBUS_CTRL_DRV_HOST_VBUS_OVERRD(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_VBUS_CTRL_DRV_HOST_VBUS_OVERRD_SHIFT)) & USB3_PHY_TCA_TCA_VBUS_CTRL_DRV_HOST_VBUS_OVERRD_MASK)

#define USB3_PHY_TCA_TCA_VBUS_CTRL_TCA_IDDIG_MASK (0x100U)
#define USB3_PHY_TCA_TCA_VBUS_CTRL_TCA_IDDIG_SHIFT (8U)
/*! TCA_IDDIG - TCA_IDDIG Control
 *  0b0..Drive 0
 *  0b1..Drive 1
 */
#define USB3_PHY_TCA_TCA_VBUS_CTRL_TCA_IDDIG(x)  (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_VBUS_CTRL_TCA_IDDIG_SHIFT)) & USB3_PHY_TCA_TCA_VBUS_CTRL_TCA_IDDIG_MASK)

#define USB3_PHY_TCA_TCA_VBUS_CTRL_TCA_MISC_CTRL_MASK (0x7E00U)
#define USB3_PHY_TCA_TCA_VBUS_CTRL_TCA_MISC_CTRL_SHIFT (9U)
/*! TCA_MISC_CTRL - TCA Miscellaneous Control
 *  0b000000..Drive 0
 *  0b000001..Drive 1
 */
#define USB3_PHY_TCA_TCA_VBUS_CTRL_TCA_MISC_CTRL(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_VBUS_CTRL_TCA_MISC_CTRL_SHIFT)) & USB3_PHY_TCA_TCA_VBUS_CTRL_TCA_MISC_CTRL_MASK)
/*! @} */

/*! @name TCA_VBUS_STATUS - TCA VBus Assist Status */
/*! @{ */

#define USB3_PHY_TCA_TCA_VBUS_STATUS_SYS_VBUSVALID_MASK (0x1U)
#define USB3_PHY_TCA_TCA_VBUS_STATUS_SYS_VBUSVALID_SHIFT (0U)
/*! SYS_VBUSVALID - System VBus Valid */
#define USB3_PHY_TCA_TCA_VBUS_STATUS_SYS_VBUSVALID(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_VBUS_STATUS_SYS_VBUSVALID_SHIFT)) & USB3_PHY_TCA_TCA_VBUS_STATUS_SYS_VBUSVALID_MASK)

#define USB3_PHY_TCA_TCA_VBUS_STATUS_TCA_VBUSVALID_MASK (0x2U)
#define USB3_PHY_TCA_TCA_VBUS_STATUS_TCA_VBUSVALID_SHIFT (1U)
/*! TCA_VBUSVALID - TCA VBus Valid */
#define USB3_PHY_TCA_TCA_VBUS_STATUS_TCA_VBUSVALID(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_VBUS_STATUS_TCA_VBUSVALID_SHIFT)) & USB3_PHY_TCA_TCA_VBUS_STATUS_TCA_VBUSVALID_MASK)

#define USB3_PHY_TCA_TCA_VBUS_STATUS_TCA_POWERPRESENT_MASK (0x4U)
#define USB3_PHY_TCA_TCA_VBUS_STATUS_TCA_POWERPRESENT_SHIFT (2U)
/*! TCA_POWERPRESENT - TCA Power Present */
#define USB3_PHY_TCA_TCA_VBUS_STATUS_TCA_POWERPRESENT(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_VBUS_STATUS_TCA_POWERPRESENT_SHIFT)) & USB3_PHY_TCA_TCA_VBUS_STATUS_TCA_POWERPRESENT_MASK)

#define USB3_PHY_TCA_TCA_VBUS_STATUS_TCA_DRV_HOST_VBUS_MASK (0x8U)
#define USB3_PHY_TCA_TCA_VBUS_STATUS_TCA_DRV_HOST_VBUS_SHIFT (3U)
/*! TCA_DRV_HOST_VBUS - TCA Drive Host VBus */
#define USB3_PHY_TCA_TCA_VBUS_STATUS_TCA_DRV_HOST_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_VBUS_STATUS_TCA_DRV_HOST_VBUS_SHIFT)) & USB3_PHY_TCA_TCA_VBUS_STATUS_TCA_DRV_HOST_VBUS_MASK)
/*! @} */

/*! @name TCA_INFO - TCA Information For Version ID */
/*! @{ */

#define USB3_PHY_TCA_TCA_INFO_VERSION_ID_MASK    (0xFFFFFFFFU)
#define USB3_PHY_TCA_TCA_INFO_VERSION_ID_SHIFT   (0U)
/*! VERSION_ID - Version ID For TCA */
#define USB3_PHY_TCA_TCA_INFO_VERSION_ID(x)      (((uint32_t)(((uint32_t)(x)) << USB3_PHY_TCA_TCA_INFO_VERSION_ID_SHIFT)) & USB3_PHY_TCA_TCA_INFO_VERSION_ID_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group USB3_PHY_TCA_Register_Masks */


/*!
 * @}
 */ /* end of group USB3_PHY_TCA_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* USB3_PHY_TCA_H_ */

