# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../sources_1/PWM_Generator.vhd" \
"../../../../../sim/sim_1/new/PWM_Generator_tb.vhd" \

# Do not sort compile order
nosort
