<html><head><title>Icestorm: AESD + AESIMC measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>AESD + AESIMC</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  aesd v0.16b, v1.16b
  aesimc v0.16b, v0.16b</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 2.000</p><p>Issues: 1.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 0.000</p><p>SIMD/FP unit issues: 1.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch simd uop (57)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>2004</td><td>3037</td><td>1003</td><td>1</td><td>1002</td><td>1002</td><td>75905</td><td>1000</td><td>2000</td><td>14365</td><td>12102</td><td>3177</td><td>6397</td><td>6152</td><td>2089</td><td>8978</td></tr><tr><td>2004</td><td>3039</td><td>1004</td><td>1</td><td>1003</td><td>1003</td><td>75905</td><td>1000</td><td>2000</td><td>0</td><td>0</td><td>3000</td><td>1</td><td>0</td><td>2000</td><td>0</td></tr><tr><td>2004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>2000</td><td>0</td><td>0</td><td>3000</td><td>1</td><td>0</td><td>2000</td><td>0</td></tr><tr><td>2004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>2000</td><td>0</td><td>0</td><td>3000</td><td>1</td><td>0</td><td>2000</td><td>0</td></tr><tr><td>2004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>2000</td><td>0</td><td>0</td><td>3000</td><td>1</td><td>0</td><td>2000</td><td>0</td></tr><tr><td>2004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>2000</td><td>0</td><td>0</td><td>3000</td><td>1</td><td>0</td><td>2000</td><td>0</td></tr><tr><td>2004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>2000</td><td>0</td><td>0</td><td>3000</td><td>1</td><td>0</td><td>2000</td><td>0</td></tr><tr><td>2004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>2000</td><td>0</td><td>0</td><td>3000</td><td>1</td><td>0</td><td>2000</td><td>0</td></tr><tr><td>2004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>2000</td><td>0</td><td>0</td><td>3000</td><td>1</td><td>0</td><td>2000</td><td>0</td></tr><tr><td>2004</td><td>3033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>75905</td><td>1000</td><td>2000</td><td>0</td><td>0</td><td>3000</td><td>1</td><td>0</td><td>2000</td><td>0</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->1</h2><div style="margin-left: 40px"><p>Code:</p><pre>  aesd v0.16b, v1.16b
  aesimc v0.16b, v0.16b</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0033</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>20204</td><td>30037</td><td>10103</td><td>101</td><td>10002</td><td>100</td><td>10002</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20006</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0033</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>20024</td><td>30037</td><td>10013</td><td>11</td><td>10002</td><td>10</td><td>10002</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20006</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: Latency 1->2</h2><div style="margin-left: 40px"><p>Code:</p><pre>  aesd v0.16b, v0.16b
  aesimc v0.16b, v0.16b</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0033</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr><tr><td>20204</td><td>30033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>768905</td><td>10100</td><td>200</td><td>20004</td><td>200</td><td>30006</td><td>1</td><td>20000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 3.0033</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20004</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr><tr><td>20024</td><td>30033</td><td>10011</td><td>11</td><td>10000</td><td>10</td><td>10000</td><td>30</td><td>768905</td><td>10010</td><td>20</td><td>20000</td><td>20</td><td>30000</td><td>1</td><td>20000</td><td>10</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  movi v0.16b, 0
  aesd v0.16b, v8.16b
  aesimc v0.16b, v0.16b
  movi v1.16b, 0
  aesd v1.16b, v8.16b
  aesimc v1.16b, v1.16b
  movi v2.16b, 0
  aesd v2.16b, v8.16b
  aesimc v2.16b, v2.16b
  movi v3.16b, 0
  aesd v3.16b, v8.16b
  aesimc v3.16b, v3.16b
  movi v4.16b, 0
  aesd v4.16b, v8.16b
  aesimc v4.16b, v4.16b
  movi v5.16b, 0
  aesd v5.16b, v8.16b
  aesimc v5.16b, v5.16b
  movi v6.16b, 0
  aesd v6.16b, v8.16b
  aesimc v6.16b, v6.16b
  movi v7.16b, 0
  aesd v7.16b, v8.16b
  aesimc v7.16b, v7.16b</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v8.16b, 9</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0005</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>240204</td><td>80496</td><td>80134</td><td>101</td><td>80033</td><td>100</td><td>80035</td><td>300</td><td>320026</td><td>80106</td><td>200</td><td>160012</td><td>200</td><td>240084</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240205</td><td>80095</td><td>80135</td><td>101</td><td>80034</td><td>100</td><td>80048</td><td>300</td><td>320026</td><td>80106</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>80036</td><td>80105</td><td>101</td><td>80004</td><td>100</td><td>80006</td><td>300</td><td>320026</td><td>80106</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>80036</td><td>80105</td><td>101</td><td>80004</td><td>100</td><td>80006</td><td>300</td><td>320030</td><td>80107</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>80036</td><td>80105</td><td>101</td><td>80004</td><td>100</td><td>80006</td><td>300</td><td>320026</td><td>80106</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>80036</td><td>80105</td><td>101</td><td>80004</td><td>100</td><td>80006</td><td>300</td><td>320026</td><td>80106</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>80036</td><td>80105</td><td>101</td><td>80004</td><td>100</td><td>80006</td><td>300</td><td>320026</td><td>80106</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>80036</td><td>80105</td><td>101</td><td>80004</td><td>100</td><td>80006</td><td>300</td><td>320026</td><td>80106</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240205</td><td>80071</td><td>80135</td><td>101</td><td>80034</td><td>100</td><td>80047</td><td>300</td><td>320026</td><td>80106</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>1</td><td>240000</td><td>100</td></tr><tr><td>240204</td><td>80036</td><td>80105</td><td>101</td><td>80004</td><td>100</td><td>80006</td><td>300</td><td>320026</td><td>80106</td><td>200</td><td>160012</td><td>200</td><td>240018</td><td>1</td><td>240000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0216</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>240024</td><td>84144</td><td>80271</td><td>11</td><td>80260</td><td>10</td><td>80262</td><td>30</td><td>320770</td><td>80202</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240024</td><td>82855</td><td>80197</td><td>11</td><td>80186</td><td>10</td><td>80186</td><td>30</td><td>320489</td><td>80130</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240024</td><td>81676</td><td>80127</td><td>11</td><td>80116</td><td>10</td><td>80116</td><td>30</td><td>320464</td><td>80125</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240025</td><td>82191</td><td>80186</td><td>11</td><td>80175</td><td>10</td><td>80192</td><td>30</td><td>320469</td><td>80127</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240024</td><td>81844</td><td>80129</td><td>11</td><td>80118</td><td>10</td><td>80118</td><td>30</td><td>320767</td><td>80185</td><td>20</td><td>160056</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240024</td><td>81782</td><td>80133</td><td>11</td><td>80122</td><td>10</td><td>80122</td><td>30</td><td>320489</td><td>80129</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240024</td><td>81695</td><td>80128</td><td>11</td><td>80117</td><td>10</td><td>80117</td><td>30</td><td>320493</td><td>80130</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240024</td><td>81689</td><td>80128</td><td>11</td><td>80117</td><td>10</td><td>80117</td><td>30</td><td>320476</td><td>80128</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240024</td><td>81679</td><td>80129</td><td>11</td><td>80118</td><td>10</td><td>80118</td><td>30</td><td>320476</td><td>80127</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>10</td></tr><tr><td>240024</td><td>81690</td><td>80128</td><td>11</td><td>80117</td><td>10</td><td>80117</td><td>30</td><td>320464</td><td>80126</td><td>20</td><td>160000</td><td>20</td><td>240000</td><td>1</td><td>240000</td><td>10</td></tr></table></div></div></div></div><h2>Test 5: throughput</h2><div style="margin-left: 40px"><p>Count: 16</p><p>Code:</p><pre>  aesd v0.16b, v16.16b
  aesimc v0.16b, v0.16b
  aesd v1.16b, v16.16b
  aesimc v1.16b, v1.16b
  aesd v2.16b, v16.16b
  aesimc v2.16b, v2.16b
  aesd v3.16b, v16.16b
  aesimc v3.16b, v3.16b
  aesd v4.16b, v16.16b
  aesimc v4.16b, v4.16b
  aesd v5.16b, v16.16b
  aesimc v5.16b, v5.16b
  aesd v6.16b, v16.16b
  aesimc v6.16b, v6.16b
  aesd v7.16b, v16.16b
  aesimc v7.16b, v7.16b
  aesd v8.16b, v16.16b
  aesimc v8.16b, v8.16b
  aesd v9.16b, v16.16b
  aesimc v9.16b, v9.16b
  aesd v10.16b, v16.16b
  aesimc v10.16b, v10.16b
  aesd v11.16b, v16.16b
  aesimc v11.16b, v11.16b
  aesd v12.16b, v16.16b
  aesimc v12.16b, v12.16b
  aesd v13.16b, v16.16b
  aesimc v13.16b, v13.16b
  aesd v14.16b, v16.16b
  aesimc v14.16b, v14.16b
  aesd v15.16b, v16.16b
  aesimc v15.16b, v15.16b</pre><div><input type="checkbox" id="checkbox-11" checked="checked"><label for="checkbox-11"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v16.16b, 17</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5006</p><div><input type="checkbox" id="checkbox-12" checked="checked"><label for="checkbox-12"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>320204</td><td>80908</td><td>160110</td><td>101</td><td>160009</td><td>0</td><td>100</td><td>160013</td><td>0</td><td>300</td><td>0</td><td>640052</td><td>160112</td><td>200</td><td>0</td><td>320024</td><td>200</td><td>480036</td><td>1</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>80139</td><td>160109</td><td>101</td><td>160008</td><td>0</td><td>100</td><td>160012</td><td>0</td><td>300</td><td>0</td><td>640052</td><td>160112</td><td>200</td><td>0</td><td>320024</td><td>200</td><td>480036</td><td>1</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>80089</td><td>160109</td><td>101</td><td>160008</td><td>0</td><td>100</td><td>160012</td><td>0</td><td>300</td><td>0</td><td>640052</td><td>160112</td><td>200</td><td>0</td><td>320024</td><td>200</td><td>480039</td><td>1</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>80089</td><td>160109</td><td>101</td><td>160008</td><td>0</td><td>100</td><td>160012</td><td>0</td><td>300</td><td>0</td><td>640052</td><td>160112</td><td>200</td><td>0</td><td>320024</td><td>200</td><td>480138</td><td>1</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>80100</td><td>160110</td><td>101</td><td>160009</td><td>0</td><td>100</td><td>160013</td><td>0</td><td>300</td><td>0</td><td>640056</td><td>160113</td><td>200</td><td>0</td><td>320026</td><td>200</td><td>480036</td><td>1</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>80136</td><td>160110</td><td>101</td><td>160009</td><td>0</td><td>100</td><td>160013</td><td>0</td><td>300</td><td>0</td><td>640056</td><td>160113</td><td>200</td><td>0</td><td>320026</td><td>200</td><td>480138</td><td>1</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>80102</td><td>160110</td><td>101</td><td>160009</td><td>0</td><td>100</td><td>160013</td><td>0</td><td>300</td><td>0</td><td>640052</td><td>160112</td><td>200</td><td>0</td><td>320024</td><td>200</td><td>480036</td><td>1</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>80089</td><td>160109</td><td>101</td><td>160008</td><td>0</td><td>100</td><td>160012</td><td>0</td><td>300</td><td>0</td><td>640052</td><td>160112</td><td>200</td><td>0</td><td>320024</td><td>200</td><td>480036</td><td>1</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>80089</td><td>160109</td><td>101</td><td>160008</td><td>0</td><td>100</td><td>160012</td><td>0</td><td>300</td><td>0</td><td>640052</td><td>160112</td><td>200</td><td>0</td><td>320024</td><td>200</td><td>480036</td><td>1</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>80089</td><td>160109</td><td>101</td><td>160008</td><td>0</td><td>100</td><td>160012</td><td>0</td><td>300</td><td>0</td><td>640052</td><td>160112</td><td>200</td><td>0</td><td>320024</td><td>200</td><td>480036</td><td>1</td><td>320000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5418</p><div><input type="checkbox" id="checkbox-13" checked="checked"><label for="checkbox-13"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>320024</td><td>87525</td><td>160020</td><td>11</td><td>160009</td><td>10</td><td>160013</td><td>30</td><td>640056</td><td>160023</td><td>20</td><td>320026</td><td>20</td><td>0</td><td>480000</td><td>1</td><td>0</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>87451</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>320000</td><td>20</td><td>0</td><td>480000</td><td>1</td><td>0</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>86688</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>320000</td><td>20</td><td>0</td><td>480000</td><td>1</td><td>0</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>86686</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>320000</td><td>20</td><td>0</td><td>480000</td><td>1</td><td>0</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>86697</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>320000</td><td>20</td><td>0</td><td>480138</td><td>1</td><td>0</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>86720</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>320000</td><td>20</td><td>0</td><td>480000</td><td>1</td><td>0</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>86794</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>320000</td><td>20</td><td>0</td><td>480000</td><td>1</td><td>0</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>86937</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>320000</td><td>20</td><td>0</td><td>480000</td><td>1</td><td>0</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>86801</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>320000</td><td>20</td><td>0</td><td>480000</td><td>1</td><td>0</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>86836</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>640000</td><td>160010</td><td>20</td><td>320000</td><td>20</td><td>0</td><td>480000</td><td>1</td><td>0</td><td>320000</td><td>10</td></tr></table></div></div></div></div></body></html>