# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do class03_pushkey2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/module {C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/module/inkey.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:08 on Nov 12,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/module" C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/module/inkey.v 
# -- Compiling module inkey
# 
# Top level modules:
# 	inkey
# End time: 12:42:08 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/testbench {C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/testbench/inkey_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:08 on Nov 12,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/testbench" C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/testbench/inkey_tb.v 
# -- Compiling module inkey_tb
# 
# Top level modules:
# 	inkey_tb
# End time: 12:42:08 on Nov 12,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  inkey_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" inkey_tb 
# Start time: 12:42:09 on Nov 12,2018
# Loading work.inkey_tb
# Loading work.inkey
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 82312  Hostname: DESKTOP-6SQKVS7  ProcessID: 17640
#           Attempting to use alternate WLF file "./wlftck64gt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftck64gt
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/testbench/inkey_tb.v(40)
#    Time: 33243730 ps  Iteration: 0  Instance: /inkey_tb
# Break in Module inkey_tb at C:/Users/82312/Desktop/GitTEST/Planof2019_half/Course_Project/FPGA/testbench/inkey_tb.v line 40
# End time: 12:43:05 on Nov 12,2018, Elapsed time: 0:00:56
# Errors: 0, Warnings: 2
