\hypertarget{group___s32___sys_tick___peripheral___access___layer}{}\doxysection{S32\+\_\+\+Sys\+Tick Peripheral Access Layer}
\label{group___s32___sys_tick___peripheral___access___layer}\index{S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}}
Collaboration diagram for S32\+\_\+\+Sys\+Tick Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___s32___sys_tick___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___s32___sys_tick___register___masks}{S32\+\_\+\+Sys\+Tick Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s32___sys_tick___type}{S32\+\_\+\+Sys\+Tick\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em S32\+\_\+\+Sys\+Tick -\/ Size of Registers Arrays. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_gad6015d485a2492d3d147cfb1cd13fe58}{S32\+\_\+\+Sys\+Tick\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of instances of the S32\+\_\+\+Sys\+Tick module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_gadaab1f1ce13d6d7ec8488afbeb5c4a79}{S32\+\_\+\+Sys\+Tick\+\_\+\+BASE}}~(0x\+E000\+E010u)
\begin{DoxyCompactList}\small\item\em Peripheral S32\+\_\+\+Sys\+Tick base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_ga82742a6f71c1181502db6fe45e8247e0}{S32\+\_\+\+Sys\+Tick}}~((\mbox{\hyperlink{struct_s32___sys_tick___type}{S32\+\_\+\+Sys\+Tick\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_gadaab1f1ce13d6d7ec8488afbeb5c4a79}{S32\+\_\+\+Sys\+Tick\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral S32\+\_\+\+Sys\+Tick base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_ga80a6ce3d671b1c24808fb148a69a6124}{S32\+\_\+\+Sys\+Tick\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_gadaab1f1ce13d6d7ec8488afbeb5c4a79}{S32\+\_\+\+Sys\+Tick\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of S32\+\_\+\+Sys\+Tick peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_ga1f41a7d7487b27cfa88ccafe7c6b7d0a}{S32\+\_\+\+Sys\+Tick\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_ga82742a6f71c1181502db6fe45e8247e0}{S32\+\_\+\+Sys\+Tick}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of S32\+\_\+\+Sys\+Tick peripheral base pointers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_gab6bc7dee4e3bc9a1f1852b23bea2bdf0}{S32\+\_\+\+Sys\+Tick\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt vector arrays for the S32\+\_\+\+Sys\+Tick module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_gae793d714cc10855f76b2f7a3ac7ff11d}{S32\+\_\+\+Sys\+Tick\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt channels for the S32\+\_\+\+Sys\+Tick module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_gaac15d5681c4fbb6be615dedd069fb94b}{S32\+\_\+\+Sys\+Tick\+\_\+\+IRQS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} \}
\begin{DoxyCompactList}\small\item\em Interrupt vectors for the S32\+\_\+\+Sys\+Tick peripheral type. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_s32___sys_tick___type}{S32\+\_\+\+Sys\+Tick\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_ga697170368168c348ec1e97741a52736b}{S32\+\_\+\+Sys\+Tick\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s32___sys_tick___peripheral___access___layer_ga82742a6f71c1181502db6fe45e8247e0}\label{group___s32___sys_tick___peripheral___access___layer_ga82742a6f71c1181502db6fe45e8247e0}} 
\index{S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}!S32\_SysTick@{S32\_SysTick}}
\index{S32\_SysTick@{S32\_SysTick}!S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_SysTick}{S32\_SysTick}}
{\footnotesize\ttfamily \#define S32\+\_\+\+Sys\+Tick~((\mbox{\hyperlink{struct_s32___sys_tick___type}{S32\+\_\+\+Sys\+Tick\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_gadaab1f1ce13d6d7ec8488afbeb5c4a79}{S32\+\_\+\+Sys\+Tick\+\_\+\+BASE}})}



Peripheral S32\+\_\+\+Sys\+Tick base pointer. 

\mbox{\Hypertarget{group___s32___sys_tick___peripheral___access___layer_gadaab1f1ce13d6d7ec8488afbeb5c4a79}\label{group___s32___sys_tick___peripheral___access___layer_gadaab1f1ce13d6d7ec8488afbeb5c4a79}} 
\index{S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}!S32\_SysTick\_BASE@{S32\_SysTick\_BASE}}
\index{S32\_SysTick\_BASE@{S32\_SysTick\_BASE}!S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_SysTick\_BASE}{S32\_SysTick\_BASE}}
{\footnotesize\ttfamily \#define S32\+\_\+\+Sys\+Tick\+\_\+\+BASE~(0x\+E000\+E010u)}



Peripheral S32\+\_\+\+Sys\+Tick base address. 

\mbox{\Hypertarget{group___s32___sys_tick___peripheral___access___layer_ga80a6ce3d671b1c24808fb148a69a6124}\label{group___s32___sys_tick___peripheral___access___layer_ga80a6ce3d671b1c24808fb148a69a6124}} 
\index{S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}!S32\_SysTick\_BASE\_ADDRS@{S32\_SysTick\_BASE\_ADDRS}}
\index{S32\_SysTick\_BASE\_ADDRS@{S32\_SysTick\_BASE\_ADDRS}!S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_SysTick\_BASE\_ADDRS}{S32\_SysTick\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define S32\+\_\+\+Sys\+Tick\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_gadaab1f1ce13d6d7ec8488afbeb5c4a79}{S32\+\_\+\+Sys\+Tick\+\_\+\+BASE}} \}}



Array initializer of S32\+\_\+\+Sys\+Tick peripheral base addresses. 

\mbox{\Hypertarget{group___s32___sys_tick___peripheral___access___layer_ga1f41a7d7487b27cfa88ccafe7c6b7d0a}\label{group___s32___sys_tick___peripheral___access___layer_ga1f41a7d7487b27cfa88ccafe7c6b7d0a}} 
\index{S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}!S32\_SysTick\_BASE\_PTRS@{S32\_SysTick\_BASE\_PTRS}}
\index{S32\_SysTick\_BASE\_PTRS@{S32\_SysTick\_BASE\_PTRS}!S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_SysTick\_BASE\_PTRS}{S32\_SysTick\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define S32\+\_\+\+Sys\+Tick\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_ga82742a6f71c1181502db6fe45e8247e0}{S32\+\_\+\+Sys\+Tick}} \}}



Array initializer of S32\+\_\+\+Sys\+Tick peripheral base pointers. 

\mbox{\Hypertarget{group___s32___sys_tick___peripheral___access___layer_gad6015d485a2492d3d147cfb1cd13fe58}\label{group___s32___sys_tick___peripheral___access___layer_gad6015d485a2492d3d147cfb1cd13fe58}} 
\index{S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}!S32\_SysTick\_INSTANCE\_COUNT@{S32\_SysTick\_INSTANCE\_COUNT}}
\index{S32\_SysTick\_INSTANCE\_COUNT@{S32\_SysTick\_INSTANCE\_COUNT}!S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_SysTick\_INSTANCE\_COUNT}{S32\_SysTick\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define S32\+\_\+\+Sys\+Tick\+\_\+\+INSTANCE\+\_\+\+COUNT~(1u)}



Number of instances of the S32\+\_\+\+Sys\+Tick module. 

\mbox{\Hypertarget{group___s32___sys_tick___peripheral___access___layer_gaac15d5681c4fbb6be615dedd069fb94b}\label{group___s32___sys_tick___peripheral___access___layer_gaac15d5681c4fbb6be615dedd069fb94b}} 
\index{S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}!S32\_SysTick\_IRQS@{S32\_SysTick\_IRQS}}
\index{S32\_SysTick\_IRQS@{S32\_SysTick\_IRQS}!S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_SysTick\_IRQS}{S32\_SysTick\_IRQS}}
{\footnotesize\ttfamily \#define S32\+\_\+\+Sys\+Tick\+\_\+\+IRQS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} \}}



Interrupt vectors for the S32\+\_\+\+Sys\+Tick peripheral type. 

\mbox{\Hypertarget{group___s32___sys_tick___peripheral___access___layer_gab6bc7dee4e3bc9a1f1852b23bea2bdf0}\label{group___s32___sys_tick___peripheral___access___layer_gab6bc7dee4e3bc9a1f1852b23bea2bdf0}} 
\index{S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}!S32\_SysTick\_IRQS\_ARR\_COUNT@{S32\_SysTick\_IRQS\_ARR\_COUNT}}
\index{S32\_SysTick\_IRQS\_ARR\_COUNT@{S32\_SysTick\_IRQS\_ARR\_COUNT}!S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_SysTick\_IRQS\_ARR\_COUNT}{S32\_SysTick\_IRQS\_ARR\_COUNT}}
{\footnotesize\ttfamily \#define S32\+\_\+\+Sys\+Tick\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT~(1u)}



Number of interrupt vector arrays for the S32\+\_\+\+Sys\+Tick module. 

\mbox{\Hypertarget{group___s32___sys_tick___peripheral___access___layer_gae793d714cc10855f76b2f7a3ac7ff11d}\label{group___s32___sys_tick___peripheral___access___layer_gae793d714cc10855f76b2f7a3ac7ff11d}} 
\index{S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}!S32\_SysTick\_IRQS\_CH\_COUNT@{S32\_SysTick\_IRQS\_CH\_COUNT}}
\index{S32\_SysTick\_IRQS\_CH\_COUNT@{S32\_SysTick\_IRQS\_CH\_COUNT}!S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_SysTick\_IRQS\_CH\_COUNT}{S32\_SysTick\_IRQS\_CH\_COUNT}}
{\footnotesize\ttfamily \#define S32\+\_\+\+Sys\+Tick\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT~(1u)}



Number of interrupt channels for the S32\+\_\+\+Sys\+Tick module. 



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___s32___sys_tick___peripheral___access___layer_ga697170368168c348ec1e97741a52736b}\label{group___s32___sys_tick___peripheral___access___layer_ga697170368168c348ec1e97741a52736b}} 
\index{S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}!S32\_SysTick\_MemMapPtr@{S32\_SysTick\_MemMapPtr}}
\index{S32\_SysTick\_MemMapPtr@{S32\_SysTick\_MemMapPtr}!S32\_SysTick Peripheral Access Layer@{S32\_SysTick Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{S32\_SysTick\_MemMapPtr}{S32\_SysTick\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_s32___sys_tick___type}{S32\+\_\+\+Sys\+Tick\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___s32___sys_tick___peripheral___access___layer_ga697170368168c348ec1e97741a52736b}{S32\+\_\+\+Sys\+Tick\+\_\+\+Mem\+Map\+Ptr}}}

