{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418123445699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418123445699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 09 05:10:45 2014 " "Processing started: Tue Dec 09 05:10:45 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418123445699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418123445699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418123445699 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418123446259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file masterverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterVerilog " "Found entity 1: MasterVerilog" {  } { { "MasterVerilog.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/formal datapath vfiles/sevensegmentdisplaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/formal datapath vfiles/sevensegmentdisplaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "../Formal Datapath VFILES/SevenSegmentDisplayDecoder.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/SevenSegmentDisplayDecoder.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446309 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ROM.v(61) " "Verilog HDL warning at ROM.v(61): extended using \"x\" or \"z\"" {  } { { "../Formal Datapath VFILES/ROM.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/ROM.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1418123446309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/formal datapath vfiles/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/formal datapath vfiles/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../Formal Datapath VFILES/ROM.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/ROM.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/formal datapath vfiles/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/formal datapath vfiles/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Formal Datapath VFILES/RegisterFile.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RegisterFile.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/formal datapath vfiles/reg_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/formal datapath vfiles/reg_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32b " "Found entity 1: reg_32b" {  } { { "../Formal Datapath VFILES/reg_32b.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/reg_32b.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446319 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RAM.v(27) " "Verilog HDL warning at RAM.v(27): extended using \"x\" or \"z\"" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1418123446319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/formal datapath vfiles/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/formal datapath vfiles/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../Formal Datapath VFILES/RAM.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/RAM.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/formal datapath vfiles/immediateblock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/formal datapath vfiles/immediateblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmediateBlock " "Found entity 1: ImmediateBlock" {  } { { "../Formal Datapath VFILES/ImmediateBlock.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Formal Datapath VFILES/ImmediateBlock.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/personal datapath vfiles/instructionaddressgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/personal datapath vfiles/instructionaddressgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "../Personal Datapath VFILES/InstructionAddressGenerator.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Personal Datapath VFILES/InstructionAddressGenerator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/pushbutton_debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/pushbutton_debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushButton_Debouncer " "Found entity 1: PushButton_Debouncer" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/PushButton_Debouncer.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/PushButton_Debouncer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/Processor.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/Processor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/memoryinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/memoryinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Found entity 1: MemoryInterface" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/MemoryInterface.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/MemoryInterface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/displaymux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/displaymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayMux " "Found entity 1: DisplayMux" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/DisplayMux.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/DisplayMux.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446339 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\" ArithmeticLogicalUnit.v(138) " "Verilog HDL syntax error at ArithmeticLogicalUnit.v(138) near text \"else\";  expecting \";\"" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 138 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1418123446339 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ArithmeticLogicalUnit ArithmeticLogicalUnit.v(8) " "Ignored design unit \"ArithmeticLogicalUnit\" at ArithmeticLogicalUnit.v(8) due to previous errors" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ArithmeticLogicalUnit.v" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1418123446339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/arithmeticlogicalunit.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/arithmeticlogicalunit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/stagetracker.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/stagetracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 StageTracker " "Found entity 1: StageTracker" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/StageTracker.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/selectcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/selectcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SelectController " "Found entity 1: SelectController" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/SelectController.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446349 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DecodeInstruction.v(23) " "Verilog HDL information at DecodeInstruction.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418123446349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/decodeinstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/decodeinstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeInstruction " "Found entity 1: DecodeInstruction" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/DecodeInstruction.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/controlsignalgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/controlsignalgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlSignalGenerator " "Found entity 1: ControlSignalGenerator" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ControlSignalGenerator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/clockcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/controlsignal vfiles/clockcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockCounter " "Found entity 1: ClockCounter" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ClockCounter.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/ControlSignal VFiles/ClockCounter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/digitlab5/desktop/proccessor (csc-317)  (12_08_2014)edemo_11/processorprojectcsc317/project 1 v files/control unit and alu and non datapath vfiles/mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4To1 " "Found entity 1: Mux4To1" {  } { { "../Control Unit And ALU And NON DATAPATH VFILES/MUX_4TO1.v" "" { Text "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/Control Unit And ALU And NON DATAPATH VFILES/MUX_4TO1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418123446369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418123446369 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.map.smsg " "Generated suppressed messages file C:/Users/DIGITLAB5/Desktop/Proccessor (CSC-317)  (12_08_2014)eDEMO_11/ProcessorProjectCSC317/Project 1 V Files/MasterVerilog And MIF PROJECT/MasterVerilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418123446389 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418123446749 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 09 05:10:46 2014 " "Processing ended: Tue Dec 09 05:10:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418123446749 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418123446749 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418123446749 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418123446749 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418123447329 ""}
