INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Work/traffic_light/traffic_light.srcs/sources_1/new/traffic_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Work/traffic_light/traffic_light.srcs/sim_1/new/traffic_light_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Work/traffic_light/traffic_light.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
