vhdl xpm  \
"D:/RandomShit/Xilinx/VIVADO/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl lib_cdc_v1_0_2  \
"../../../../../block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vhdl proc_sys_reset_v5_0_13  \
"../../../../../block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../../block_diagram/ip/m3_for_arty_a7_proc_sys_reset_DAPLink_0_1/sim/m3_for_arty_a7_proc_sys_reset_DAPLink_0.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_proc_sys_reset_base_0_1/sim/m3_for_arty_a7_proc_sys_reset_base_0.vhd" \

vhdl axi_bram_ctrl_v4_1_3  \
"../../../../../block_diagram/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_bram_ctrl_0_0_1/sim/m3_for_arty_a7_axi_bram_ctrl_0_0.vhd" \

vhdl axi_lite_ipif_v3_0_4  \
"../../../../../block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vhdl interrupt_control_v3_1_4  \
"../../../../../block_diagram/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vhdl axi_gpio_v2_0_23  \
"../../../../../block_diagram/ipshared/bb35/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_gpio_0_0_1/sim/m3_for_arty_a7_axi_gpio_0_0.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_gpio_1_0_1/sim/m3_for_arty_a7_axi_gpio_1_0.vhd" \

vhdl fifo_generator_v13_2_5  \
"../../../../../block_diagram/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd" \

vhdl lib_pkg_v1_0_2  \
"../../../../../block_diagram/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vhdl lib_srl_fifo_v1_0_2  \
"../../../../../block_diagram/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vhdl lib_fifo_v1_0_14  \
"../../../../../block_diagram/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd" \

vhdl axi_quad_spi_v3_2_20  \
"../../../../../block_diagram/ipshared/1735/hdl/axi_quad_spi_v3_2_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_quad_spi_0_0_1/sim/m3_for_arty_a7_axi_quad_spi_0_0.vhd" \

vhdl axi_uartlite_v2_0_25  \
"../../../../../block_diagram/ipshared/43b7/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_uartlite_0_0_1/sim/m3_for_arty_a7_axi_uartlite_0_0.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_single_spi_0_0_1/sim/m3_for_arty_a7_axi_single_spi_0_0.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_quad_spi_0_1_1/sim/m3_for_arty_a7_axi_quad_spi_0_1.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_xip_quad_spi_0_0_1/sim/m3_for_arty_a7_axi_xip_quad_spi_0_0.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_gpio_0_1_1/sim/m3_for_arty_a7_axi_gpio_0_1.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_PmodESP32_0_0/src/PmodESP32_axi_uartlite_0_0/sim/PmodESP32_axi_uartlite_0_0.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_PmodESP32_0_0/src/PmodESP32_axi_gpio_0_0/sim/PmodESP32_axi_gpio_0_0.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/m3_for_arty_a7_xadc_wiz_0_0_conv_funs_pkg.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/m3_for_arty_a7_xadc_wiz_0_0_proc_common_pkg.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/m3_for_arty_a7_xadc_wiz_0_0_ipif_pkg.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/m3_for_arty_a7_xadc_wiz_0_0_family_support.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/m3_for_arty_a7_xadc_wiz_0_0_family.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/m3_for_arty_a7_xadc_wiz_0_0_soft_reset.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xadc_wiz_0_0/proc_common_v3_30_a/hdl/src/vhdl/m3_for_arty_a7_xadc_wiz_0_0_pselect_f.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/m3_for_arty_a7_xadc_wiz_0_0_address_decoder.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/m3_for_arty_a7_xadc_wiz_0_0_slave_attachment.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xadc_wiz_0_0/interrupt_control_v2_01_a/hdl/src/vhdl/m3_for_arty_a7_xadc_wiz_0_0_interrupt_control.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xadc_wiz_0_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/m3_for_arty_a7_xadc_wiz_0_0_axi_lite_ipif.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xadc_wiz_0_0/m3_for_arty_a7_xadc_wiz_0_0_xadc_core_drp.vhd" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xadc_wiz_0_0/m3_for_arty_a7_xadc_wiz_0_0_axi_xadc.vhd" \

nosort
