<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /><span id="L136">136</span><br /><span id="L137">137</span><br /><span id="L138">138</span><br /><span id="L139">139</span><br /><span id="L140">140</span><br /><span id="L141">141</span><br /><span id="L142">142</span><br /><span id="L143">143</span><br /><span id="L144">144</span><br /><span id="L145">145</span><br /><span id="L146">146</span><br /><span id="L147">147</span><br /><span id="L148">148</span><br /><span id="L149">149</span><br /><span id="L150">150</span><br /><span id="L151">151</span><br /><span id="L152">152</span><br /><span id="L153">153</span><br /><span id="L154">154</span><br /><span id="L155">155</span><br /><span id="L156">156</span><br /><span id="L157">157</span><br /><span id="L158">158</span><br /><span id="L159">159</span><br /><span id="L160">160</span><br /><span id="L161">161</span><br /><span id="L162">162</span><br /><span id="L163">163</span><br /><span id="L164">164</span><br /><span id="L165">165</span><br /><span id="L166">166</span><br /><span id="L167">167</span><br /><span id="L168">168</span><br /><span id="L169">169</span><br /><span id="L170">170</span><br /><span id="L171">171</span><br /><span id="L172">172</span><br /><span id="L173">173</span><br /><span id="L174">174</span><br /><span id="L175">175</span><br /><span id="L176">176</span><br /><span id="L177">177</span><br /><span id="L178">178</span><br /><span id="L179">179</span><br /><span id="L180">180</span><br /><span id="L181">181</span><br /><span id="L182">182</span><br /><span id="L183">183</span><br /><span id="L184">184</span><br /><span id="L185">185</span><br /><span id="L186">186</span><br /><span id="L187">187</span><br /><span id="L188">188</span><br /><span id="L189">189</span><br /><span id="L190">190</span><br /><span id="L191">191</span><br /><span id="L192">192</span><br /><span id="L193">193</span><br /><span id="L194">194</span><br /><span id="L195">195</span><br /><span id="L196">196</span><br /><span id="L197">197</span><br /><span id="L198">198</span><br /><span id="L199">199</span><br /><span id="L200">200</span><br /><span id="L201">201</span><br /><span id="L202">202</span><br /><span id="L203">203</span><br /><span id="L204">204</span><br /><span id="L205">205</span><br /><span id="L206">206</span><br /><span id="L207">207</span><br /><span id="L208">208</span><br /><span id="L209">209</span><br /><span id="L210">210</span><br /><span id="L211">211</span><br /><span id="L212">212</span><br /><span id="L213">213</span><br /><span id="L214">214</span><br /><span id="L215">215</span><br /><span id="L216">216</span><br /><span id="L217">217</span><br /><span id="L218">218</span><br /><span id="L219">219</span><br /><span id="L220">220</span><br /><span id="L221">221</span><br /><span id="L222">222</span><br /><span id="L223">223</span><br /><span id="L224">224</span><br /><span id="L225">225</span><br /><span id="L226">226</span><br /><span id="L227">227</span><br /><span id="L228">228</span><br /><span id="L229">229</span><br /><span id="L230">230</span><br /><span id="L231">231</span><br /><span id="L232">232</span><br /><span id="L233">233</span><br /><span id="L234">234</span><br /><span id="L235">235</span><br /><span id="L236">236</span><br /><span id="L237">237</span><br /><span id="L238">238</span><br /><span id="L239">239</span><br /><span id="L240">240</span><br /><span id="L241">241</span><br /><span id="L242">242</span><br /><span id="L243">243</span><br /><span id="L244">244</span><br /><span id="L245">245</span><br /><span id="L246">246</span><br /><span id="L247">247</span><br /><span id="L248">248</span><br /><span id="L249">249</span><br /><span id="L250">250</span><br /><span id="L251">251</span><br /><span id="L252">252</span><br /><span id="L253">253</span><br /><span id="L254">254</span><br /><span id="L255">255</span><br /><span id="L256">256</span><br /><span id="L257">257</span><br /><span id="L258">258</span><br /><span id="L259">259</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-comment">/* ******************************************************************************* */</span>
<span class="sail-comment">/* This file implements part of the vector extension.                              */</span>
<span class="sail-comment">/* Chapter 14: Vector Reduction Instructions                                       */</span>
<span class="sail-comment">/* ******************************************************************************* */</span>

<span class="sail-comment">/* ********************* OPIVV (Widening Integer Reduction) ********************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">RIVVTYPE</span> : (<span class="sail-id">rivvfunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_rivvfunct6</span> : <span class="sail-id">rivvfunct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">IVV_VWREDSUMU</span>   &lt;-&gt; <span class="sail-literal">0b110000</span>,
  <span class="sail-id">IVV_VWREDSUM</span>    &lt;-&gt; <span class="sail-literal">0b110001</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">RIVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-id">encdec_rivvfunct6</span>(<span class="sail-id">funct6</span>) @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">vs1</span> @ <span class="sail-literal">0b000</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">RIVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen</span>      = <span class="sail-id">SEW</span> <span class="sail-operator">*</span> <span class="sail-literal">2</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_widen</span> = <span class="sail-id">LMUL_pow</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem_vs</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem_vd</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-literal">0</span>, <span class="sail-id">SEW_widen</span>); <span class="sail-comment">/* vd regardless of LMUL setting */</span>

  <span class="sail-keyword">if</span> <a href="../model/riscv_insts_vext_utils.html#L144"><span class="sail-id">illegal_reduction_widen</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>) <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };

  <span class="sail-keyword">if</span> <span class="sail-id">unsigned</span>(<a href="../model/riscv_sys_regs.html#L838"><span class="sail-id">vl</span></a>) <span class="sail-operator">==</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_SUCCESS</span>; <span class="sail-comment">/* if vl=0, no operation is performed */</span>

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem_vs</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'d</span> = <span class="sail-id">num_elem_vd</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'o</span> = <span class="sail-id">SEW_widen</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'d</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem_vd</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-literal">0</span>, <span class="sail-id">vd</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">mask</span>    : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_insts_vext_utils.html#L306"><span class="sail-id">init_masked_source</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-id">sum</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>) = <a href="../model/riscv_vext_regs.html#L318"><span class="sail-id">read_single_element</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-literal">0</span>, <span class="sail-id">vs1</span>); <span class="sail-comment">/* vs1 regardless of LMUL setting */</span>
  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem_vs</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-keyword">let</span> <span class="sail-id">elem</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>) = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
        <span class="sail-id">IVV_VWREDSUMU</span>  =&gt; <a href="../model/prelude.html#L114"><span class="sail-id">to_bits</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-id">unsigned</span>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>])),
        <span class="sail-id">IVV_VWREDSUM</span>   =&gt; <a href="../model/prelude.html#L114"><span class="sail-id">to_bits</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-id">signed</span>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]))
      };
      <span class="sail-id">sum</span> = <span class="sail-id">sum</span> <span class="sail-operator">+</span> <span class="sail-id">elem</span>
    }
  };

  <a href="../model/riscv_vext_regs.html#L355"><span class="sail-id">write_single_element</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-literal">0</span>, <span class="sail-id">vd</span>, <span class="sail-id">sum</span>);
  <span class="sail-comment">/* other elements in vd are treated as tail elements, currently remain unchanged */</span>
  <span class="sail-comment">/* TODO: configuration support for agnostic behavior */</span>
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">rivvtype_mnemonic</span> : <span class="sail-id">rivvfunct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">IVV_VWREDSUMU</span>  &lt;-&gt; <span class="sail-string">"vwredsumu.vs"</span>,
  <span class="sail-id">IVV_VWREDSUM</span>   &lt;-&gt; <span class="sail-string">"vwredsum.vs"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">RIVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">rivvtype_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* ******************* OPMVV (Single-Width Integer Reduction) ******************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">RMVVTYPE</span> : (<span class="sail-id">rmvvfunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_rmvvfunct6</span> : <span class="sail-id">rmvvfunct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">MVV_VREDSUM</span>     &lt;-&gt; <span class="sail-literal">0b000000</span>,
  <span class="sail-id">MVV_VREDAND</span>     &lt;-&gt; <span class="sail-literal">0b000001</span>,
  <span class="sail-id">MVV_VREDOR</span>      &lt;-&gt; <span class="sail-literal">0b000010</span>,
  <span class="sail-id">MVV_VREDXOR</span>     &lt;-&gt; <span class="sail-literal">0b000011</span>,
  <span class="sail-id">MVV_VREDMINU</span>    &lt;-&gt; <span class="sail-literal">0b000100</span>,
  <span class="sail-id">MVV_VREDMIN</span>     &lt;-&gt; <span class="sail-literal">0b000101</span>,
  <span class="sail-id">MVV_VREDMAXU</span>    &lt;-&gt; <span class="sail-literal">0b000110</span>,
  <span class="sail-id">MVV_VREDMAX</span>     &lt;-&gt; <span class="sail-literal">0b000111</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">RMVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-id">encdec_rmvvfunct6</span>(<span class="sail-id">funct6</span>) @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">vs1</span> @ <span class="sail-literal">0b010</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">RMVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem_vs</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem_vd</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-literal">0</span>, <span class="sail-id">SEW</span>); <span class="sail-comment">/* vd regardless of LMUL setting */</span>

  <span class="sail-keyword">if</span> <a href="../model/riscv_insts_vext_utils.html#L138"><span class="sail-id">illegal_reduction</span></a>() <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };

  <span class="sail-keyword">if</span> <span class="sail-id">unsigned</span>(<a href="../model/riscv_sys_regs.html#L838"><span class="sail-id">vl</span></a>) <span class="sail-operator">==</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_SUCCESS</span>; <span class="sail-comment">/* if vl=0, no operation is performed */</span>

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem_vs</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'d</span> = <span class="sail-id">num_elem_vd</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'d</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem_vd</span>, <span class="sail-id">SEW</span>, <span class="sail-literal">0</span>, <span class="sail-id">vd</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">mask</span>    : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_insts_vext_utils.html#L306"><span class="sail-id">init_masked_source</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-id">sum</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>) = <a href="../model/riscv_vext_regs.html#L318"><span class="sail-id">read_single_element</span></a>(<span class="sail-id">SEW</span>, <span class="sail-literal">0</span>, <span class="sail-id">vs1</span>); <span class="sail-comment">/* vs1 regardless of LMUL setting */</span>
  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem_vs</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">sum</span> = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
        <span class="sail-id">MVV_VREDSUM</span>   =&gt; <span class="sail-id">sum</span> <span class="sail-operator">+</span> <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>],
        <span class="sail-id">MVV_VREDAND</span>   =&gt; <span class="sail-id">sum</span> <span class="sail-operator">&amp;</span> <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>],
        <span class="sail-id">MVV_VREDOR</span>    =&gt; <span class="sail-id">sum</span> <span class="sail-operator">|</span> <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>],
        <span class="sail-id">MVV_VREDXOR</span>   =&gt; <span class="sail-id">sum</span> <span class="sail-operator">^</span> <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>],
        <span class="sail-id">MVV_VREDMIN</span>   =&gt; <a href="../model/prelude.html#L114"><span class="sail-id">to_bits</span></a>(<span class="sail-id">SEW</span>, <span class="sail-id">min</span>(<span class="sail-id">signed</span>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <span class="sail-id">signed</span>(<span class="sail-id">sum</span>))),
        <span class="sail-id">MVV_VREDMINU</span>  =&gt; <a href="../model/prelude.html#L114"><span class="sail-id">to_bits</span></a>(<span class="sail-id">SEW</span>, <span class="sail-id">min</span>(<span class="sail-id">unsigned</span>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <span class="sail-id">unsigned</span>(<span class="sail-id">sum</span>))),
        <span class="sail-id">MVV_VREDMAX</span>   =&gt; <a href="../model/prelude.html#L114"><span class="sail-id">to_bits</span></a>(<span class="sail-id">SEW</span>, <span class="sail-id">max</span>(<span class="sail-id">signed</span>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <span class="sail-id">signed</span>(<span class="sail-id">sum</span>))),
        <span class="sail-id">MVV_VREDMAXU</span>  =&gt; <a href="../model/prelude.html#L114"><span class="sail-id">to_bits</span></a>(<span class="sail-id">SEW</span>, <span class="sail-id">max</span>(<span class="sail-id">unsigned</span>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]), <span class="sail-id">unsigned</span>(<span class="sail-id">sum</span>)))
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L355"><span class="sail-id">write_single_element</span></a>(<span class="sail-id">SEW</span>, <span class="sail-literal">0</span>, <span class="sail-id">vd</span>, <span class="sail-id">sum</span>);
  <span class="sail-comment">/* other elements in vd are treated as tail elements, currently remain unchanged */</span>
  <span class="sail-comment">/* TODO: configuration support for agnostic behavior */</span>
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-id">rmvvtype_mnemonic</span> : <span class="sail-id">rmvvfunct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">MVV_VREDSUM</span>   &lt;-&gt; <span class="sail-string">"vredsum.vs"</span>,
  <span class="sail-id">MVV_VREDAND</span>   &lt;-&gt; <span class="sail-string">"vredand.vs"</span>,
  <span class="sail-id">MVV_VREDOR</span>    &lt;-&gt; <span class="sail-string">"vredor.vs"</span>,
  <span class="sail-id">MVV_VREDXOR</span>   &lt;-&gt; <span class="sail-string">"vredxor.vs"</span>,
  <span class="sail-id">MVV_VREDMINU</span>  &lt;-&gt; <span class="sail-string">"vredminu.vs"</span>,
  <span class="sail-id">MVV_VREDMIN</span>   &lt;-&gt; <span class="sail-string">"vredmin.vs"</span>,
  <span class="sail-id">MVV_VREDMAXU</span>  &lt;-&gt; <span class="sail-string">"vredmaxu.vs"</span>,
  <span class="sail-id">MVV_VREDMAX</span>   &lt;-&gt; <span class="sail-string">"vredmax.vs"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">RMVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">rmvvtype_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)

<span class="sail-comment">/* ********************** OPFVV (Floating-Point Reduction) *********************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">ast</span> = <span class="sail-id">RFVVTYPE</span> : (<span class="sail-id">rfvvfunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_rfvvfunct6</span> : <span class="sail-id">rfvvfunct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">FVV_VFREDOSUM</span>   &lt;-&gt; <span class="sail-literal">0b000011</span>,
  <span class="sail-id">FVV_VFREDUSUM</span>   &lt;-&gt; <span class="sail-literal">0b000001</span>,
  <span class="sail-id">FVV_VFREDMAX</span>    &lt;-&gt; <span class="sail-literal">0b000111</span>,
  <span class="sail-id">FVV_VFREDMIN</span>    &lt;-&gt; <span class="sail-literal">0b000101</span>,
  <span class="sail-id">FVV_VFWREDOSUM</span>  &lt;-&gt; <span class="sail-literal">0b110011</span>,
  <span class="sail-id">FVV_VFWREDUSUM</span>  &lt;-&gt; <span class="sail-literal">0b110001</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">RFVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>) <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()
  &lt;-&gt; <span class="sail-id">encdec_rfvvfunct6</span>(<span class="sail-id">funct6</span>) @ <span class="sail-id">vm</span> @ <span class="sail-id">vs2</span> @ <span class="sail-id">vs1</span> @ <span class="sail-literal">0b001</span> @ <span class="sail-id">vd</span> @ <span class="sail-literal">0b1010111</span> <span class="sail-keyword">if</span> <span class="sail-id">haveVExt</span>()

<span class="sail-keyword">val</span> <span class="sail-id">process_rfvv_single</span>: <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'m</span> <span class="sail-ty-var">'p</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'m</span> <span class="sail-keyword">in</span> {<span class="sail-literal">8</span>, <span class="sail-literal">16</span>, <span class="sail-literal">32</span>, <span class="sail-literal">64</span>}. (<span class="sail-id">rfvvfunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'p</span>)) -&gt; <span class="sail-id">Retired</span>
<span class="sail-keyword">function</span> <span class="sail-id">process_rfvv_single</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>, <span class="sail-id">num_elem_vs</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span> = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem_vd</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-literal">0</span>, <span class="sail-id">SEW</span>); <span class="sail-comment">/* vd regardless of LMUL setting */</span>

  <span class="sail-keyword">if</span> <a href="../model/riscv_insts_vext_utils.html#L175"><span class="sail-id">illegal_fp_reduction</span></a>(<span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>) <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">!=</span> <span class="sail-literal">8</span>);

  <span class="sail-keyword">if</span> <span class="sail-id">unsigned</span>(<a href="../model/riscv_sys_regs.html#L838"><span class="sail-id">vl</span></a>) <span class="sail-operator">==</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_SUCCESS</span>; <span class="sail-comment">/* if vl=0, no operation is performed */</span>

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem_vs</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'d</span> = <span class="sail-id">num_elem_vd</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'d</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem_vd</span>, <span class="sail-id">SEW</span>, <span class="sail-literal">0</span>, <span class="sail-id">vd</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">mask</span>    : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_insts_vext_utils.html#L306"><span class="sail-id">init_masked_source</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-id">sum</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>) = <a href="../model/riscv_vext_regs.html#L318"><span class="sail-id">read_single_element</span></a>(<span class="sail-id">SEW</span>, <span class="sail-literal">0</span>, <span class="sail-id">vs1</span>); <span class="sail-comment">/* vs1 regardless of LMUL setting */</span>
  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem_vs</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-id">sum</span> = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
        <span class="sail-comment">/* currently ordered/unordered sum reductions do the same operations */</span>
        <span class="sail-id">FVV_VFREDOSUM</span>   =&gt; <a href="../model/riscv_insts_vext_utils.html#L629"><span class="sail-id">fp_add</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">sum</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VFREDUSUM</span>   =&gt; <a href="../model/riscv_insts_vext_utils.html#L629"><span class="sail-id">fp_add</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">sum</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VFREDMAX</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L670"><span class="sail-id">fp_max</span></a>(<span class="sail-id">sum</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VFREDMIN</span>    =&gt; <a href="../model/riscv_insts_vext_utils.html#L651"><span class="sail-id">fp_min</span></a>(<span class="sail-id">sum</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        _               =&gt; <a href="../model/riscv_types.html#L84"><span class="sail-id">internal_error</span></a>(<span class="sail-id">__FILE__</span>, <span class="sail-id">__LINE__</span>, <span class="sail-string">"Widening op unexpected"</span>)
      }
    }
  };

  <a href="../model/riscv_vext_regs.html#L355"><span class="sail-id">write_single_element</span></a>(<span class="sail-id">SEW</span>, <span class="sail-literal">0</span>, <span class="sail-id">vd</span>, <span class="sail-id">sum</span>);
  <span class="sail-comment">/* other elements in vd are treated as tail elements, currently remain unchanged */</span>
  <span class="sail-comment">/* TODO: configuration support for agnostic behavior */</span>
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">val</span> <span class="sail-id">process_rfvv_widen</span>: <span class="sail-keyword">forall</span> <span class="sail-ty-var">'n</span> <span class="sail-ty-var">'m</span> <span class="sail-ty-var">'p</span>, <span class="sail-ty-var">'n</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">0</span> <span class="sail-operator">&amp;</span> <span class="sail-ty-var">'m</span> <span class="sail-keyword">in</span> {<span class="sail-literal">8</span>, <span class="sail-literal">16</span>, <span class="sail-literal">32</span>, <span class="sail-literal">64</span>}. (<span class="sail-id">rfvvfunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">regidx</span>, <span class="sail-id">int</span>(<span class="sail-ty-var">'n</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'m</span>), <span class="sail-id">int</span>(<span class="sail-ty-var">'p</span>)) -&gt; <span class="sail-id">Retired</span>
<span class="sail-keyword">function</span> <span class="sail-id">process_rfvv_widen</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>, <span class="sail-id">num_elem_vs</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>          = <a href="../model/riscv_fdext_regs.html#L463"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen</span>      = <span class="sail-id">SEW</span> <span class="sail-operator">*</span> <span class="sail-literal">2</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_widen</span> = <span class="sail-id">LMUL_pow</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem_vd</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-literal">0</span>, <span class="sail-id">SEW_widen</span>); <span class="sail-comment">/* vd regardless of LMUL setting */</span>

  <span class="sail-keyword">if</span> <a href="../model/riscv_insts_vext_utils.html#L181"><span class="sail-id">illegal_fp_reduction_widen</span></a>(<span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>) <span class="sail-keyword">then</span> { <a href="../model/riscv_platform.html#L435"><span class="sail-id">handle_illegal</span></a>(); <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_FAIL</span> };
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">16</span> <span class="sail-operator">&amp;</span> <span class="sail-id">SEW_widen</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">64</span>);

  <span class="sail-keyword">if</span> <span class="sail-id">unsigned</span>(<a href="../model/riscv_sys_regs.html#L838"><span class="sail-id">vl</span></a>) <span class="sail-operator">==</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_SUCCESS</span>; <span class="sail-comment">/* if vl=0, no operation is performed */</span>

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem_vs</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'d</span> = <span class="sail-id">num_elem_vd</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'o</span> = <span class="sail-id">SEW_widen</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_vext_regs.html#L377"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">vm</span>, <span class="sail-literal">0b00000</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'d</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem_vd</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-literal">0</span>, <span class="sail-id">vd</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="../model/riscv_vext_regs.html#L280"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">mask</span>    : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-keyword">dec</span>, <span class="sail-id">bool</span>)     = <a href="../model/riscv_insts_vext_utils.html#L306"><span class="sail-id">init_masked_source</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vm_val</span>);

  <span class="sail-id">sum</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>) = <a href="../model/riscv_vext_regs.html#L318"><span class="sail-id">read_single_element</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-literal">0</span>, <span class="sail-id">vs1</span>); <span class="sail-comment">/* vs1 regardless of LMUL setting */</span>
  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem_vs</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* currently ordered/unordered sum reductions do the same operations */</span>
      <span class="sail-id">sum</span> = <a href="../model/riscv_insts_vext_utils.html#L629"><span class="sail-id">fp_add</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">sum</span>, <a href="../model/riscv_insts_vext_utils.html#L834"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]))
    }
  };

  <a href="../model/riscv_vext_regs.html#L355"><span class="sail-id">write_single_element</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-literal">0</span>, <span class="sail-id">vd</span>, <span class="sail-id">sum</span>);
  <span class="sail-comment">/* other elements in vd are treated as tail elements, currently remain unchanged */</span>
  <span class="sail-comment">/* TODO: configuration support for agnostic behavior */</span>
  <a href="../model/riscv_sys_regs.html#L835"><span class="sail-id">vstart</span></a> = <span class="sail-id">zeros</span>();
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">RFVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="../model/riscv_sys_regs.html#L866"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="../model/riscv_sys_regs.html#L890"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem_vs</span> = <a href="../model/riscv_vext_regs.html#L239"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">if</span> <span class="sail-id">funct6</span> <span class="sail-operator">==</span> <span class="sail-id">FVV_VFWREDOSUM</span> <span class="sail-operator">|</span> <span class="sail-id">funct6</span> <span class="sail-operator">==</span> <span class="sail-id">FVV_VFWREDUSUM</span> <span class="sail-keyword">then</span>
    <a href="../model/riscv_insts_vext_red.html#L202"><span class="sail-id">process_rfvv_widen</span></a>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>, <span class="sail-id">num_elem_vs</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>)
  <span class="sail-keyword">else</span>
    <a href="../model/riscv_insts_vext_red.html#L162"><span class="sail-id">process_rfvv_single</span></a>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>, <span class="sail-id">num_elem_vs</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>)
}

<span class="sail-keyword">mapping</span> <span class="sail-id">rfvvtype_mnemonic</span> : <span class="sail-id">rfvvfunct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">FVV_VFREDOSUM</span>   &lt;-&gt; <span class="sail-string">"vfredosum.vs"</span>,
  <span class="sail-id">FVV_VFREDUSUM</span>   &lt;-&gt; <span class="sail-string">"vfredusum.vs"</span>,
  <span class="sail-id">FVV_VFREDMAX</span>    &lt;-&gt; <span class="sail-string">"vfredmax.vs"</span>,
  <span class="sail-id">FVV_VFREDMIN</span>    &lt;-&gt; <span class="sail-string">"vfredmin.vs"</span>,
  <span class="sail-id">FVV_VFWREDOSUM</span>  &lt;-&gt; <span class="sail-string">"vfwredosum.vs"</span>,
  <span class="sail-id">FVV_VFWREDUSUM</span>  &lt;-&gt; <span class="sail-string">"vfwredusum.vs"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">RFVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">rfvvtype_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)
</pre>
</div>
</div>
</body>
</html>