[View]
Entity=CPU_tb
Architecture=
TopLevelType=3
[file:.\src\data1.hex]
Enabled=1
[file:.\src\destinationRegister.v]
Enabled=1
[file:.\src\extOp.v]
Enabled=1
[file:.\src\IF.v]
Enabled=1
[file:.\src\IF_test.v]
Enabled=1
[file:.\src\Instruction fetch and Instruction decode part.bak]
Enabled=1
[file:.\src\InstructionMemory.v]
Enabled=1
[file:.\src\PC Control.v]
Enabled=1
[file:.\src\processInstruction.v]
Enabled=1
[file:.\src\program.hex]
Enabled=1
[file:.\src\registerFile.v]
Enabled=1
[file:.\src\registerFile2.v]
Enabled=1
[file:.\src\wave.asdb]
Enabled=1
[file:.\src\buffer.v]
Enabled=1
[file:.\src\buffer_test.v]
Enabled=1
[file:.\src\calculateBTA.v]
Enabled=1
[file:.\src\calculatePCNext.v]
Enabled=1
[file:.\src\ALU32_tb.awc]
Enabled=1
[file:.\src\ALU32_tb.v]
Enabled=1
[file:.\src\DataMemory.v]
Enabled=1
[file:.\src\DataPath1.bak]
Enabled=1
[file:.\src\DataPath1.bde]
Enabled=1
[file:.\src\EX_MA_Buffer.v]
Enabled=1
[file:.\src\Extender.v]
Enabled=1
[file:.\src\Incrementer.v]
Enabled=1
[file:.\src\MA_WB_Buffer.v]
Enabled=1
[file:.\src\MainControlUnit.v]
Enabled=1
[file:.\src\Mux.v]
Enabled=1
[file:.\src\Operations.v]
Enabled=1
[file:.\src\StackPointer.v]
Enabled=1
[file:.\src\Adder.v]
Enabled=1
[file:.\src\ALU32.v]
Enabled=1
[file:.\src\ALU32_control.v]
Enabled=1
[file:.\src\ALU32_tb.asdb]
Enabled=1
[file:.\compile\DataPath1.v]
Generated=TRUE
Enabled=1
[file:.\src\CPU.v]
Enabled=1
[file:.\src\CPU_tb.v]
Enabled=1
[file:.\src\wave1.asdb]
Enabled=1
[file:.\src\wave1.awc]
Enabled=1
[file:.\src\CPU_tb.awc]
Enabled=1
[file:.\src\test.asdb]
Enabled=1
[file:.\src\test.awc]
Enabled=1
[file:.\src\Adder.v]
Enabled=1
[file:.\src\memory.hex]
Enabled=1
[file:.\src\testfinal.asdb]
Enabled=1
[file:.\src\testfinal.awc]
Enabled=1
