#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002d2901cfda0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000002d290251f00_0 .net "PC", 31 0, v000002d290248550_0;  1 drivers
v000002d290252900_0 .var "clk", 0 0;
v000002d290251fa0_0 .net "clkout", 0 0, L_000002d29024c7a0;  1 drivers
v000002d290252ea0_0 .net "cycles_consumed", 31 0, v000002d290251820_0;  1 drivers
v000002d2902529a0_0 .var "rst", 0 0;
S_000002d2901d00c0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000002d2901cfda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002d2901efca0 .param/l "RType" 0 4 2, C4<000000>;
P_000002d2901efcd8 .param/l "add" 0 4 5, C4<100000>;
P_000002d2901efd10 .param/l "addi" 0 4 8, C4<001000>;
P_000002d2901efd48 .param/l "addu" 0 4 5, C4<100001>;
P_000002d2901efd80 .param/l "and_" 0 4 5, C4<100100>;
P_000002d2901efdb8 .param/l "andi" 0 4 8, C4<001100>;
P_000002d2901efdf0 .param/l "beq" 0 4 10, C4<000100>;
P_000002d2901efe28 .param/l "bne" 0 4 10, C4<000101>;
P_000002d2901efe60 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002d2901efe98 .param/l "j" 0 4 12, C4<000010>;
P_000002d2901efed0 .param/l "jal" 0 4 12, C4<000011>;
P_000002d2901eff08 .param/l "jr" 0 4 6, C4<001000>;
P_000002d2901eff40 .param/l "lw" 0 4 8, C4<100011>;
P_000002d2901eff78 .param/l "nor_" 0 4 5, C4<100111>;
P_000002d2901effb0 .param/l "or_" 0 4 5, C4<100101>;
P_000002d2901effe8 .param/l "ori" 0 4 8, C4<001101>;
P_000002d2901f0020 .param/l "sgt" 0 4 6, C4<101011>;
P_000002d2901f0058 .param/l "sll" 0 4 6, C4<000000>;
P_000002d2901f0090 .param/l "slt" 0 4 5, C4<101010>;
P_000002d2901f00c8 .param/l "slti" 0 4 8, C4<101010>;
P_000002d2901f0100 .param/l "srl" 0 4 6, C4<000010>;
P_000002d2901f0138 .param/l "sub" 0 4 5, C4<100010>;
P_000002d2901f0170 .param/l "subu" 0 4 5, C4<100011>;
P_000002d2901f01a8 .param/l "sw" 0 4 8, C4<101011>;
P_000002d2901f01e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002d2901f0218 .param/l "xori" 0 4 8, C4<001110>;
L_000002d29024c960 .functor NOT 1, v000002d2902529a0_0, C4<0>, C4<0>, C4<0>;
L_000002d29024c340 .functor NOT 1, v000002d2902529a0_0, C4<0>, C4<0>, C4<0>;
L_000002d29024c6c0 .functor NOT 1, v000002d2902529a0_0, C4<0>, C4<0>, C4<0>;
L_000002d29024cb90 .functor NOT 1, v000002d2902529a0_0, C4<0>, C4<0>, C4<0>;
L_000002d29024c730 .functor NOT 1, v000002d2902529a0_0, C4<0>, C4<0>, C4<0>;
L_000002d29024c420 .functor NOT 1, v000002d2902529a0_0, C4<0>, C4<0>, C4<0>;
L_000002d29024cea0 .functor NOT 1, v000002d2902529a0_0, C4<0>, C4<0>, C4<0>;
L_000002d29024cd50 .functor NOT 1, v000002d2902529a0_0, C4<0>, C4<0>, C4<0>;
L_000002d29024c7a0 .functor OR 1, v000002d290252900_0, v000002d2901d77e0_0, C4<0>, C4<0>;
L_000002d29024c570 .functor OR 1, L_000002d29029c870, L_000002d29029b970, C4<0>, C4<0>;
L_000002d29024c110 .functor AND 1, L_000002d29029c370, L_000002d29029c410, C4<1>, C4<1>;
L_000002d29024c650 .functor NOT 1, v000002d2902529a0_0, C4<0>, C4<0>, C4<0>;
L_000002d29024c3b0 .functor OR 1, L_000002d29029cff0, L_000002d29029bab0, C4<0>, C4<0>;
L_000002d29024c9d0 .functor OR 1, L_000002d29024c3b0, L_000002d29029d6d0, C4<0>, C4<0>;
L_000002d29024ca40 .functor OR 1, L_000002d29029d630, L_000002d2902b33e0, C4<0>, C4<0>;
L_000002d29024cc00 .functor AND 1, L_000002d29029d590, L_000002d29024ca40, C4<1>, C4<1>;
L_000002d29024cab0 .functor OR 1, L_000002d2902b2ee0, L_000002d2902b2120, C4<0>, C4<0>;
L_000002d29024cf80 .functor AND 1, L_000002d2902b1c20, L_000002d29024cab0, C4<1>, C4<1>;
L_000002d29024cff0 .functor NOT 1, L_000002d29024c7a0, C4<0>, C4<0>, C4<0>;
v000002d2902482d0_0 .net "ALUOp", 3 0, v000002d2901d6fc0_0;  1 drivers
v000002d290248370_0 .net "ALUResult", 31 0, v000002d290248910_0;  1 drivers
v000002d2902484b0_0 .net "ALUSrc", 0 0, v000002d2901d72e0_0;  1 drivers
v000002d29024df80_0 .net "ALUin2", 31 0, L_000002d2902b2da0;  1 drivers
v000002d29024d620_0 .net "MemReadEn", 0 0, v000002d2901d7380_0;  1 drivers
v000002d29024d6c0_0 .net "MemWriteEn", 0 0, v000002d2901d7560_0;  1 drivers
v000002d29024d760_0 .net "MemtoReg", 0 0, v000002d2901d8140_0;  1 drivers
v000002d29024d940_0 .net "PC", 31 0, v000002d290248550_0;  alias, 1 drivers
v000002d29024d3a0_0 .net "PCPlus1", 31 0, L_000002d29029c190;  1 drivers
v000002d29024e520_0 .net "PCsrc", 0 0, v000002d290249130_0;  1 drivers
v000002d29024e340_0 .net "RegDst", 0 0, v000002d2901d8280_0;  1 drivers
v000002d29024e5c0_0 .net "RegWriteEn", 0 0, v000002d2901d7600_0;  1 drivers
v000002d29024d800_0 .net "WriteRegister", 4 0, L_000002d29029c4b0;  1 drivers
v000002d29024db20_0 .net *"_ivl_0", 0 0, L_000002d29024c960;  1 drivers
L_000002d290253960 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d29024dda0_0 .net/2u *"_ivl_10", 4 0, L_000002d290253960;  1 drivers
L_000002d290253d50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d29024e160_0 .net *"_ivl_101", 15 0, L_000002d290253d50;  1 drivers
v000002d29024d120_0 .net *"_ivl_102", 31 0, L_000002d29029ce10;  1 drivers
L_000002d290253d98 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d29024d8a0_0 .net *"_ivl_105", 25 0, L_000002d290253d98;  1 drivers
L_000002d290253de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d29024e7a0_0 .net/2u *"_ivl_106", 31 0, L_000002d290253de0;  1 drivers
v000002d29024ed40_0 .net *"_ivl_108", 0 0, L_000002d29029c370;  1 drivers
L_000002d290253e28 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002d29024eac0_0 .net/2u *"_ivl_110", 5 0, L_000002d290253e28;  1 drivers
v000002d29024e200_0 .net *"_ivl_112", 0 0, L_000002d29029c410;  1 drivers
v000002d29024e660_0 .net *"_ivl_115", 0 0, L_000002d29024c110;  1 drivers
v000002d29024eb60_0 .net *"_ivl_116", 47 0, L_000002d29029c730;  1 drivers
L_000002d290253e70 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d29024ee80_0 .net *"_ivl_119", 15 0, L_000002d290253e70;  1 drivers
L_000002d2902539a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d29024d9e0_0 .net/2u *"_ivl_12", 5 0, L_000002d2902539a8;  1 drivers
v000002d29024ede0_0 .net *"_ivl_120", 47 0, L_000002d29029bbf0;  1 drivers
L_000002d290253eb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d29024e3e0_0 .net *"_ivl_123", 15 0, L_000002d290253eb8;  1 drivers
v000002d29024e480_0 .net *"_ivl_125", 0 0, L_000002d29029c2d0;  1 drivers
v000002d29024e020_0 .net *"_ivl_126", 31 0, L_000002d29029ccd0;  1 drivers
v000002d29024da80_0 .net *"_ivl_128", 47 0, L_000002d29029bf10;  1 drivers
v000002d29024e700_0 .net *"_ivl_130", 47 0, L_000002d29029cc30;  1 drivers
v000002d29024e0c0_0 .net *"_ivl_132", 47 0, L_000002d29029c7d0;  1 drivers
v000002d29024d440_0 .net *"_ivl_134", 47 0, L_000002d29029cf50;  1 drivers
v000002d29024e840_0 .net *"_ivl_14", 0 0, L_000002d290252f40;  1 drivers
v000002d29024dbc0_0 .net *"_ivl_140", 0 0, L_000002d29024c650;  1 drivers
L_000002d290253f48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d29024e8e0_0 .net/2u *"_ivl_142", 31 0, L_000002d290253f48;  1 drivers
L_000002d290254020 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002d29024e2a0_0 .net/2u *"_ivl_146", 5 0, L_000002d290254020;  1 drivers
v000002d29024e980_0 .net *"_ivl_148", 0 0, L_000002d29029cff0;  1 drivers
L_000002d290254068 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002d29024dc60_0 .net/2u *"_ivl_150", 5 0, L_000002d290254068;  1 drivers
v000002d29024dd00_0 .net *"_ivl_152", 0 0, L_000002d29029bab0;  1 drivers
v000002d29024ea20_0 .net *"_ivl_155", 0 0, L_000002d29024c3b0;  1 drivers
L_000002d2902540b0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002d29024ec00_0 .net/2u *"_ivl_156", 5 0, L_000002d2902540b0;  1 drivers
v000002d29024de40_0 .net *"_ivl_158", 0 0, L_000002d29029d6d0;  1 drivers
L_000002d2902539f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002d29024eca0_0 .net/2u *"_ivl_16", 4 0, L_000002d2902539f0;  1 drivers
v000002d29024ef20_0 .net *"_ivl_161", 0 0, L_000002d29024c9d0;  1 drivers
L_000002d2902540f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d29024dee0_0 .net/2u *"_ivl_162", 15 0, L_000002d2902540f8;  1 drivers
v000002d29024efc0_0 .net *"_ivl_164", 31 0, L_000002d29029d130;  1 drivers
v000002d29024d1c0_0 .net *"_ivl_167", 0 0, L_000002d29029d1d0;  1 drivers
v000002d29024d260_0 .net *"_ivl_168", 15 0, L_000002d29029d270;  1 drivers
v000002d29024d300_0 .net *"_ivl_170", 31 0, L_000002d29029d310;  1 drivers
v000002d29024d4e0_0 .net *"_ivl_174", 31 0, L_000002d29029ba10;  1 drivers
L_000002d290254140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d29024d580_0 .net *"_ivl_177", 25 0, L_000002d290254140;  1 drivers
L_000002d290254188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d290250ad0_0 .net/2u *"_ivl_178", 31 0, L_000002d290254188;  1 drivers
v000002d29024f9f0_0 .net *"_ivl_180", 0 0, L_000002d29029d590;  1 drivers
L_000002d2902541d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d290250490_0 .net/2u *"_ivl_182", 5 0, L_000002d2902541d0;  1 drivers
v000002d29024f6d0_0 .net *"_ivl_184", 0 0, L_000002d29029d630;  1 drivers
L_000002d290254218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d2902503f0_0 .net/2u *"_ivl_186", 5 0, L_000002d290254218;  1 drivers
v000002d290250850_0 .net *"_ivl_188", 0 0, L_000002d2902b33e0;  1 drivers
v000002d290250df0_0 .net *"_ivl_19", 4 0, L_000002d290251280;  1 drivers
v000002d29024f8b0_0 .net *"_ivl_191", 0 0, L_000002d29024ca40;  1 drivers
v000002d29024f770_0 .net *"_ivl_193", 0 0, L_000002d29024cc00;  1 drivers
L_000002d290254260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d290250cb0_0 .net/2u *"_ivl_194", 5 0, L_000002d290254260;  1 drivers
v000002d29024f810_0 .net *"_ivl_196", 0 0, L_000002d2902b3480;  1 drivers
L_000002d2902542a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002d290250990_0 .net/2u *"_ivl_198", 31 0, L_000002d2902542a8;  1 drivers
L_000002d290253918 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d29024fd10_0 .net/2u *"_ivl_2", 5 0, L_000002d290253918;  1 drivers
v000002d290250e90_0 .net *"_ivl_20", 4 0, L_000002d290252180;  1 drivers
v000002d290250210_0 .net *"_ivl_200", 31 0, L_000002d2902b2300;  1 drivers
v000002d2902500d0_0 .net *"_ivl_204", 31 0, L_000002d2902b2260;  1 drivers
L_000002d2902542f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d29024f630_0 .net *"_ivl_207", 25 0, L_000002d2902542f0;  1 drivers
L_000002d290254338 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d290250170_0 .net/2u *"_ivl_208", 31 0, L_000002d290254338;  1 drivers
v000002d29024fa90_0 .net *"_ivl_210", 0 0, L_000002d2902b1c20;  1 drivers
L_000002d290254380 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d29024fe50_0 .net/2u *"_ivl_212", 5 0, L_000002d290254380;  1 drivers
v000002d290250f30_0 .net *"_ivl_214", 0 0, L_000002d2902b2ee0;  1 drivers
L_000002d2902543c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d290250fd0_0 .net/2u *"_ivl_216", 5 0, L_000002d2902543c8;  1 drivers
v000002d29024f130_0 .net *"_ivl_218", 0 0, L_000002d2902b2120;  1 drivers
v000002d29024fdb0_0 .net *"_ivl_221", 0 0, L_000002d29024cab0;  1 drivers
v000002d2902502b0_0 .net *"_ivl_223", 0 0, L_000002d29024cf80;  1 drivers
L_000002d290254410 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d29024fef0_0 .net/2u *"_ivl_224", 5 0, L_000002d290254410;  1 drivers
v000002d290250b70_0 .net *"_ivl_226", 0 0, L_000002d2902b23a0;  1 drivers
v000002d29024f950_0 .net *"_ivl_228", 31 0, L_000002d2902b2800;  1 drivers
v000002d29024f270_0 .net *"_ivl_24", 0 0, L_000002d29024c6c0;  1 drivers
L_000002d290253a38 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d2902508f0_0 .net/2u *"_ivl_26", 4 0, L_000002d290253a38;  1 drivers
v000002d29024fc70_0 .net *"_ivl_29", 4 0, L_000002d290252fe0;  1 drivers
v000002d29024f3b0_0 .net *"_ivl_32", 0 0, L_000002d29024cb90;  1 drivers
L_000002d290253a80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002d290250a30_0 .net/2u *"_ivl_34", 4 0, L_000002d290253a80;  1 drivers
v000002d290250670_0 .net *"_ivl_37", 4 0, L_000002d2902511e0;  1 drivers
v000002d29024fb30_0 .net *"_ivl_40", 0 0, L_000002d29024c730;  1 drivers
L_000002d290253ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d290250d50_0 .net/2u *"_ivl_42", 15 0, L_000002d290253ac8;  1 drivers
v000002d29024f450_0 .net *"_ivl_45", 15 0, L_000002d29029ca50;  1 drivers
v000002d29024ff90_0 .net *"_ivl_48", 0 0, L_000002d29024c420;  1 drivers
v000002d29024fbd0_0 .net *"_ivl_5", 5 0, L_000002d290252040;  1 drivers
L_000002d290253b10 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d29024f1d0_0 .net/2u *"_ivl_50", 36 0, L_000002d290253b10;  1 drivers
L_000002d290253b58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d290250c10_0 .net/2u *"_ivl_52", 31 0, L_000002d290253b58;  1 drivers
v000002d29024f310_0 .net *"_ivl_55", 4 0, L_000002d29029bb50;  1 drivers
v000002d290250530_0 .net *"_ivl_56", 36 0, L_000002d29029c050;  1 drivers
v000002d290250030_0 .net *"_ivl_58", 36 0, L_000002d29029c5f0;  1 drivers
v000002d29024f4f0_0 .net *"_ivl_62", 0 0, L_000002d29024cea0;  1 drivers
L_000002d290253ba0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002d290250350_0 .net/2u *"_ivl_64", 5 0, L_000002d290253ba0;  1 drivers
v000002d2902505d0_0 .net *"_ivl_67", 5 0, L_000002d29029d4f0;  1 drivers
v000002d29024f590_0 .net *"_ivl_70", 0 0, L_000002d29024cd50;  1 drivers
L_000002d290253be8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d290250710_0 .net/2u *"_ivl_72", 57 0, L_000002d290253be8;  1 drivers
L_000002d290253c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d2902507b0_0 .net/2u *"_ivl_74", 31 0, L_000002d290253c30;  1 drivers
v000002d290251460_0 .net *"_ivl_77", 25 0, L_000002d29029c690;  1 drivers
v000002d290251b40_0 .net *"_ivl_78", 57 0, L_000002d29029cb90;  1 drivers
v000002d290252cc0_0 .net *"_ivl_8", 0 0, L_000002d29024c340;  1 drivers
v000002d290251320_0 .net *"_ivl_80", 57 0, L_000002d29029c0f0;  1 drivers
L_000002d290253c78 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002d290251c80_0 .net/2u *"_ivl_84", 31 0, L_000002d290253c78;  1 drivers
L_000002d290253cc0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002d290251a00_0 .net/2u *"_ivl_88", 5 0, L_000002d290253cc0;  1 drivers
v000002d290252360_0 .net *"_ivl_90", 0 0, L_000002d29029c870;  1 drivers
L_000002d290253d08 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002d290251500_0 .net/2u *"_ivl_92", 5 0, L_000002d290253d08;  1 drivers
v000002d2902513c0_0 .net *"_ivl_94", 0 0, L_000002d29029b970;  1 drivers
v000002d290251aa0_0 .net *"_ivl_97", 0 0, L_000002d29024c570;  1 drivers
v000002d290251640_0 .net *"_ivl_98", 47 0, L_000002d29029be70;  1 drivers
v000002d2902525e0_0 .net "adderResult", 31 0, L_000002d29029d090;  1 drivers
v000002d2902516e0_0 .net "address", 31 0, L_000002d29029bdd0;  1 drivers
v000002d290251780_0 .net "clk", 0 0, L_000002d29024c7a0;  alias, 1 drivers
v000002d290251820_0 .var "cycles_consumed", 31 0;
v000002d290252720_0 .net "extImm", 31 0, L_000002d29029d3b0;  1 drivers
v000002d2902518c0_0 .net "funct", 5 0, L_000002d29029bc90;  1 drivers
v000002d290252540_0 .net "hlt", 0 0, v000002d2901d77e0_0;  1 drivers
v000002d290252400_0 .net "imm", 15 0, L_000002d29029c910;  1 drivers
v000002d290252c20_0 .net "immediate", 31 0, L_000002d2902b1cc0;  1 drivers
v000002d290252220_0 .net "input_clk", 0 0, v000002d290252900_0;  1 drivers
v000002d290251960_0 .net "instruction", 31 0, L_000002d29029d810;  1 drivers
v000002d290252a40_0 .net "memoryReadData", 31 0, v000002d290249db0_0;  1 drivers
v000002d2902524a0_0 .net "nextPC", 31 0, L_000002d29029bfb0;  1 drivers
v000002d290252680_0 .net "opcode", 5 0, L_000002d290252b80;  1 drivers
v000002d290251be0_0 .net "rd", 4 0, L_000002d2902522c0;  1 drivers
v000002d2902527c0_0 .net "readData1", 31 0, L_000002d29024cf10;  1 drivers
v000002d290252d60_0 .net "readData1_w", 31 0, L_000002d2902b1ea0;  1 drivers
v000002d2902515a0_0 .net "readData2", 31 0, L_000002d29024ce30;  1 drivers
v000002d2902520e0_0 .net "rs", 4 0, L_000002d290251140;  1 drivers
v000002d290252860_0 .net "rst", 0 0, v000002d2902529a0_0;  1 drivers
v000002d290252e00_0 .net "rt", 4 0, L_000002d29029d450;  1 drivers
v000002d290251d20_0 .net "shamt", 31 0, L_000002d29029ceb0;  1 drivers
v000002d290251e60_0 .net "wire_instruction", 31 0, L_000002d29024c880;  1 drivers
v000002d290252ae0_0 .net "writeData", 31 0, L_000002d2902b35c0;  1 drivers
v000002d290251dc0_0 .net "zero", 0 0, L_000002d2902b2440;  1 drivers
L_000002d290252040 .part L_000002d29029d810, 26, 6;
L_000002d290252b80 .functor MUXZ 6, L_000002d290252040, L_000002d290253918, L_000002d29024c960, C4<>;
L_000002d290252f40 .cmp/eq 6, L_000002d290252b80, L_000002d2902539a8;
L_000002d290251280 .part L_000002d29029d810, 11, 5;
L_000002d290252180 .functor MUXZ 5, L_000002d290251280, L_000002d2902539f0, L_000002d290252f40, C4<>;
L_000002d2902522c0 .functor MUXZ 5, L_000002d290252180, L_000002d290253960, L_000002d29024c340, C4<>;
L_000002d290252fe0 .part L_000002d29029d810, 21, 5;
L_000002d290251140 .functor MUXZ 5, L_000002d290252fe0, L_000002d290253a38, L_000002d29024c6c0, C4<>;
L_000002d2902511e0 .part L_000002d29029d810, 16, 5;
L_000002d29029d450 .functor MUXZ 5, L_000002d2902511e0, L_000002d290253a80, L_000002d29024cb90, C4<>;
L_000002d29029ca50 .part L_000002d29029d810, 0, 16;
L_000002d29029c910 .functor MUXZ 16, L_000002d29029ca50, L_000002d290253ac8, L_000002d29024c730, C4<>;
L_000002d29029bb50 .part L_000002d29029d810, 6, 5;
L_000002d29029c050 .concat [ 5 32 0 0], L_000002d29029bb50, L_000002d290253b58;
L_000002d29029c5f0 .functor MUXZ 37, L_000002d29029c050, L_000002d290253b10, L_000002d29024c420, C4<>;
L_000002d29029ceb0 .part L_000002d29029c5f0, 0, 32;
L_000002d29029d4f0 .part L_000002d29029d810, 0, 6;
L_000002d29029bc90 .functor MUXZ 6, L_000002d29029d4f0, L_000002d290253ba0, L_000002d29024cea0, C4<>;
L_000002d29029c690 .part L_000002d29029d810, 0, 26;
L_000002d29029cb90 .concat [ 26 32 0 0], L_000002d29029c690, L_000002d290253c30;
L_000002d29029c0f0 .functor MUXZ 58, L_000002d29029cb90, L_000002d290253be8, L_000002d29024cd50, C4<>;
L_000002d29029bdd0 .part L_000002d29029c0f0, 0, 32;
L_000002d29029c190 .arith/sum 32, v000002d290248550_0, L_000002d290253c78;
L_000002d29029c870 .cmp/eq 6, L_000002d290252b80, L_000002d290253cc0;
L_000002d29029b970 .cmp/eq 6, L_000002d290252b80, L_000002d290253d08;
L_000002d29029be70 .concat [ 32 16 0 0], L_000002d29029bdd0, L_000002d290253d50;
L_000002d29029ce10 .concat [ 6 26 0 0], L_000002d290252b80, L_000002d290253d98;
L_000002d29029c370 .cmp/eq 32, L_000002d29029ce10, L_000002d290253de0;
L_000002d29029c410 .cmp/eq 6, L_000002d29029bc90, L_000002d290253e28;
L_000002d29029c730 .concat [ 32 16 0 0], L_000002d29024cf10, L_000002d290253e70;
L_000002d29029bbf0 .concat [ 32 16 0 0], v000002d290248550_0, L_000002d290253eb8;
L_000002d29029c2d0 .part L_000002d29029c910, 15, 1;
LS_000002d29029ccd0_0_0 .concat [ 1 1 1 1], L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0;
LS_000002d29029ccd0_0_4 .concat [ 1 1 1 1], L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0;
LS_000002d29029ccd0_0_8 .concat [ 1 1 1 1], L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0;
LS_000002d29029ccd0_0_12 .concat [ 1 1 1 1], L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0;
LS_000002d29029ccd0_0_16 .concat [ 1 1 1 1], L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0;
LS_000002d29029ccd0_0_20 .concat [ 1 1 1 1], L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0;
LS_000002d29029ccd0_0_24 .concat [ 1 1 1 1], L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0;
LS_000002d29029ccd0_0_28 .concat [ 1 1 1 1], L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0, L_000002d29029c2d0;
LS_000002d29029ccd0_1_0 .concat [ 4 4 4 4], LS_000002d29029ccd0_0_0, LS_000002d29029ccd0_0_4, LS_000002d29029ccd0_0_8, LS_000002d29029ccd0_0_12;
LS_000002d29029ccd0_1_4 .concat [ 4 4 4 4], LS_000002d29029ccd0_0_16, LS_000002d29029ccd0_0_20, LS_000002d29029ccd0_0_24, LS_000002d29029ccd0_0_28;
L_000002d29029ccd0 .concat [ 16 16 0 0], LS_000002d29029ccd0_1_0, LS_000002d29029ccd0_1_4;
L_000002d29029bf10 .concat [ 16 32 0 0], L_000002d29029c910, L_000002d29029ccd0;
L_000002d29029cc30 .arith/sum 48, L_000002d29029bbf0, L_000002d29029bf10;
L_000002d29029c7d0 .functor MUXZ 48, L_000002d29029cc30, L_000002d29029c730, L_000002d29024c110, C4<>;
L_000002d29029cf50 .functor MUXZ 48, L_000002d29029c7d0, L_000002d29029be70, L_000002d29024c570, C4<>;
L_000002d29029d090 .part L_000002d29029cf50, 0, 32;
L_000002d29029bfb0 .functor MUXZ 32, L_000002d29029c190, L_000002d29029d090, v000002d290249130_0, C4<>;
L_000002d29029d810 .functor MUXZ 32, L_000002d29024c880, L_000002d290253f48, L_000002d29024c650, C4<>;
L_000002d29029cff0 .cmp/eq 6, L_000002d290252b80, L_000002d290254020;
L_000002d29029bab0 .cmp/eq 6, L_000002d290252b80, L_000002d290254068;
L_000002d29029d6d0 .cmp/eq 6, L_000002d290252b80, L_000002d2902540b0;
L_000002d29029d130 .concat [ 16 16 0 0], L_000002d29029c910, L_000002d2902540f8;
L_000002d29029d1d0 .part L_000002d29029c910, 15, 1;
LS_000002d29029d270_0_0 .concat [ 1 1 1 1], L_000002d29029d1d0, L_000002d29029d1d0, L_000002d29029d1d0, L_000002d29029d1d0;
LS_000002d29029d270_0_4 .concat [ 1 1 1 1], L_000002d29029d1d0, L_000002d29029d1d0, L_000002d29029d1d0, L_000002d29029d1d0;
LS_000002d29029d270_0_8 .concat [ 1 1 1 1], L_000002d29029d1d0, L_000002d29029d1d0, L_000002d29029d1d0, L_000002d29029d1d0;
LS_000002d29029d270_0_12 .concat [ 1 1 1 1], L_000002d29029d1d0, L_000002d29029d1d0, L_000002d29029d1d0, L_000002d29029d1d0;
L_000002d29029d270 .concat [ 4 4 4 4], LS_000002d29029d270_0_0, LS_000002d29029d270_0_4, LS_000002d29029d270_0_8, LS_000002d29029d270_0_12;
L_000002d29029d310 .concat [ 16 16 0 0], L_000002d29029c910, L_000002d29029d270;
L_000002d29029d3b0 .functor MUXZ 32, L_000002d29029d310, L_000002d29029d130, L_000002d29024c9d0, C4<>;
L_000002d29029ba10 .concat [ 6 26 0 0], L_000002d290252b80, L_000002d290254140;
L_000002d29029d590 .cmp/eq 32, L_000002d29029ba10, L_000002d290254188;
L_000002d29029d630 .cmp/eq 6, L_000002d29029bc90, L_000002d2902541d0;
L_000002d2902b33e0 .cmp/eq 6, L_000002d29029bc90, L_000002d290254218;
L_000002d2902b3480 .cmp/eq 6, L_000002d290252b80, L_000002d290254260;
L_000002d2902b2300 .functor MUXZ 32, L_000002d29029d3b0, L_000002d2902542a8, L_000002d2902b3480, C4<>;
L_000002d2902b1cc0 .functor MUXZ 32, L_000002d2902b2300, L_000002d29029ceb0, L_000002d29024cc00, C4<>;
L_000002d2902b2260 .concat [ 6 26 0 0], L_000002d290252b80, L_000002d2902542f0;
L_000002d2902b1c20 .cmp/eq 32, L_000002d2902b2260, L_000002d290254338;
L_000002d2902b2ee0 .cmp/eq 6, L_000002d29029bc90, L_000002d290254380;
L_000002d2902b2120 .cmp/eq 6, L_000002d29029bc90, L_000002d2902543c8;
L_000002d2902b23a0 .cmp/eq 6, L_000002d290252b80, L_000002d290254410;
L_000002d2902b2800 .functor MUXZ 32, L_000002d29024cf10, v000002d290248550_0, L_000002d2902b23a0, C4<>;
L_000002d2902b1ea0 .functor MUXZ 32, L_000002d2902b2800, L_000002d29024ce30, L_000002d29024cf80, C4<>;
S_000002d2901d0250 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002d2901d00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002d2901e0fd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002d29024c5e0 .functor NOT 1, v000002d2901d72e0_0, C4<0>, C4<0>, C4<0>;
v000002d2901d6f20_0 .net *"_ivl_0", 0 0, L_000002d29024c5e0;  1 drivers
v000002d2901d79c0_0 .net "in1", 31 0, L_000002d29024ce30;  alias, 1 drivers
v000002d2901d6de0_0 .net "in2", 31 0, L_000002d2902b1cc0;  alias, 1 drivers
v000002d2901d6c00_0 .net "out", 31 0, L_000002d2902b2da0;  alias, 1 drivers
v000002d2901d6ca0_0 .net "s", 0 0, v000002d2901d72e0_0;  alias, 1 drivers
L_000002d2902b2da0 .functor MUXZ 32, L_000002d2902b1cc0, L_000002d29024ce30, L_000002d29024c5e0, C4<>;
S_000002d2901740c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002d2901d00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002d29020e2e0 .param/l "RType" 0 4 2, C4<000000>;
P_000002d29020e318 .param/l "add" 0 4 5, C4<100000>;
P_000002d29020e350 .param/l "addi" 0 4 8, C4<001000>;
P_000002d29020e388 .param/l "addu" 0 4 5, C4<100001>;
P_000002d29020e3c0 .param/l "and_" 0 4 5, C4<100100>;
P_000002d29020e3f8 .param/l "andi" 0 4 8, C4<001100>;
P_000002d29020e430 .param/l "beq" 0 4 10, C4<000100>;
P_000002d29020e468 .param/l "bne" 0 4 10, C4<000101>;
P_000002d29020e4a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002d29020e4d8 .param/l "j" 0 4 12, C4<000010>;
P_000002d29020e510 .param/l "jal" 0 4 12, C4<000011>;
P_000002d29020e548 .param/l "jr" 0 4 6, C4<001000>;
P_000002d29020e580 .param/l "lw" 0 4 8, C4<100011>;
P_000002d29020e5b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002d29020e5f0 .param/l "or_" 0 4 5, C4<100101>;
P_000002d29020e628 .param/l "ori" 0 4 8, C4<001101>;
P_000002d29020e660 .param/l "sgt" 0 4 6, C4<101011>;
P_000002d29020e698 .param/l "sll" 0 4 6, C4<000000>;
P_000002d29020e6d0 .param/l "slt" 0 4 5, C4<101010>;
P_000002d29020e708 .param/l "slti" 0 4 8, C4<101010>;
P_000002d29020e740 .param/l "srl" 0 4 6, C4<000010>;
P_000002d29020e778 .param/l "sub" 0 4 5, C4<100010>;
P_000002d29020e7b0 .param/l "subu" 0 4 5, C4<100011>;
P_000002d29020e7e8 .param/l "sw" 0 4 8, C4<101011>;
P_000002d29020e820 .param/l "xor_" 0 4 5, C4<100110>;
P_000002d29020e858 .param/l "xori" 0 4 8, C4<001110>;
v000002d2901d6fc0_0 .var "ALUOp", 3 0;
v000002d2901d72e0_0 .var "ALUSrc", 0 0;
v000002d2901d7380_0 .var "MemReadEn", 0 0;
v000002d2901d7560_0 .var "MemWriteEn", 0 0;
v000002d2901d8140_0 .var "MemtoReg", 0 0;
v000002d2901d8280_0 .var "RegDst", 0 0;
v000002d2901d7600_0 .var "RegWriteEn", 0 0;
v000002d2901d7740_0 .net "funct", 5 0, L_000002d29029bc90;  alias, 1 drivers
v000002d2901d77e0_0 .var "hlt", 0 0;
v000002d2901d8460_0 .net "opcode", 5 0, L_000002d290252b80;  alias, 1 drivers
v000002d2901d7c40_0 .net "rst", 0 0, v000002d2902529a0_0;  alias, 1 drivers
E_000002d2901e1350 .event anyedge, v000002d2901d7c40_0, v000002d2901d8460_0, v000002d2901d7740_0;
S_000002d290174310 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002d2901d00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002d2901e1ad0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002d29024c880 .functor BUFZ 32, L_000002d29029c230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d2901d7f60_0 .net "Data_Out", 31 0, L_000002d29024c880;  alias, 1 drivers
v000002d2901d7920 .array "InstMem", 2047 0, 31 0;
v000002d2901d88c0_0 .net *"_ivl_0", 31 0, L_000002d29029c230;  1 drivers
v000002d2901d7a60_0 .net *"_ivl_3", 10 0, L_000002d29029c9b0;  1 drivers
v000002d2901d8000_0 .net *"_ivl_4", 12 0, L_000002d29029d770;  1 drivers
L_000002d290253f00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d2901d8960_0 .net *"_ivl_7", 1 0, L_000002d290253f00;  1 drivers
v000002d2901d81e0_0 .net "addr", 31 0, v000002d290248550_0;  alias, 1 drivers
v000002d2901d8500_0 .var/i "i", 31 0;
L_000002d29029c230 .array/port v000002d2901d7920, L_000002d29029d770;
L_000002d29029c9b0 .part v000002d290248550_0, 0, 11;
L_000002d29029d770 .concat [ 11 2 0 0], L_000002d29029c9b0, L_000002d290253f00;
S_000002d2901229c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002d2901d00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002d29024cf10 .functor BUFZ 32, L_000002d29029caf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002d29024ce30 .functor BUFZ 32, L_000002d29029c550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002d2901d86e0_0 .net *"_ivl_0", 31 0, L_000002d29029caf0;  1 drivers
v000002d2901d6d40_0 .net *"_ivl_10", 6 0, L_000002d29029cd70;  1 drivers
L_000002d290253fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d2901b4e40_0 .net *"_ivl_13", 1 0, L_000002d290253fd8;  1 drivers
v000002d2901b5de0_0 .net *"_ivl_2", 6 0, L_000002d29029bd30;  1 drivers
L_000002d290253f90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002d290248ff0_0 .net *"_ivl_5", 1 0, L_000002d290253f90;  1 drivers
v000002d2902480f0_0 .net *"_ivl_8", 31 0, L_000002d29029c550;  1 drivers
v000002d290248af0_0 .net "clk", 0 0, L_000002d29024c7a0;  alias, 1 drivers
v000002d2902485f0_0 .var/i "i", 31 0;
v000002d290249630_0 .net "readData1", 31 0, L_000002d29024cf10;  alias, 1 drivers
v000002d2902493b0_0 .net "readData2", 31 0, L_000002d29024ce30;  alias, 1 drivers
v000002d290249590_0 .net "readRegister1", 4 0, L_000002d290251140;  alias, 1 drivers
v000002d290248d70_0 .net "readRegister2", 4 0, L_000002d29029d450;  alias, 1 drivers
v000002d2902496d0 .array "registers", 31 0, 31 0;
v000002d290248690_0 .net "rst", 0 0, v000002d2902529a0_0;  alias, 1 drivers
v000002d290249770_0 .net "we", 0 0, v000002d2901d7600_0;  alias, 1 drivers
v000002d290248b90_0 .net "writeData", 31 0, L_000002d2902b35c0;  alias, 1 drivers
v000002d290248e10_0 .net "writeRegister", 4 0, L_000002d29029c4b0;  alias, 1 drivers
E_000002d2901e1450/0 .event negedge, v000002d2901d7c40_0;
E_000002d2901e1450/1 .event posedge, v000002d290248af0_0;
E_000002d2901e1450 .event/or E_000002d2901e1450/0, E_000002d2901e1450/1;
L_000002d29029caf0 .array/port v000002d2902496d0, L_000002d29029bd30;
L_000002d29029bd30 .concat [ 5 2 0 0], L_000002d290251140, L_000002d290253f90;
L_000002d29029c550 .array/port v000002d2902496d0, L_000002d29029cd70;
L_000002d29029cd70 .concat [ 5 2 0 0], L_000002d29029d450, L_000002d290253fd8;
S_000002d290122b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002d2901229c0;
 .timescale 0 0;
v000002d2901d8640_0 .var/i "i", 31 0;
S_000002d290172770 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002d2901d00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002d2901e1590 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002d29024c8f0 .functor NOT 1, v000002d2901d8280_0, C4<0>, C4<0>, C4<0>;
v000002d2902499f0_0 .net *"_ivl_0", 0 0, L_000002d29024c8f0;  1 drivers
v000002d290248eb0_0 .net "in1", 4 0, L_000002d29029d450;  alias, 1 drivers
v000002d290248730_0 .net "in2", 4 0, L_000002d2902522c0;  alias, 1 drivers
v000002d290249e50_0 .net "out", 4 0, L_000002d29029c4b0;  alias, 1 drivers
v000002d290249a90_0 .net "s", 0 0, v000002d2901d8280_0;  alias, 1 drivers
L_000002d29029c4b0 .functor MUXZ 5, L_000002d2902522c0, L_000002d29029d450, L_000002d29024c8f0, C4<>;
S_000002d290172900 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002d2901d00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002d2901e14d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002d29024cb20 .functor NOT 1, v000002d2901d8140_0, C4<0>, C4<0>, C4<0>;
v000002d2902487d0_0 .net *"_ivl_0", 0 0, L_000002d29024cb20;  1 drivers
v000002d290248870_0 .net "in1", 31 0, v000002d290248910_0;  alias, 1 drivers
v000002d290248f50_0 .net "in2", 31 0, v000002d290249db0_0;  alias, 1 drivers
v000002d290248c30_0 .net "out", 31 0, L_000002d2902b35c0;  alias, 1 drivers
v000002d2902494f0_0 .net "s", 0 0, v000002d2901d8140_0;  alias, 1 drivers
L_000002d2902b35c0 .functor MUXZ 32, v000002d290249db0_0, v000002d290248910_0, L_000002d29024cb20, C4<>;
S_000002d29015e9f0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002d2901d00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002d29015eb80 .param/l "ADD" 0 9 12, C4<0000>;
P_000002d29015ebb8 .param/l "AND" 0 9 12, C4<0010>;
P_000002d29015ebf0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002d29015ec28 .param/l "OR" 0 9 12, C4<0011>;
P_000002d29015ec60 .param/l "SGT" 0 9 12, C4<0111>;
P_000002d29015ec98 .param/l "SLL" 0 9 12, C4<1000>;
P_000002d29015ecd0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002d29015ed08 .param/l "SRL" 0 9 12, C4<1001>;
P_000002d29015ed40 .param/l "SUB" 0 9 12, C4<0001>;
P_000002d29015ed78 .param/l "XOR" 0 9 12, C4<0100>;
P_000002d29015edb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002d29015ede8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002d290254458 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d290249810_0 .net/2u *"_ivl_0", 31 0, L_000002d290254458;  1 drivers
v000002d290248cd0_0 .net "opSel", 3 0, v000002d2901d6fc0_0;  alias, 1 drivers
v000002d290249090_0 .net "operand1", 31 0, L_000002d2902b1ea0;  alias, 1 drivers
v000002d2902498b0_0 .net "operand2", 31 0, L_000002d2902b2da0;  alias, 1 drivers
v000002d290248910_0 .var "result", 31 0;
v000002d290249950_0 .net "zero", 0 0, L_000002d2902b2440;  alias, 1 drivers
E_000002d2901e1a90 .event anyedge, v000002d2901d6fc0_0, v000002d290249090_0, v000002d2901d6c00_0;
L_000002d2902b2440 .cmp/eq 32, v000002d290248910_0, L_000002d290254458;
S_000002d29018f470 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002d2901d00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002d29020e8a0 .param/l "RType" 0 4 2, C4<000000>;
P_000002d29020e8d8 .param/l "add" 0 4 5, C4<100000>;
P_000002d29020e910 .param/l "addi" 0 4 8, C4<001000>;
P_000002d29020e948 .param/l "addu" 0 4 5, C4<100001>;
P_000002d29020e980 .param/l "and_" 0 4 5, C4<100100>;
P_000002d29020e9b8 .param/l "andi" 0 4 8, C4<001100>;
P_000002d29020e9f0 .param/l "beq" 0 4 10, C4<000100>;
P_000002d29020ea28 .param/l "bne" 0 4 10, C4<000101>;
P_000002d29020ea60 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002d29020ea98 .param/l "j" 0 4 12, C4<000010>;
P_000002d29020ead0 .param/l "jal" 0 4 12, C4<000011>;
P_000002d29020eb08 .param/l "jr" 0 4 6, C4<001000>;
P_000002d29020eb40 .param/l "lw" 0 4 8, C4<100011>;
P_000002d29020eb78 .param/l "nor_" 0 4 5, C4<100111>;
P_000002d29020ebb0 .param/l "or_" 0 4 5, C4<100101>;
P_000002d29020ebe8 .param/l "ori" 0 4 8, C4<001101>;
P_000002d29020ec20 .param/l "sgt" 0 4 6, C4<101011>;
P_000002d29020ec58 .param/l "sll" 0 4 6, C4<000000>;
P_000002d29020ec90 .param/l "slt" 0 4 5, C4<101010>;
P_000002d29020ecc8 .param/l "slti" 0 4 8, C4<101010>;
P_000002d29020ed00 .param/l "srl" 0 4 6, C4<000010>;
P_000002d29020ed38 .param/l "sub" 0 4 5, C4<100010>;
P_000002d29020ed70 .param/l "subu" 0 4 5, C4<100011>;
P_000002d29020eda8 .param/l "sw" 0 4 8, C4<101011>;
P_000002d29020ede0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002d29020ee18 .param/l "xori" 0 4 8, C4<001110>;
v000002d290249130_0 .var "PCsrc", 0 0;
v000002d290249450_0 .net "funct", 5 0, L_000002d29029bc90;  alias, 1 drivers
v000002d290249ef0_0 .net "opcode", 5 0, L_000002d290252b80;  alias, 1 drivers
v000002d2902491d0_0 .net "operand1", 31 0, L_000002d29024cf10;  alias, 1 drivers
v000002d290249b30_0 .net "operand2", 31 0, L_000002d2902b2da0;  alias, 1 drivers
v000002d290248410_0 .net "rst", 0 0, v000002d2902529a0_0;  alias, 1 drivers
E_000002d2901e1810/0 .event anyedge, v000002d2901d7c40_0, v000002d2901d8460_0, v000002d290249630_0, v000002d2901d6c00_0;
E_000002d2901e1810/1 .event anyedge, v000002d2901d7740_0;
E_000002d2901e1810 .event/or E_000002d2901e1810/0, E_000002d2901e1810/1;
S_000002d29018f600 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002d2901d00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002d290249270 .array "DataMem", 2047 0, 31 0;
v000002d290249310_0 .net "address", 31 0, v000002d290248910_0;  alias, 1 drivers
v000002d290249bd0_0 .net "clock", 0 0, L_000002d29024cff0;  1 drivers
v000002d290249c70_0 .net "data", 31 0, L_000002d29024ce30;  alias, 1 drivers
v000002d290249d10_0 .var/i "i", 31 0;
v000002d290249db0_0 .var "q", 31 0;
v000002d290249f90_0 .net "rden", 0 0, v000002d2901d7380_0;  alias, 1 drivers
v000002d290248190_0 .net "wren", 0 0, v000002d2901d7560_0;  alias, 1 drivers
E_000002d2901e1610 .event posedge, v000002d290249bd0_0;
S_000002d290156ac0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002d2901d00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002d2901e1150 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002d2902489b0_0 .net "PCin", 31 0, L_000002d29029bfb0;  alias, 1 drivers
v000002d290248550_0 .var "PCout", 31 0;
v000002d290248a50_0 .net "clk", 0 0, L_000002d29024c7a0;  alias, 1 drivers
v000002d290248230_0 .net "rst", 0 0, v000002d2902529a0_0;  alias, 1 drivers
    .scope S_000002d29018f470;
T_0 ;
    %wait E_000002d2901e1810;
    %load/vec4 v000002d290248410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d290249130_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002d290249ef0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002d2902491d0_0;
    %load/vec4 v000002d290249b30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002d290249ef0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002d2902491d0_0;
    %load/vec4 v000002d290249b30_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002d290249ef0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002d290249ef0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002d290249ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002d290249450_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002d290249130_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002d290156ac0;
T_1 ;
    %wait E_000002d2901e1450;
    %load/vec4 v000002d290248230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002d290248550_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002d2902489b0_0;
    %assign/vec4 v000002d290248550_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002d290174310;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d2901d8500_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002d2901d8500_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002d2901d8500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %load/vec4 v000002d2901d8500_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d2901d8500_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2901d7920, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002d2901740c0;
T_3 ;
    %wait E_000002d2901e1350;
    %load/vec4 v000002d2901d7c40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002d2901d77e0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d2901d72e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d2901d7600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d2901d7560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d2901d8140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002d2901d7380_0, 0;
    %assign/vec4 v000002d2901d8280_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002d2901d77e0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002d2901d6fc0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002d2901d72e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d2901d7600_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d2901d7560_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d2901d8140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002d2901d7380_0, 0, 1;
    %store/vec4 v000002d2901d8280_0, 0, 1;
    %load/vec4 v000002d2901d8460_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d77e0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d8280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d7600_0, 0;
    %load/vec4 v000002d2901d7740_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d72e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d72e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d7600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d8280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d72e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d7600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d2901d8280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d72e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d7600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d72e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d7600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d72e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d7600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d72e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d7600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d72e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d7380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d7600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d72e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d8140_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d7560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d2901d72e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002d2901d6fc0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002d2901229c0;
T_4 ;
    %wait E_000002d2901e1450;
    %fork t_1, S_000002d290122b50;
    %jmp t_0;
    .scope S_000002d290122b50;
t_1 ;
    %load/vec4 v000002d290248690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d2901d8640_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002d2901d8640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002d2901d8640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2902496d0, 0, 4;
    %load/vec4 v000002d2901d8640_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d2901d8640_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002d290249770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002d290248b90_0;
    %load/vec4 v000002d290248e10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2902496d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d2902496d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002d2901229c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002d2901229c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d2902485f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002d2902485f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002d2902485f0_0;
    %ix/getv/s 4, v000002d2902485f0_0;
    %load/vec4a v000002d2902496d0, 4;
    %ix/getv/s 4, v000002d2902485f0_0;
    %load/vec4a v000002d2902496d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002d2902485f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d2902485f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002d29015e9f0;
T_6 ;
    %wait E_000002d2901e1a90;
    %load/vec4 v000002d290248cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002d290248910_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002d290249090_0;
    %load/vec4 v000002d2902498b0_0;
    %add;
    %assign/vec4 v000002d290248910_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002d290249090_0;
    %load/vec4 v000002d2902498b0_0;
    %sub;
    %assign/vec4 v000002d290248910_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002d290249090_0;
    %load/vec4 v000002d2902498b0_0;
    %and;
    %assign/vec4 v000002d290248910_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002d290249090_0;
    %load/vec4 v000002d2902498b0_0;
    %or;
    %assign/vec4 v000002d290248910_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002d290249090_0;
    %load/vec4 v000002d2902498b0_0;
    %xor;
    %assign/vec4 v000002d290248910_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002d290249090_0;
    %load/vec4 v000002d2902498b0_0;
    %or;
    %inv;
    %assign/vec4 v000002d290248910_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002d290249090_0;
    %load/vec4 v000002d2902498b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002d290248910_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002d2902498b0_0;
    %load/vec4 v000002d290249090_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002d290248910_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002d290249090_0;
    %ix/getv 4, v000002d2902498b0_0;
    %shiftl 4;
    %assign/vec4 v000002d290248910_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002d290249090_0;
    %ix/getv 4, v000002d2902498b0_0;
    %shiftr 4;
    %assign/vec4 v000002d290248910_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002d29018f600;
T_7 ;
    %wait E_000002d2901e1610;
    %load/vec4 v000002d290249f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002d290249310_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000002d290249270, 4;
    %assign/vec4 v000002d290249db0_0, 0;
T_7.0 ;
    %load/vec4 v000002d290248190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002d290249c70_0;
    %ix/getv 3, v000002d290249310_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d290249270, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002d29018f600;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d290249d10_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002d290249d10_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002d290249d10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d290249270, 0, 4;
    %load/vec4 v000002d290249d10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d290249d10_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d290249270, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d290249270, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d290249270, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d290249270, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d290249270, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d290249270, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d290249270, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d290249270, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d290249270, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d290249270, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d290249270, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002d290249270, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002d29018f600;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d290249d10_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002d290249d10_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002d290249d10_0;
    %load/vec4a v000002d290249270, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002d290249d10_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002d290249d10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d290249d10_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002d2901d00c0;
T_10 ;
    %wait E_000002d2901e1450;
    %load/vec4 v000002d290252860_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d290251820_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002d290251820_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002d290251820_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002d2901cfda0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d290252900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2902529a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002d2901cfda0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002d290252900_0;
    %inv;
    %assign/vec4 v000002d290252900_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002d2901cfda0;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002d2902529a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d2902529a0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000002d290252ea0_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
