{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506367735473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506367735477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 15:28:55 2017 " "Processing started: Mon Sep 25 15:28:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506367735477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506367735477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hexdecoder -c hexdecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off hexdecoder -c hexdecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506367735477 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1506367735910 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexdecoder.v 8 8 " "Using design file hexdecoder.v, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hexdecoder " "Found entity 1: hexdecoder" {  } { { "hexdecoder.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 2/hexdecoder/hexdecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506367744879 ""} { "Info" "ISGN_ENTITY_NAME" "2 segment0 " "Found entity 2: segment0" {  } { { "hexdecoder.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 2/hexdecoder/hexdecoder.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506367744879 ""} { "Info" "ISGN_ENTITY_NAME" "3 segment1 " "Found entity 3: segment1" {  } { { "hexdecoder.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 2/hexdecoder/hexdecoder.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506367744879 ""} { "Info" "ISGN_ENTITY_NAME" "4 segment2 " "Found entity 4: segment2" {  } { { "hexdecoder.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 2/hexdecoder/hexdecoder.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506367744879 ""} { "Info" "ISGN_ENTITY_NAME" "5 segment3 " "Found entity 5: segment3" {  } { { "hexdecoder.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 2/hexdecoder/hexdecoder.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506367744879 ""} { "Info" "ISGN_ENTITY_NAME" "6 segment4 " "Found entity 6: segment4" {  } { { "hexdecoder.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 2/hexdecoder/hexdecoder.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506367744879 ""} { "Info" "ISGN_ENTITY_NAME" "7 segment5 " "Found entity 7: segment5" {  } { { "hexdecoder.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 2/hexdecoder/hexdecoder.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506367744879 ""} { "Info" "ISGN_ENTITY_NAME" "8 segment6 " "Found entity 8: segment6" {  } { { "hexdecoder.v" "" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 2/hexdecoder/hexdecoder.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506367744879 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1506367744879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hexdecoder " "Elaborating entity \"hexdecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506367744880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment0 segment0:seg0 " "Elaborating entity \"segment0\" for hierarchy \"segment0:seg0\"" {  } { { "hexdecoder.v" "seg0" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 2/hexdecoder/hexdecoder.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506367744904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment1 segment1:seg1 " "Elaborating entity \"segment1\" for hierarchy \"segment1:seg1\"" {  } { { "hexdecoder.v" "seg1" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 2/hexdecoder/hexdecoder.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506367744908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment2 segment2:seg2 " "Elaborating entity \"segment2\" for hierarchy \"segment2:seg2\"" {  } { { "hexdecoder.v" "seg2" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 2/hexdecoder/hexdecoder.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506367744911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment3 segment3:seg3 " "Elaborating entity \"segment3\" for hierarchy \"segment3:seg3\"" {  } { { "hexdecoder.v" "seg3" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 2/hexdecoder/hexdecoder.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506367744915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment4 segment4:seg4 " "Elaborating entity \"segment4\" for hierarchy \"segment4:seg4\"" {  } { { "hexdecoder.v" "seg4" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 2/hexdecoder/hexdecoder.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506367744918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment5 segment5:seg5 " "Elaborating entity \"segment5\" for hierarchy \"segment5:seg5\"" {  } { { "hexdecoder.v" "seg5" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 2/hexdecoder/hexdecoder.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506367744922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment6 segment6:seg6 " "Elaborating entity \"segment6\" for hierarchy \"segment6:seg6\"" {  } { { "hexdecoder.v" "seg6" { Text "D:/STUDY/Year 2 ECE/Fall 2017/3. ECE 241 H1 F/Lab 2/hexdecoder/hexdecoder.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506367744926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1506367745528 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1506367745906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506367745906 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1506367745948 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1506367745948 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1506367745948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1506367745948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506367745960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 15:29:05 2017 " "Processing ended: Mon Sep 25 15:29:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506367745960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506367745960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506367745960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506367745960 ""}
