INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Desktop/ECE437/Lab3/lab3_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_example
INFO: [VRFC 10-2263] Analyzing Verilog file "U:/Desktop/ECE437/Lab3/lab3_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_TestBench
WARNING: [VRFC 10-8497] literal value 'b1111 truncated to fit in 3 bits [U:/Desktop/ECE437/Lab3/lab3_TestBench.v:24]
WARNING: [VRFC 10-8497] literal value 'b1110 truncated to fit in 3 bits [U:/Desktop/ECE437/Lab3/lab3_TestBench.v:25]
WARNING: [VRFC 10-8497] literal value 'b1111 truncated to fit in 3 bits [U:/Desktop/ECE437/Lab3/lab3_TestBench.v:26]
