# SPI-mode1-protocol
Design slave part of SPI protocol( mode1) with Verilog

Data path:

![Capture](https://user-images.githubusercontent.com/80327162/174429297-e4d159c6-7da5-4585-8f5f-c382b48addb4.PNG)



control unit:

![Capture](https://user-images.githubusercontent.com/80327162/174429337-bf22e59d-3eb5-450c-af1e-8455bde0d275.PNG)
