
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _130_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003815    0.022407    0.012469    2.512469 v rst (in)
                                                         rst (net)
                      0.022407    0.000000    2.512469 v input51/A (sky130_fd_sc_hd__buf_1)
     1    0.009858    0.123523    0.198437    2.710907 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.123529    0.000989    2.711895 v fanout88/A (sky130_fd_sc_hd__buf_6)
    21    0.145874    0.224958    0.355584    3.067480 v fanout88/X (sky130_fd_sc_hd__buf_6)
                                                         net88 (net)
                      0.225028    0.003787    3.071267 v fanout87/A (sky130_fd_sc_hd__buf_4)
    15    0.087545    0.213526    0.459600    3.530867 v fanout87/X (sky130_fd_sc_hd__buf_4)
                                                         net87 (net)
                      0.215369    0.015816    3.546682 v fanout86/A (sky130_fd_sc_hd__buf_4)
    10    0.051206    0.136180    0.400725    3.947407 v fanout86/X (sky130_fd_sc_hd__buf_4)
                                                         net86 (net)
                      0.136260    0.003055    3.950462 v _105_/A (sky130_fd_sc_hd__inv_2)
     1    0.015715    0.126901    0.162024    4.112486 ^ _105_/Y (sky130_fd_sc_hd__inv_2)
                                                         _035_ (net)
                      0.126971    0.001555    4.114042 ^ _130_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                              4.114042   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.098924    0.714595    0.506282    5.506282 ^ clk (in)
                                                         clk (net)
                      0.717167    0.000000    5.506282 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.093537    0.174166    0.562881    6.069163 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.176634    0.016240    6.085403 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.082181    0.151714    0.341195    6.426599 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.152208    0.006861    6.433459 ^ _130_/CLK (sky130_fd_sc_hd__dfrtp_4)
                                 -0.250000    6.183459   clock uncertainty
                                  0.000000    6.183459   clock reconvergence pessimism
                                  0.444731    6.628190   library recovery time
                                              6.628190   data required time
---------------------------------------------------------------------------------------------
                                              6.628190   data required time
                                             -4.114042   data arrival time
---------------------------------------------------------------------------------------------
                                              2.514148   slack (MET)


Startpoint: _142_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.098924    0.714595    0.506282    0.506282 ^ clk (in)
                                                         clk (net)
                      0.717167    0.000000    0.506282 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.093537    0.174166    0.562881    1.069163 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.174233    0.002888    1.072051 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.128038    0.218421    0.380013    1.452064 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.221855    0.021666    1.473729 ^ _142_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.029482    0.300006    1.016720    2.490449 v _142_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net63 (net)
                      0.300039    0.003175    2.493624 v output63/A (sky130_fd_sc_hd__buf_2)
     1    0.034230    0.166575    0.453757    2.947381 v output63/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[5] (net)
                      0.166591    0.001725    2.949106 v sine_out[5] (out)
                                              2.949106   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.250000    2.500000   output external delay
                                              2.500000   data required time
---------------------------------------------------------------------------------------------
                                              2.500000   data required time
                                             -2.949106   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.449106   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: _142_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.098924    0.714595    0.506282    0.506282 ^ clk (in)
                                                         clk (net)
                      0.717167    0.000000    0.506282 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.093537    0.174166    0.562881    1.069163 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.174233    0.002888    1.072051 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.128038    0.218421    0.380013    1.452064 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.221855    0.021666    1.473729 ^ _142_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.029482    0.300006    1.016720    2.490449 v _142_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net63 (net)
                      0.300039    0.003175    2.493624 v output63/A (sky130_fd_sc_hd__buf_2)
     1    0.034230    0.166575    0.453757    2.947381 v output63/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[5] (net)
                      0.166591    0.001725    2.949106 v sine_out[5] (out)
                                              2.949106   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.250000    2.500000   output external delay
                                              2.500000   data required time
---------------------------------------------------------------------------------------------
                                              2.500000   data required time
                                             -2.949106   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.449106   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
_071_/A1                                0.750000    1.123671   -0.373671 (VIOLATED)
ANTENNA__071__A1/DIODE                  0.750000    1.123669   -0.373669 (VIOLATED)
ANTENNA_wire69_X/DIODE                  0.750000    1.118005   -0.368005 (VIOLATED)
wire69/X                                0.750000    1.117992   -0.367992 (VIOLATED)
_067_/A1                                0.750000    1.106604   -0.356604 (VIOLATED)
ANTENNA__067__A1/DIODE                  0.750000    1.106603   -0.356603 (VIOLATED)
ANTENNA_wire73_X/DIODE                  0.750000    1.101503   -0.351503 (VIOLATED)
wire73/X                                0.750000    1.101492   -0.351492 (VIOLATED)
_072_/A1                                0.750000    1.069342   -0.319342 (VIOLATED)
ANTENNA__072__A1/DIODE                  0.750000    1.069330   -0.319330 (VIOLATED)
_069_/A1                                0.750000    1.067636   -0.317636 (VIOLATED)
ANTENNA__069__A1/DIODE                  0.750000    1.067635   -0.317635 (VIOLATED)
ANTENNA_wire68_X/DIODE                  0.750000    1.064587   -0.314587 (VIOLATED)
wire68/X                                0.750000    1.064575   -0.314575 (VIOLATED)
ANTENNA_wire71_X/DIODE                  0.750000    1.063065   -0.313065 (VIOLATED)
wire71/X                                0.750000    1.063055   -0.313055 (VIOLATED)
_075_/A1                                0.750000    1.062100   -0.312100 (VIOLATED)
ANTENNA__075__A1/DIODE                  0.750000    1.062099   -0.312099 (VIOLATED)
_070_/A1                                0.750000    1.057465   -0.307465 (VIOLATED)
ANTENNA__070__A1/DIODE                  0.750000    1.057464   -0.307464 (VIOLATED)
ANTENNA_wire80_X/DIODE                  0.750000    1.056752   -0.306752 (VIOLATED)
wire80/X                                0.750000    1.056740   -0.306740 (VIOLATED)
ANTENNA_wire70_X/DIODE                  0.750000    1.051520   -0.301519 (VIOLATED)
wire70/X                                0.750000    1.051508   -0.301508 (VIOLATED)
_073_/A1                                0.750000    1.039633   -0.289633 (VIOLATED)
ANTENNA__073__A1/DIODE                  0.750000    1.039633   -0.289633 (VIOLATED)
ANTENNA_wire82_X/DIODE                  0.750000    1.034694   -0.284694 (VIOLATED)
wire82/X                                0.750000    1.034683   -0.284683 (VIOLATED)
_076_/A1                                0.750000    1.020902   -0.270902 (VIOLATED)
ANTENNA__076__A1/DIODE                  0.750000    1.020901   -0.270901 (VIOLATED)
ANTENNA_wire79_X/DIODE                  0.750000    1.016716   -0.266716 (VIOLATED)
wire79/X                                0.750000    1.016704   -0.266704 (VIOLATED)
_064_/A1                                0.750000    1.004755   -0.254756 (VIOLATED)
ANTENNA__064__A1/DIODE                  0.750000    1.004754   -0.254754 (VIOLATED)
ANTENNA_wire76_X/DIODE                  0.750000    1.000290   -0.250290 (VIOLATED)
wire76/X                                0.750000    1.000280   -0.250280 (VIOLATED)
_066_/A1                                0.750000    0.976617   -0.226617 (VIOLATED)
ANTENNA__066__A1/DIODE                  0.750000    0.976616   -0.226616 (VIOLATED)
ANTENNA_wire74_X/DIODE                  0.750000    0.972378   -0.222378 (VIOLATED)
wire74/X                                0.750000    0.972350   -0.222350 (VIOLATED)
_074_/A1                                0.750000    0.971562   -0.221562 (VIOLATED)
ANTENNA__074__A1/DIODE                  0.750000    0.971560   -0.221560 (VIOLATED)
ANTENNA_wire81_X/DIODE                  0.750000    0.967025   -0.217025 (VIOLATED)
wire81/X                                0.750000    0.967014   -0.217014 (VIOLATED)
_065_/A1                                0.750000    0.942665   -0.192665 (VIOLATED)
ANTENNA__065__A1/DIODE                  0.750000    0.942663   -0.192663 (VIOLATED)
ANTENNA_wire75_X/DIODE                  0.750000    0.939089   -0.189089 (VIOLATED)
wire75/X                                0.750000    0.939080   -0.189080 (VIOLATED)
mem_i1/addr0[1]                         0.500000    0.687004   -0.187004 (VIOLATED)
mem_i0/addr1[5]                         0.500000    0.667594   -0.167594 (VIOLATED)
_068_/A1                                0.750000    0.913364   -0.163364 (VIOLATED)
ANTENNA__068__A1/DIODE                  0.750000    0.913362   -0.163362 (VIOLATED)
_077_/A1                                0.750000    0.912827   -0.162827 (VIOLATED)
ANTENNA__077__A1/DIODE                  0.750000    0.912826   -0.162826 (VIOLATED)
mem_i1/addr1[5]                         0.500000    0.662289   -0.162289 (VIOLATED)
ANTENNA_wire78_X/DIODE                  0.750000    0.909027   -0.159027 (VIOLATED)
wire78/X                                0.750000    0.909017   -0.159017 (VIOLATED)
ANTENNA_wire72_X/DIODE                  0.750000    0.908937   -0.158937 (VIOLATED)
wire72/X                                0.750000    0.908928   -0.158928 (VIOLATED)
mem_i1/addr1[1]                         0.500000    0.658612   -0.158612 (VIOLATED)
mem_i1/addr1[0]                         0.500000    0.658545   -0.158545 (VIOLATED)
mem_i0/addr1[1]                         0.500000    0.657652   -0.157652 (VIOLATED)
mem_i0/addr1[0]                         0.500000    0.653202   -0.153202 (VIOLATED)
_078_/A1                                0.750000    0.859743   -0.109743 (VIOLATED)
ANTENNA__078__A1/DIODE                  0.750000    0.859743   -0.109743 (VIOLATED)
ANTENNA_wire77_X/DIODE                  0.750000    0.856991   -0.106991 (VIOLATED)
wire77/X                                0.750000    0.856982   -0.106982 (VIOLATED)
mem_i0/addr1[7]                         0.500000    0.597697   -0.097697 (VIOLATED)
mem_i1/addr1[7]                         0.500000    0.593939   -0.093939 (VIOLATED)
mem_i1/addr1[6]                         0.500000    0.585919   -0.085919 (VIOLATED)
mem_i0/addr1[6]                         0.500000    0.585379   -0.085379 (VIOLATED)
mem_i0/addr1[4]                         0.500000    0.580418   -0.080418 (VIOLATED)
mem_i1/addr1[4]                         0.500000    0.579305   -0.079305 (VIOLATED)
mem_i0/addr1[2]                         0.500000    0.561608   -0.061608 (VIOLATED)
mem_i1/addr1[2]                         0.500000    0.561299   -0.061299 (VIOLATED)
mem_i0/addr1[3]                         0.500000    0.524373   -0.024373 (VIOLATED)
mem_i1/addr1[3]                         0.500000    0.523783   -0.023783 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_1__f_clk/X                      10     21    -11 (VIOLATED)
fanout84/X                               10     21    -11 (VIOLATED)
fanout88/X                               10     21    -11 (VIOLATED)
clkbuf_2_0__f_clk/X                      10     19     -9 (VIOLATED)
_128_/Q                                  10     15     -5 (VIOLATED)
_132_/Q                                  10     15     -5 (VIOLATED)
clkbuf_2_3__f_clk/X                      10     15     -5 (VIOLATED)
fanout87/X                               10     15     -5 (VIOLATED)
_083_/X                                  10     13     -3 (VIOLATED)
_129_/Q                                  10     13     -3 (VIOLATED)
_133_/Q                                  10     13     -3 (VIOLATED)
clkbuf_2_2__f_clk/X                      10     13     -3 (VIOLATED)
_130_/Q                                  10     11        (VIOLATED)
_134_/Q                                  10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/X
 clkload1/Y
 clkload2/Y
 mem_i0_89/HI
 mem_i1_90/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 77
max fanout violation count 14
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
