Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,1388
design__instance__area,10059.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0014653579564765096
power__switching__total,0.0009396527893841267
power__leakage__total,1.2093013701530708E-8
power__total,0.0024050227366387844
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25220612423462613
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25220612423462613
timing__hold__ws__corner:nom_tt_025C_1v80,0.27781600029043435
timing__setup__ws__corner:nom_tt_025C_1v80,1.8701636324455582
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.277816
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,17.467289
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2523344105087497
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2523344105087497
timing__hold__ws__corner:nom_ss_100C_1v60,0.8214466006579848
timing__setup__ws__corner:nom_ss_100C_1v60,-7.000762834261795
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-134.29809466849795
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-7.000762834261795
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.821447
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,31
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,14.502115
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25238886694964774
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25238886694964774
timing__hold__ws__corner:nom_ff_n40C_1v95,0.08746875693542465
timing__setup__ws__corner:nom_ff_n40C_1v95,5.551888883547482
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.087469
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.387383
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2519051427641379
clock__skew__worst_setup,0.2519051427641379
timing__hold__ws,0.0874574326602532
timing__setup__ws,-7.0555900896605035
timing__hold__tns,0.0
timing__setup__tns,-135.65912510648428
timing__hold__wns,0
timing__setup__wns,-7.0555900896605035
timing__hold_vio__count,0
timing__hold_r2r__ws,0.087457
timing__hold_r2r_vio__count,0
timing__setup_vio__count,93
timing__setup_r2r__ws,14.501789
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1388
design__instance__area__stdcell,10059.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.609923
design__instance__utilization__stdcell,0.609923
design__instance__count__class:buffer,3
design__instance__count__class:inverter,90
design__instance__count__class:sequential_cell,65
design__instance__count__class:multi_input_combinational_cell,837
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1136
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,21731.1
design__violations,0
design__instance__count__class:timing_repair_buffer,149
design__instance__count__class:clock_buffer,11
design__instance__count__class:clock_inverter,5
design__instance__count__setup_buffer,24
design__instance__count__hold_buffer,45
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,3
design__instance__count__class:antenna_cell,3
route__net,1172
route__net__special,2
route__drc_errors__iter:1,506
route__wirelength__iter:1,24591
route__drc_errors__iter:2,270
route__wirelength__iter:2,24338
route__drc_errors__iter:3,190
route__wirelength__iter:3,24457
route__drc_errors__iter:4,1
route__wirelength__iter:4,24395
route__drc_errors__iter:5,0
route__wirelength__iter:5,24396
route__drc_errors,0
route__wirelength,24396
route__vias,7710
route__vias__singlecut,7710
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,220.18
timing__unannotated_net__count__corner:nom_tt_025C_1v80,1135
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,1135
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,1135
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2519051427641379
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2519051427641379
timing__hold__ws__corner:min_tt_025C_1v80,0.27781561171236474
timing__setup__ws__corner:min_tt_025C_1v80,1.8895090471521725
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.277816
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,17.467386
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,1135
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2520345947724703
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2520345947724703
timing__hold__ws__corner:min_ss_100C_1v60,0.821446822702596
timing__setup__ws__corner:min_ss_100C_1v60,-6.969657048767325
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-133.76197594834977
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-6.969657048767325
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.821447
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,31
timing__setup_r2r__ws__corner:min_ss_100C_1v60,14.502213
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,1135
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2520971003305245
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2520971003305245
timing__hold__ws__corner:min_ff_n40C_1v95,0.0874574326602532
timing__setup__ws__corner:min_ff_n40C_1v95,5.568046625815639
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.087457
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.387489
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,1135
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2524516500634659
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2524516500634659
timing__hold__ws__corner:max_tt_025C_1v80,0.2778163333573512
timing__setup__ws__corner:max_tt_025C_1v80,1.8347590632781623
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.277816
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,17.466957
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,1135
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2525710545531413
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2525710545531413
timing__hold__ws__corner:max_ss_100C_1v60,0.8214463786133736
timing__setup__ws__corner:max_ss_100C_1v60,-7.0555900896605035
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-135.65912510648428
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-7.0555900896605035
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.821446
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,31
timing__setup_r2r__ws__corner:max_ss_100C_1v60,14.501789
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,1135
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25262714857304697
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25262714857304697
timing__hold__ws__corner:max_ff_n40C_1v95,0.08747786076448405
timing__setup__ws__corner:max_ff_n40C_1v95,5.5226349501104615
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.087478
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.387045
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,1135
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,1135
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79966
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00034252
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000317688
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000493923
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000317688
design_powergrid__voltage__worst,0.000317688
design_powergrid__voltage__worst__net:VPWR,1.79966
design_powergrid__drop__worst,0.00034252
design_powergrid__drop__worst__net:VPWR,0.00034252
design_powergrid__voltage__worst__net:VGND,0.000317688
design_powergrid__drop__worst__net:VGND,0.000317688
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000497999999999999975346977321155605977764935232698917388916015625
ir__drop__worst,0.0003429999999999999889255253293640635092742741107940673828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
