chinook:0.045256698108
synthesis:0.0121309382075
hardware:0.00998993425317
device:0.00975515831535
co:0.00819207168687
timing:0.00792801722336
handler:0.00765320183008
devices:0.00759244668977
embedded:0.00745791398512
handlers:0.00721930559243
peripheral:0.00700636050762
synthesizer:0.00685122288801
interface:0.00624123376845
designers:0.00624025513634
automation:0.00623105662012
glue:0.0061086431936
verilog:0.00578179051437
interfacing:0.00499798079476
designer:0.00497164979098
driver:0.00493974023709
jerraya:0.00481363289239
hugo:0.00466691303026
processor:0.00465575332085
processors:0.00462915655315
behavioral:0.00452896026007
custom:0.00450277109788
scsi:0.00448803124064
phonebook:0.0043516055873
specification:0.00431786933829
codesign:0.00421118328987
synthesized:0.00400480047239
defibrillator:0.00385090631391
logic:0.00369636545034
interprocessor:0.00366172162622
bus:0.00362755765149
scheduler:0.00359812561973
vercauteren:0.00348128446984
functionality:0.00343283463242
reactive:0.00340686184842
netlist:0.00337156029179
ports:0.00334170144879
synthesizes:0.00321210584132
hw:0.0031583874674
magic:0.00305006306467
sw:0.00301488745643
scheduling:0.00297964073564
diagrams:0.00293203173831
drivers:0.00289243834009
interfaces:0.00287421359363
exploration:0.00284031372589
europe:0.00274484922815
electronic:0.00274340585407
controller:0.00270471517884
interconnect:0.00260515895005
software:0.00253933439763
rolf:0.00244005045173
man:0.00243867090927
meet:0.00239517799469
partitioning:0.00231503403135
mode:0.00225317673643
catthoor:0.00224401562032
francky:0.00224401562032
customized:0.00224217327872
ernst:0.00219615174045
microcontroller:0.00217088374093
routines:0.0021099414914
readings:0.00210559164493
grained:0.0020633203245
dominated:0.00205581504325
communication:0.00203911143693
5th:0.0020353817619
micheli:0.00196563361
debuggers:0.00196563361
aided:0.0019626139744
port:0.0019626139744
todaes:0.0019595322869
shelf:0.00194369488909
daveau:0.00192545315696
marchioro:0.00192545315696
danckaert:0.00192545315696
amine:0.00192545315696
malgeri:0.00192545315696
teixeira:0.00192545315696
vincenza:0.00192545315696
changuel:0.00192545315696
petru:0.00192545315696
zebo:0.00192545315696
mangioni:0.00192545315696
carchiolo:0.00192545315696
munich:0.00191330045752
flash:0.00185993786627
norwell:0.00185702824823
waveforms:0.0018300378388
tools:0.00181275994671
mooney:0.00180218118518
fpgas:0.00180218118518
controllers:0.00178188292367
pins:0.00177610392176
synthesize:0.00177026812635
lahiri:0.00174064223492
kanishka:0.00174064223492
reprogrammable:0.00174064223492
abid:0.00174064223492
borriello:0.00174064223492
kluwer:0.00173677263337
workshop:0.00172218920245
migration:0.00170512085454
principal:0.00167533062146
dram:0.00164711380534
verkest:0.00163245444402
sujit:0.00163245444402
gaetano:0.00163245444402
cosynthesis:0.00163245444402
nevada:0.00162906010544
1996:0.0015967743716
1997:0.00158695811296
p2:0.00158496591019
33rd:0.00156382052024
signaling:0.00156382052024
eles:0.00155563767675
retargetability:0.00155563767675
profilers:0.00155563767675
pcmcia:0.00155563767675
giovanni:0.00154899550397
simulated:0.00154582730052
steven:0.00153683860566
api:0.00150744372822
chip:0.00150710106528
publishers:0.00150678873633
mapped:0.00150613219902
prone:0.00147817331842
academic:0.00146435934293
vincent:0.00145777116682
vegas:0.00144621917005
las:0.00144621917005
chips:0.00143497534314
bill:0.00143497534314
heterogeneous:0.00142635005103
parser:0.00142402323524
structural:0.00141081795946
soc:0.00140600432993
simulators:0.00139277118617
henkel:0.0013702445776
modes:0.00136384416128
vlsi:0.00135738531888
ismail:0.00133867921221
ortega:0.00133867921221
handshaking:0.00133867921221
designs:0.00133865620734
statecharts:0.00131042240667
portable:0.00130312521703
constraints:0.00130027446711
1999:0.0012891208698
peers:0.00128484233653
de:0.00126249474816
communicating:0.0012477200631
specifications:0.00124637247097
pai:0.00123995857751
raghunathan:0.00123995857751
dey:0.00123995857751
exports:0.00123995857751
microprocessors:0.00122802848124
geneva:0.00122002522587
tasks:0.00121202997211
germany:0.00121022032553
simulation:0.00119586643844
signal:0.00119013955301
templates:0.00118872443265
asics:0.00118406928117
consuming:0.00118344175281
portions:0.00116617331313
blocking:0.00115770408377
modules:0.00115350933314
koen:0.00115230729227
channels:0.00114519767662
trigger:0.00114121862014
tailor:0.00113771101971
echo:0.00113771101971
chou:0.00113771101971
triggered:0.00113009155225
rome:0.00111066239884
debug:0.00111066239884
module:0.00110122306888
switzerland:0.00109807587023
cores:0.00108604007029
acoustic:0.00108604007029
events:0.0010755257387
waveform:0.00107450809379
4th:0.00107335592084
united:0.00107158440162
architecture:0.00107136495873
anand:0.00104254701349
modularity:0.00104254701349
ahmed:0.00102312012464
separation:0.0010174236595
michele:0.00100496248548
09:0.000997983982252
statically:0.000993399017986
serial:0.000989333904952
guards:0.000987915199079
hardware software:0.0227572510575
co design:0.0133588201755
i o:0.0130322239048
co synthesis:0.0127320966566
software co:0.0126557243768
embedded systems:0.0108777790167
glue logic:0.00957480740292
the chinook:0.00866569324722
design automation:0.00852673980869
on design:0.00825076879246
interface synthesis:0.00738656966163
timing diagrams:0.00727041675264
peripheral devices:0.00727041675264
the device:0.00671103247412
embedded system:0.00632786218839
real time:0.00614567343155
de man:0.00588467550134
hugo de:0.00577712883148
control dominated:0.0057143515544
timing constraints:0.00562001559027
on hardware:0.00553487811392
the designer:0.0053245461603
chinook co:0.00527612118688
access routines:0.00527612118688
march 24:0.00527612118688
electronic phonebook:0.00527612118688
the design:0.00519355914937
the processor:0.00515898785185
synthesis system:0.00479649478773
design p:0.0046476054499
devices and:0.00463525224027
design space:0.00460984307812
software systems:0.00460465377887
the interface:0.00456745548453
26 1997:0.0045440104704
reactive real:0.0045440104704
mapped i:0.0045440104704
synthesis of:0.00436988707484
o ports:0.00435218518315
device driver:0.00434234576736
mode transition:0.0042208969495
interface hardware:0.0042208969495
device library:0.0042208969495
interface synthesizer:0.0042208969495
chinook synthesizes:0.0042208969495
of embedded:0.00415079808849
hardware and:0.00410567892613
a mode:0.00406254193944
device drivers:0.00397878020517
to meet:0.00395801673982
synthesis techniques:0.00388961218525
hw sw:0.00388961218525
design cycle:0.00388961218525
automation p:0.00386555466917
steven vercauteren:0.00385141922099
portable electronic:0.00385141922099
proceedings of:0.00380835657298
and software:0.00378590623628
international workshop:0.0037370090328
the conference:0.0037157838003
memory mapped:0.00367680954673
the scheduler:0.00364940055077
interprocessor communication:0.00357834575084
for hardware:0.00357834575084
in europe:0.00353334299972
automation and:0.00350257381157
high level:0.00349898591168
software scheduling:0.00348174814652
system components:0.00343519305809
5th international:0.0033854516162
rolf ernst:0.00336267171505
design kluwer:0.00326534374537
system level:0.00325855416402
logic and:0.00321568644378
europe p:0.0031907412694
a handler:0.00318302416414
conference on:0.00317433896382
by chinook:0.00316567271213
interface generation:0.00316567271213
peripheral device:0.00316567271213
mobile defibrillator:0.00316567271213
driver synthesizer:0.00316567271213
chinook uses:0.00316567271213
other handlers:0.00316567271213
level chinook:0.00316567271213
a jerraya:0.00316567271213
synthesizer the:0.00316567271213
trigger condition:0.00316567271213
between processors:0.00314329065748
test in:0.00313946068326
for embedded:0.00308396346173
level specification:0.00304874543612
readings in:0.00304874543612
in hardware:0.00296414034226
the hardware:0.00292334303563
o port:0.00288856441574
time reactive:0.00288856441574
a scsi:0.00288856441574
dominated applications:0.00288856441574
interface co:0.00288856441574
bill lin:0.00288856441574
from p2:0.00288856441574
the handlers:0.00288856441574
of functionality:0.00285205931201
workshop on:0.00282962594375
the system:0.00281453307429
timing requirements:0.00277543215388
devices are:0.00277543215388
computer aided:0.00274665700166
ma 2001:0.00274085416441
level partitioning:0.00272640628224
system integration:0.00272640628224
software needed:0.00272640628224
communication synthesis:0.00272640628224
the interfacing:0.00272640628224
synthesizes the:0.00272640628224
custom logic:0.00272640628224
automation of:0.00271546180335
24 26:0.00264551758748
or between:0.00262119388696
the 5th:0.00261940888123
a processor:0.00261816977857
software interface:0.00261131110989
and test:0.0025994473044
systems proceedings:0.00258143813281
03 07:0.0025700269326
hardware or:0.0025700269326
processor s:0.00254651032891
a designer:0.00254614996969
system synthesis:0.00254614996969
of electronic:0.00253507091753
codesign of:0.00252200378629
francky catthoor:0.00252200378629
o devices:0.00252200378629
designers to:0.00250133771443
of timing:0.00250133771443
aided design:0.00249110374845
in embedded:0.00248024745832
many embedded:0.00244900780903
the magic:0.00244900780903
the verilog:0.00244900780903
systems hardware:0.00244900780903
giovanni de:0.00244900780903
munich germany:0.00242148497149
low level:0.00239677264374
the handler:0.0023872681231
1996 las:0.0023872681231
the environment:0.00237776552071
annual conference:0.00237368817115
the embedded:0.00235186458251
the shelf:0.00235186458251
generation for:0.00234716121855
todaes v:0.00233576456454
systems todaes:0.00233576456454
07 1996:0.00233376731115
electronic systems:0.00232012554374
time systems:0.00230504902931
communication channels:0.00230492153906
the co:0.0022901287054
error prone:0.0022901287054
software is:0.0022901287054
behavioral specification:0.00228655907709
of real:0.00226704322283
de micheli:0.0022443145036
publishers norwell:0.00223465496959
norwell ma:0.00223465496959
on system:0.00220888838238
consuming and:0.00220608572804
memory bus:0.00220608572804
run time:0.00220511543055
the synthesis:0.0021842753024
hardware description:0.00217117288368
the devices:0.002139044484
time constraints:0.00213812069866
academic publishers:0.00211641406998
kluwer academic:0.00211641406998
and profilers:0.00211044847475
microcontroller based:0.00211044847475
no glue:0.00211044847475
design readings:0.00211044847475
interface controllers:0.00211044847475
ben ismail:0.00211044847475
chinook allows:0.00211044847475
devices without:0.00211044847475
structural simulation:0.00211044847475
medical equipment:0.00211044847475
several embedded:0.00211044847475
prone tasks:0.00211044847475
ports chinook:0.00211044847475
chinook will:0.00211044847475
m abid:0.00211044847475
a codesign:0.00211044847475
lahiri anand:0.00211044847475
chinook tools:0.00211044847475
vincenza carchiolo:0.00211044847475
in chinook:0.00211044847475
acoustic echo:0.00211044847475
constraints designers:0.00211044847475
in codesign:0.00211044847475
chinook s:0.00211044847475
hardware software co:0.0136336904958
software co design:0.013044633466
on design automation:0.00847088099207
hardware software systems:0.00832166118231
co design p:0.00776574749464
workshop on hardware:0.00734800211676
co synthesis system:0.0066563549954
on hardware software:0.00658320326334
conference on design:0.00657249956357
hugo de man:0.00610216119175
proceedings of the:0.0059315629525
chinook co synthesis:0.00554696249617
mapped i o:0.00554696249617
24 26 1997:0.00554696249617
memory mapped i:0.00554696249617
the chinook co:0.00554696249617
march 24 26:0.00554696249617
of the design:0.00547148326663
for hardware software:0.00522331792009
hardware and software:0.00514257684787
reactive real time:0.00481491533089
5th international workshop:0.00462314510128
i o ports:0.00462314510128
a mode transition:0.00443756999694
portable electronic phonebook:0.00443756999694
the conference on:0.00438624834701
design automation p:0.00429392350827
of the conference:0.00427320786203
international workshop on:0.00424117265677
the embedded system:0.00406810746117
test in europe:0.00395043549227
design automation and:0.00395043549227
automation and test:0.00395043549227
and test in:0.00393453495887
for embedded systems:0.00380813610795
of real time:0.00376178026736
the design cycle:0.00369851608103
the 5th international:0.0036573351463
readings in hardware:0.00357948831492
co design kluwer:0.00357948831492
in europe p:0.00352013633431
design kluwer academic:0.00348221194672
of embedded systems:0.00342652408859
high level specification:0.00339994600531
in hardware software:0.00332866673162
and software needed:0.0033281774977
hardware software interface:0.0033281774977
the device library:0.0033281774977
the interface synthesizer:0.0033281774977
peripheral devices and:0.0033281774977
interface hardware and:0.0033281774977
software systems proceedings:0.0033281774977
of the system:0.00316913705549
norwell ma 2001:0.0031121042533
interface co synthesis:0.00305108059588
control dominated applications:0.00305108059588
co synthesis techniques:0.00305108059588
consuming and error:0.00305108059588
generation for hardware:0.00305108059588
real time reactive:0.00305108059588
systems hardware software:0.00305108059588
i o port:0.00305108059588
of the 5th:0.00296096184639
systems proceedings of:0.00292416556467
the co synthesis:0.00288894919853
of hardware software:0.00288894919853
synthesis techniques for:0.00288894919853
embedded systems have:0.00288894919853
co synthesis of:0.00277388706077
embedded systems are:0.00277388706077
computer aided design:0.00276674324696
the processor s:0.00269831066055
i o devices:0.00268461623619
the hardware software:0.00268461623619
off the shelf:0.00267807172091
annual conference on:0.00265930525406
real time systems:0.00264144896372
techniques for embedded:0.00261165896004
giovanni de micheli:0.00261165896004
electronic systems todaes:0.00255433279497
systems todaes v:0.00255433279497
june 03 07:0.00254995950398
07 1996 las:0.00254995950398
1996 las vegas:0.00254995950398
33rd annual conference:0.00254995950398
embedded system design:0.00254995950398
design automation of:0.0025387574053
automation of electronic:0.0025387574053
of electronic systems:0.0025387574053
transactions on design:0.0025387574053
the designer s:0.00249650004871
03 07 1996:0.00249650004871
hardware description language:0.00249650004871
the device driver:0.00249650004871
academic publishers norwell:0.00245367057616
publishers norwell ma:0.00245367057616
of the embedded:0.00244933403892
signal processing systems:0.00238011769004
time consuming and:0.00236894708396
design of embedded:0.00236894708396
to simulate the:0.00235765254819
kluwer academic publishers:0.00233607570941
and error prone:0.00230199414105
aspects of the:0.00227337532981
symposium on system:0.00227228174931
on system synthesis:0.00227228174931
vincenza carchiolo michele:0.00221878499847
specification a designer:0.00221878499847
the chinook tools:0.00221878499847
interface synthesis interface:0.00221878499847
the trigger condition:0.00221878499847
designers of embedded:0.00221878499847
gaetano borriello interface:0.00221878499847
ahmed amine jerraya:0.00221878499847
or no glue:0.00221878499847
o ports chinook:0.00221878499847
germany steven vercauteren:0.00221878499847
koen danckaert francky:0.00221878499847
ross b ortega:0.00221878499847
hardware for processors:0.00221878499847
the interfacing techniques:0.00221878499847
de man system:0.00221878499847
no glue logic:0.00221878499847
design p 95:0.00221878499847
henkel rolf ernst:0.00221878499847
hardware software cosynthesis:0.00221878499847
prone tasks in:0.00221878499847
data flow domain:0.00221878499847
europe p 55:0.00221878499847
synthesis techniques are:0.00221878499847
partitioning of functionality:0.00221878499847
danckaert francky catthoor:0.00221878499847
cycle level accuracy:0.00221878499847
these trends the:0.00221878499847
aided design tools:0.00221878499847
debuggers and profilers:0.00221878499847
a portable electronic:0.00221878499847
node controller for:0.00221878499847
munich germany steven:0.00221878499847
using the interfacing:0.00221878499847
code fragments finally:0.00221878499847
using memory mapped:0.00221878499847
device driver calls:0.00221878499847
in microcontroller based:0.00221878499847
chinook does not:0.00221878499847
software cosynthesis for:0.00221878499847
chinook allows the:0.00221878499847
systems scheduling for:0.00221878499847
many embedded applications:0.00221878499847
carchiolo michele malgeri:0.00221878499847
co design readings:0.00221878499847
predicting deterministic execution:0.00221878499847
petru eles zebo:0.00221878499847
address matching logic:0.00221878499847
application to synthesis:0.00221878499847
the handler body:0.00221878499847
network interface chip:0.00221878499847
and medical equipment:0.00221878499847
the access routines:0.00221878499847
timing verification with:0.00221878499847
programmable logic and:0.00221878499847
error prone tasks:0.00221878499847
device driver synthesizer:0.00221878499847
level memory optimization:0.00221878499847
with this task:0.00221878499847
diagrams and verilog:0.00221878499847
software interface in:0.00221878499847
timing diagrams and:0.00221878499847
18 20 1996:0.00221878499847
to meet real:0.00221878499847
in chinook a:0.00221878499847
of functionality between:0.00221878499847
man system level:0.00221878499847
verification with application:0.00221878499847
to a behavioral:0.00221878499847
design readings in:0.00221878499847
for reactive real:0.00221878499847
interface in microcontroller:0.00221878499847
several embedded systems:0.00221878499847
b ortega gaetano:0.00221878499847
francky catthoor hugo:0.00221878499847
ortega gaetano borriello:0.00221878499847
a peripheral device:0.00221878499847
from timing diagrams:0.00221878499847
microcontroller based systems:0.00221878499847
lahiri anand raghunathan:0.00221878499847
interface using memory:0.00221878499847
pai chou ross:0.00221878499847
built in address:0.00221878499847
deterministic execution times:0.00221878499847
level accuracy the:0.00221878499847
chou ross b:0.00221878499847
trends the chinook:0.00221878499847
synthesis of interface:0.00221878499847
are coarse grained:0.00221878499847
system level memory:0.00221878499847
scheduling for reactive:0.00221878499847
chinook synthesizes the:0.00221878499847
hardware module generation:0.00221878499847
devices and communication:0.00221878499847
