Analysis & Synthesis report for juliaset
Thu Mar 26 01:03:27 2015
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |juliaset|state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated
 17. Source assignments for asc_to_lcd:asc
 18. Parameter Settings for User Entity Instance: Top-level Entity: |juliaset
 19. Parameter Settings for User Entity Instance: VGA_PLL:p1|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: VGA_Controller:u1
 21. Parameter Settings for User Entity Instance: video_buffer:display|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: asc_to_lcd:asc
 23. Parameter Settings for Inferred Entity Instance: signed_mult:zcs|lpm_mult:Mult0
 24. Parameter Settings for Inferred Entity Instance: signed_mult:zrs|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 26. Parameter Settings for Inferred Entity Instance: signed_mult:zcr|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 28. altpll Parameter Settings by Entity Instance
 29. altsyncram Parameter Settings by Entity Instance
 30. lpm_mult Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "asc_to_lcd:asc"
 32. Port Connectivity Checks: "signed_mult:zcr"
 33. Port Connectivity Checks: "video_buffer:display"
 34. Port Connectivity Checks: "VGA_Controller:u1"
 35. Port Connectivity Checks: "Reset_Delay:r0"
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 26 01:03:27 2015     ;
; Quartus II 64-Bit Version          ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; juliaset                                  ;
; Top-level Entity Name              ; juliaset                                  ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 1,550                                     ;
;     Total combinational functions  ; 1,531                                     ;
;     Dedicated logic registers      ; 256                                       ;
; Total registers                    ; 256                                       ;
; Total pins                         ; 123                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 1,310,720                                 ;
; Embedded Multiplier 9-bit elements ; 50                                        ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; juliaset           ; juliaset           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+
; VGA_Controller.v                 ; yes             ; User Verilog HDL File        ; C:/JuliaSet/JuliaSet/VGA_Controller.v                                  ;
; VGA_Param.h                      ; yes             ; User Unspecified File        ; C:/JuliaSet/JuliaSet/VGA_Param.h                                       ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File        ; C:/JuliaSet/JuliaSet/Reset_Delay.v                                     ;
; VGA_PLL.v                        ; yes             ; User Wizard-Generated File   ; C:/JuliaSet/JuliaSet/VGA_PLL.v                                         ;
; video_buffer.v                   ; yes             ; User Wizard-Generated File   ; C:/JuliaSet/JuliaSet/video_buffer.v                                    ;
; juliaset.v                       ; yes             ; User Verilog HDL File        ; C:/JuliaSet/JuliaSet/juliaset.v                                        ;
; asc_to_lcd.v                     ; yes             ; User Verilog HDL File        ; C:/JuliaSet/JuliaSet/asc_to_lcd.v                                      ;
; log2.inc                         ; yes             ; User Unspecified File        ; C:/JuliaSet/JuliaSet/log2.inc                                          ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf              ;
; aglobal110.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc          ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc       ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc       ;
; db/vga_pll_altpll.v              ; yes             ; Auto-Generated Megafunction  ; C:/JuliaSet/JuliaSet/db/vga_pll_altpll.v                               ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc             ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc          ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altrom.inc              ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altram.inc              ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc            ;
; db/altsyncram_17e2.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/JuliaSet/JuliaSet/db/altsyncram_17e2.tdf                            ;
; db/decode_aua.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/JuliaSet/JuliaSet/db/decode_aua.tdf                                 ;
; db/decode_3aa.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/JuliaSet/JuliaSet/db/decode_3aa.tdf                                 ;
; db/mux_mob.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/JuliaSet/JuliaSet/db/mux_mob.tdf                                    ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/multcore.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altshift.inc            ;
; db/mult_f6t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/JuliaSet/JuliaSet/db/mult_f6t.tdf                                   ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/multcore.tdf            ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/csa_add.inc             ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/mpar_add.inc            ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/muleabz.inc             ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/mul_lfrg.inc            ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/mul_boothc.inc          ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/alt_ded_mult.inc        ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/dffpipe.inc             ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf            ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; db/add_sub_mgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/JuliaSet/JuliaSet/db/add_sub_mgh.tdf                                ;
; db/add_sub_qgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/JuliaSet/JuliaSet/db/add_sub_qgh.tdf                                ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altshift.tdf            ;
; db/add_sub_lgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/JuliaSet/JuliaSet/db/add_sub_lgh.tdf                                ;
; db/add_sub_pgh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/JuliaSet/JuliaSet/db/add_sub_pgh.tdf                                ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,550                                                                             ;
;                                             ;                                                                                   ;
; Total combinational functions               ; 1531                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                   ;
;     -- 4 input functions                    ; 394                                                                               ;
;     -- 3 input functions                    ; 750                                                                               ;
;     -- <=2 input functions                  ; 387                                                                               ;
;                                             ;                                                                                   ;
; Logic elements by mode                      ;                                                                                   ;
;     -- normal mode                          ; 669                                                                               ;
;     -- arithmetic mode                      ; 862                                                                               ;
;                                             ;                                                                                   ;
; Total registers                             ; 256                                                                               ;
;     -- Dedicated logic registers            ; 256                                                                               ;
;     -- I/O registers                        ; 0                                                                                 ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 123                                                                               ;
; Total memory bits                           ; 1310720                                                                           ;
; Embedded Multiplier 9-bit elements          ; 50                                                                                ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; VGA_PLL:p1|altpll:altpll_component|VGA_PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 359                                                                               ;
; Total fan-out                               ; 11477                                                                             ;
; Average fan-out                             ; 5.09                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                              ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
; |juliaset                                      ; 1531 (335)        ; 256 (138)    ; 1310720     ; 50           ; 2       ; 24        ; 123  ; 0            ; |juliaset                                                                                                                        ;              ;
;    |VGA_Controller:u1|                         ; 73 (73)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|VGA_Controller:u1                                                                                                      ;              ;
;    |VGA_PLL:p1|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|VGA_PLL:p1                                                                                                             ;              ;
;       |altpll:altpll_component|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|VGA_PLL:p1|altpll:altpll_component                                                                                     ;              ;
;          |VGA_PLL_altpll:auto_generated|       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|VGA_PLL:p1|altpll:altpll_component|VGA_PLL_altpll:auto_generated                                                       ;              ;
;    |asc_to_lcd:asc|                            ; 157 (157)         ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|asc_to_lcd:asc                                                                                                         ;              ;
;    |lpm_mult:Mult0|                            ; 71 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult0                                                                                                         ;              ;
;       |multcore:mult_core|                     ; 71 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult0|multcore:mult_core                                                                                      ;              ;
;          |mpar_add:padder|                     ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;             |lpm_add_sub:adder[0]|             ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                |add_sub_lgh:auto_generated|    ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                      ;              ;
;             |mpar_add:sub_par_add|             ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                |lpm_add_sub:adder[0]|          ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                   |add_sub_pgh:auto_generated| ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_pgh:auto_generated ;              ;
;    |lpm_mult:Mult1|                            ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult1                                                                                                         ;              ;
;       |multcore:mult_core|                     ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult1|multcore:mult_core                                                                                      ;              ;
;          |mpar_add:padder|                     ; 55 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;             |lpm_add_sub:adder[0]|             ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                |add_sub_mgh:auto_generated|    ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                      ;              ;
;             |mpar_add:sub_par_add|             ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                |lpm_add_sub:adder[0]|          ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                   |add_sub_qgh:auto_generated| ; 26 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated ;              ;
;    |signed_mult:zcr|                           ; 168 (0)           ; 0 (0)        ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |juliaset|signed_mult:zcr                                                                                                        ;              ;
;       |lpm_mult:Mult0|                         ; 168 (0)           ; 0 (0)        ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |juliaset|signed_mult:zcr|lpm_mult:Mult0                                                                                         ;              ;
;          |mult_f6t:auto_generated|             ; 168 (168)         ; 0 (0)        ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |juliaset|signed_mult:zcr|lpm_mult:Mult0|mult_f6t:auto_generated                                                                 ;              ;
;    |signed_mult:zcs|                           ; 188 (0)           ; 0 (0)        ; 0           ; 17           ; 1       ; 8         ; 0    ; 0            ; |juliaset|signed_mult:zcs                                                                                                        ;              ;
;       |lpm_mult:Mult0|                         ; 188 (0)           ; 0 (0)        ; 0           ; 17           ; 1       ; 8         ; 0    ; 0            ; |juliaset|signed_mult:zcs|lpm_mult:Mult0                                                                                         ;              ;
;          |mult_f6t:auto_generated|             ; 188 (188)         ; 0 (0)        ; 0           ; 17           ; 1       ; 8         ; 0    ; 0            ; |juliaset|signed_mult:zcs|lpm_mult:Mult0|mult_f6t:auto_generated                                                                 ;              ;
;    |signed_mult:zrs|                           ; 188 (0)           ; 0 (0)        ; 0           ; 17           ; 1       ; 8         ; 0    ; 0            ; |juliaset|signed_mult:zrs                                                                                                        ;              ;
;       |lpm_mult:Mult0|                         ; 188 (0)           ; 0 (0)        ; 0           ; 17           ; 1       ; 8         ; 0    ; 0            ; |juliaset|signed_mult:zrs|lpm_mult:Mult0                                                                                         ;              ;
;          |mult_f6t:auto_generated|             ; 188 (188)         ; 0 (0)        ; 0           ; 17           ; 1       ; 8         ; 0    ; 0            ; |juliaset|signed_mult:zrs|lpm_mult:Mult0|mult_f6t:auto_generated                                                                 ;              ;
;    |video_buffer:display|                      ; 296 (0)           ; 12 (0)       ; 1310720     ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|video_buffer:display                                                                                                   ;              ;
;       |altsyncram:altsyncram_component|        ; 296 (0)           ; 12 (0)       ; 1310720     ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|video_buffer:display|altsyncram:altsyncram_component                                                                   ;              ;
;          |altsyncram_17e2:auto_generated|      ; 296 (160)         ; 12 (12)      ; 1310720     ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated                                    ;              ;
;             |decode_3aa:rden_decode_a|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|decode_3aa:rden_decode_a           ;              ;
;             |decode_3aa:rden_decode_b|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|decode_3aa:rden_decode_b           ;              ;
;             |decode_aua:decode2|               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|decode_aua:decode2                 ;              ;
;             |mux_mob:mux5|                     ; 121 (121)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |juliaset|video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|mux_mob:mux5                       ;              ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                           ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+
; video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM ; M9K  ; True Dual Port ; 327680       ; 4            ; 327680       ; 4            ; 1310720 ; None ;
+------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 24          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 50          ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 12          ;
; Mixed Sign Embedded Multipliers       ; 12          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File                     ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-------------------------------------+
; Altera ; ALTPLL       ; 11.0    ; N/A          ; N/A          ; |juliaset|VGA_PLL:p1           ; C:/JuliaSet/JuliaSet/VGA_PLL.v      ;
; Altera ; RAM: 2-PORT  ; 11.0    ; N/A          ; N/A          ; |juliaset|video_buffer:display ; C:/JuliaSet/JuliaSet/video_buffer.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |juliaset|state                                                                                                                        ;
+--------------------------+------------+-------------------+-------------------+------------------+--------------------------+--------------------------+
; Name                     ; state.done ; state.draw_pixel2 ; state.draw_pixel1 ; state.draw_pixel ; state.compute_pixel_loop ; state.compute_pixel_init ;
+--------------------------+------------+-------------------+-------------------+------------------+--------------------------+--------------------------+
; state.compute_pixel_init ; 0          ; 0                 ; 0                 ; 0                ; 0                        ; 0                        ;
; state.compute_pixel_loop ; 0          ; 0                 ; 0                 ; 0                ; 1                        ; 1                        ;
; state.draw_pixel         ; 0          ; 0                 ; 0                 ; 1                ; 0                        ; 1                        ;
; state.draw_pixel1        ; 0          ; 0                 ; 1                 ; 0                ; 0                        ; 1                        ;
; state.draw_pixel2        ; 0          ; 1                 ; 0                 ; 0                ; 0                        ; 1                        ;
; state.done               ; 1          ; 0                 ; 0                 ; 0                ; 0                        ; 1                        ;
+--------------------------+------------+-------------------+-------------------+------------------+--------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                        ;
+-------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------+------------------------------------------------------------------+--------------------------------------------+
; asc_to_lcd:asc|state[2] ; yes                                                              ; yes                                        ;
; asc_to_lcd:asc|state[1] ; yes                                                              ; yes                                        ;
; asc_to_lcd:asc|state[4] ; yes                                                              ; yes                                        ;
; asc_to_lcd:asc|state[0] ; yes                                                              ; yes                                        ;
; asc_to_lcd:asc|state[3] ; yes                                                              ; yes                                        ;
+-------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-----------------------------------------+----------------------------------------------+
; Register name                           ; Reason for Removal                           ;
+-----------------------------------------+----------------------------------------------+
; c_comp[0,1]                             ; Stuck at GND due to stuck port data_in       ;
; c_comp[2]                               ; Stuck at VCC due to stuck port data_in       ;
; c_comp[3,4]                             ; Stuck at GND due to stuck port data_in       ;
; c_comp[5,6]                             ; Stuck at VCC due to stuck port data_in       ;
; c_comp[7]                               ; Stuck at GND due to stuck port data_in       ;
; c_comp[8,9]                             ; Stuck at VCC due to stuck port data_in       ;
; c_comp[10]                              ; Stuck at GND due to stuck port data_in       ;
; c_comp[11..13]                          ; Stuck at VCC due to stuck port data_in       ;
; c_comp[14,15]                           ; Stuck at GND due to stuck port data_in       ;
; c_comp[16..20]                          ; Stuck at VCC due to stuck port data_in       ;
; c_comp[21]                              ; Stuck at GND due to stuck port data_in       ;
; c_comp[22..27]                          ; Stuck at VCC due to stuck port data_in       ;
; c_comp[28,29]                           ; Stuck at GND due to stuck port data_in       ;
; c_comp[30]                              ; Stuck at VCC due to stuck port data_in       ;
; c_comp[31..36]                          ; Stuck at GND due to stuck port data_in       ;
; c_real[0..2]                            ; Stuck at VCC due to stuck port data_in       ;
; c_real[3,4]                             ; Stuck at GND due to stuck port data_in       ;
; c_real[5,6]                             ; Stuck at VCC due to stuck port data_in       ;
; c_real[7,8]                             ; Stuck at GND due to stuck port data_in       ;
; c_real[9,10]                            ; Stuck at VCC due to stuck port data_in       ;
; c_real[11,12]                           ; Stuck at GND due to stuck port data_in       ;
; c_real[13,14]                           ; Stuck at VCC due to stuck port data_in       ;
; c_real[15,16]                           ; Stuck at GND due to stuck port data_in       ;
; c_real[17,18]                           ; Stuck at VCC due to stuck port data_in       ;
; c_real[19,20]                           ; Stuck at GND due to stuck port data_in       ;
; c_real[21,22]                           ; Stuck at VCC due to stuck port data_in       ;
; c_real[23,24]                           ; Stuck at GND due to stuck port data_in       ;
; c_real[25,26]                           ; Stuck at VCC due to stuck port data_in       ;
; c_real[27,28]                           ; Stuck at GND due to stuck port data_in       ;
; c_real[29,30]                           ; Stuck at VCC due to stuck port data_in       ;
; c_real[31,32]                           ; Stuck at GND due to stuck port data_in       ;
; c_real[33..36]                          ; Stuck at VCC due to stuck port data_in       ;
; color[1..6]                             ; Merged with color[0]                         ;
; VGA_Controller:u1|Cur_Color_G[1..6]     ; Merged with VGA_Controller:u1|Cur_Color_G[0] ;
; color[8,9,11..14]                       ; Merged with color[10]                        ;
; color[17..22]                           ; Merged with color[16]                        ;
; VGA_Controller:u1|Cur_Color_R[1..6]     ; Merged with VGA_Controller:u1|Cur_Color_R[0] ;
; VGA_Controller:u1|Cur_Color_B[1..6]     ; Merged with VGA_Controller:u1|Cur_Color_B[0] ;
; asc_to_lcd:asc|char_mux[7]              ; Stuck at GND due to stuck port data_in       ;
; z_comp[0]                               ; Stuck at GND due to stuck port data_in       ;
; state~2                                 ; Lost fanout                                  ;
; state~3                                 ; Lost fanout                                  ;
; state~4                                 ; Lost fanout                                  ;
; state~5                                 ; Lost fanout                                  ;
; Total Number of Removed Registers = 116 ;                                              ;
+-----------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 256   ;
; Number of registers using Synchronous Clear  ; 160   ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 47    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 170   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                               ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------+----------------------------+
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; |juliaset|addr_reg[13]                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |juliaset|asc_to_lcd:asc|ns_cntr[0]      ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |juliaset|asc_to_lcd:asc|us_cntr[3]      ;                            ;
; 17:1               ; 6 bits    ; 66 LEs        ; 48 LEs               ; 18 LEs                 ; |juliaset|color[7]                       ;                            ;
; 33:1               ; 7 bits    ; 154 LEs       ; 35 LEs               ; 119 LEs                ; |juliaset|asc_to_lcd:asc|lcd_data[2]     ;                            ;
; 33:1               ; 5 bits    ; 110 LEs       ; 5 LEs                ; 105 LEs                ; |juliaset|asc_to_lcd:asc|char_ptr[1]     ;                            ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |juliaset|asc_to_lcd:asc|timer[3]        ;                            ;
; 35:1               ; 4 bits    ; 92 LEs        ; 28 LEs               ; 64 LEs                 ; |juliaset|asc_to_lcd:asc|return_state[1] ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |juliaset|asc_to_lcd:asc|timer[8]        ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |juliaset|asc_to_lcd:asc|timer[0]        ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; |juliaset|asc_to_lcd:asc|timer[2]        ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |juliaset|x_cursor[9]                    ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |juliaset|y_cursor[8]                    ;                            ;
; 5:1                ; 68 bits   ; 204 LEs       ; 136 LEs              ; 68 LEs                 ; |juliaset|z_comp[17]                     ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------+
; Source assignments for asc_to_lcd:asc       ;
+-------------------+-------+------+----------+
; Assignment        ; Value ; From ; To       ;
+-------------------+-------+------+----------+
; PRESERVE_REGISTER ; on    ; -    ; state[0] ;
; PRESERVE_REGISTER ; on    ; -    ; state[1] ;
; PRESERVE_REGISTER ; on    ; -    ; state[2] ;
; PRESERVE_REGISTER ; on    ; -    ; state[3] ;
; PRESERVE_REGISTER ; on    ; -    ; state[4] ;
+-------------------+-------+------+----------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |juliaset ;
+--------------------+-------+---------------------------------------------+
; Parameter Name     ; Value ; Type                                        ;
+--------------------+-------+---------------------------------------------+
; compute_pixel_init ; 0001  ; Unsigned Binary                             ;
; compute_pixel_loop ; 0010  ; Unsigned Binary                             ;
; draw_pixel         ; 0111  ; Unsigned Binary                             ;
; draw_pixel1        ; 1100  ; Unsigned Binary                             ;
; draw_pixel2        ; 1101  ; Unsigned Binary                             ;
; done               ; 1110  ; Unsigned Binary                             ;
+--------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_PLL:p1|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------+
; Parameter Name                ; Value                     ; Type                ;
+-------------------------------+---------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped             ;
; PLL_TYPE                      ; AUTO                      ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VGA_PLL ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped             ;
; SCAN_CHAIN                    ; LONG                      ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped             ;
; LOCK_HIGH                     ; 1                         ; Untyped             ;
; LOCK_LOW                      ; 1                         ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped             ;
; SKIP_VCO                      ; OFF                       ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped             ;
; BANDWIDTH                     ; 0                         ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped             ;
; DOWN_SPREAD                   ; 0                         ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 63                        ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 63                        ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK1_DIVIDE_BY                ; 125                       ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 125                       ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK1_PHASE_SHIFT              ; -9921                     ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped             ;
; DPA_DIVIDER                   ; 0                         ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped             ;
; VCO_MIN                       ; 0                         ; Untyped             ;
; VCO_MAX                       ; 0                         ; Untyped             ;
; VCO_CENTER                    ; 0                         ; Untyped             ;
; PFD_MIN                       ; 0                         ; Untyped             ;
; PFD_MAX                       ; 0                         ; Untyped             ;
; M_INITIAL                     ; 0                         ; Untyped             ;
; M                             ; 0                         ; Untyped             ;
; N                             ; 1                         ; Untyped             ;
; M2                            ; 1                         ; Untyped             ;
; N2                            ; 1                         ; Untyped             ;
; SS                            ; 1                         ; Untyped             ;
; C0_HIGH                       ; 0                         ; Untyped             ;
; C1_HIGH                       ; 0                         ; Untyped             ;
; C2_HIGH                       ; 0                         ; Untyped             ;
; C3_HIGH                       ; 0                         ; Untyped             ;
; C4_HIGH                       ; 0                         ; Untyped             ;
; C5_HIGH                       ; 0                         ; Untyped             ;
; C6_HIGH                       ; 0                         ; Untyped             ;
; C7_HIGH                       ; 0                         ; Untyped             ;
; C8_HIGH                       ; 0                         ; Untyped             ;
; C9_HIGH                       ; 0                         ; Untyped             ;
; C0_LOW                        ; 0                         ; Untyped             ;
; C1_LOW                        ; 0                         ; Untyped             ;
; C2_LOW                        ; 0                         ; Untyped             ;
; C3_LOW                        ; 0                         ; Untyped             ;
; C4_LOW                        ; 0                         ; Untyped             ;
; C5_LOW                        ; 0                         ; Untyped             ;
; C6_LOW                        ; 0                         ; Untyped             ;
; C7_LOW                        ; 0                         ; Untyped             ;
; C8_LOW                        ; 0                         ; Untyped             ;
; C9_LOW                        ; 0                         ; Untyped             ;
; C0_INITIAL                    ; 0                         ; Untyped             ;
; C1_INITIAL                    ; 0                         ; Untyped             ;
; C2_INITIAL                    ; 0                         ; Untyped             ;
; C3_INITIAL                    ; 0                         ; Untyped             ;
; C4_INITIAL                    ; 0                         ; Untyped             ;
; C5_INITIAL                    ; 0                         ; Untyped             ;
; C6_INITIAL                    ; 0                         ; Untyped             ;
; C7_INITIAL                    ; 0                         ; Untyped             ;
; C8_INITIAL                    ; 0                         ; Untyped             ;
; C9_INITIAL                    ; 0                         ; Untyped             ;
; C0_MODE                       ; BYPASS                    ; Untyped             ;
; C1_MODE                       ; BYPASS                    ; Untyped             ;
; C2_MODE                       ; BYPASS                    ; Untyped             ;
; C3_MODE                       ; BYPASS                    ; Untyped             ;
; C4_MODE                       ; BYPASS                    ; Untyped             ;
; C5_MODE                       ; BYPASS                    ; Untyped             ;
; C6_MODE                       ; BYPASS                    ; Untyped             ;
; C7_MODE                       ; BYPASS                    ; Untyped             ;
; C8_MODE                       ; BYPASS                    ; Untyped             ;
; C9_MODE                       ; BYPASS                    ; Untyped             ;
; C0_PH                         ; 0                         ; Untyped             ;
; C1_PH                         ; 0                         ; Untyped             ;
; C2_PH                         ; 0                         ; Untyped             ;
; C3_PH                         ; 0                         ; Untyped             ;
; C4_PH                         ; 0                         ; Untyped             ;
; C5_PH                         ; 0                         ; Untyped             ;
; C6_PH                         ; 0                         ; Untyped             ;
; C7_PH                         ; 0                         ; Untyped             ;
; C8_PH                         ; 0                         ; Untyped             ;
; C9_PH                         ; 0                         ; Untyped             ;
; L0_HIGH                       ; 1                         ; Untyped             ;
; L1_HIGH                       ; 1                         ; Untyped             ;
; G0_HIGH                       ; 1                         ; Untyped             ;
; G1_HIGH                       ; 1                         ; Untyped             ;
; G2_HIGH                       ; 1                         ; Untyped             ;
; G3_HIGH                       ; 1                         ; Untyped             ;
; E0_HIGH                       ; 1                         ; Untyped             ;
; E1_HIGH                       ; 1                         ; Untyped             ;
; E2_HIGH                       ; 1                         ; Untyped             ;
; E3_HIGH                       ; 1                         ; Untyped             ;
; L0_LOW                        ; 1                         ; Untyped             ;
; L1_LOW                        ; 1                         ; Untyped             ;
; G0_LOW                        ; 1                         ; Untyped             ;
; G1_LOW                        ; 1                         ; Untyped             ;
; G2_LOW                        ; 1                         ; Untyped             ;
; G3_LOW                        ; 1                         ; Untyped             ;
; E0_LOW                        ; 1                         ; Untyped             ;
; E1_LOW                        ; 1                         ; Untyped             ;
; E2_LOW                        ; 1                         ; Untyped             ;
; E3_LOW                        ; 1                         ; Untyped             ;
; L0_INITIAL                    ; 1                         ; Untyped             ;
; L1_INITIAL                    ; 1                         ; Untyped             ;
; G0_INITIAL                    ; 1                         ; Untyped             ;
; G1_INITIAL                    ; 1                         ; Untyped             ;
; G2_INITIAL                    ; 1                         ; Untyped             ;
; G3_INITIAL                    ; 1                         ; Untyped             ;
; E0_INITIAL                    ; 1                         ; Untyped             ;
; E1_INITIAL                    ; 1                         ; Untyped             ;
; E2_INITIAL                    ; 1                         ; Untyped             ;
; E3_INITIAL                    ; 1                         ; Untyped             ;
; L0_MODE                       ; BYPASS                    ; Untyped             ;
; L1_MODE                       ; BYPASS                    ; Untyped             ;
; G0_MODE                       ; BYPASS                    ; Untyped             ;
; G1_MODE                       ; BYPASS                    ; Untyped             ;
; G2_MODE                       ; BYPASS                    ; Untyped             ;
; G3_MODE                       ; BYPASS                    ; Untyped             ;
; E0_MODE                       ; BYPASS                    ; Untyped             ;
; E1_MODE                       ; BYPASS                    ; Untyped             ;
; E2_MODE                       ; BYPASS                    ; Untyped             ;
; E3_MODE                       ; BYPASS                    ; Untyped             ;
; L0_PH                         ; 0                         ; Untyped             ;
; L1_PH                         ; 0                         ; Untyped             ;
; G0_PH                         ; 0                         ; Untyped             ;
; G1_PH                         ; 0                         ; Untyped             ;
; G2_PH                         ; 0                         ; Untyped             ;
; G3_PH                         ; 0                         ; Untyped             ;
; E0_PH                         ; 0                         ; Untyped             ;
; E1_PH                         ; 0                         ; Untyped             ;
; E2_PH                         ; 0                         ; Untyped             ;
; E3_PH                         ; 0                         ; Untyped             ;
; M_PH                          ; 0                         ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped             ;
; CLK0_COUNTER                  ; G0                        ; Untyped             ;
; CLK1_COUNTER                  ; G0                        ; Untyped             ;
; CLK2_COUNTER                  ; G0                        ; Untyped             ;
; CLK3_COUNTER                  ; G0                        ; Untyped             ;
; CLK4_COUNTER                  ; G0                        ; Untyped             ;
; CLK5_COUNTER                  ; G0                        ; Untyped             ;
; CLK6_COUNTER                  ; E0                        ; Untyped             ;
; CLK7_COUNTER                  ; E1                        ; Untyped             ;
; CLK8_COUNTER                  ; E2                        ; Untyped             ;
; CLK9_COUNTER                  ; E3                        ; Untyped             ;
; L0_TIME_DELAY                 ; 0                         ; Untyped             ;
; L1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G0_TIME_DELAY                 ; 0                         ; Untyped             ;
; G1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G2_TIME_DELAY                 ; 0                         ; Untyped             ;
; G3_TIME_DELAY                 ; 0                         ; Untyped             ;
; E0_TIME_DELAY                 ; 0                         ; Untyped             ;
; E1_TIME_DELAY                 ; 0                         ; Untyped             ;
; E2_TIME_DELAY                 ; 0                         ; Untyped             ;
; E3_TIME_DELAY                 ; 0                         ; Untyped             ;
; M_TIME_DELAY                  ; 0                         ; Untyped             ;
; N_TIME_DELAY                  ; 0                         ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped             ;
; ENABLE0_COUNTER               ; L0                        ; Untyped             ;
; ENABLE1_COUNTER               ; L0                        ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped             ;
; LOOP_FILTER_C                 ; 5                         ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped             ;
; VCO_POST_SCALE                ; 0                         ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped             ;
; M_TEST_SOURCE                 ; 5                         ; Untyped             ;
; C0_TEST_SOURCE                ; 5                         ; Untyped             ;
; C1_TEST_SOURCE                ; 5                         ; Untyped             ;
; C2_TEST_SOURCE                ; 5                         ; Untyped             ;
; C3_TEST_SOURCE                ; 5                         ; Untyped             ;
; C4_TEST_SOURCE                ; 5                         ; Untyped             ;
; C5_TEST_SOURCE                ; 5                         ; Untyped             ;
; C6_TEST_SOURCE                ; 5                         ; Untyped             ;
; C7_TEST_SOURCE                ; 5                         ; Untyped             ;
; C8_TEST_SOURCE                ; 5                         ; Untyped             ;
; C9_TEST_SOURCE                ; 5                         ; Untyped             ;
; CBXI_PARAMETER                ; VGA_PLL_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped             ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE      ;
+-------------------------------+---------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 95    ; Signed Integer                        ;
; H_SYNC_BACK    ; 65    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 0     ; Signed Integer                        ;
; H_SYNC_MAX     ; 799   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 33    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_MAX     ; 524   ; Signed Integer                        ;
; X_START        ; 160   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_buffer:display|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                               ;
; WIDTH_A                            ; 4                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 327680               ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 4                    ; Signed Integer                        ;
; WIDTHAD_B                          ; 19                   ; Signed Integer                        ;
; NUMWORDS_B                         ; 327680               ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_17e2      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: asc_to_lcd:asc ;
+-------------------+-------+---------------------------------+
; Parameter Name    ; Value ; Type                            ;
+-------------------+-------+---------------------------------+
; CLOCK_MHZ         ; 50    ; Signed Integer                  ;
; ST_INIT           ; 00000 ; Unsigned Binary                 ;
; ST_INIT1          ; 00001 ; Unsigned Binary                 ;
; ST_INIT2          ; 00010 ; Unsigned Binary                 ;
; ST_INIT3          ; 00011 ; Unsigned Binary                 ;
; ST_INIT4          ; 00100 ; Unsigned Binary                 ;
; ST_INIT5          ; 00101 ; Unsigned Binary                 ;
; ST_INIT6          ; 00110 ; Unsigned Binary                 ;
; ST_INIT7          ; 00111 ; Unsigned Binary                 ;
; ST_INIT8          ; 01000 ; Unsigned Binary                 ;
; ST_INIT9          ; 01001 ; Unsigned Binary                 ;
; ST_INIT10         ; 01010 ; Unsigned Binary                 ;
; ST_INIT11         ; 01011 ; Unsigned Binary                 ;
; ST_INIT12         ; 01100 ; Unsigned Binary                 ;
; ST_INIT13         ; 01101 ; Unsigned Binary                 ;
; ST_INIT14         ; 01110 ; Unsigned Binary                 ;
; ST_LINE_ONE       ; 01111 ; Unsigned Binary                 ;
; ST_LINE_ONE_CHARS ; 10000 ; Unsigned Binary                 ;
; ST_LINE_TWO       ; 10001 ; Unsigned Binary                 ;
; ST_LINE_TWO_CHARS ; 10010 ; Unsigned Binary                 ;
; ST_WRITE          ; 10011 ; Unsigned Binary                 ;
; ST_WRITE1         ; 10100 ; Unsigned Binary                 ;
; ST_WRITE2         ; 10101 ; Unsigned Binary                 ;
; ST_WRITE3         ; 10110 ; Unsigned Binary                 ;
; ST_WRITE4         ; 10111 ; Unsigned Binary                 ;
; ST_WRITE5         ; 11000 ; Unsigned Binary                 ;
; ST_WRITE6         ; 11001 ; Unsigned Binary                 ;
; ST_WRITE7         ; 11010 ; Unsigned Binary                 ;
; ST_WRITE8         ; 11011 ; Unsigned Binary                 ;
; ST_WRITE9         ; 11100 ; Unsigned Binary                 ;
; ST_BUSY_WAIT      ; 11101 ; Unsigned Binary                 ;
; ST_BUSY_WAIT1     ; 11110 ; Unsigned Binary                 ;
; ST_BUSY_WAIT2     ; 11111 ; Unsigned Binary                 ;
+-------------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signed_mult:zcs|lpm_mult:Mult0     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 37           ; Untyped             ;
; LPM_WIDTHB                                     ; 37           ; Untyped             ;
; LPM_WIDTHP                                     ; 74           ; Untyped             ;
; LPM_WIDTHR                                     ; 74           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_f6t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signed_mult:zrs|lpm_mult:Mult0     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 37           ; Untyped             ;
; LPM_WIDTHB                                     ; 37           ; Untyped             ;
; LPM_WIDTHP                                     ; 74           ; Untyped             ;
; LPM_WIDTHR                                     ; 74           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_f6t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 27           ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 36           ; Untyped             ;
; LPM_WIDTHR                                     ; 36           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: signed_mult:zcr|lpm_mult:Mult0     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 37           ; Untyped             ;
; LPM_WIDTHB                                     ; 37           ; Untyped             ;
; LPM_WIDTHP                                     ; 74           ; Untyped             ;
; LPM_WIDTHR                                     ; 74           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_f6t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 26           ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 36           ; Untyped             ;
; LPM_WIDTHR                                     ; 36           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; VGA_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; video_buffer:display|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                      ;
;     -- WIDTH_A                            ; 4                                                    ;
;     -- NUMWORDS_A                         ; 327680                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                               ;
;     -- WIDTH_B                            ; 4                                                    ;
;     -- NUMWORDS_B                         ; 327680                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                               ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 5                              ;
; Entity Instance                       ; signed_mult:zcs|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 37                             ;
;     -- LPM_WIDTHB                     ; 37                             ;
;     -- LPM_WIDTHP                     ; 74                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; signed_mult:zrs|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 37                             ;
;     -- LPM_WIDTHB                     ; 37                             ;
;     -- LPM_WIDTHP                     ; 74                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lpm_mult:Mult1                 ;
;     -- LPM_WIDTHA                     ; 27                             ;
;     -- LPM_WIDTHB                     ; 9                              ;
;     -- LPM_WIDTHP                     ; 36                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; YES                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; signed_mult:zcr|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 37                             ;
;     -- LPM_WIDTHB                     ; 37                             ;
;     -- LPM_WIDTHP                     ; 74                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
; Entity Instance                       ; lpm_mult:Mult0                 ;
;     -- LPM_WIDTHA                     ; 26                             ;
;     -- LPM_WIDTHB                     ; 10                             ;
;     -- LPM_WIDTHP                     ; 36                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; YES                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "asc_to_lcd:asc"           ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; disp_text[67..66]  ; Input ; Info     ; Stuck at VCC ;
; disp_text[59..58]  ; Input ; Info     ; Stuck at VCC ;
; disp_text[51..48]  ; Input ; Info     ; Stuck at VCC ;
; disp_text[34..32]  ; Input ; Info     ; Stuck at VCC ;
; disp_text[27..24]  ; Input ; Info     ; Stuck at VCC ;
; disp_text[11..10]  ; Input ; Info     ; Stuck at VCC ;
; disp_text[255..87] ; Input ; Info     ; Stuck at GND ;
; disp_text[85..84]  ; Input ; Info     ; Stuck at GND ;
; disp_text[82..79]  ; Input ; Info     ; Stuck at GND ;
; disp_text[77..75]  ; Input ; Info     ; Stuck at GND ;
; disp_text[69..68]  ; Input ; Info     ; Stuck at GND ;
; disp_text[65..63]  ; Input ; Info     ; Stuck at GND ;
; disp_text[61..60]  ; Input ; Info     ; Stuck at GND ;
; disp_text[57..55]  ; Input ; Info     ; Stuck at GND ;
; disp_text[53..52]  ; Input ; Info     ; Stuck at GND ;
; disp_text[47..46]  ; Input ; Info     ; Stuck at GND ;
; disp_text[44..39]  ; Input ; Info     ; Stuck at GND ;
; disp_text[29..28]  ; Input ; Info     ; Stuck at GND ;
; disp_text[19..18]  ; Input ; Info     ; Stuck at GND ;
; disp_text[16..15]  ; Input ; Info     ; Stuck at GND ;
; disp_text[13..12]  ; Input ; Info     ; Stuck at GND ;
; disp_text[9..7]    ; Input ; Info     ; Stuck at GND ;
; disp_text[5..3]    ; Input ; Info     ; Stuck at GND ;
; disp_text[1..0]    ; Input ; Info     ; Stuck at GND ;
; disp_text[86]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[83]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[78]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[74]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[73]      ; Input ; Info     ; Stuck at GND ;
; disp_text[72]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[71]      ; Input ; Info     ; Stuck at GND ;
; disp_text[70]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[62]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[54]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[45]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[38]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[37]      ; Input ; Info     ; Stuck at GND ;
; disp_text[36]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[35]      ; Input ; Info     ; Stuck at GND ;
; disp_text[31]      ; Input ; Info     ; Stuck at GND ;
; disp_text[30]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[23]      ; Input ; Info     ; Stuck at GND ;
; disp_text[22]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[21]      ; Input ; Info     ; Stuck at GND ;
; disp_text[20]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[17]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[14]      ; Input ; Info     ; Stuck at VCC ;
; disp_text[6]       ; Input ; Info     ; Stuck at VCC ;
; disp_text[2]       ; Input ; Info     ; Stuck at VCC ;
+--------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "signed_mult:zcr"                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; out[39] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_buffer:display"                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; iCursor_RGB_EN[2..0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; iCursor_RGB_EN[3]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; oAddress             ; Output ; Info     ; Explicitly unconnected                                                              ;
; oCoord_Y[9]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; iCursor_X            ; Input  ; Info     ; Stuck at GND                                                                        ;
; iCursor_Y            ; Input  ; Info     ; Stuck at GND                                                                        ;
; iCursor_R            ; Input  ; Info     ; Stuck at GND                                                                        ;
; iCursor_G            ; Input  ; Info     ; Stuck at GND                                                                        ;
; iCursor_B            ; Input  ; Info     ; Stuck at GND                                                                        ;
; oVGA_CLOCK           ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reset_Delay:r0"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; oRESET ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Thu Mar 26 01:03:12 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off juliaset -c juliaset
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file vga_controller.v
    Info: Found entity 1: VGA_Controller
Info: Found 1 design units, including 1 entities, in source file reset_delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file vga_pll.v
    Info: Found entity 1: VGA_PLL
Info: Found 1 design units, including 1 entities, in source file video_buffer.v
    Info: Found entity 1: video_buffer
Info: Found 2 design units, including 2 entities, in source file juliaset.v
    Info: Found entity 1: juliaset
    Info: Found entity 2: signed_mult
Info: Found 1 design units, including 1 entities, in source file testbench.v
    Info: Found entity 1: testbench
Info: Found 1 design units, including 1 entities, in source file asc_to_lcd.v
    Info: Found entity 1: asc_to_lcd
Info: Elaborating entity "juliaset" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at juliaset.v(243): truncated value with size 40 to match size of target (37)
Warning (10230): Verilog HDL assignment warning at juliaset.v(244): truncated value with size 40 to match size of target (37)
Warning (10034): Output port "HEX0" at juliaset.v(26) has no driver
Warning (10034): Output port "HEX1" at juliaset.v(27) has no driver
Warning (10034): Output port "HEX2" at juliaset.v(28) has no driver
Warning (10034): Output port "HEX3" at juliaset.v(29) has no driver
Warning (10034): Output port "HEX4" at juliaset.v(30) has no driver
Warning (10034): Output port "HEX5" at juliaset.v(31) has no driver
Warning (10034): Output port "HEX6" at juliaset.v(32) has no driver
Warning (10034): Output port "HEX7" at juliaset.v(33) has no driver
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "VGA_PLL" for hierarchy "VGA_PLL:p1"
Info: Elaborating entity "altpll" for hierarchy "VGA_PLL:p1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "VGA_PLL:p1|altpll:altpll_component"
Info: Instantiated megafunction "VGA_PLL:p1|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "125"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "63"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "125"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "63"
    Info: Parameter "clk1_phase_shift" = "-9921"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VGA_PLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v
    Info: Found entity 1: VGA_PLL_altpll
Info: Elaborating entity "VGA_PLL_altpll" for hierarchy "VGA_PLL:p1|altpll:altpll_component|VGA_PLL_altpll:auto_generated"
Info: Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(106): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(107): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(108): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "video_buffer" for hierarchy "video_buffer:display"
Info: Elaborating entity "altsyncram" for hierarchy "video_buffer:display|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "video_buffer:display|altsyncram:altsyncram_component"
Info: Instantiated megafunction "video_buffer:display|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "327680"
    Info: Parameter "numwords_b" = "327680"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "M9K"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "widthad_a" = "19"
    Info: Parameter "widthad_b" = "19"
    Info: Parameter "width_a" = "4"
    Info: Parameter "width_b" = "4"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_17e2.tdf
    Info: Found entity 1: altsyncram_17e2
Info: Elaborating entity "altsyncram_17e2" for hierarchy "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_aua.tdf
    Info: Found entity 1: decode_aua
Info: Elaborating entity "decode_aua" for hierarchy "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|decode_aua:decode2"
Info: Found 1 design units, including 1 entities, in source file db/decode_3aa.tdf
    Info: Found entity 1: decode_3aa
Info: Elaborating entity "decode_3aa" for hierarchy "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|decode_3aa:rden_decode_a"
Info: Found 1 design units, including 1 entities, in source file db/mux_mob.tdf
    Info: Found entity 1: mux_mob
Info: Elaborating entity "mux_mob" for hierarchy "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|mux_mob:mux4"
Info: Elaborating entity "signed_mult" for hierarchy "signed_mult:zrs"
Info: Elaborating entity "asc_to_lcd" for hierarchy "asc_to_lcd:asc"
Info: Starting Rapid Recompile for partition "Top"
Info: Skipping Rapid Recompile in synthesis for partition "Top" because of one of the following reasons:
    Info: Rapid Recompile could not find previous synthesis results for this partition
    Info: Rapid Recompile has determined that this partition will benefit from full synthesis optimization
Info: Inferred 5 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "signed_mult:zcs|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "signed_mult:zrs|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "signed_mult:zcr|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
Info: Elaborated megafunction instantiation "signed_mult:zcs|lpm_mult:Mult0"
Info: Instantiated megafunction "signed_mult:zcs|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "37"
    Info: Parameter "LPM_WIDTHB" = "37"
    Info: Parameter "LPM_WIDTHP" = "74"
    Info: Parameter "LPM_WIDTHR" = "74"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_f6t.tdf
    Info: Found entity 1: mult_f6t
Info: Elaborated megafunction instantiation "signed_mult:zrs|lpm_mult:Mult0"
Info: Instantiated megafunction "signed_mult:zrs|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "37"
    Info: Parameter "LPM_WIDTHB" = "37"
    Info: Parameter "LPM_WIDTHP" = "74"
    Info: Parameter "LPM_WIDTHR" = "74"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1"
Info: Instantiated megafunction "lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "27"
    Info: Parameter "LPM_WIDTHB" = "9"
    Info: Parameter "LPM_WIDTHP" = "36"
    Info: Parameter "LPM_WIDTHR" = "36"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info: Found entity 1: add_sub_mgh
Info: Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf
    Info: Found entity 1: add_sub_qgh
Info: Elaborated megafunction instantiation "lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult1"
Info: Elaborated megafunction instantiation "signed_mult:zcr|lpm_mult:Mult0"
Info: Instantiated megafunction "signed_mult:zcr|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "37"
    Info: Parameter "LPM_WIDTHB" = "37"
    Info: Parameter "LPM_WIDTHP" = "74"
    Info: Parameter "LPM_WIDTHR" = "74"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0"
Info: Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "26"
    Info: Parameter "LPM_WIDTHB" = "10"
    Info: Parameter "LPM_WIDTHP" = "36"
    Info: Parameter "LPM_WIDTHR" = "36"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info: Found entity 1: add_sub_lgh
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info: Found entity 1: add_sub_pgh
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "signed_mult:zcr|lpm_mult:Mult0|mult_f6t:auto_generated|mac_mult17"
        Warning (14320): Synthesized away node "signed_mult:zcr|lpm_mult:Mult0|mult_f6t:auto_generated|mac_out18"
Info: Ignored 1477 buffer(s)
    Info: Ignored 1477 SOFT buffer(s)
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[0]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "LCD_DATA[7]" and its non-tri-state driver.
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "LCD_DATA[0]~synth"
    Warning: Node "LCD_DATA[1]~synth"
    Warning: Node "LCD_DATA[2]~synth"
    Warning: Node "LCD_DATA[3]~synth"
    Warning: Node "LCD_DATA[4]~synth"
    Warning: Node "LCD_DATA[5]~synth"
    Warning: Node "LCD_DATA[6]~synth"
    Warning: Node "LCD_DATA[7]~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below.
    Info: Register "state~2" lost all its fanouts during netlist optimizations.
    Info: Register "state~3" lost all its fanouts during netlist optimizations.
    Info: Register "state~4" lost all its fanouts during netlist optimizations.
    Info: Register "state~5" lost all its fanouts during netlist optimizations.
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis37"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis36"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis35"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis38"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis32"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis33"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis31"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis34"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis20"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis21"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis19"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis22"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis16"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis17"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis15"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis18"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis24"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis23"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis26"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis25"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis28"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis27"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis30"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis29"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis4"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis5"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis3"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis6"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis0"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis1"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis2"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis8"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis7"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis10"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis9"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis12"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis11"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis14"
    Info (17048): Logic cell "video_buffer:display|altsyncram:altsyncram_component|altsyncram_17e2:auto_generated|ALTSYNCRAM~PORTBWEllis13"
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "VGA_PLL:p1|altpll:altpll_component|VGA_PLL_altpll:auto_generated|pll1"
Warning: Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info: Implemented 1885 device resources after synthesis - the final resource count might be different
    Info: Implemented 25 input pins
    Info: Implemented 90 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 1551 logic cells
    Info: Implemented 160 RAM segments
    Info: Implemented 1 PLLs
    Info: Implemented 50 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 430 megabytes
    Info: Processing ended: Thu Mar 26 01:03:27 2015
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:14


